
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040025                       # Number of seconds simulated
sim_ticks                                 40025284000                       # Number of ticks simulated
final_tick                                40025284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132827                       # Simulator instruction rate (inst/s)
host_op_rate                                   136532                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26107219                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742620                       # Number of bytes of host memory used
host_seconds                                  1533.11                       # Real time elapsed on the host
sim_insts                                   203638650                       # Number of instructions simulated
sim_ops                                     209318154                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           740224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             6080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           768128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             3520                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           714688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             1088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           733760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             1920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           677120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst              960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           744448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             3456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data           643648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             4224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data           673216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5756928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         6080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         3520                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         1088                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           44032                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       111552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            111552                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               324                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               276                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             11566                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                95                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             12002                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                55                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             11167                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                17                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             11465                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                30                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data             10580                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data             11632                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                54                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             10057                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst                66                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data             10519                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 89952                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1743                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1743                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              518073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              441321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               51168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            18493910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              151904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            19191069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               87944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            17855913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               27183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            18332412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst               47970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            16917307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               23985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            18599443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst               86345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data            16081035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst              105533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data            16819768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143832284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         518073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          51168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         151904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          87944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          27183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst          47970                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          23985                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst          86345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst         105533                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1100105                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2787038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2787038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2787038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             518073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             441321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              51168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           18493910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             151904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           19191069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              87944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           17855913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              27183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           18332412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst              47970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           16917307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              23985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           18599443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst              86345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data           16081035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst             105533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data           16819768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              146619322                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20001793                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         20000689                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              710                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19999589                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19999193                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998020                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    423                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              384118                       # Number of system calls
system.cpu0.numCycles                        40025285                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100010677                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20001793                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999616                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40008715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1650                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2265                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  254                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40017719                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499288                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501865                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12234      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     701      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19999250     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20005534     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40017719                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499729                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498687                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7609                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5294                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40003446                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  725                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   645                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 407                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  196                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100012569                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  434                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   645                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8326                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    589                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2348                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40003362                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2449                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100011416                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2331                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100013200                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460057410                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100017370                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004270                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    8900                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                55                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            54                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1146                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39999378                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20002300                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19998086                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19998043                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100009284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 75                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100006957                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              392                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        14823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40017719                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706334                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              13436      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            4940072     12.34%     12.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10125748     25.30%     37.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           24938463     62.32%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40017719                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40006023     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39998946     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20001979     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100006957                       # Type of FU issued
system.cpu0.iq.rate                          2.498595                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240031990                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100015395                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100005789                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100006941                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19998264                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1596                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          631                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   645                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    464                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  128                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100009378                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              374                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39999378                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20002300                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                51                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            71                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          481                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 552                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100006220                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39998742                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              734                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                    60000571                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20000195                       # Number of branches executed
system.cpu0.iew.exec_stores                  20001829                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498576                       # Inst execution rate
system.cpu0.iew.wb_sent                     100005916                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100005805                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 60001212                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60011751                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498566                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999824                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5980                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              530                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40016629                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580562                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        14488      0.04%      0.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000607     49.98%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1242      0.00%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4938771     12.34%     62.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10124173     25.30%     87.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4937076     12.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           88      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          102      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           82      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40016629                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000000                       # Number of instructions committed
system.cpu0.commit.committedOps             100003374                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59999436                       # Number of memory references committed
system.cpu0.commit.loads                     39997772                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                  19999755                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80003998                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 150                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40003929     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39997772     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20001664     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003374                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   82                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140025588                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200019827                       # The number of ROB writes
system.cpu0.timesIdled                            223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000000                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003374                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400253                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400253                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498421                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498421                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100009133                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40004939                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                420013644                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                60001984                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               61205415                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    50                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               33                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          124.394084                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39998817                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              155                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         258056.883871                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   124.394084                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.242957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.242957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.238281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80004167                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80004167                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     20000122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20000122                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19999184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19999184                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39999306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39999306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39999306                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39999306                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          165                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2414                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2414                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2579                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2579                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2579                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2579                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      7873490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7873490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118394000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118394000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    126267490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    126267490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    126267490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    126267490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     20000287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20000287                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     20001598                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20001598                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     40001885                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     40001885                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     40001885                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     40001885                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 47718.121212                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47718.121212                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49044.739022                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49044.739022                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48959.864288                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48959.864288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48959.864288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48959.864288                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu0.dcache.writebacks::total               16                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2220                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2220                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2273                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2273                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          112                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          194                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          194                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          306                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          306                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5270506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5270506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10725000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10725000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15995506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15995506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15995506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15995506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000008                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000008                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47058.089286                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47058.089286                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55283.505155                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55283.505155                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52272.895425                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52272.895425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52272.895425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52272.895425                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               55                       # number of replacements
system.cpu0.icache.tags.tagsinuse          288.918071                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1858                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              344                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.401163                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   288.918071                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.564293                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.564293                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4874                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4874                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1858                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1858                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1858                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1858                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1858                       # number of overall hits
system.cpu0.icache.overall_hits::total           1858                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          407                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          407                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          407                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           407                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          407                       # number of overall misses
system.cpu0.icache.overall_misses::total          407                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21352498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21352498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21352498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21352498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21352498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21352498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2265                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2265                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2265                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2265                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.179691                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.179691                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.179691                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.179691                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.179691                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.179691                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52463.140049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52463.140049                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52463.140049                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52463.140049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52463.140049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52463.140049                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           63                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           63                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           63                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          344                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          344                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18313502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18313502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18313502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18313502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18313502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18313502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.151876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.151876                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151876                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.151876                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151876                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53236.924419                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53236.924419                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53236.924419                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53236.924419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53236.924419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53236.924419                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                7603205                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5311198                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           685900                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5109498                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                4442724                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.950303                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 912088                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            220235                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39998877                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           7266465                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      34559925                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    7603205                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5354812                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     31995267                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1468350                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          760                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  6750613                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               155744                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39996674                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.922916                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.293590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                25573677     63.94%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1483853      3.71%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3387709      8.47%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9551435     23.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39996674                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.190085                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.864022                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 6096604                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             23860318                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  8474659                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               831724                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                733369                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              626297                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  933                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              24098051                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2155                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                733369                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 6995972                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 741905                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      22691751                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  8389176                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               444501                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              22093878                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 23140                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   108                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   147                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           26369641                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            100146971                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        23253143                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             18008705                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 8360895                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            646927                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        646246                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2274295                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4808517                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2230748                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1328710                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          109206                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  19644972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             889424                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 18401327                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            45651                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        5143366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     10405973                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        261728                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39996674                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.460071                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.846702                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           29114258     72.79%     72.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5213776     13.04%     85.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3818369      9.55%     95.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1850271      4.63%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39996674                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11944386     64.91%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                8988      0.05%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4435002     24.10%     89.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2012951     10.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18401327                       # Type of FU issued
system.cpu1.iq.rate                          0.460046                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          76844977                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         25680489                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     17529123                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              18401327                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1031611                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1085332                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         5208                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       333494                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        32627                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                733369                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 567614                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               376426                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           20534418                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           353479                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4808517                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2230748                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            635175                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  8987                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   61                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          5208                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        526885                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       178294                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              705179                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             17929821                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4371165                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           471504                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           22                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6364054                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3889600                       # Number of branches executed
system.cpu1.iew.exec_stores                   1992889                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.448258                       # Inst execution rate
system.cpu1.iew.wb_sent                      17619850                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     17529123                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  9155346                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 13035506                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.438240                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.702339                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        5143762                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         627696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           685094                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38959966                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.395047                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.013498                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     30609944     78.57%     78.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5324326     13.67%     92.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       926742      2.38%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1384877      3.55%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       229816      0.59%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       104689      0.27%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       163785      0.42%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        93140      0.24%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       122647      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38959966                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            14695287                       # Number of instructions committed
system.cpu1.commit.committedOps              15391016                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       5620436                       # Number of memory references committed
system.cpu1.commit.loads                      3723182                       # Number of loads committed
system.cpu1.commit.membars                     181493                       # Number of memory barriers committed
system.cpu1.commit.branches                   3407237                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 12424915                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              120115                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         9761727     63.42%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           8853      0.06%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3723182     24.19%     87.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1897254     12.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         15391016                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               122647                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    58762098                       # The number of ROB reads
system.cpu1.rob.rob_writes                   42128652                       # The number of ROB writes
system.cpu1.timesIdled                            336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   14695287                       # Number of Instructions Simulated
system.cpu1.committedOps                     15391016                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.721885                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.721885                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.367392                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.367392                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                18057562                       # number of integer regfile reads
system.cpu1.int_regfile_writes                9329679                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 66986877                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                10994658                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                9271879                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               1619718                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            29838                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          496.520835                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4004352                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            30348                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           131.947805                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       4456471500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   496.520835                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.969767                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.969767                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10368049                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10368049                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2244119                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2244119                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1390827                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1390827                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       167518                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       167518                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3634946                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3634946                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3634946                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3634946                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       507634                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       507634                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       105751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       105751                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       379539                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       379539                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        79038                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        79038                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       613385                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        613385                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       613385                       # number of overall misses
system.cpu1.dcache.overall_misses::total       613385                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  12963727425                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12963727425                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   3816110452                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3816110452                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data  11567945940                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  11567945940                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1327785867                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1327785867                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    331911880                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    331911880                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  16779837877                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16779837877                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  16779837877                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16779837877                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2751753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2751753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1496578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1496578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       547057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       547057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        82666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        82666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4248331                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4248331                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4248331                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4248331                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.184477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184477                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.070662                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.070662                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.693783                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.693783                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.956113                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.956113                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.144383                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.144383                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.144383                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.144383                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25537.547574                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25537.547574                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 36085.809609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36085.809609                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 30478.938765                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30478.938765                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16799.335345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16799.335345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27356.126865                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27356.126865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27356.126865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27356.126865                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2260                       # number of writebacks
system.cpu1.dcache.writebacks::total             2260                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       219050                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       219050                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        55228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        55228                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        78758                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        78758                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       274278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       274278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       274278                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       274278                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       288584                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       288584                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        50523                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        50523                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       300781                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       300781                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        79038                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        79038                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       339107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       339107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       339107                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       339107                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   5716640579                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5716640579                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2282286528                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2282286528                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   8285697737                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   8285697737                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   1147203633                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1147203633                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    283052620                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    283052620                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   7998927107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7998927107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   7998927107                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7998927107                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.104873                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104873                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.033759                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033759                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.549817                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.549817                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.956113                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.956113                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.079821                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079821                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.079821                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079821                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19809.277642                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19809.277642                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45173.218692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45173.218692                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 27547.277710                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27547.277710                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14514.583276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14514.583276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23588.209937                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23588.209937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23588.209937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23588.209937                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2921                       # number of replacements
system.cpu1.icache.tags.tagsinuse          361.319592                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6747183                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3287                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2052.687253                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   361.319592                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.705702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.705702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13504513                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13504513                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      6747183                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6747183                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      6747183                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6747183                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      6747183                       # number of overall hits
system.cpu1.icache.overall_hits::total        6747183                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3430                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3430                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3430                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3430                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3430                       # number of overall misses
system.cpu1.icache.overall_misses::total         3430                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     55967372                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     55967372                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     55967372                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     55967372                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     55967372                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     55967372                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      6750613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6750613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      6750613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6750613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      6750613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6750613                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000508                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000508                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000508                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000508                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000508                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000508                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16317.018076                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16317.018076                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16317.018076                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16317.018076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16317.018076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16317.018076                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          143                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          143                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          143                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3287                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3287                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3287                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3287                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     44917108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     44917108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     44917108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     44917108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     44917108                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     44917108                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000487                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000487                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000487                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000487                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13665.076970                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13665.076970                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13665.076970                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13665.076970                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13665.076970                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13665.076970                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                7449310                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          4929761                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           755891                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             4775035                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                3999895                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.766821                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 976477                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            237966                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39998684                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           6077140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      33238463                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    7449310                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           4976372                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     33111676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1612770                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          496                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  5511814                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               168356                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39995698                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.890399                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.286709                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                26116208     65.30%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1571471      3.93%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2883402      7.21%     76.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 9424617     23.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39995698                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.186239                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.830989                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4849383                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             26070239                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  7354246                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               916234                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                805596                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              704916                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  906                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              21559038                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2121                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                805596                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 5839995                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 785240                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      24814650                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  7262247                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               487970                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              19363215                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 23001                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    21                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   146                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           24002952                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             86555004                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        19681586                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             14810545                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 9192401                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            715193                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        714462                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2503428                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3375001                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1511292                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           537217                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           76800                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  16632209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             981305                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 15346027                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            44685                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        5619669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     11054079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        290562                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39995698                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.383692                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.803967                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           30908570     77.28%     77.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            4766243     11.92%     89.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2382871      5.96%     95.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1938014      4.85%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39995698                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11086540     72.24%     72.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                9344      0.06%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2978028     19.41%     91.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1272115      8.29%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              15346027                       # Type of FU issued
system.cpu2.iq.rate                          0.383663                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          70732436                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         23236304                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     14380400                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              15346027                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          222765                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1168259                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         5925                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       367407                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        34192                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                805596                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 598363                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               414430                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           17613536                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           414973                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3375001                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1511292                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            701997                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  9027                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   20                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          5925                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        579919                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       197378                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              777297                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             14808501                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2907045                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           537525                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           22                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4155078                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3322726                       # Number of branches executed
system.cpu2.iew.exec_stores                   1248033                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.370225                       # Inst execution rate
system.cpu2.iew.wb_sent                      14472766                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     14380400                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7103294                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 11145450                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.359522                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.637327                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        5620209                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         690742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           755102                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     38863713                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.308613                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.946810                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     32519991     83.68%     83.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3986340     10.26%     93.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1012609      2.61%     96.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       608241      1.57%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       243154      0.63%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       109598      0.28%     99.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       168398      0.43%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        96489      0.25%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       118893      0.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     38863713                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            11279512                       # Number of instructions committed
system.cpu2.commit.committedOps              11993842                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3350625                       # Number of memory references committed
system.cpu2.commit.loads                      2206741                       # Number of loads committed
system.cpu2.commit.membars                     198417                       # Number of memory barriers committed
system.cpu2.commit.branches                   2766309                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  9693639                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              123788                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8634010     71.99%     71.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           9207      0.08%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.06% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2206741     18.40%     90.46% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1143884      9.54%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         11993842                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               118893                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    55722677                       # The number of ROB reads
system.cpu2.rob.rob_writes                   36384528                       # The number of ROB writes
system.cpu2.timesIdled                            337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   11279512                       # Number of Instructions Simulated
system.cpu2.committedOps                     11993842                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.546136                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.546136                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.281997                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.281997                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                14044210                       # number of integer regfile reads
system.cpu2.int_regfile_writes                8216089                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 53277498                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 9174944                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                7206331                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               1797435                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            30208                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          498.189863                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2484041                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            30718                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.865974                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       4292323506                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   498.189863                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.973027                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973027                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7540206                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7540206                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1496601                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1496601                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       592604                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        592604                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       183922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       183922                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4536                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4536                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2089205                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2089205                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2089205                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2089205                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       540434                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       540434                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       106506                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       106506                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       424235                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       424235                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        85348                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        85348                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       646940                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        646940                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       646940                       # number of overall misses
system.cpu2.dcache.overall_misses::total       646940                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  13757712172                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13757712172                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3824256657                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3824256657                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data  12903522475                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  12903522475                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1362551369                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1362551369                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    388393518                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    388393518                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  17581968829                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17581968829                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  17581968829                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17581968829                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2037035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2037035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       699110                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       699110                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       608157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       608157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        89884                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        89884                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2736145                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2736145                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2736145                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2736145                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.265304                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.265304                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.152345                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.152345                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.697575                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.697575                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.949535                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.949535                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.236442                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.236442                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.236442                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.236442                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 25456.785051                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25456.785051                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 35906.490310                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35906.490310                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 30415.978114                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30415.978114                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15964.654930                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15964.654930                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27177.124353                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27177.124353                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27177.124353                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27177.124353                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     9.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2323                       # number of writebacks
system.cpu2.dcache.writebacks::total             2323                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       232671                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       232671                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        55893                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        55893                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        86478                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        86478                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       288564                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       288564                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       288564                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       288564                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       307763                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       307763                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        50613                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        50613                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       337757                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       337757                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        85348                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        85348                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       358376                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       358376                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       358376                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       358376                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6112526366                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6112526366                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2237001017                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2237001017                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   9310294710                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   9310294710                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   1175447131                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1175447131                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    327402982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    327402982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   8349527383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8349527383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   8349527383                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8349527383                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.151084                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.151084                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.072396                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.072396                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.555378                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.555378                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.949535                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.949535                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.130978                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.130978                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.130978                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.130978                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19861.147591                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19861.147591                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 44198.151009                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44198.151009                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 27565.068111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27565.068111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13772.403934                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13772.403934                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 23298.232535                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23298.232535                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 23298.232535                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23298.232535                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             2657                       # number of replacements
system.cpu2.icache.tags.tagsinuse          363.296546                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5508638                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3025                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1821.037355                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   363.296546                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.709564                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.709564                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11026653                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11026653                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      5508638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5508638                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      5508638                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5508638                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      5508638                       # number of overall hits
system.cpu2.icache.overall_hits::total        5508638                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         3176                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3176                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         3176                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3176                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         3176                       # number of overall misses
system.cpu2.icache.overall_misses::total         3176                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     53774435                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     53774435                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     53774435                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     53774435                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     53774435                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     53774435                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5511814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5511814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5511814                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5511814                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5511814                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5511814                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000576                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000576                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000576                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000576                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000576                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000576                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16931.497166                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16931.497166                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16931.497166                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16931.497166                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16931.497166                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16931.497166                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          151                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          151                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          151                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         3025                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3025                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         3025                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3025                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         3025                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3025                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     43253048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43253048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     43253048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43253048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     43253048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43253048                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000549                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000549                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000549                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000549                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14298.528264                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14298.528264                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14298.528264                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14298.528264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14298.528264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14298.528264                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                7565675                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5283516                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           695428                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             5002052                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                4376940                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.502889                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 924973                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            221287                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        39998491                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           7196649                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      34613906                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    7565675                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           5301913                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     32054724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1487880                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          654                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  6671903                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               156287                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          39995968                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.924840                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.295457                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                25556594     63.90%     63.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1509085      3.77%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3310079      8.28%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9620210     24.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            39995968                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.189149                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.865380                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 6041113                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             23916089                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  8457240                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               838421                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                743105                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              626529                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  969                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              24079780                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2180                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                743105                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 6949207                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 743265                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      22743596                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  8369738                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               447057                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              22056695                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 22997                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    71                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   161                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           26397227                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             99943637                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        23204999                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             17766350                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 8630864                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            649666                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        649074                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2283957                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             4742627                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2199067                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1274957                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          108415                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  19577284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             893091                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 18253229                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            49505                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        5340657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     10883968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        262000                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     39995968                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.456377                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.845613                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           29209355     73.03%     73.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5191728     12.98%     86.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3723154      9.31%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1871731      4.68%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       39995968                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11918442     65.29%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                8929      0.05%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4355534     23.86%     89.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1970324     10.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18253229                       # Type of FU issued
system.cpu3.iq.rate                          0.456348                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          76551931                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         25813858                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     17349721                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              18253229                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          976085                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1131134                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         5327                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       359008                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        32577                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                743105                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 569001                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               377408                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           20470399                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           351583                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              4742627                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2199067                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            637693                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  8515                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   48                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          5327                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        534218                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       181249                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              715467                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             17759766                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              4286203                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           493463                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           24                       # number of nop insts executed
system.cpu3.iew.exec_refs                     6232537                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3846358                       # Number of branches executed
system.cpu3.iew.exec_stores                   1946334                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.444011                       # Inst execution rate
system.cpu3.iew.wb_sent                      17440522                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     17349721                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  9034872                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 12931145                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.433759                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.698691                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        5341079                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         631090                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           694593                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     38930902                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.388630                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.005965                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     30722148     78.91%     78.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5225866     13.42%     92.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       936089      2.40%     94.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1336153      3.43%     98.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       229694      0.59%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       107420      0.28%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       164124      0.42%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        92677      0.24%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       116731      0.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     38930902                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            14435044                       # Number of instructions committed
system.cpu3.commit.committedOps              15129710                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       5451550                       # Number of memory references committed
system.cpu3.commit.loads                      3611492                       # Number of loads committed
system.cpu3.commit.membars                     182230                       # Number of memory barriers committed
system.cpu3.commit.branches                   3354252                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 12215555                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              119260                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9669352     63.91%     63.91% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           8808      0.06%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.97% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3611492     23.87%     87.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1840058     12.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         15129710                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               116731                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    58673908                       # The number of ROB reads
system.cpu3.rob.rob_writes                   42028874                       # The number of ROB writes
system.cpu3.timesIdled                            345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       26793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   14435044                       # Number of Instructions Simulated
system.cpu3.committedOps                     15129710                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.770930                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.770930                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.360890                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.360890                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                17838385                       # number of integer regfile reads
system.cpu3.int_regfile_writes                9284384                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 66198800                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                10904711                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                9136795                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               1630523                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            30033                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          495.258425                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3908262                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            30541                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           127.967716                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   495.258425                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.967302                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967302                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10195315                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10195315                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2209086                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2209086                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1331797                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1331797                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       166886                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       166886                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3724                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3724                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3540883                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3540883                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3540883                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3540883                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       511224                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       511224                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       105017                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       105017                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       382562                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       382562                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        79020                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        79020                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       616241                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        616241                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       616241                       # number of overall misses
system.cpu3.dcache.overall_misses::total       616241                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  12933069564                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12933069564                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3770590831                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3770590831                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data  11675978604                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total  11675978604                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1313701845                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1313701845                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    343974470                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    343974470                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  16703660395                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16703660395                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  16703660395                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16703660395                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2720310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2720310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1436814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1436814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       549448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       549448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        82744                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        82744                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4157124                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4157124                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4157124                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4157124                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.187929                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.187929                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.073090                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.073090                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.696266                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.696266                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.954994                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.954994                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.148237                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.148237                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.148237                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.148237                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 25298.244143                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25298.244143                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 35904.575745                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35904.575745                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30520.487147                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30520.487147                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 16624.928436                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16624.928436                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27105.727134                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27105.727134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27105.727134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27105.727134                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2323                       # number of writebacks
system.cpu3.dcache.writebacks::total             2323                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       220655                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       220655                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        54683                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        54683                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        79297                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        79297                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       275338                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       275338                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       275338                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       275338                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       290569                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       290569                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        50334                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        50334                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       303265                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       303265                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        79020                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        79020                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       340903                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       340903                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       340903                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       340903                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5706727316                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5706727316                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2258516509                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2258516509                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   8379888819                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   8379888819                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   1133655155                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1133655155                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    294537030                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    294537030                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   7965243825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7965243825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   7965243825                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7965243825                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.106815                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.106815                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.035032                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035032                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.551945                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.551945                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.954994                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.954994                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.082005                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.082005                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.082005                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.082005                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19639.835344                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19639.835344                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 44870.594608                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44870.594608                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 27632.231939                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27632.231939                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14346.433245                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14346.433245                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 23365.132677                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23365.132677                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 23365.132677                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23365.132677                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2787                       # number of replacements
system.cpu3.icache.tags.tagsinuse          360.471728                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6668586                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3152                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2115.668147                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   360.471728                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.704046                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.704046                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         13346958                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        13346958                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      6668586                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        6668586                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      6668586                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         6668586                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      6668586                       # number of overall hits
system.cpu3.icache.overall_hits::total        6668586                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         3317                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3317                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         3317                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3317                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         3317                       # number of overall misses
system.cpu3.icache.overall_misses::total         3317                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     55033369                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     55033369                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     55033369                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     55033369                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     55033369                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     55033369                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      6671903                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      6671903                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      6671903                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      6671903                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      6671903                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      6671903                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000497                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000497                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000497                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000497                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000497                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000497                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16591.308110                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16591.308110                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16591.308110                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16591.308110                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16591.308110                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16591.308110                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          165                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          165                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          165                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         3152                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3152                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         3152                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3152                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         3152                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3152                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     43924604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43924604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     43924604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43924604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     43924604                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43924604                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000472                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000472                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000472                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13935.470812                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13935.470812                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13935.470812                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13935.470812                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13935.470812                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13935.470812                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                7508518                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          5034336                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           734476                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             4822754                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                4168696                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            86.438081                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 987760                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            231404                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        39998261                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           6603170                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      33643498                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    7508518                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           5156456                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     32608492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                1568580                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles         1306                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  6047111                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               164314                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          39997259                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.902532                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.290235                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                25935545     64.84%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 1520127      3.80%     68.64% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 3046070      7.62%     76.26% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 9495517     23.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            39997259                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.187721                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.841124                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 5349286                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             25208290                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  7770839                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               885390                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                783454                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              684416                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  970                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              22494253                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 2204                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                783454                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 6309167                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 754637                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      24000233                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  7678730                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               471038                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              20363388                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    7                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                 21919                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                    53                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   168                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           24884696                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             91530895                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        20986221                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             15911360                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 8973329                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            688823                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        688189                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2416970                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             3904965                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            1779278                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           826042                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores           96927                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  17737859                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             946795                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 16469407                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            44844                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        5506365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     10834880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        279155                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     39997259                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.411763                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.820133                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           30240827     75.61%     75.61% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            4937976     12.35%     87.95% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            2923937      7.31%     95.26% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            1894519      4.74%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       39997259                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             11398229     69.21%     69.21% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                8985      0.05%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.26% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             3519935     21.37%     90.64% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            1542258      9.36%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              16469407                       # Type of FU issued
system.cpu4.iq.rate                          0.411753                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          72980915                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         24194031                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     15517027                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              16469407                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          520516                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1150662                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         5618                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       365206                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        33771                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                783454                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 573289                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               399373                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           18684693                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           395701                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              3904965                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             1779278                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            676079                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  8334                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                   25                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          5618                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        564395                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       191187                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              755582                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             15938507                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              3448972                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           530898                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           39                       # number of nop insts executed
system.cpu4.iew.exec_refs                     4967039                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 3531714                       # Number of branches executed
system.cpu4.iew.exec_stores                   1518067                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.398480                       # Inst execution rate
system.cpu4.iew.wb_sent                      15607801                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     15517027                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  7849070                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 11800874                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.387943                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.665126                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        5506772                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         667639                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           733640                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     38889074                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.338869                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     0.968596                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     31827185     81.84%     81.84% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      4468813     11.49%     93.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       977778      2.51%     95.85% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       894707      2.30%     98.15% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       237318      0.61%     98.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       108178      0.28%     99.04% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       163815      0.42%     99.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        93498      0.24%     99.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       117782      0.30%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     38889074                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            12481728                       # Number of instructions committed
system.cpu4.commit.committedOps              13178284                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       4168375                       # Number of memory references committed
system.cpu4.commit.loads                      2754303                       # Number of loads committed
system.cpu4.commit.membars                     192120                       # Number of memory barriers committed
system.cpu4.commit.branches                   2989199                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 10639845                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              119598                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         9001045     68.30%     68.30% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           8864      0.07%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.37% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        2754303     20.90%     89.27% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       1414072     10.73%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         13178284                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               117782                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    56828734                       # The number of ROB reads
system.cpu4.rob.rob_writes                   38502095                       # The number of ROB writes
system.cpu4.timesIdled                            310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       27023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   12481728                       # Number of Instructions Simulated
system.cpu4.committedOps                     13178284                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              3.204545                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        3.204545                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.312057                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.312057                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                15504635                       # number of integer regfile reads
system.cpu4.int_regfile_writes                8607089                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 58262257                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 9850589                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                7970134                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               1733046                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            28876                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          498.374093                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3037466                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            29386                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           103.364391                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       3916555500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   498.374093                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.973387                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.973387                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          8574478                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         8574478                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1775875                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1775875                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       880493                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        880493                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       176138                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       176138                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3845                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3845                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      2656368                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2656368                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      2656368                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2656368                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       529110                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       529110                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       104941                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       104941                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       408817                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       408817                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        82626                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        82626                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       634051                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        634051                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       634051                       # number of overall misses
system.cpu4.dcache.overall_misses::total       634051                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  13447929491                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13447929491                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   3784819158                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3784819158                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data  12440241843                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total  12440241843                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   1329518370                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1329518370                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    369437454                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    369437454                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  17232748649                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  17232748649                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  17232748649                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  17232748649                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      2304985                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2304985                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       985434                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       985434                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       584955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       584955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        86471                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        86471                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      3290419                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3290419                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      3290419                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3290419                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.229550                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.229550                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.106492                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.106492                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.698886                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.698886                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.955534                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.955534                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.192696                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.192696                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.192696                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.192696                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 25416.131789                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 25416.131789                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 36066.162491                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 36066.162491                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 30429.854539                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 30429.854539                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 16090.799143                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 16090.799143                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27178.805252                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27178.805252                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27178.805252                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27178.805252                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     8.375000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2356                       # number of writebacks
system.cpu4.dcache.writebacks::total             2356                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       228055                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       228055                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        54858                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        54858                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        84015                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        84015                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       282913                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       282913                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       282913                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       282913                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       301055                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       301055                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        50083                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        50083                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       324802                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       324802                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        82626                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        82626                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       351138                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       351138                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       351138                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       351138                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   5975484977                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5975484977                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   2247715616                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2247715616                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   8945408315                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   8945408315                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   1145610130                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1145610130                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    313137046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    313137046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   8223200593                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8223200593                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   8223200593                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8223200593                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.130610                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.130610                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.050823                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.050823                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.555260                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.555260                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.955534                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.955534                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.106715                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.106715                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.106715                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.106715                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 19848.482759                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 19848.482759                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 44879.811832                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 44879.811832                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 27541.112170                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27541.112170                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 13865.007746                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 13865.007746                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 23418.714560                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 23418.714560                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 23418.714560                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 23418.714560                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2956                       # number of replacements
system.cpu4.icache.tags.tagsinuse          356.695150                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            6043650                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3317                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1822.022912                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   356.695150                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.696670                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.696670                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         12097539                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        12097539                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      6043650                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        6043650                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      6043650                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         6043650                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      6043650                       # number of overall hits
system.cpu4.icache.overall_hits::total        6043650                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         3461                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3461                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         3461                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3461                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         3461                       # number of overall misses
system.cpu4.icache.overall_misses::total         3461                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     53627478                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     53627478                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     53627478                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     53627478                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     53627478                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     53627478                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      6047111                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      6047111                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      6047111                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      6047111                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      6047111                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      6047111                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000572                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000572                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 15494.792834                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 15494.792834                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 15494.792834                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 15494.792834                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 15494.792834                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 15494.792834                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          144                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          144                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          144                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         3317                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3317                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         3317                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3317                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         3317                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3317                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     42675014                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     42675014                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     42675014                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     42675014                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     42675014                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     42675014                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000549                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000549                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000549                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000549                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 12865.545372                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12865.545372                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 12865.545372                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12865.545372                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 12865.545372                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12865.545372                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                7463412                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          5032508                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           741329                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             4790368                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                4081197                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            85.195897                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                 979857                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect            234045                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        39998078                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles           6488098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      33635324                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                    7463412                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches           5061054                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     32714847                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                1585758                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         1360                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                  5931918                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               166619                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          39997185                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.904619                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.291396                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                25879826     64.70%     64.70% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 1613814      4.03%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 2942236      7.36%     76.10% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                 9561309     23.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            39997185                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.186594                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.840924                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 5260612                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             25288253                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                  7772917                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               883371                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                792032                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved              666451                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                  999                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts              22505958                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 2101                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                792032                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                 6224839                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 771294                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      24065458                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                  7673889                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               469673                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts              20352855                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                 22682                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                    47                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           24927925                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             91372918                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups        20944496                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps             15883848                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                 9044077                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts            688886                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts        688095                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  2416849                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             3836353                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            1736563                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           767911                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores           92061                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                  17717715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             946681                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                 16385191                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            48760                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        5558883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     11162265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved        280260                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     39997185                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.409659                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.822719                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           30340506     75.86%     75.86% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            4899610     12.25%     88.11% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            2785626      6.96%     95.07% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3            1971443      4.93%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       39997185                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             11438371     69.81%     69.81% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                9494      0.06%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.87% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             3437991     20.98%     90.85% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            1499335      9.15%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total              16385191                       # Type of FU issued
system.cpu5.iq.rate                          0.409649                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          72816327                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         24226317                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses     15433621                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses              16385191                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads          456671                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1170739                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         5673                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       366683                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        35379                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                792032                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 588544                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               398116                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts           18664435                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           383042                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              3836353                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             1736563                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts            676126                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  8348                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          5673                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        568438                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       194400                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              762838                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts             15864439                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              3367370                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           520752                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           39                       # number of nop insts executed
system.cpu5.iew.exec_refs                     4839803                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 3491312                       # Number of branches executed
system.cpu5.iew.exec_stores                   1472433                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.396630                       # Inst execution rate
system.cpu5.iew.wb_sent                      15530371                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                     15433621                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  7801687                       # num instructions producing a value
system.cpu5.iew.wb_consumers                 11919090                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.385859                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.654554                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts        5559401                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         666421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           740482                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     38879708                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.337078                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     0.978490                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     31942748     82.16%     82.16% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      4358222     11.21%     93.37% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       992614      2.55%     95.92% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       844318      2.17%     98.09% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4       235258      0.61%     98.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       110579      0.28%     98.98% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       166526      0.43%     99.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        99519      0.26%     99.67% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       129924      0.33%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     38879708                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts            12368779                       # Number of instructions committed
system.cpu5.commit.committedOps              13105512                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       4035494                       # Number of memory references committed
system.cpu5.commit.loads                      2665614                       # Number of loads committed
system.cpu5.commit.membars                     192456                       # Number of memory barriers committed
system.cpu5.commit.branches                   2969966                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                 10601948                       # Number of committed integer instructions.
system.cpu5.commit.function_calls              126741                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         9060661     69.14%     69.14% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           9357      0.07%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.21% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        2665614     20.34%     89.55% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       1369880     10.45%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total         13105512                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               129924                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                    56764405                       # The number of ROB reads
system.cpu5.rob.rob_writes                   38471184                       # The number of ROB writes
system.cpu5.timesIdled                            232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       27206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                   12368779                       # Number of Instructions Simulated
system.cpu5.committedOps                     13105512                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              3.233794                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        3.233794                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.309234                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.309234                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                15365098                       # number of integer regfile reads
system.cpu5.int_regfile_writes                8654336                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 57769480                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 9773108                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                7820102                       # number of misc regfile reads
system.cpu5.misc_regfile_writes               1718938                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements            33873                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          493.555186                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2973264                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            34382                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            86.477343                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      15964408500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   493.555186                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.963975                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.963975                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          8454234                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         8454234                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      1748424                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1748424                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       831930                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        831930                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       177830                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       177830                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         2347                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2347                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      2580354                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2580354                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      2580354                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2580354                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       538017                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       538017                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       112625                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       112625                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data       403218                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       403218                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        86072                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        86072                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       650642                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        650642                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       650642                       # number of overall misses
system.cpu5.dcache.overall_misses::total       650642                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data  13487958538                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  13487958538                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   3966465615                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3966465615                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data  12269325988                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total  12269325988                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data   1442005360                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   1442005360                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    361152024                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    361152024                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data  17454424153                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  17454424153                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data  17454424153                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  17454424153                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      2286441                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2286441                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       944555                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       944555                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       581048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       581048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        88419                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        88419                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      3230996                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      3230996                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      3230996                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      3230996                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.235308                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.235308                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.119236                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.119236                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.693950                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.693950                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.973456                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.973456                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.201375                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.201375                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.201375                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.201375                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 25069.762736                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25069.762736                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 35218.340644                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 35218.340644                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 30428.517546                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 30428.517546                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 16753.478018                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 16753.478018                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 26826.463943                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 26826.463943                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 26826.463943                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 26826.463943                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           39                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     3.880000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2970                       # number of writebacks
system.cpu5.dcache.writebacks::total             2970                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       228901                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       228901                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data        57907                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        57907                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data        84405                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        84405                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       286808                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       286808                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       286808                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       286808                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       309116                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       309116                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        54718                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        54718                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data       318813                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       318813                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data        86072                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        86072                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       363834                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       363834                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       363834                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       363834                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   5996447807                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5996447807                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   2359762581                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2359762581                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data   8789038049                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   8789038049                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data   1247776640                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   1247776640                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data    305702976                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    305702976                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   8356210388                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8356210388                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   8356210388                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8356210388                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.135195                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.135195                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.057930                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.057930                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.548686                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.548686                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.973456                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.973456                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.112607                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.112607                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.112607                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.112607                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 19398.697599                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 19398.697599                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 43125.892412                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 43125.892412                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 27568.003968                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27568.003968                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 14496.893763                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 14496.893763                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 22967.095950                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 22967.095950                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 22967.095950                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 22967.095950                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             2717                       # number of replacements
system.cpu5.icache.tags.tagsinuse          357.490502                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            5928658                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3079                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1925.514128                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   357.490502                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.698224                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.698224                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         11866915                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        11866915                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      5928658                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        5928658                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      5928658                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         5928658                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      5928658                       # number of overall hits
system.cpu5.icache.overall_hits::total        5928658                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         3260                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3260                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         3260                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3260                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         3260                       # number of overall misses
system.cpu5.icache.overall_misses::total         3260                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     50647492                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     50647492                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     50647492                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     50647492                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     50647492                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     50647492                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      5931918                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      5931918                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      5931918                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      5931918                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      5931918                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      5931918                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000550                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000550                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000550                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000550                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000550                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000550                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 15536.040491                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 15536.040491                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 15536.040491                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 15536.040491                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 15536.040491                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 15536.040491                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst          181                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst          181                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst          181                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         3079                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3079                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         3079                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3079                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         3079                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3079                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     39960507                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     39960507                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     39960507                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     39960507                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     39960507                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     39960507                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000519                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000519                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000519                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000519                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000519                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000519                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 12978.404352                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12978.404352                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 12978.404352                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12978.404352                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 12978.404352                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12978.404352                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                7437639                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          4904672                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           758873                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             4720086                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                3999320                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            84.729812                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                1013919                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect            238312                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        39997894                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles           6181809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      33329571                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                    7437639                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           5013239                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     33005150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                1619222                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          570                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                  5606920                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               164821                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          39997141                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             0.896186                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.289845                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                26036173     65.10%     65.10% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 1604156      4.01%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 2829720      7.07%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                 9527092     23.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            39997141                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.185951                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.833283                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                 4950959                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles             25829644                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                  7491132                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               916637                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                808769                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved              707272                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                  971                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              21919429                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 2101                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                808769                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                 5939908                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 821401                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles      24539253                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                  7398891                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               488919                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              19725573                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                 24245                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    51                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           24413993                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             88272473                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        20145982                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps             15008977                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                 9405016                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts            707997                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts        707713                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  2490704                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             3474570                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            1571002                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           557492                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores          131357                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                  17010711                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             971092                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                 15619038                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            50248                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        5797464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     11605989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved        284960                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     39997141                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.390504                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.810201                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           30769243     76.93%     76.93% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            4813308     12.03%     88.96% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            2438040      6.10%     95.06% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3            1976550      4.94%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       39997141                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             11226527     71.88%     71.88% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                9601      0.06%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.94% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             3071457     19.66%     91.60% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            1311453      8.40%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total              15619038                       # Type of FU issued
system.cpu6.iq.rate                          0.390497                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          71285465                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         23782556                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses     14623606                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses              15619038                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads          244764                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1208323                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         5979                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       395606                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        37955                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                808769                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 632805                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               412711                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           17981821                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           405056                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              3474570                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             1571002                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts            694822                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  9568                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          5979                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        583293                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       197625                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              780918                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts             15062009                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              2996009                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           557029                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           18                       # number of nop insts executed
system.cpu6.iew.exec_refs                     4279222                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 3358203                       # Number of branches executed
system.cpu6.iew.exec_stores                   1283213                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.376570                       # Inst execution rate
system.cpu6.iew.wb_sent                      14718377                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                     14623606                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  7264031                       # num instructions producing a value
system.cpu6.iew.wb_consumers                 11405164                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.365609                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.636907                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts        5798012                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         686132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           758031                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     38841779                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.313692                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     0.955913                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     32411649     83.45%     83.45% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      4039159     10.40%     93.84% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      1015528      2.61%     96.46% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       633273      1.63%     98.09% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       238137      0.61%     98.70% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       110233      0.28%     98.99% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       170871      0.44%     99.43% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        98066      0.25%     99.68% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       124863      0.32%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     38841779                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts            11450865                       # Number of instructions committed
system.cpu6.commit.committedOps              12184339                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       3441643                       # Number of memory references committed
system.cpu6.commit.loads                      2266247                       # Number of loads committed
system.cpu6.commit.membars                     197054                       # Number of memory barriers committed
system.cpu6.commit.branches                   2800605                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  9857358                       # Number of committed integer instructions.
system.cpu6.commit.function_calls              127988                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         8733248     71.68%     71.68% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           9448      0.08%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.75% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        2266247     18.60%     90.35% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       1175396      9.65%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total         12184339                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               124863                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                    56062072                       # The number of ROB reads
system.cpu6.rob.rob_writes                   37144132                       # The number of ROB writes
system.cpu6.timesIdled                            231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       27390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                   11450865                       # Number of Instructions Simulated
system.cpu6.committedOps                     12184339                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              3.493002                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        3.493002                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.286287                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.286287                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                14347949                       # number of integer regfile reads
system.cpu6.int_regfile_writes                8357076                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 54267802                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 9312789                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                7313713                       # number of misc regfile reads
system.cpu6.misc_regfile_writes               1782626                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements            34703                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          493.104854                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2569453                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            35212                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            72.970947                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   493.104854                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.963095                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.963095                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          7729615                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         7729615                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1556862                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1556862                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       626285                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        626285                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       182670                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       182670                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         4195                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4195                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      2183147                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2183147                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      2183147                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2183147                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       544642                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       544642                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       107649                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       107649                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data       420607                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       420607                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        86032                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        86032                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       652291                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        652291                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       652291                       # number of overall misses
system.cpu6.dcache.overall_misses::total       652291                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data  13706288334                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  13706288334                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   3792939382                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   3792939382                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data  12762101571                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total  12762101571                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data   1382684388                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   1382684388                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data    378666015                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    378666015                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data  17499227716                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  17499227716                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data  17499227716                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  17499227716                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      2101504                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      2101504                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       733934                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       733934                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       603277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       603277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        90227                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        90227                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      2835438                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2835438                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      2835438                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2835438                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.259168                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.259168                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.146674                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.146674                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.697204                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.697204                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.953506                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.953506                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.230049                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.230049                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.230049                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.230049                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 25165.683759                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25165.683759                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 35234.320635                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 35234.320635                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 30342.104556                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 30342.104556                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 16071.745258                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 16071.745258                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 26827.332764                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 26827.332764                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 26827.332764                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 26827.332764                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     4.021739                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2931                       # number of writebacks
system.cpu6.dcache.writebacks::total             2931                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       233949                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       233949                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        55514                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        55514                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data        86134                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        86134                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       289463                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       289463                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       289463                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       289463                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       310693                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       310693                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        52135                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        52135                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data       334473                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       334473                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data        86032                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        86032                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       362828                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       362828                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       362828                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       362828                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   6066320716                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6066320716                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   2240426088                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2240426088                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data   9197751536                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   9197751536                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data   1193485612                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   1193485612                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data    317872985                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    317872985                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   8306746804                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8306746804                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   8306746804                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8306746804                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.147843                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.147843                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.071035                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.071035                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.554427                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.554427                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.953506                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.953506                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.127962                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.127962                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.127962                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.127962                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 19525.128394                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 19525.128394                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 42973.551127                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 42973.551127                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 27499.234724                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27499.234724                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 13872.577785                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 13872.577785                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 22894.448069                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 22894.448069                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 22894.448069                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 22894.448069                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             2669                       # number of replacements
system.cpu6.icache.tags.tagsinuse          363.483592                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            5603685                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3037                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1845.138294                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   363.483592                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.709929                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.709929                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         11216877                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        11216877                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      5603685                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        5603685                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      5603685                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         5603685                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      5603685                       # number of overall hits
system.cpu6.icache.overall_hits::total        5603685                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         3235                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3235                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         3235                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3235                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         3235                       # number of overall misses
system.cpu6.icache.overall_misses::total         3235                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     49741474                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     49741474                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     49741474                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     49741474                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     49741474                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     49741474                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      5606920                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      5606920                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      5606920                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      5606920                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      5606920                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      5606920                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000577                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000577                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000577                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000577                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000577                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000577                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 15376.035240                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 15376.035240                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 15376.035240                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 15376.035240                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 15376.035240                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 15376.035240                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst          198                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst          198                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst          198                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         3037                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3037                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         3037                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3037                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         3037                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3037                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     39260521                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     39260521                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     39260521                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     39260521                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     39260521                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     39260521                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000542                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000542                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000542                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000542                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 12927.402371                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12927.402371                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 12927.402371                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12927.402371                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 12927.402371                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12927.402371                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                7349974                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          4953456                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           745870                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             4659582                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                3995044                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            85.738249                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                 989320                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect            234129                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        39997700                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles           6325837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                      33345710                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                    7349974                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches           4984364                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     32872961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                1592796                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          532                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  5761363                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes               162243                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          39995729                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             0.896415                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.289597                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                26023274     65.07%     65.07% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 1612533      4.03%     69.10% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 2839518      7.10%     76.20% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                 9520404     23.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            39995729                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.183760                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.833691                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 5130780                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles             25563138                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                  7603884                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               902376                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                795551                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved              651694                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                  977                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts              22121044                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 2105                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                795551                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                 6104845                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 765681                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles      24335469                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                  7513626                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               480557                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts              19951228                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                   14                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                 22242                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                   136                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                    11                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           24570947                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             89554876                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups        20513483                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps             15338459                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                 9232483                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts            701804                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts        701325                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  2461415                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             3694433                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            1667965                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           703274                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          135959                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                  17310212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             961401                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                 15927661                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            50243                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        5692441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     11452508                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved        283575                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     39995729                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.398234                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.811520                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           30534645     76.34%     76.34% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            4905452     12.26%     88.61% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            2644687      6.61%     95.22% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3            1910945      4.78%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       39995729                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu             11214539     70.41%     70.41% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                9047      0.06%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.47% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             3286072     20.63%     91.10% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            1418003      8.90%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total              15927661                       # Type of FU issued
system.cpu7.iq.rate                          0.398214                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          71901294                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes         23967519                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses     14961708                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses              15927661                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads          385512                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1199465                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation         6142                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       380909                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        34823                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           61                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                795551                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 584346                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles               404942                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts           18271635                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts           370990                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              3694433                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             1667965                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts            688900                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  8302                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   73                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          6142                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        572986                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       194698                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              767684                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts             15390824                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              3211852                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           536837                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           22                       # number of nop insts executed
system.cpu7.iew.exec_refs                     4603787                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 3398967                       # Number of branches executed
system.cpu7.iew.exec_stores                   1391935                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.384793                       # Inst execution rate
system.cpu7.iew.wb_sent                      15055348                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                     14961708                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  7510184                       # num instructions producing a value
system.cpu7.iew.wb_consumers                 11506291                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.374064                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.652702                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts        5692891                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         677825                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           745023                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     38862528                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.323684                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     0.956245                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     32141575     82.71%     82.71% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      4254251     10.95%     93.65% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       987280      2.54%     96.19% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       761167      1.96%     98.15% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4       233425      0.60%     98.75% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       107576      0.28%     99.03% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       163377      0.42%     99.45% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        96004      0.25%     99.70% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       117873      0.30%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     38862528                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts            11879606                       # Number of instructions committed
system.cpu7.commit.committedOps              12579166                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       3782024                       # Number of memory references committed
system.cpu7.commit.loads                      2494968                       # Number of loads committed
system.cpu7.commit.membars                     193854                       # Number of memory barriers committed
system.cpu7.commit.branches                   2874919                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                 10158347                       # Number of committed integer instructions.
system.cpu7.commit.function_calls              120358                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         8788231     69.86%     69.86% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           8911      0.07%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.93% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        2494968     19.83%     89.77% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       1287056     10.23%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total         12579166                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               117873                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                    56383118                       # The number of ROB reads
system.cpu7.rob.rob_writes                   37700914                       # The number of ROB writes
system.cpu7.timesIdled                            245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       27584                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                   11879606                       # Number of Instructions Simulated
system.cpu7.committedOps                     12579166                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              3.366921                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        3.366921                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.297007                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.297007                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                14829525                       # number of integer regfile reads
system.cpu7.int_regfile_writes                8437764                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 55909369                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 9531051                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                7607146                       # number of misc regfile reads
system.cpu7.misc_regfile_writes               1767868                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements            31861                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          493.586962                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            2778873                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            32371                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            85.844521                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle       4151858500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   493.586962                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.964037                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.964037                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          8107326                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         8107326                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1651164                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1651164                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       743000                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        743000                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       179153                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       179153                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2269                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2269                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      2394164                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2394164                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      2394164                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2394164                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       535883                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       535883                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       107421                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       107421                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data       417253                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       417253                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        85287                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        85287                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       643304                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        643304                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       643304                       # number of overall misses
system.cpu7.dcache.overall_misses::total       643304                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data  13358429367                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13358429367                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   3750071619                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   3750071619                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data  12672036754                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total  12672036754                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data   1375792900                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   1375792900                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    383563029                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    383563029                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data  17108500986                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  17108500986                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data  17108500986                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  17108500986                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      2187047                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2187047                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       850421                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       850421                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       596406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       596406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        87556                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        87556                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      3037468                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      3037468                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      3037468                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      3037468                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.245026                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.245026                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.126315                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.126315                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.699612                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.699612                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.974085                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.974085                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.211790                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.211790                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.211790                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.211790                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 24927.884197                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 24927.884197                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 34910.041975                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 34910.041975                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 30370.151333                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 30370.151333                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 16131.331856                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 16131.331856                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 26594.737458                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 26594.737458                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 26594.737458                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 26594.737458                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.163636                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets     3.750000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2803                       # number of writebacks
system.cpu7.dcache.writebacks::total             2803                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       230240                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       230240                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        54962                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        54962                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data        85539                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        85539                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       285202                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       285202                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       285202                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       285202                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       305643                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       305643                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        52459                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        52459                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data       331714                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       331714                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data        85287                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        85287                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       358102                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       358102                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       358102                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       358102                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   5929177872                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5929177872                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   2242712197                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2242712197                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data   9122099354                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   9122099354                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data   1188327100                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   1188327100                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data    323262471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    323262471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   8171890069                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8171890069                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   8171890069                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8171890069                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.139751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.139751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.061686                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.061686                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.556188                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.556188                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.974085                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.974085                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.117895                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.117895                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.117895                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.117895                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 19399.030477                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 19399.030477                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 42751.714615                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 42751.714615                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 27499.892540                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27499.892540                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 13933.273535                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 13933.273535                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 22820.006783                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 22820.006783                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 22820.006783                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 22820.006783                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             2719                       # number of replacements
system.cpu7.icache.tags.tagsinuse          362.600550                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            5758109                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3086                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1865.881076                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   362.600550                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.708204                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.708204                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         11525812                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        11525812                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      5758109                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        5758109                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      5758109                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         5758109                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      5758109                       # number of overall hits
system.cpu7.icache.overall_hits::total        5758109                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         3254                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3254                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         3254                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3254                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         3254                       # number of overall misses
system.cpu7.icache.overall_misses::total         3254                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     53423413                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53423413                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     53423413                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53423413                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     53423413                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53423413                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      5761363                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      5761363                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      5761363                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      5761363                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      5761363                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      5761363                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000565                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000565                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000565                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000565                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000565                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000565                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 16417.766749                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16417.766749                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 16417.766749                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16417.766749                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 16417.766749                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16417.766749                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst          168                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst          168                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst          168                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         3086                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3086                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         3086                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3086                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         3086                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3086                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     42734075                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     42734075                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     42734075                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     42734075                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     42734075                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     42734075                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000536                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000536                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000536                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000536                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000536                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000536                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 13847.723590                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13847.723590                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 13847.723590                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13847.723590                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 13847.723590                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13847.723590                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups                7678719                       # Number of BP lookups
system.cpu8.branchPred.condPredicted          5390335                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect           666354                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups             5336975                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                4572449                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            85.674919                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                 872481                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect            213570                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        39997512                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles           7385142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      34785129                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                    7678719                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches           5444930                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     31896412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                1427036                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.PendingTrapStallCycles         1037                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                  6873064                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes               146371                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          39996110                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             0.926850                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.292391                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                25470612     63.68%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                 1482092      3.71%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 3541901      8.86%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                 9501505     23.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            39996110                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.191980                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       0.869682                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                 6264069                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles             23502317                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                  8689642                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles               827428                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                712654                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved              649652                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                  971                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              24628389                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                 2151                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                712654                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                 7149914                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                 768815                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles      22305656                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                  8612671                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles               446400                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              22682280                       # Number of instructions processed by rename
system.cpu8.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu8.rename.IQFullEvents                 30950                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LQFullEvents                    28                       # Number of times rename has blocked due to LQ full
system.cpu8.rename.SQFullEvents                    83                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           26913805                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups            102958608                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        23996994                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             18335583                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                 8578199                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts            624357                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts        623169                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                  2233244                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads             5013388                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            2367476                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          1413925                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores          826683                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  20243795                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded             857133                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 18697927                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued           171518                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined        5347997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined     11353058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved        250937                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     39996110                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.467494                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.765661                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0           27222733     68.06%     68.06% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1            7669502     19.18%     87.24% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2            4283200     10.71%     97.95% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3             820675      2.05%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       39996110                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                1297489     37.78%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     1      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%     37.78% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead               1791950     52.18%     89.97% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite               344605     10.03%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu             12005168     64.21%     64.21% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult                9062      0.05%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.25% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead             4578139     24.48%     88.74% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            2105558     11.26%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              18697927                       # Type of FU issued
system.cpu8.iq.rate                          0.467477                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                    3434045                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.183659                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads          80997527                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         26450947                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     17882487                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              22131972                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         1132163                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads      1107428                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation         2024                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       379539                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads        30422                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                712654                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                 594930                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles               365162                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           21100954                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts           351604                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts              5013388                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             2367476                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts            611586                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                  9952                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents          2024                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect        519681                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect       178874                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts              698555                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             18179666                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts              4481570                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts           518261                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                           26                       # number of nop insts executed
system.cpu8.iew.exec_refs                     6566077                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                 3963239                       # Number of branches executed
system.cpu8.iew.exec_stores                   2084507                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.454520                       # Inst execution rate
system.cpu8.iew.wb_sent                      17968049                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     17882487                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                  9513425                       # num instructions producing a value
system.cpu8.iew.wb_consumers                 13599600                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.447090                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.699537                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts        5348343                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls         606195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts           665490                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     38955886                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.404378                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     0.949013                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0     29680570     76.19%     76.19% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1      5963603     15.31%     91.50% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      1877973      4.82%     96.32% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3       456144      1.17%     97.49% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4       649539      1.67%     99.16% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5       112492      0.29%     99.45% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6        88013      0.23%     99.67% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7        44180      0.11%     99.79% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8        83372      0.21%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     38955886                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            15047829                       # Number of instructions committed
system.cpu8.commit.committedOps              15752911                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                       5893890                       # Number of memory references committed
system.cpu8.commit.loads                      3905956                       # Number of loads committed
system.cpu8.commit.membars                     174801                       # Number of memory barriers committed
system.cpu8.commit.branches                   3460780                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                 12728447                       # Number of committed integer instructions.
system.cpu8.commit.function_calls              120999                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu         9850147     62.53%     62.53% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult           8874      0.06%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead        3905956     24.80%     87.38% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       1987934     12.62%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         15752911                       # Class of committed instruction
system.cpu8.commit.bw_lim_events                83372                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                    59384400                       # The number of ROB reads
system.cpu8.rob.rob_writes                   43262925                       # The number of ROB writes
system.cpu8.timesIdled                            220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       27772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   15047829                       # Number of Instructions Simulated
system.cpu8.committedOps                     15752911                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              2.658025                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        2.658025                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.376219                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.376219                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                18473181                       # number of integer regfile reads
system.cpu8.int_regfile_writes                9450256                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                 68330209                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                11167316                       # number of cc regfile writes
system.cpu8.misc_regfile_reads                9520152                       # number of misc regfile reads
system.cpu8.misc_regfile_writes               1565561                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements            32977                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          494.512728                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs            4154100                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs            33489                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs           124.043716                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle       3867481506                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   494.512728                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.965845                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.965845                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         10594843                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        10594843                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      2305511                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        2305511                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      1492205                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       1492205                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data       149672                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       149672                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data         1867                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total         1867                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data      3797716                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         3797716                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data      3797716                       # number of overall hits
system.cpu8.dcache.overall_hits::total        3797716                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data       491045                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       491045                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data       108318                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       108318                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data       368616                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       368616                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data        78127                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        78127                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data       599363                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total        599363                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data       599363                       # number of overall misses
system.cpu8.dcache.overall_misses::total       599363                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data  12167077881                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total  12167077881                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data   3928431215                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   3928431215                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data  11148018863                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total  11148018863                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data   1361759393                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total   1361759393                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data    293884640                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total    293884640                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data  16095509096                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total  16095509096                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data  16095509096                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total  16095509096                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      2796556                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      2796556                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      1600523                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      1600523                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data       518288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       518288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data        79994                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total        79994                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data      4397079                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      4397079                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data      4397079                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      4397079                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.175589                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.175589                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.067677                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.067677                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.711218                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.711218                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.976661                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.976661                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.136309                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.136309                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.136309                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.136309                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 24777.928461                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 24777.928461                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 36267.575241                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 36267.575241                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 30242.905525                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 30242.905525                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 17430.074021                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 17430.074021                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 26854.358871                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 26854.358871                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 26854.358871                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 26854.358871                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     3.272727                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks         2984                       # number of writebacks
system.cpu8.dcache.writebacks::total             2984                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data       211505                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total       211505                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data        55086                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        55086                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data        66583                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        66583                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data       266591                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       266591                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data       266591                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       266591                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data       279540                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       279540                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        53232                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        53232                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data       302033                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total       302033                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data        78127                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        78127                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data       332772                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       332772                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data       332772                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       332772                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data   5113892017                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total   5113892017                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data   2375798476                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   2375798476                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data   8366974219                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total   8366974219                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data   1184090107                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total   1184090107                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data    245408860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total    245408860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data   7489690493                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total   7489690493                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data   7489690493                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total   7489690493                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.099959                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.099959                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.033259                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.033259                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.582751                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.582751                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.976661                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.976661                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.075680                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.075680                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.075680                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.075680                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 18293.954414                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 18293.954414                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 44631.020364                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 44631.020364                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 27702.185586                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27702.185586                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 15155.965377                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 15155.965377                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 22506.973222                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 22506.973222                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 22506.973222                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 22506.973222                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements             2673                       # number of replacements
system.cpu8.icache.tags.tagsinuse          370.425949                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs            6869837                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             3048                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs          2253.883530                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   370.425949                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.723488                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.723488                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          375                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses         13749176                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses        13749176                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst      6869837                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total        6869837                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst      6869837                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total         6869837                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst      6869837                       # number of overall hits
system.cpu8.icache.overall_hits::total        6869837                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         3227                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         3227                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         3227                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          3227                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         3227                       # number of overall misses
system.cpu8.icache.overall_misses::total         3227                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     52020961                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     52020961                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     52020961                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     52020961                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     52020961                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     52020961                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst      6873064                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total      6873064                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst      6873064                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total      6873064                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst      6873064                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total      6873064                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.000470                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000470                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.000470                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000470                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.000470                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000470                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 16120.533313                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 16120.533313                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 16120.533313                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 16120.533313                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 16120.533313                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 16120.533313                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst          179                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst          179                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst          179                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         3048                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         3048                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         3048                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         3048                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         3048                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         3048                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     41351037                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     41351037                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     41351037                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     41351037                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     41351037                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     41351037                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.000443                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000443                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.000443                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000443                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.000443                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000443                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 13566.613189                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 13566.613189                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 13566.613189                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 13566.613189                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 13566.613189                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 13566.613189                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     86954                       # number of replacements
system.l2.tags.tagsinuse                  3219.302569                       # Cycle average of tags in use
system.l2.tags.total_refs                      181856                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.013976                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1249.031385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       323.898840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        76.074890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        31.893699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       145.836180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        94.707318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       174.087088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        53.619381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       154.000465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        16.495303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       146.388651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        29.600889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       143.437660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        14.802831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       151.247970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        53.646178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       143.190948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        65.512663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data       151.830231                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.002350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.002308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.002185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.002317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049123                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2669                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.051010                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    775092                       # Number of tag accesses
system.l2.tags.data_accesses                   775092                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                3195                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               16436                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                2898                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               16257                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                3044                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               16639                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                3292                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               15145                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                3047                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               19130                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                3007                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               19313                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                2989                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               18324                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                2973                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data               18660                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  164390                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20966                       # number of Writeback hits
system.l2.Writeback_hits::total                 20966                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    57                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 3195                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                16439                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 2898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                16258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 3044                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                16641                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 3292                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                15147                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 3047                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                19136                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 3007                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                19320                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 2989                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                18342                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 2973                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                18678                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164447                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  18                       # number of overall hits
system.l2.overall_hits::cpu0.data                  23                       # number of overall hits
system.l2.overall_hits::cpu1.inst                3195                       # number of overall hits
system.l2.overall_hits::cpu1.data               16439                       # number of overall hits
system.l2.overall_hits::cpu2.inst                2898                       # number of overall hits
system.l2.overall_hits::cpu2.data               16258                       # number of overall hits
system.l2.overall_hits::cpu3.inst                3044                       # number of overall hits
system.l2.overall_hits::cpu3.data               16641                       # number of overall hits
system.l2.overall_hits::cpu4.inst                3292                       # number of overall hits
system.l2.overall_hits::cpu4.data               15147                       # number of overall hits
system.l2.overall_hits::cpu5.inst                3047                       # number of overall hits
system.l2.overall_hits::cpu5.data               19136                       # number of overall hits
system.l2.overall_hits::cpu6.inst                3007                       # number of overall hits
system.l2.overall_hits::cpu6.data               19320                       # number of overall hits
system.l2.overall_hits::cpu7.inst                2989                       # number of overall hits
system.l2.overall_hits::cpu7.data               18342                       # number of overall hits
system.l2.overall_hits::cpu8.inst                2973                       # number of overall hits
system.l2.overall_hits::cpu8.data               18678                       # number of overall hits
system.l2.overall_hits::total                  164447                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               326                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                92                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             11198                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               127                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             11635                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               108                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             10792                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             11091                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             10225                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             11293                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                97                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data              9698                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst                75                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data             10150                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 87083                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          33208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          32788                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          33010                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          32811                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          34391                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          32693                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          32710                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data          34134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             265746                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        17077                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        17434                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        16829                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        16947                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data        18635                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data        17722                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data        17672                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data        17878                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           140194                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             374                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data             370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3111                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                326                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                282                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              11568                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                127                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              12004                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              11171                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              11465                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              10581                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              11633                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data              10058                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                 75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data              10520                       # number of demand (read+write) misses
system.l2.demand_misses::total                  90194                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               326                       # number of overall misses
system.l2.overall_misses::cpu0.data               282                       # number of overall misses
system.l2.overall_misses::cpu1.inst                92                       # number of overall misses
system.l2.overall_misses::cpu1.data             11568                       # number of overall misses
system.l2.overall_misses::cpu2.inst               127                       # number of overall misses
system.l2.overall_misses::cpu2.data             12004                       # number of overall misses
system.l2.overall_misses::cpu3.inst               108                       # number of overall misses
system.l2.overall_misses::cpu3.data             11171                       # number of overall misses
system.l2.overall_misses::cpu4.inst                25                       # number of overall misses
system.l2.overall_misses::cpu4.data             11465                       # number of overall misses
system.l2.overall_misses::cpu5.inst                32                       # number of overall misses
system.l2.overall_misses::cpu5.data             10581                       # number of overall misses
system.l2.overall_misses::cpu6.inst                30                       # number of overall misses
system.l2.overall_misses::cpu6.data             11633                       # number of overall misses
system.l2.overall_misses::cpu7.inst                97                       # number of overall misses
system.l2.overall_misses::cpu7.data             10058                       # number of overall misses
system.l2.overall_misses::cpu8.inst                75                       # number of overall misses
system.l2.overall_misses::cpu8.data             10520                       # number of overall misses
system.l2.overall_misses::total                 90194                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17429000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      4627000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data    593274000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      6626000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data    616450500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      5488500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data    571769000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1331500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data    587560500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1700000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data    541756500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1489500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data    598322000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      5049500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data    513806500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      3905500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data    537637000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4613026500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       318000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu8.data       370500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1271500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       371000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data       529500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu6.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu8.data       476500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1589000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     10280500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     19658000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     19722500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     20209000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     20013000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     18870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     18086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     19169500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data     19671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165679500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      4627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    612932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    636173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      5488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    591978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    607573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    560626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    616408000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      5049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data    532976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      3905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data    557308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4778706000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17429000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15084500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      4627000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    612932000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6626000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    636173000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      5488500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    591978000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1331500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    607573500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1700000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    560626500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1489500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    616408000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      5049500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data    532976000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      3905500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data    557308000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4778706000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            3287                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           27634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            3025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           27892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            3152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           27431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            3317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           26236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            3079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           29355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            3037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           30606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            3086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           28022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            3048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data           28810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              251473                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20966                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20966                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        33208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        32789                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        33010                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        32811                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        34393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        32694                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        32713                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data        34136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           265755                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        17078                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        17436                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        16829                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        16947                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data        18635                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data        17723                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data        17672                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data        17878                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         140198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data           388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3168                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              344                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             3287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            28007                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             3025                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            28262                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             3152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            27812                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             3317                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            26612                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             3079                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            29717                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             3037                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            30953                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             3086                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            28400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             3048                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data            29198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               254641                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             344                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            3287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           28007                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            3025                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           28262                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            3152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           27812                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            3317                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           26612                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            3079                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           29717                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            3037                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           30953                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            3086                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           28400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            3048                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data           29198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              254641                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.947674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.794643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.027989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.405225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.041983                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.417145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.034264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.393423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.007537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.422740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.010393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.348322                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.009878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.368980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.031432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.346085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.024606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.352308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.346292                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.999942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.999969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999908                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.999941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999966                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999885                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.999944                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999971                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.991957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.997297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.994751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.994681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.983425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.979827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.952381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.953608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982008                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.947674                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.924590                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.027989                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.413040                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.041983                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.424740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.034264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.401661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.007537                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.430821                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.010393                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.356059                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.009878                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.375828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.031432                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.354155                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.024606                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.360299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354201                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.947674                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.924590                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.027989                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.413040                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.041983                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.424740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.034264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.401661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.007537                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.430821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.010393                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.356059                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.009878                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.375828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.031432                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.354155                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.024606                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.360299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354201                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53463.190184                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.528090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50293.478261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52980.353635                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 52173.228346                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52982.423722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 50819.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52980.819125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        53260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52976.332161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst        53125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 52983.520782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst        49650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 52981.670061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 52056.701031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 52980.666117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52073.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52969.162562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52972.755877                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     9.576006                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    12.844593                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data     3.082202                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data     1.621142                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu8.data    10.854280                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     4.784644                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data    21.725127                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data    31.463545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data     5.688221                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu6.data     5.981266                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu8.data    26.652869                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    11.334294                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53266.839378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53129.729730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53448.509485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53321.899736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53510.695187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53005.617978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 53194.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 53248.611111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 53164.864865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53256.027001                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53463.190184                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53491.134752                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50293.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 52985.131397                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 52173.228346                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 52996.751083                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 50819.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 52992.391012                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        53260                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 52993.763628                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst        53125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 52984.264247                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst        49650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 52987.879309                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 52056.701031                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 52990.256512                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52073.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 52976.045627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52982.526554                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53463.190184                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53491.134752                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50293.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 52985.131397                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 52173.228346                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 52996.751083                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 50819.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 52992.391012                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        53260                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 52993.763628                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst        53125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 52984.264247                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst        49650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 52987.879309                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 52056.701031                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 52990.256512                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52073.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 52976.045627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52982.526554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1743                       # number of writebacks
system.l2.writebacks::total                      1743                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst             43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                242                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 242                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                242                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        11196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        11633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        10788                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        11091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data        10224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data        11292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           54                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data         9697                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst           66                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data        10149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            86841                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        33208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        32788                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        33010                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        32811                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        34391                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        32693                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        32710                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data        34134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        265746                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        17077                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        17434                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        16829                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        16947                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data        18635                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data        17722                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data        17672                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data        17878                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       140194                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          374                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3111                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         11566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         12002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         11167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         11465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data         10580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data         11632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data         10057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst            66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data         10519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             89952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        11566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        12002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        11167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        11465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data        10580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data        11632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data        10057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data        10519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            89952                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13305500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1307000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data    453709500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      3917500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    471422000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      2234000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    437207500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       693500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    449416000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      1275500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data    414375000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       611000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data    457613000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      2203500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data    392988000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      2686000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data    411264000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3519731000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        43000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1357237737                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1339386522                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   1349091879                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   1340699345                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data   1405415731                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data   1335745428                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data   1336745762                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data   1395435961                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  10859801365                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    692327995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    706757062                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    682258980                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    687055038                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data    755553532                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data    718510556                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data    716489557                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data    724821041                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   5683773761                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7877500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     15057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     15135500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     15490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     15361000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     14455000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     13872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     14710500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data     15077500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    127036500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    468767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    486557500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      2234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    452697500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    464777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      1275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data    428830000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data    471485000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      2203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data    407698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      2686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data    426341500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3646767500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11380000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    468767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    486557500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      2234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    452697500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    464777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      1275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data    428830000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data    471485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      2203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data    407698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      2686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data    426341500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3646767500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.941860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.741071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.009735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.405153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.031405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.417073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.017449                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.393278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.005125                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.422740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.009743                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.348288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.004939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.368947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.017498                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.346050                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.021654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.352274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.345329                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.999942                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.999969                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999908                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.999941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999966                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999885                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.999944                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999971                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.991957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.997297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.994751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.994681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.983425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.979827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.952381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.953608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982008                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.941860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.904918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.009735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.412968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.031405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.424669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.017449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.401517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.005125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.430821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.009743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.356025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.004939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.375796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.017498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.354120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.021654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.360264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.353250                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.941860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.904918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.009735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.412968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.031405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.424669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.017449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.401517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.005125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.430821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.009743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.356025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.004939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.375796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.017498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.354120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.021654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.360264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.353250                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41066.358025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42198.795181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40843.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40524.249732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 41236.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40524.542250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40618.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40527.206155                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40794.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40520.782617                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 42516.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40529.636150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst 40733.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40525.416224                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40526.760854                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40696.969697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40522.613065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40530.751604                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        43000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40870.806342                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40849.900024                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40869.187489                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40861.276554                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40865.800093                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40857.230233                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40866.577866                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40881.114461                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40865.342714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40541.546817                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40539.007801                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40540.672648                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40541.395999                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40544.863536                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40543.423767                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40543.773031                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40542.624511                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40542.204096                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40816.062176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40695.945946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41017.615176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40870.712401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 41072.192513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 40603.932584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data        40800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 40862.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data        40750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40834.619094                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41066.358025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41231.884058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40843.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40529.742348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 41236.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40539.701716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40618.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40538.864512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40794.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40538.770170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 42516.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40532.136106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 40733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40533.442228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40538.778960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40696.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40530.611275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40541.260895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41066.358025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41231.884058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40843.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40529.742348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 41236.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40539.701716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40618.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40538.864512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40794.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40538.770170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 42516.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40532.136106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 40733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40533.442228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40538.778960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40696.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40530.611275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40541.260895                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               86841                       # Transaction distribution
system.membus.trans_dist::ReadResp              86841                       # Transaction distribution
system.membus.trans_dist::Writeback              1743                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           504276                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         514649                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          405939                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          819                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17833                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1622052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1622052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      5868480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5868480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           628527                       # Total snoops (count)
system.membus.snoop_fanout::samples           1131250                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1131250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1131250                       # Request fanout histogram
system.membus.reqLayer0.occupancy           711522973                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1052100880                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            4984613                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4977056                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         7556                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            20966                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          504286                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        514653                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1018938                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       146897                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       146897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39043                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       817322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       879477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       821050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       854874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       872548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         6074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       884918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         6172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       874320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         6096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side       815164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6871051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        22016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        20544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       210368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1937088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       193600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1957440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       201728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1928640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       212288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1853952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       197056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2091968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       194368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      2168576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       197504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      1996992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side       195072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side      2059648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17638848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5528897                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6210458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17               6210458    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6210458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3183220822                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            516998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            460994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4960892                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1115999903                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           4553952                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1222223794                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          4758396                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1123931171                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4980486                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1184902916                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4621493                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1190907447                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4562979                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1222374563                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4653425                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1210761506                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          4580463                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy       1105338321                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
