Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 28 10:52:01 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     14 |            4 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             528 |           77 |
| Yes          | No                    | No                     |             142 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------+-------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                Enable Signal                |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------+-------------------------------------------------+------------------+----------------+
| ~clk625_BUFG                                  |                                             |                                                 |                1 |              2 |
|  clock_IBUF_BUFG                              |                                             |                                                 |                7 |             14 |
|  clock_IBUF_BUFG                              | nolabel_line66/E[0]                         |                                                 |                3 |             14 |
|  nolabel_line71/nolabel_line50/CLK            |                                             |                                                 |                3 |             14 |
|  nolabel_line71/nolabel_line44/CLK            |                                             | nolabel_line71/clear                            |                4 |             14 |
|  clock_IBUF_BUFG                              |                                             | nolabel_line71/nolabel_line24/SR[0]             |                3 |             18 |
|  clock_IBUF_BUFG                              |                                             | nolabel_line71/nolabel_line22/value_reg[10]     |                2 |             22 |
|  clock_IBUF_BUFG                              |                                             | nolabel_line71/nolabel_line20/sample_reg[11]    |                3 |             24 |
|  clock_IBUF_BUFG                              | nolabel_line71/nolabel_line24/peak_vol0     |                                                 |                5 |             24 |
| ~nolabel_line71/nolabel_line22/CLK            |                                             |                                                 |                5 |             24 |
|  nolabel_line71/nolabel_line20/sample_reg[11] |                                             |                                                 |                4 |             24 |
| ~clk625_BUFG                                  |                                             | nolabel_line66/frame_counter[16]_i_1_n_0        |                5 |             34 |
| ~clk625_BUFG                                  | nolabel_line66/delay[0]_i_1_n_0             |                                                 |                5 |             40 |
|  clock_IBUF_BUFG                              |                                             | nolabel_line71/nolabel_line24/count[31]_i_1_n_0 |                8 |             62 |
| ~clk625_BUFG                                  | nolabel_line66/FSM_onehot_state[31]_i_1_n_0 |                                                 |                8 |             64 |
|  clock_IBUF_BUFG                              |                                             | clk6p25m/clear                                  |                9 |             66 |
|  clock_IBUF_BUFG                              |                                             | nolabel_line71/nolabel_line44/clear             |                9 |             66 |
|  clock_IBUF_BUFG                              |                                             | nolabel_line71/nolabel_line50/clear             |                9 |             66 |
|  clock_IBUF_BUFG                              |                                             | nolabel_line71/nolabel_line20/clear             |                9 |             66 |
| ~clk625_BUFG                                  |                                             | nolabel_line66/spi_word[39]_i_1_n_0             |               16 |             90 |
+-----------------------------------------------+---------------------------------------------+-------------------------------------------------+------------------+----------------+


