#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr  6 12:57:15 2019
# Process ID: 28983
# Current directory: /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/rtl/vivado
# Command line: vivado
# Log file: /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/vivado.log
# Journal file: /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.xpr
update_compile_order -fileset sources_1
file copy -force /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/impl_1/top_module.sysdef /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/sw/pr_petalinux/top_module.hdf

reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/impl_1/top_module.sysdef /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/sw/pr_petalinux/top_module.hdf

file copy -force /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/impl_1/top_module.sysdef /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/sw/pr_petalinux/top_module.hdf

