; The format of the input file:
; each device definition begins with a line like this:
;
;       .devicename
;
;  after it go the port definitions in this format:
;
;       portname        address
;
;  the bit definitions (optional) are represented like this:
;
;       portname.bitname  bitnumber
;
; lines beginning with a space are ignored.
; comment lines should be started with ';' character.
;
; the default device is specified at the start of the file
;
;       .default device_name
;
; all lines non conforming to the format are passed to the callback function
;
; NSC CompactRISC CR16 SPECIFIC LINES
;------------------------
;
; the processor definition may include the memory configuration.
; the line format is:

;       area CLASS AREA-NAME START:END
;
; where CLASS is anything, but please use one of CODE, DATA, BSS
;       START and END are addresses, the end address is not included

; Interrupt vectors are declared in the following way:

; entry NAME ADDRESS COMMENT

.default ADSP-BF531


.ADSP-BF531

; MEMORY MAP
area DATA CMMR	0xFFE00000:0xFFFFFFFE   Core MMR address range
area DATA SMMR	0xFFC00000:0xFFDFFFFE   System MMR address range


; INPUT/OUTPUT
DMEM_CONTROL		0xffe00004
DCPLB_STATUS		0xffe00008
DCPLB_FAULT_ADDR	0xffe0000c
DCPLB_ADDR0		0xffe00100
DCPLB_ADDR1		0xffe00104
DCPLB_ADDR2		0xffe00108
DCPLB_ADDR3		0xffe0010c
DCPLB_ADDR4		0xffe00110
DCPLB_ADDR5		0xffe00114
DCPLB_ADDR6		0xffe00118
DCPLB_ADDR7		0xffe0011c
DCPLB_ADDR8		0xffe00120
DCPLB_ADDR9		0xffe00124
DCPLB_ADDR10		0xffe00128
DCPLB_ADDR11		0xffe0012c
DCPLB_ADDR12		0xffe00130
DCPLB_ADDR13		0xffe00134
DCPLB_ADDR14		0xffe00138
DCPLB_ADDR15		0xffe0013c
DCPLB_DATA0		0xffe00200
DCPLB_DATA1		0xffe00204
DCPLB_DATA2		0xffe00208
DCPLB_DATA3		0xffe0020c
DCPLB_DATA4		0xffe00210
DCPLB_DATA5		0xffe00214
DCPLB_DATA6		0xffe00218
DCPLB_DATA7		0xffe0021c
DCPLB_DATA8		0xffe00220
DCPLB_DATA9		0xffe00224
DCPLB_DATA10		0xffe00228
DCPLB_DATA11		0xffe0022c
DCPLB_DATA12		0xffe00230
DCPLB_DATA13		0xffe00234
DCPLB_DATA14		0xffe00238
DCPLB_DATA15		0xffe0023c
DTEST_COMMAND		0xffe00300
DTEST_DATA0		0xffe00400
DTEST_DATA1		0xffe00404


IMEM_CONTROL		0xffe01004
ICPLB_STATUS		0xffe01008
ICPLB_FAULT_ADDR	0xffe0100c
ICPLB_ADDR0		0xffe01100
ICPLB_ADDR1		0xffe01104
ICPLB_ADDR2		0xffe01108
ICPLB_ADDR3		0xffe0110c
ICPLB_ADDR4		0xffe01110
ICPLB_ADDR5		0xffe01114
ICPLB_ADDR6		0xffe01118
ICPLB_ADDR7		0xffe0111c
ICPLB_ADDR8		0xffe01120
ICPLB_ADDR9		0xffe01124
ICPLB_ADDR10		0xffe01128
ICPLB_ADDR11		0xffe0112c
ICPLB_ADDR12		0xffe01130
ICPLB_ADDR13		0xffe01134
ICPLB_ADDR14		0xffe01138
ICPLB_ADDR15		0xffe0113c
ICPLB_DATA0		0xffe01200
ICPLB_DATA1		0xffe01204
ICPLB_DATA2		0xffe01208
ICPLB_DATA3		0xffe0120c
ICPLB_DATA4		0xffe01210
ICPLB_DATA5		0xffe01214
ICPLB_DATA6		0xffe01218
ICPLB_DATA7		0xffe0121c
ICPLB_DATA8		0xffe01220
ICPLB_DATA9		0xffe01224
ICPLB_DATA10		0xffe01228
ICPLB_DATA11		0xffe0122c
ICPLB_DATA12		0xffe01230
ICPLB_DATA13		0xffe01234
ICPLB_DATA14		0xffe01238
ICPLB_DATA15		0xffe0123c
ITEST_COMMAND		0xffe01300
ITEST_DATA0		0xffe01400
ITEST_DATA1		0xffe01404

;Interrupt Controller Registers
EVT0_EMU		0xffe02000
EVT1_RST		0xffe02004
EVT2_NMI		0xffe02008
EVT3_EVX		0xffe0200c
EVT4			0xffe02010
EVT5_IVHW		0xffe02014
EVT6_TMR		0xffe02018
EVT7_IVG7		0xffe0201c
EVT8_IVG8		0xffe02020
EVT9_IVG9		0xffe02024
EVT10_IVG10		0xffe02028
EVT11_IVG11		0xffe0202c
EVT12_IVG12		0xffe02030
EVT13_IVG13		0xffe02034
EVT14_IVG14		0xffe02038
EVT15_IVG15		0xffe0203c
IMASK			0xffe02104
IPEND			0xffe02108
ILAT			0xffe0210c
IPRIO			0xffe02110

;Core Timer Registers
TCNTL			0xffe03000
TPERIOD			0xffe03004
TSCALE			0xffe03008
TCOUNT			0xffe0300c

;Debug, MP and Emulation Unit registers
DSPID			0xffe05000
TBUFCTL			0xffe06000
TBUFSTAT		0xffe06004
TBUF			0xffe06100

;Watchpoint and Patch Registers
WPIACTL			0xffe07000
WPIA0			0xffe07040
WPIA1			0xffe07044
WPIA2			0xffe07048
WPIA3			0xffe0704c
WPIA4			0xffe07050
WPIA5			0xffe07054
WPIACNT0		0xffe07080
WPIACNT1		0xffe07084
WPIACNT2		0xffe07088
WPIACNT3		0xffe0708c
WPIACNT4		0xffe07090
WPIACNT5		0xffe07094
WPDACTL			0xffe07100
WPDA0			0xffe07140
WPDA1			0xffe07144
WPDACNT0		0xffe07180
WPDACNT1		0xffe07184
WPSTAT			0xffe07200

;Performance Monitor Registers
PFCTL			0xffe08000
PFCNTR0			0xffe08100
PFCNTR1			0xffe08104



;Dynamic Power Management Registers
PLL_CTL			0xffc00000
PLL_DIV			0xffc00004
VR_CTL			0xffc00008
PLL_STAT		0xffc0000c
PLL_LOCKCNT		0xffc00010

;System Reset and Interrupt Control Registers
SICA_SWRST		0xffc00100
SICA_SYSCR		0xffc00104
SICB_SYSCR		0xffc01104
SICA_IMASK0		0xffc0010c
SICA_IMASK1		0xffc00110
SICA_IAR0		0xffc00124
SICA_IAR1		0xffc00128
SICA_IAR2		0xffc0012c
SICA_IAR3		0xffc00130
SICA_IAR4		0xffc00134
SICA_IAR5		0xffc00138
SICA_IAR6		0xffc0013c
SICA_IAR7		0xffc00140
SICA_ISR0		0xffc00114
SICA_ISR1		0xffc00118
SICA_IWR0		0xffc0011c
SICA_IWR1		0xffc00120
SICB_IMASK0		0xffc0110c
SICB_IMASK1		0xffc01110
SICB_IAR0		0xffc01124
SICB_IAR1		0xffc01128
SICB_IAR2		0xffc0112c
SICB_IAR3		0xffc01130
SICB_IAR4		0xffc01134
SICB_IAR5		0xffc01138
SICB_IAR6		0xffc0113c
SICB_IAR7		0xffc01140
SICB_ISR0		0xffc01114
SICB_ISR1		0xffc01118
SICB_IWR0		0xffc0111c
SICB_IWR1		0xffc01120

;Watchdog Timer Registers
WDOGA_CTL		0xffc00200
WDOGA_CNT		0xffc00204
WDOGA_STAT		0xffc00208
WDOGB_CTL		0xffc01200
WDOGB_CNT		0xffc01204
WDOGB_STAT		0xffc01208

;Parallel Peripheral Interface Registers
PPI0_CONTROL		0xffc01000
PPI0_STATUS		0xffc01004
PPI0_COUNT		0xffc01008
PPI0_DELAY		0xffc0100c
PPI0_FRAME		0xffc01010
PPI1_CONTROL		0xffc01300
PPI1_STATUS		0xffc01304
PPI1_COUNT		0xffc01308
PPI1_DELAY		0xffc0130c
PPI1_FRAME		0xffc01310

;UART Control Registers
UART_THR_RBR_DLL	0xffc00400
UART_DLH_IER		0xffc00404
UART_IIR		0xffc00408
UART_LCR		0xffc0040c
UART_MCR		0xffc00410
UART_LSR		0xffc00414
UART_SCR		0xffc0041c
UART_GCTL		0xffc00424

;SPI Controller Registers
SPI_CTL			0xffc00500
SPI_FLG			0xffc00504
SPI_STAT		0xffc00508
SPI_TDBR		0xffc0050c
SPI_RDBR		0xffc00510
SPI_BAUD		0xffc00514
SPI_SHADOW		0xffc00518

;Timer Registers
TIMER0_CONFIG		0xffc00600
TIMER0_COUNTER		0xffc00604
TIMER0_PERIOD		0xffc00608
TIMER0_WIDTH		0xffc0060c
TIMER1_CONFIG		0xffc00610
TIMER1_COUNTER		0xffc00614
TIMER1_PERIOD		0xffc00618
TIMER1_WIDTH		0xffc0061c
TIMER2_CONFIG		0xffc00620
TIMER2_COUNTER		0xffc00624
TIMER2_PERIOD		0xffc00628
TIMER2_WIDTH		0xffc0062c
TIMER3_CONFIG		0xffc00630
TIMER3_COUNTER		0xffc00634
TIMER3_PERIOD		0xffc00638
TIMER3_WIDTH		0xffc0063c
TIMER4_CONFIG		0xffc00640
TIMER4_COUNTER		0xffc00644
TIMER4_PERIOD		0xffc00648
TIMER4_WIDTH		0xffc0064c
TIMER5_CONFIG		0xffc00650
TIMER5_COUNTER		0xffc00654
TIMER5_PERIOD		0xffc00658
TIMER5_WIDTH		0xffc0065c
TIMER6_CONFIG		0xffc00660
TIMER6_COUNTER		0xffc00664
TIMER6_PERIOD		0xffc00668
TIMER6_WIDTH		0xffc0066c
TIMER7_CONFIG		0xffc00670
TIMER7_COUNTER		0xffc00674
TIMER7_PERIOD		0xffc00678
TIMER7_WIDTH		0xffc0067c
TIMER8_CONFIG		0xffc01600
TIMER8_COUNTER		0xffc01604
TIMER8_PERIOD		0xffc01608
TIMER8_WIDTH		0xffc0160c
TIMER9_CONFIG		0xffc01610
TIMER9_COUNTER		0xffc01614
TIMER9_PERIOD		0xffc01618
TIMER9_WIDTH		0xffc0161c
TIMER10_CONFIG		0xffc01620
TIMER10_COUNTER		0xffc01624
TIMER10_PERIOD		0xffc01628
TIMER10_WIDTH		0xffc0162c
TIMER11_CONFIG		0xffc01630
TIMER11_COUNTER		0xffc01634
TIMER11_PERIOD		0xffc01638
TIMER11_WIDTH		0xffc0163c
TMRS8_ENABLE		0xffc00680
TMRS8_DISABLE		0xffc00684
TMRS8_STATUS		0xffc00688
TMRS4_ENABLE		0xffc01640
TMRS4_DISABLE		0xffc01644
TMRS4_STATUS		0xffc01648

;Programmable Flag Registers
FIO0_FLAG_D		0xffc00700
FIO0_FLAG_C		0xffc00704
FIO0_FLAG_S		0xffc00708
FIO0_FLAG_T		0xffc0070c
FIO0_MASKA_D		0xffc00710
FIO0_MASKA_C		0xffc00714
FIO0_MASKA_S		0xffc00718
FIO0_MASKA_T		0xffc0071c
FIO0_MASKB_D		0xffc00720
FIO0_MASKB_C		0xffc00724
FIO0_MASKB_S		0xffc00728
FIO0_MASKB_T		0xffc0072c
FIO0_DIR		0xffc00730
FIO0_POLAR		0xffc00734
FIO0_EDGE		0xffc00738
FIO0_BOTH		0xffc0073c
FIO0_INEN		0xffc00740
FIO1_FLAG_D		0xffc01500
FIO1_FLAG_C		0xffc01504
FIO1_FLAG_S		0xffc01508
FIO1_FLAG_T		0xffc0150c
FIO1_MASKA_D		0xffc01510
FIO1_MASKA_C		0xffc01514
FIO1_MASKA_S		0xffc01518
FIO1_MASKA_T		0xffc0151c
FIO1_MASKB_D		0xffc01520
FIO1_MASKB_C		0xffc01524
FIO1_MASKB_S		0xffc01528
FIO1_MASKB_T		0xffc0152c
FIO1_DIR		0xffc01530
FIO1_POLAR		0xffc01534
FIO1_EDGE		0xffc01538
FIO1_BOTH		0xffc0153c
FIO1_INEN		0xffc01540
FIO1_FLAG_D		0xffc01700
FIO1_FLAG_C		0xffc01704
FIO1_FLAG_S		0xffc01708
FIO1_FLAG_T		0xffc0170c
FIO1_MASKA_D		0xffc01710
FIO1_MASKA_C		0xffc01714
FIO1_MASKA_S		0xffc01718
FIO1_MASKA_T		0xffc0171c
FIO1_MASKB_D		0xffc01720
FIO1_MASKB_C		0xffc01724
FIO1_MASKB_S		0xffc01728
FIO1_MASKB_T		0xffc0172c
FIO1_DIR		0xffc01730
FIO1_POLAR		0xffc01734
FIO1_EDGE		0xffc01738
FIO1_BOTH		0xffc0173c
FIO1_INEN		0xffc01740

;SPORT0 Controller Registers
SPORT0_TCR1		0xffc00800
SPORT0_TCR2		0xffc00804
sPORT0_TCLKDIV		0xffc00808
SPORT0_TFSDIV		0xffc0080c
SPORT0_TX		0xffc00810
SPORT0_RX		0xffc00818
SPORT0_RCR1		0xffc00820
SPORT0_RCR2		0xffc00824
SPORT0_RCLKDIV		0xffc00828
SPORT0_RFSDIV		0xffc0082c
SPORT0_STAT		0xffc00830
SPORT0_CHNL		0xffc00834
SPORT0_MCMC1		0xffc00838
SPORT0_MCMC2		0xffc0083c
SPORT0_MTCS0		0xffc00840
SPORT0_MTCS1		0xffc00844
SPORT0_MTCS2		0xffc00848
SPORT0_MTCS3		0xffc0084c
SPORT0_MRCS0		0xffc00850
SPORT0_MRCS1		0xffc00854
SPORT0_MRCS2		0xffc00858
SPORT0_MRCS3		0xffc0085c

;SPORT1 Controller Registers
SPORT1_TCR1		0xffc00900
SPORT1_TCR2		0xffc00904
sPORT1_TCLKDIV		0xffc00908
SPORT1_TFSDIV		0xffc0090c
SPORT1_TX		0xffc00910
SPORT1_RX		0xffc00918
SPORT1_RCR1		0xffc00920
SPORT1_RCR2		0xffc00924
SPORT1_RCLKDIV		0xffc00928
SPORT1_RFSDIV		0xffc0092c
SPORT1_STAT		0xffc00930
SPORT1_CHNL		0xffc00934
SPORT1_MCMC1		0xffc00938
SPORT1_MCMC2		0xffc0093c
SPORT1_MTCS0		0xffc00940
SPORT1_MTCS1		0xffc00944
SPORT1_MTCS2		0xffc00948
SPORT1_MTCS3		0xffc0094c
SPORT1_MRCS0		0xffc00950
SPORT1_MRCS1		0xffc00954
SPORT1_MRCS2		0xffc00958
SPORT1_MRCS3		0xffc0095c

;DMA Control Registers

;DMA Traffic Control Registers
DMA1_TC_PER		0xffc01b0c
DMA1_TC_CNT		0xffc01b10
DMA2_TC_PER		0xffc00b0c
DMA2_TC_CNT		0xffc00b10

;External Bus Interface Unit Registers
EBIU_AMGCTL		0xffc00a00
EBIU_AMBCTL0		0xffc00a04
EBIU_AMBCTL1		0xffc00a08
EBIU_SDGCTL		0xffc00a10
EBIU_SDBCTL		0xffc00a14
EBIU_SDRRC		0xffc00a18
EBIU_SDSTAT		0xffc00a1c




.Rigol1052e (ADSP-BF531)

; MEMORY MAP
area DATA CMMR	0xFFE00000:0xFFFFFFFE   Core MMR address range
area DATA SMMR	0xFFC00000:0xFFDFFFFE   System MMR address range


; INPUT/OUTPUT
DMEM_CONTROL		0xffe00004
DCPLB_STATUS		0xffe00008
DCPLB_FAULT_ADDR	0xffe0000c
DCPLB_ADDR0		0xffe00100
DCPLB_ADDR1		0xffe00104
DCPLB_ADDR2		0xffe00108
DCPLB_ADDR3		0xffe0010c
DCPLB_ADDR4		0xffe00110
DCPLB_ADDR5		0xffe00114
DCPLB_ADDR6		0xffe00118
DCPLB_ADDR7		0xffe0011c
DCPLB_ADDR8		0xffe00120
DCPLB_ADDR9		0xffe00124
DCPLB_ADDR10		0xffe00128
DCPLB_ADDR11		0xffe0012c
DCPLB_ADDR12		0xffe00130
DCPLB_ADDR13		0xffe00134
DCPLB_ADDR14		0xffe00138
DCPLB_ADDR15		0xffe0013c
DCPLB_DATA0		0xffe00200
DCPLB_DATA1		0xffe00204
DCPLB_DATA2		0xffe00208
DCPLB_DATA3		0xffe0020c
DCPLB_DATA4		0xffe00210
DCPLB_DATA5		0xffe00214
DCPLB_DATA6		0xffe00218
DCPLB_DATA7		0xffe0021c
DCPLB_DATA8		0xffe00220
DCPLB_DATA9		0xffe00224
DCPLB_DATA10		0xffe00228
DCPLB_DATA11		0xffe0022c
DCPLB_DATA12		0xffe00230
DCPLB_DATA13		0xffe00234
DCPLB_DATA14		0xffe00238
DCPLB_DATA15		0xffe0023c
DTEST_COMMAND		0xffe00300
DTEST_DATA0		0xffe00400
DTEST_DATA1		0xffe00404


IMEM_CONTROL		0xffe01004
ICPLB_STATUS		0xffe01008
ICPLB_FAULT_ADDR	0xffe0100c
ICPLB_ADDR0		0xffe01100
ICPLB_ADDR1		0xffe01104
ICPLB_ADDR2		0xffe01108
ICPLB_ADDR3		0xffe0110c
ICPLB_ADDR4		0xffe01110
ICPLB_ADDR5		0xffe01114
ICPLB_ADDR6		0xffe01118
ICPLB_ADDR7		0xffe0111c
ICPLB_ADDR8		0xffe01120
ICPLB_ADDR9		0xffe01124
ICPLB_ADDR10		0xffe01128
ICPLB_ADDR11		0xffe0112c
ICPLB_ADDR12		0xffe01130
ICPLB_ADDR13		0xffe01134
ICPLB_ADDR14		0xffe01138
ICPLB_ADDR15		0xffe0113c
ICPLB_DATA0		0xffe01200
ICPLB_DATA1		0xffe01204
ICPLB_DATA2		0xffe01208
ICPLB_DATA3		0xffe0120c
ICPLB_DATA4		0xffe01210
ICPLB_DATA5		0xffe01214
ICPLB_DATA6		0xffe01218
ICPLB_DATA7		0xffe0121c
ICPLB_DATA8		0xffe01220
ICPLB_DATA9		0xffe01224
ICPLB_DATA10		0xffe01228
ICPLB_DATA11		0xffe0122c
ICPLB_DATA12		0xffe01230
ICPLB_DATA13		0xffe01234
ICPLB_DATA14		0xffe01238
ICPLB_DATA15		0xffe0123c
ITEST_COMMAND		0xffe01300
ITEST_DATA0		0xffe01400
ITEST_DATA1		0xffe01404

;Interrupt Controller Registers
EVT0_EMU		0xffe02000
EVT1_RST		0xffe02004
EVT2_NMI		0xffe02008
EVT3_EVX		0xffe0200c
EVT4			0xffe02010
EVT5_IVHW		0xffe02014
EVT6_TMR		0xffe02018
EVT7_IVG7		0xffe0201c
EVT8_IVG8		0xffe02020
EVT9_IVG9		0xffe02024
EVT10_IVG10		0xffe02028
EVT11_IVG11		0xffe0202c
EVT12_IVG12		0xffe02030
EVT13_IVG13		0xffe02034
EVT14_IVG14		0xffe02038
EVT15_IVG15		0xffe0203c
IMASK			0xffe02104
IPEND			0xffe02108
ILAT			0xffe0210c
IPRIO			0xffe02110

;Core Timer Registers
TCNTL			0xffe03000
TPERIOD			0xffe03004
TSCALE			0xffe03008
TCOUNT			0xffe0300c

;Debug, MP and Emulation Unit registers
DSPID			0xffe05000
TBUFCTL			0xffe06000
TBUFSTAT		0xffe06004
TBUF			0xffe06100

;Watchpoint and Patch Registers
WPIACTL			0xffe07000
WPIA0			0xffe07040
WPIA1			0xffe07044
WPIA2			0xffe07048
WPIA3			0xffe0704c
WPIA4			0xffe07050
WPIA5			0xffe07054
WPIACNT0		0xffe07080
WPIACNT1		0xffe07084
WPIACNT2		0xffe07088
WPIACNT3		0xffe0708c
WPIACNT4		0xffe07090
WPIACNT5		0xffe07094
WPDACTL			0xffe07100
WPDA0			0xffe07140
WPDA1			0xffe07144
WPDACNT0		0xffe07180
WPDACNT1		0xffe07184
WPSTAT			0xffe07200

;Performance Monitor Registers
PFCTL			0xffe08000
PFCNTR0			0xffe08100
PFCNTR1			0xffe08104



;Dynamic Power Management Registers
PLL_CTL			0xffc00000
PLL_DIV			0xffc00004
VR_CTL			0xffc00008
PLL_STAT		0xffc0000c
PLL_LOCKCNT		0xffc00010

;System Reset and Interrupt Control Registers
SICA_SWRST		0xffc00100
SICA_SYSCR		0xffc00104
SICB_SYSCR		0xffc01104
SICA_IMASK0		0xffc0010c
SICA_IMASK1		0xffc00110
SICA_IAR0		0xffc00124
SICA_IAR1		0xffc00128
SICA_IAR2		0xffc0012c
SICA_IAR3		0xffc00130
SICA_IAR4		0xffc00134
SICA_IAR5		0xffc00138
SICA_IAR6		0xffc0013c
SICA_IAR7		0xffc00140
SICA_ISR0		0xffc00114
SICA_ISR1		0xffc00118
SICA_IWR0		0xffc0011c
SICA_IWR1		0xffc00120
SICB_IMASK0		0xffc0110c
SICB_IMASK1		0xffc01110
SICB_IAR0		0xffc01124
SICB_IAR1		0xffc01128
SICB_IAR2		0xffc0112c
SICB_IAR3		0xffc01130
SICB_IAR4		0xffc01134
SICB_IAR5		0xffc01138
SICB_IAR6		0xffc0113c
SICB_IAR7		0xffc01140
SICB_ISR0		0xffc01114
SICB_ISR1		0xffc01118
SICB_IWR0		0xffc0111c
SICB_IWR1		0xffc01120

;Watchdog Timer Registers
WDOGA_CTL		0xffc00200
WDOGA_CNT		0xffc00204
WDOGA_STAT		0xffc00208
WDOGB_CTL		0xffc01200
WDOGB_CNT		0xffc01204
WDOGB_STAT		0xffc01208

;Parallel Peripheral Interface Registers
PPI0_CONTROL		0xffc01000
PPI0_STATUS		0xffc01004
PPI0_COUNT		0xffc01008
PPI0_DELAY		0xffc0100c
PPI0_FRAME		0xffc01010
PPI1_CONTROL		0xffc01300
PPI1_STATUS		0xffc01304
PPI1_COUNT		0xffc01308
PPI1_DELAY		0xffc0130c
PPI1_FRAME		0xffc01310

;UART Control Registers
UART_THR_RBR_DLL	0xffc00400
UART_DLH_IER		0xffc00404
UART_IIR		0xffc00408
UART_LCR		0xffc0040c
UART_MCR		0xffc00410
UART_LSR		0xffc00414
UART_SCR		0xffc0041c
UART_GCTL		0xffc00424

;SPI Controller Registers
SPI_CTL			0xffc00500
SPI_FLG			0xffc00504
SPI_STAT		0xffc00508
SPI_TDBR		0xffc0050c
SPI_RDBR		0xffc00510
SPI_BAUD		0xffc00514
SPI_SHADOW		0xffc00518

;Timer Registers
TIMER0_CONFIG		0xffc00600
TIMER0_COUNTER		0xffc00604
TIMER0_PERIOD		0xffc00608
TIMER0_WIDTH		0xffc0060c
TIMER1_CONFIG		0xffc00610
TIMER1_COUNTER		0xffc00614
TIMER1_PERIOD		0xffc00618
TIMER1_WIDTH		0xffc0061c
TIMER2_CONFIG		0xffc00620
TIMER2_COUNTER		0xffc00624
TIMER2_PERIOD		0xffc00628
TIMER2_WIDTH		0xffc0062c
TIMER3_CONFIG		0xffc00630
TIMER3_COUNTER		0xffc00634
TIMER3_PERIOD		0xffc00638
TIMER3_WIDTH		0xffc0063c
TIMER4_CONFIG		0xffc00640
TIMER4_COUNTER		0xffc00644
TIMER4_PERIOD		0xffc00648
TIMER4_WIDTH		0xffc0064c
TIMER5_CONFIG		0xffc00650
TIMER5_COUNTER		0xffc00654
TIMER5_PERIOD		0xffc00658
TIMER5_WIDTH		0xffc0065c
TIMER6_CONFIG		0xffc00660
TIMER6_COUNTER		0xffc00664
TIMER6_PERIOD		0xffc00668
TIMER6_WIDTH		0xffc0066c
TIMER7_CONFIG		0xffc00670
TIMER7_COUNTER		0xffc00674
TIMER7_PERIOD		0xffc00678
TIMER7_WIDTH		0xffc0067c
TIMER8_CONFIG		0xffc01600
TIMER8_COUNTER		0xffc01604
TIMER8_PERIOD		0xffc01608
TIMER8_WIDTH		0xffc0160c
TIMER9_CONFIG		0xffc01610
TIMER9_COUNTER		0xffc01614
TIMER9_PERIOD		0xffc01618
TIMER9_WIDTH		0xffc0161c
TIMER10_CONFIG		0xffc01620
TIMER10_COUNTER		0xffc01624
TIMER10_PERIOD		0xffc01628
TIMER10_WIDTH		0xffc0162c
TIMER11_CONFIG		0xffc01630
TIMER11_COUNTER		0xffc01634
TIMER11_PERIOD		0xffc01638
TIMER11_WIDTH		0xffc0163c
TMRS8_ENABLE		0xffc00680
TMRS8_DISABLE		0xffc00684
TMRS8_STATUS		0xffc00688
TMRS4_ENABLE		0xffc01640
TMRS4_DISABLE		0xffc01644
TMRS4_STATUS		0xffc01648

;Programmable Flag Registers
FIO0_FLAG_D		0xffc00700
FIO0_FLAG_C		0xffc00704
FIO0_FLAG_S		0xffc00708
FIO0_FLAG_T		0xffc0070c
FIO0_MASKA_D		0xffc00710
FIO0_MASKA_C		0xffc00714
FIO0_MASKA_S		0xffc00718
FIO0_MASKA_T		0xffc0071c
FIO0_MASKB_D		0xffc00720
FIO0_MASKB_C		0xffc00724
FIO0_MASKB_S		0xffc00728
FIO0_MASKB_T		0xffc0072c
FIO0_DIR		0xffc00730
FIO0_POLAR		0xffc00734
FIO0_EDGE		0xffc00738
FIO0_BOTH		0xffc0073c
FIO0_INEN		0xffc00740
FIO1_FLAG_D		0xffc01500
FIO1_FLAG_C		0xffc01504
FIO1_FLAG_S		0xffc01508
FIO1_FLAG_T		0xffc0150c
FIO1_MASKA_D		0xffc01510
FIO1_MASKA_C		0xffc01514
FIO1_MASKA_S		0xffc01518
FIO1_MASKA_T		0xffc0151c
FIO1_MASKB_D		0xffc01520
FIO1_MASKB_C		0xffc01524
FIO1_MASKB_S		0xffc01528
FIO1_MASKB_T		0xffc0152c
FIO1_DIR		0xffc01530
FIO1_POLAR		0xffc01534
FIO1_EDGE		0xffc01538
FIO1_BOTH		0xffc0153c
FIO1_INEN		0xffc01540
FIO1_FLAG_D		0xffc01700
FIO1_FLAG_C		0xffc01704
FIO1_FLAG_S		0xffc01708
FIO1_FLAG_T		0xffc0170c
FIO1_MASKA_D		0xffc01710
FIO1_MASKA_C		0xffc01714
FIO1_MASKA_S		0xffc01718
FIO1_MASKA_T		0xffc0171c
FIO1_MASKB_D		0xffc01720
FIO1_MASKB_C		0xffc01724
FIO1_MASKB_S		0xffc01728
FIO1_MASKB_T		0xffc0172c
FIO1_DIR		0xffc01730
FIO1_POLAR		0xffc01734
FIO1_EDGE		0xffc01738
FIO1_BOTH		0xffc0173c
FIO1_INEN		0xffc01740

;SPORT0 Controller Registers
SPORT0_TCR1		0xffc00800
SPORT0_TCR2		0xffc00804
sPORT0_TCLKDIV		0xffc00808
SPORT0_TFSDIV		0xffc0080c
SPORT0_TX		0xffc00810
SPORT0_RX		0xffc00818
SPORT0_RCR1		0xffc00820
SPORT0_RCR2		0xffc00824
SPORT0_RCLKDIV		0xffc00828
SPORT0_RFSDIV		0xffc0082c
SPORT0_STAT		0xffc00830
SPORT0_CHNL		0xffc00834
SPORT0_MCMC1		0xffc00838
SPORT0_MCMC2		0xffc0083c
SPORT0_MTCS0		0xffc00840
SPORT0_MTCS1		0xffc00844
SPORT0_MTCS2		0xffc00848
SPORT0_MTCS3		0xffc0084c
SPORT0_MRCS0		0xffc00850
SPORT0_MRCS1		0xffc00854
SPORT0_MRCS2		0xffc00858
SPORT0_MRCS3		0xffc0085c

;SPORT1 Controller Registers
SPORT1_TCR1		0xffc00900
SPORT1_TCR2		0xffc00904
sPORT1_TCLKDIV		0xffc00908
SPORT1_TFSDIV		0xffc0090c
SPORT1_TX		0xffc00910
SPORT1_RX		0xffc00918
SPORT1_RCR1		0xffc00920
SPORT1_RCR2		0xffc00924
SPORT1_RCLKDIV		0xffc00928
SPORT1_RFSDIV		0xffc0092c
SPORT1_STAT		0xffc00930
SPORT1_CHNL		0xffc00934
SPORT1_MCMC1		0xffc00938
SPORT1_MCMC2		0xffc0093c
SPORT1_MTCS0		0xffc00940
SPORT1_MTCS1		0xffc00944
SPORT1_MTCS2		0xffc00948
SPORT1_MTCS3		0xffc0094c
SPORT1_MRCS0		0xffc00950
SPORT1_MRCS1		0xffc00954
SPORT1_MRCS2		0xffc00958
SPORT1_MRCS3		0xffc0095c

;DMA Control Registers

;DMA Traffic Control Registers
DMA1_TC_PER		0xffc01b0c
DMA1_TC_CNT		0xffc01b10
DMA2_TC_PER		0xffc00b0c
DMA2_TC_CNT		0xffc00b10

;External Bus Interface Unit Registers
EBIU_AMGCTL		0xffc00a00
EBIU_AMBCTL0		0xffc00a04
EBIU_AMBCTL1		0xffc00a08
EBIU_SDGCTL		0xffc00a10
EBIU_SDBCTL		0xffc00a14
EBIU_SDRRC		0xffc00a18
EBIU_SDSTAT		0xffc00a1c