WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3332480 heartbeat IPC: 3.001 cumulative IPC: 3.001 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 6723490 heartbeat IPC: 2.949 cumulative IPC: 2.975 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 8427642 cumulative IPC: 2.966 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 8427642 cumulative IPC: 2.966 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 30914307 heartbeat IPC: 0.4134 cumulative IPC: 0.2224 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 68034556 heartbeat IPC: 0.2694 cumulative IPC: 0.2516 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 90987706 heartbeat IPC: 0.4357 cumulative IPC: 0.3028 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 162338654 heartbeat IPC: 0.1402 cumulative IPC: 0.2274 (Simulation time: 00 hr 10 min 39 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 255696073 heartbeat IPC: 0.1071 cumulative IPC: 0.182 (Simulation time: 00 hr 16 min 37 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 352584881 heartbeat IPC: 0.1032 cumulative IPC: 0.1598 (Simulation time: 00 hr 22 min 25 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 454890618 heartbeat IPC: 0.09775 cumulative IPC: 0.1456 (Simulation time: 00 hr 28 min 12 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 561036499 heartbeat IPC: 0.09421 cumulative IPC: 0.1357 (Simulation time: 00 hr 33 min 59 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_668.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 618235514 heartbeat IPC: 0.1748 cumulative IPC: 0.1394 (Simulation time: 00 hr 37 min 08 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 638936893 heartbeat IPC: 0.4831 cumulative IPC: 0.1507 (Simulation time: 00 hr 38 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 645394786 cumulative IPC: 0.1549 (Simulation time: 00 hr 39 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 645394786 cumulative IPC: 0.1549 (Simulation time: 00 hr 39 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_668.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1549 instructions: 100000000 cycles: 645394786
CPU 0 Branch Prediction Accuracy: 95.79% MPKI: 9.215 Average ROB Occupancy at Mispredict: 55.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.0144
BRANCH_CONDITIONAL: 9.2
BRANCH_DIRECT_CALL: 0.00017
BRANCH_INDIRECT_CALL: 0.00068
BRANCH_RETURN: 0.00022

L1D TOTAL        ACCESS:   33695202 HIT:   12635589 MISS:   21059613
L1D LOAD         ACCESS:   10958784 HIT:    7156204 MISS:    3802580
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   20022156 HIT:    5185850 MISS:   14836306
L1D TRANSLATION  ACCESS:    2714262 HIT:     293535 MISS:    2420727
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 247.4 cycles
L1I TOTAL        ACCESS:     259895 HIT:     255267 MISS:       4628
L1I LOAD         ACCESS:     259895 HIT:     255267 MISS:       4628
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 232.4 cycles
L2C TOTAL        ACCESS:   12472144 HIT:    5808096 MISS:    6664048
L2C LOAD         ACCESS:    3320268 HIT:      58227 MISS:    3262041
L2C RFO          ACCESS:    2103963 HIT:     185317 MISS:    1918646
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    4642042 HIT:    3703151 MISS:     938891
L2C TRANSLATION  ACCESS:    2405871 HIT:    1861401 MISS:     544470
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 773.2 cycles
LLC TOTAL        ACCESS:   10336368 HIT:    1571173 MISS:    8765195
LLC LOAD         ACCESS:    3262041 HIT:     195919 MISS:    3066122
LLC RFO          ACCESS:    1918645 HIT:      63733 MISS:    1854912
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    4611212 HIT:    1146691 MISS:    3464521
LLC TRANSLATION  ACCESS:     544470 HIT:     164830 MISS:     379640
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 574.1 cycles
cpu0_DTLB TOTAL        ACCESS:   22446351 HIT:   18483099 MISS:    3963252
cpu0_DTLB LOAD         ACCESS:   22446351 HIT:   18483099 MISS:    3963252
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 108.8 cycles
cpu0_ITLB TOTAL        ACCESS:     231996 HIT:     229962 MISS:       2034
cpu0_ITLB LOAD         ACCESS:     231996 HIT:     229962 MISS:       2034
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 127.5 cycles
cpu0_STLB TOTAL        ACCESS:    3516218 HIT:     889890 MISS:    2626328
cpu0_STLB LOAD         ACCESS:    3516218 HIT:     889890 MISS:    2626328
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 153.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     633522
  ROW_BUFFER_MISS:    4666785
 AVG DBUS CONGESTED CYCLE: 3.993
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      48239
  FULL:    4388047
