Loading plugins phase: Elapsed time ==> 0s.215ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.959ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.113ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Ultrasonic Distance Meter.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj -dcpsoc3 Ultrasonic Distance Meter.v -verilog
======================================================================

======================================================================
Compiling:  Ultrasonic Distance Meter.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj -dcpsoc3 Ultrasonic Distance Meter.v -verilog
======================================================================

======================================================================
Compiling:  Ultrasonic Distance Meter.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj -dcpsoc3 -verilog Ultrasonic Distance Meter.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 21 16:46:55 2021


======================================================================
Compiling:  Ultrasonic Distance Meter.v
Program  :   vpp
Options  :    -yv2 -q10 Ultrasonic Distance Meter.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 21 16:46:55 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Ultrasonic Distance Meter.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Ultrasonic Distance Meter.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj -dcpsoc3 -verilog Ultrasonic Distance Meter.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 21 16:46:55 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\codegentemp\Ultrasonic Distance Meter.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\codegentemp\Ultrasonic Distance Meter.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Ultrasonic Distance Meter.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj -dcpsoc3 -verilog Ultrasonic Distance Meter.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 21 16:46:56 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\codegentemp\Ultrasonic Distance Meter.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\codegentemp\Ultrasonic Distance Meter.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_401
	Net_18
	Net_19
	Net_20
	Net_22
	Net_23
	Net_24
	Net_25
	\Comp_1:Net_9\
	Net_66
	Net_97
	Net_98
	Net_99
	Net_100
	Net_140
	Net_141
	Net_142
	Net_143
	Net_144
	Net_145
	Net_146
	\Five_Millisec_Timer:Net_260\
	Net_182
	\Five_Millisec_Timer:TimerUDB:ctrl_ten\
	\Five_Millisec_Timer:TimerUDB:ctrl_cmode_0\
	\Five_Millisec_Timer:TimerUDB:ctrl_tmode_1\
	\Five_Millisec_Timer:TimerUDB:ctrl_tmode_0\
	\Five_Millisec_Timer:TimerUDB:ctrl_ic_1\
	\Five_Millisec_Timer:TimerUDB:ctrl_ic_0\
	Net_167
	\Five_Millisec_Timer:Net_102\
	\Five_Millisec_Timer:Net_266\
	Net_207
	Net_208
	Net_209
	Net_210
	Net_211
	Net_212
	Net_213
	Net_310
	Net_311
	Net_312
	Net_313
	Net_314
	Net_315
	Net_316
	Net_340
	Net_341
	Net_342
	Net_343
	Net_344
	Net_345
	Net_346


Deleted 53 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Ultrasonic_Set_Reg:clk\ to zero
Aliasing \Ultrasonic_Set_Reg:rst\ to zero
Aliasing one to tmpOE__TX_1_net_0
Aliasing tmpOE__TX_2_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__RX_1_net_0 to tmpOE__TX_1_net_0
Aliasing \PGA_1:Net_37\ to zero
Aliasing \PGA_1:Net_40\ to zero
Aliasing \PGA_1:Net_38\ to zero
Aliasing \PGA_1:Net_39\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing \Comp_1:clock\ to zero
Aliasing \Flight_Timer:Net_260\ to zero
Aliasing \Flight_Timer:Net_102\ to tmpOE__TX_1_net_0
Aliasing tmpOE__RX_Tie_High_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__Seven_Segment_net_6 to tmpOE__TX_1_net_0
Aliasing tmpOE__Seven_Segment_net_5 to tmpOE__TX_1_net_0
Aliasing tmpOE__Seven_Segment_net_4 to tmpOE__TX_1_net_0
Aliasing tmpOE__Seven_Segment_net_3 to tmpOE__TX_1_net_0
Aliasing tmpOE__Seven_Segment_net_2 to tmpOE__TX_1_net_0
Aliasing tmpOE__Seven_Segment_net_1 to tmpOE__TX_1_net_0
Aliasing tmpOE__Seven_Segment_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__Decimal_place_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__Digit_0_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__Digit_1_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__Digit_2_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__Digit_3_net_0 to tmpOE__TX_1_net_0
Aliasing \Digit_Reg:clk\ to zero
Aliasing \Digit_Reg:rst\ to zero
Aliasing \Seven_Segment_Reg:clk\ to zero
Aliasing \Seven_Segment_Reg:rst\ to zero
Aliasing \Flight_Timer_Reset_Reg:clk\ to zero
Aliasing \Flight_Timer_Reset_Reg:rst\ to zero
Aliasing Net_165 to zero
Aliasing \Five_Millisec_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Five_Millisec_Timer:TimerUDB:trigger_enable\ to tmpOE__TX_1_net_0
Aliasing \Five_Millisec_Timer:TimerUDB:status_6\ to zero
Aliasing \Five_Millisec_Timer:TimerUDB:status_5\ to zero
Aliasing \Five_Millisec_Timer:TimerUDB:status_4\ to zero
Aliasing \Five_Millisec_Timer:TimerUDB:status_0\ to \Five_Millisec_Timer:TimerUDB:tc_i\
Aliasing tmpOE__J1_1_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__J3_1_net_0 to tmpOE__TX_1_net_0
Aliasing tmpOE__S1_1_net_0 to tmpOE__TX_1_net_0
Aliasing \Button_Tie_High:clk\ to zero
Aliasing \Button_Tie_High:rst\ to zero
Aliasing tmpOE__R3_2_net_0 to tmpOE__TX_1_net_0
Aliasing \R3_2_Reg:clk\ to zero
Aliasing \R3_2_Reg:rst\ to zero
Aliasing tmpOE__J1_2_net_0 to tmpOE__TX_1_net_0
Aliasing \J1_2_Reg:clk\ to zero
Aliasing \J1_2_Reg:rst\ to zero
Aliasing \Five_Millisec_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Five_Millisec_Timer:TimerUDB:hwEnable_reg\\D\ to \Five_Millisec_Timer:TimerUDB:run_mode\
Aliasing \Five_Millisec_Timer:TimerUDB:capture_out_reg_i\\D\ to \Five_Millisec_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire Net_8[2] = Net_156[1]
Removing Rhs of wire Net_15[7] = \Ultrasonic_Set_Reg:control_out_0\[18]
Removing Rhs of wire Net_15[7] = \Ultrasonic_Set_Reg:control_0\[41]
Removing Lhs of wire \Ultrasonic_Set_Reg:clk\[16] = zero[8]
Removing Lhs of wire \Ultrasonic_Set_Reg:rst\[17] = zero[8]
Removing Lhs of wire one[47] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__TX_2_net_0[50] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__RX_1_net_0[61] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire \PGA_1:Net_37\[69] = zero[8]
Removing Lhs of wire \PGA_1:Net_40\[70] = zero[8]
Removing Lhs of wire \PGA_1:Net_38\[71] = zero[8]
Removing Lhs of wire \PGA_1:Net_39\[72] = zero[8]
Removing Lhs of wire \VDAC8_1:Net_83\[80] = zero[8]
Removing Lhs of wire \VDAC8_1:Net_81\[81] = zero[8]
Removing Lhs of wire \VDAC8_1:Net_82\[82] = zero[8]
Removing Lhs of wire \Comp_1:clock\[87] = zero[8]
Removing Rhs of wire Net_137[89] = \Comp_1:Net_1\[88]
Removing Lhs of wire \Flight_Timer:Net_260\[94] = zero[8]
Removing Lhs of wire \Flight_Timer:Net_266\[95] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_12[96] = \Flight_Timer_Reset_Reg:control_out_0\[222]
Removing Rhs of wire Net_12[96] = \Flight_Timer_Reset_Reg:control_0\[245]
Removing Rhs of wire Net_62[100] = \Flight_Timer:Net_57\[99]
Removing Lhs of wire \Flight_Timer:Net_102\[102] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__RX_Tie_High_net_0[104] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__Seven_Segment_net_6[113] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__Seven_Segment_net_5[114] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__Seven_Segment_net_4[115] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__Seven_Segment_net_3[116] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__Seven_Segment_net_2[117] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__Seven_Segment_net_1[118] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__Seven_Segment_net_0[119] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_86[120] = \Seven_Segment_Reg:control_out_6\[209]
Removing Rhs of wire Net_86[120] = \Seven_Segment_Reg:control_6\[213]
Removing Rhs of wire Net_85[121] = \Seven_Segment_Reg:control_out_5\[208]
Removing Rhs of wire Net_85[121] = \Seven_Segment_Reg:control_5\[214]
Removing Rhs of wire Net_84[122] = \Seven_Segment_Reg:control_out_4\[207]
Removing Rhs of wire Net_84[122] = \Seven_Segment_Reg:control_4\[215]
Removing Rhs of wire Net_83[123] = \Seven_Segment_Reg:control_out_3\[206]
Removing Rhs of wire Net_83[123] = \Seven_Segment_Reg:control_3\[216]
Removing Rhs of wire Net_82[124] = \Seven_Segment_Reg:control_out_2\[205]
Removing Rhs of wire Net_82[124] = \Seven_Segment_Reg:control_2\[217]
Removing Rhs of wire Net_81[125] = \Seven_Segment_Reg:control_out_1\[204]
Removing Rhs of wire Net_81[125] = \Seven_Segment_Reg:control_1\[218]
Removing Rhs of wire Net_80[126] = \Seven_Segment_Reg:control_out_0\[203]
Removing Rhs of wire Net_80[126] = \Seven_Segment_Reg:control_0\[219]
Removing Lhs of wire tmpOE__Decimal_place_net_0[144] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_133[145] = \Seven_Segment_Reg:control_out_7\[210]
Removing Rhs of wire Net_133[145] = \Seven_Segment_Reg:control_7\[212]
Removing Lhs of wire tmpOE__Digit_0_net_0[151] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_89[152] = \Digit_Reg:control_out_0\[180]
Removing Rhs of wire Net_89[152] = \Digit_Reg:control_0\[200]
Removing Lhs of wire tmpOE__Digit_1_net_0[158] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_90[159] = \Digit_Reg:control_out_1\[181]
Removing Rhs of wire Net_90[159] = \Digit_Reg:control_1\[199]
Removing Lhs of wire tmpOE__Digit_2_net_0[165] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_91[166] = \Digit_Reg:control_out_2\[182]
Removing Rhs of wire Net_91[166] = \Digit_Reg:control_2\[198]
Removing Lhs of wire tmpOE__Digit_3_net_0[172] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_92[173] = \Digit_Reg:control_out_3\[183]
Removing Rhs of wire Net_92[173] = \Digit_Reg:control_3\[197]
Removing Lhs of wire \Digit_Reg:clk\[178] = zero[8]
Removing Lhs of wire \Digit_Reg:rst\[179] = zero[8]
Removing Lhs of wire \Seven_Segment_Reg:clk\[201] = zero[8]
Removing Lhs of wire \Seven_Segment_Reg:rst\[202] = zero[8]
Removing Lhs of wire \Flight_Timer_Reset_Reg:clk\[220] = zero[8]
Removing Lhs of wire \Flight_Timer_Reset_Reg:rst\[221] = zero[8]
Removing Lhs of wire Net_165[246] = zero[8]
Removing Rhs of wire Net_244[250] = \Five_Millisec_Timer:Net_53\[251]
Removing Rhs of wire Net_244[250] = \Five_Millisec_Timer:TimerUDB:tc_reg_i\[283]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:ctrl_enable\[265] = \Five_Millisec_Timer:TimerUDB:control_7\[257]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:ctrl_cmode_1\[267] = zero[8]
Removing Rhs of wire \Five_Millisec_Timer:TimerUDB:timer_enable\[276] = \Five_Millisec_Timer:TimerUDB:runmode_enable\[288]
Removing Rhs of wire \Five_Millisec_Timer:TimerUDB:run_mode\[277] = \Five_Millisec_Timer:TimerUDB:hwEnable\[278]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:run_mode\[277] = \Five_Millisec_Timer:TimerUDB:control_7\[257]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:trigger_enable\[280] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:tc_i\[282] = \Five_Millisec_Timer:TimerUDB:status_tc\[279]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:capt_fifo_load_int\[287] = \Five_Millisec_Timer:TimerUDB:capt_fifo_load\[275]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:status_6\[290] = zero[8]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:status_5\[291] = zero[8]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:status_4\[292] = zero[8]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:status_0\[293] = \Five_Millisec_Timer:TimerUDB:status_tc\[279]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:status_1\[294] = \Five_Millisec_Timer:TimerUDB:capt_fifo_load\[275]
Removing Rhs of wire \Five_Millisec_Timer:TimerUDB:status_2\[295] = \Five_Millisec_Timer:TimerUDB:fifo_full\[296]
Removing Rhs of wire \Five_Millisec_Timer:TimerUDB:status_3\[297] = \Five_Millisec_Timer:TimerUDB:fifo_nempty\[298]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:cs_addr_2\[300] = zero[8]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:cs_addr_1\[301] = \Five_Millisec_Timer:TimerUDB:trig_reg\[289]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:cs_addr_0\[302] = \Five_Millisec_Timer:TimerUDB:per_zero\[281]
Removing Lhs of wire tmpOE__J1_1_net_0[481] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_264[482] = \Button_Tie_High:control_out_0\[501]
Removing Rhs of wire Net_264[482] = \Button_Tie_High:control_0\[524]
Removing Lhs of wire tmpOE__J3_1_net_0[488] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire tmpOE__S1_1_net_0[494] = tmpOE__TX_1_net_0[43]
Removing Lhs of wire \Button_Tie_High:clk\[499] = zero[8]
Removing Lhs of wire \Button_Tie_High:rst\[500] = zero[8]
Removing Lhs of wire tmpOE__R3_2_net_0[526] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_303[527] = \R3_2_Reg:control_out_0\[534]
Removing Rhs of wire Net_303[527] = \R3_2_Reg:control_0\[557]
Removing Lhs of wire \R3_2_Reg:clk\[532] = zero[8]
Removing Lhs of wire \R3_2_Reg:rst\[533] = zero[8]
Removing Lhs of wire tmpOE__J1_2_net_0[559] = tmpOE__TX_1_net_0[43]
Removing Rhs of wire Net_336[560] = \J1_2_Reg:control_out_0\[567]
Removing Rhs of wire Net_336[560] = \J1_2_Reg:control_0\[590]
Removing Lhs of wire \J1_2_Reg:clk\[565] = zero[8]
Removing Lhs of wire \J1_2_Reg:rst\[566] = zero[8]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:capture_last\\D\[591] = zero[8]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:tc_reg_i\\D\[592] = \Five_Millisec_Timer:TimerUDB:status_tc\[279]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:hwEnable_reg\\D\[593] = \Five_Millisec_Timer:TimerUDB:control_7\[257]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:capture_out_reg_i\\D\[594] = \Five_Millisec_Timer:TimerUDB:capt_fifo_load\[275]

------------------------------------------------------
Aliased 0 equations, 108 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__TX_1_net_0' (cost = 0):
tmpOE__TX_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Five_Millisec_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Five_Millisec_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Five_Millisec_Timer:TimerUDB:timer_enable\' (cost = 0):
\Five_Millisec_Timer:TimerUDB:timer_enable\ <= (\Five_Millisec_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Five_Millisec_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:capt_fifo_load\[275] = zero[8]
Removing Lhs of wire \Five_Millisec_Timer:TimerUDB:trig_reg\[289] = \Five_Millisec_Timer:TimerUDB:control_7\[257]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj" -dcpsoc3 "Ultrasonic Distance Meter.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.857ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 21 April 2021 16:46:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter.cyprj -d CY8C5888LTI-LP097 Ultrasonic Distance Meter.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Five_Millisec_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Five_Millisec_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Flight_Timer_Clock'. Fanout=1, Signal=Net_10
    Digital Clock 1: Automatic-assigning  clock 'Ultrasonic_Drive'. Fanout=4, Signal=Net_156
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Five_Millisec_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Five_Millisec_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named TX_1(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named TX_2(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = TX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_1(0)__PA ,
            pin_input => Net_156_local ,
            pad => TX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_2(0)__PA ,
            pin_input => Net_9 ,
            pad => TX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            analog_term => Net_39 ,
            pad => RX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_Tie_High(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_Tie_High(0)__PA ,
            analog_term => Net_40 ,
            pad => RX_Tie_High(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(0)__PA ,
            pin_input => Net_80 ,
            pad => Seven_Segment(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(1)__PA ,
            pin_input => Net_81 ,
            pad => Seven_Segment(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(2)__PA ,
            pin_input => Net_82 ,
            pad => Seven_Segment(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(3)__PA ,
            pin_input => Net_83 ,
            pad => Seven_Segment(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(4)__PA ,
            pin_input => Net_84 ,
            pad => Seven_Segment(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(5)__PA ,
            pin_input => Net_85 ,
            pad => Seven_Segment(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(6)__PA ,
            pin_input => Net_86 ,
            pad => Seven_Segment(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Decimal_place(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Decimal_place(0)__PA ,
            pin_input => Net_133 ,
            pad => Decimal_place(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_0(0)__PA ,
            pin_input => Net_89 ,
            pad => Digit_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_1(0)__PA ,
            pin_input => Net_90 ,
            pad => Digit_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_2(0)__PA ,
            pin_input => Net_91 ,
            pad => Digit_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_3(0)__PA ,
            pin_input => Net_92 ,
            pad => Digit_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = J1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => J1_1(0)__PA ,
            pin_input => Net_264 ,
            pad => J1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = J3_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => J3_1(0)__PA ,
            pin_input => Net_264 ,
            pad => J3_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1_1(0)__PA ,
            pad => S1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R3_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R3_2(0)__PA ,
            pin_input => Net_303 ,
            pad => R3_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = J1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => J1_2(0)__PA ,
            pin_input => Net_336 ,
            pad => J1_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_156_local
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\Five_Millisec_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Five_Millisec_Timer:TimerUDB:control_7\ * 
              \Five_Millisec_Timer:TimerUDB:per_zero\
        );
        Output = \Five_Millisec_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_244, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Five_Millisec_Timer:TimerUDB:control_7\ * 
              \Five_Millisec_Timer:TimerUDB:per_zero\
        );
        Output = Net_244 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
            chain_out => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
            chain_in => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
            chain_in => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Five_Millisec_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Five_Millisec_Timer:TimerUDB:status_2\ ,
            chain_in => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Five_Millisec_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Five_Millisec_Timer:TimerUDB:status_3\ ,
            status_2 => \Five_Millisec_Timer:TimerUDB:status_2\ ,
            status_0 => \Five_Millisec_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Ultrasonic_Set_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Ultrasonic_Set_Reg:control_7\ ,
            control_6 => \Ultrasonic_Set_Reg:control_6\ ,
            control_5 => \Ultrasonic_Set_Reg:control_5\ ,
            control_4 => \Ultrasonic_Set_Reg:control_4\ ,
            control_3 => \Ultrasonic_Set_Reg:control_3\ ,
            control_2 => \Ultrasonic_Set_Reg:control_2\ ,
            control_1 => \Ultrasonic_Set_Reg:control_1\ ,
            control_0 => Net_15 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Digit_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Digit_Reg:control_7\ ,
            control_6 => \Digit_Reg:control_6\ ,
            control_5 => \Digit_Reg:control_5\ ,
            control_4 => \Digit_Reg:control_4\ ,
            control_3 => Net_92 ,
            control_2 => Net_91 ,
            control_1 => Net_90 ,
            control_0 => Net_89 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Seven_Segment_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_133 ,
            control_6 => Net_86 ,
            control_5 => Net_85 ,
            control_4 => Net_84 ,
            control_3 => Net_83 ,
            control_2 => Net_82 ,
            control_1 => Net_81 ,
            control_0 => Net_80 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Flight_Timer_Reset_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Flight_Timer_Reset_Reg:control_7\ ,
            control_6 => \Flight_Timer_Reset_Reg:control_6\ ,
            control_5 => \Flight_Timer_Reset_Reg:control_5\ ,
            control_4 => \Flight_Timer_Reset_Reg:control_4\ ,
            control_3 => \Flight_Timer_Reset_Reg:control_3\ ,
            control_2 => \Flight_Timer_Reset_Reg:control_2\ ,
            control_1 => \Flight_Timer_Reset_Reg:control_1\ ,
            control_0 => Net_12 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Five_Millisec_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
            control_6 => \Five_Millisec_Timer:TimerUDB:control_6\ ,
            control_5 => \Five_Millisec_Timer:TimerUDB:control_5\ ,
            control_4 => \Five_Millisec_Timer:TimerUDB:control_4\ ,
            control_3 => \Five_Millisec_Timer:TimerUDB:control_3\ ,
            control_2 => \Five_Millisec_Timer:TimerUDB:control_2\ ,
            control_1 => \Five_Millisec_Timer:TimerUDB:control_1\ ,
            control_0 => \Five_Millisec_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Button_Tie_High:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Button_Tie_High:control_7\ ,
            control_6 => \Button_Tie_High:control_6\ ,
            control_5 => \Button_Tie_High:control_5\ ,
            control_4 => \Button_Tie_High:control_4\ ,
            control_3 => \Button_Tie_High:control_3\ ,
            control_2 => \Button_Tie_High:control_2\ ,
            control_1 => \Button_Tie_High:control_1\ ,
            control_0 => Net_264 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\R3_2_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \R3_2_Reg:control_7\ ,
            control_6 => \R3_2_Reg:control_6\ ,
            control_5 => \R3_2_Reg:control_5\ ,
            control_4 => \R3_2_Reg:control_4\ ,
            control_3 => \R3_2_Reg:control_3\ ,
            control_2 => \R3_2_Reg:control_2\ ,
            control_1 => \R3_2_Reg:control_1\ ,
            control_0 => Net_303 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\J1_2_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \J1_2_Reg:control_7\ ,
            control_6 => \J1_2_Reg:control_6\ ,
            control_5 => \J1_2_Reg:control_5\ ,
            control_4 => \J1_2_Reg:control_4\ ,
            control_3 => \J1_2_Reg:control_3\ ,
            control_2 => \J1_2_Reg:control_2\ ,
            control_1 => \J1_2_Reg:control_1\ ,
            control_0 => Net_336 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Ultrasonic_Pulse_Counter:Counter7\
        PORT MAP (
            clock => Net_156 ,
            reset => Net_15 ,
            enable => Net_156_local ,
            count_6 => Net_16_6 ,
            count_5 => Net_16_5 ,
            count_4 => Net_16_4 ,
            count_3 => Net_16_3 ,
            count_2 => Net_16_2 ,
            count_1 => Net_16_1 ,
            count_0 => Net_16_0 ,
            tc => Net_29 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_244 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   24 :   24 :   48 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    4 :  188 :  192 :  2.08 %
  Unique P-terms              :    2 :  382 :  384 :  0.52 %
  Total P-terms               :    3 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : Decimal_place(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Digit_0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Digit_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Digit_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Digit_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : J1_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : J1_2(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : J3_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : R3_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : RX_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : RX_Tie_High(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : S1_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Seven_Segment(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Seven_Segment(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Seven_Segment(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Seven_Segment(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Seven_Segment(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seven_Segment(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seven_Segment(6) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TX_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : TX_2(0) (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
SC[2]@[FFB(SC,2)] : \PGA_1:SC\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
OpAmp[3]@[FFB(OpAmp,3)] : \Vssa_Buffer:ABuf\ (OPAMP-GPIO)
Vref[1]@[FFB(Vref,1)] : vRef_1
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 78% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : Decimal_place(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Digit_0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Digit_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Digit_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Digit_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : J1_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : J1_2(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : J3_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : R3_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : RX_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : RX_Tie_High(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : S1_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Seven_Segment(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Seven_Segment(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Seven_Segment(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Seven_Segment(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Seven_Segment(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seven_Segment(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seven_Segment(6) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TX_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : TX_2(0) (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
SC[3]@[FFB(SC,3)] : \PGA_1:SC\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\
OpAmp[3]@[FFB(OpAmp,3)] : \Vssa_Buffer:ABuf\ (OPAMP-GPIO)
Vref[1]@[FFB(Vref,1)] : vRef_1
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 1s.706ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_39 {
    sc_3_vin
    agr5_x_sc_3_vin
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: Net_40 {
    p3_7
    amuxbusr_x_p3_7
    amuxbusr
    amuxbusr_x_p3_0
    p3_0
    agr7_x_p3_7
    agr7
    agr7_x_sc_3_vref
    sc_3_vref
    agr7_x_opamp_3_vminus
    opamp_3_vminus
  }
  Net: Net_56 {
    sc_3_vout
    agr4_x_sc_3_vout
    agr4
    agr4_x_comp_3_vplus
    comp_3_vplus
  }
  Net: Net_55 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_comp_3_vminus
    comp_3_vminus
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: Net_50 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    comp_vref_vdda_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
    agr6_x_comp_1_vminus
    agr6
    agr6_x_opamp_3_vplus
    opamp_3_vplus
  }
}
Map of item to net {
  sc_3_vin                                         -> Net_39
  agr5_x_sc_3_vin                                  -> Net_39
  agr5                                             -> Net_39
  agr5_x_p3_1                                      -> Net_39
  p3_1                                             -> Net_39
  p3_7                                             -> Net_40
  amuxbusr_x_p3_7                                  -> Net_40
  amuxbusr                                         -> Net_40
  amuxbusr_x_p3_0                                  -> Net_40
  p3_0                                             -> Net_40
  agr7_x_p3_7                                      -> Net_40
  agr7                                             -> Net_40
  agr7_x_sc_3_vref                                 -> Net_40
  sc_3_vref                                        -> Net_40
  agr7_x_opamp_3_vminus                            -> Net_40
  opamp_3_vminus                                   -> Net_40
  sc_3_vout                                        -> Net_56
  agr4_x_sc_3_vout                                 -> Net_56
  agr4                                             -> Net_56
  agr4_x_comp_3_vplus                              -> Net_56
  comp_3_vplus                                     -> Net_56
  vidac_1_vout                                     -> Net_55
  agr1_x_vidac_1_vout                              -> Net_55
  agr1                                             -> Net_55
  agr1_x_comp_3_vminus                             -> Net_55
  comp_3_vminus                                    -> Net_55
  common_Vdda/2                                    -> Net_50
  common_Vdda/2_x_comp_vref_vdda                   -> Net_50
  comp_vref_vdda                                   -> Net_50
  comp_vref_vdda_x_comp_vref_vdda_0256             -> Net_50
  comp_vref_vdda_0256                              -> Net_50
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_50
  comp_1_vminus                                    -> Net_50
  agr6_x_comp_1_vminus                             -> Net_50
  agr6                                             -> Net_50
  agr6_x_opamp_3_vplus                             -> Net_50
  opamp_3_vplus                                    -> Net_50
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            0.67
               Macrocells :            1.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       0.30 :       0.40
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
controlcell: Name =\Button_Tie_High:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Button_Tie_High:control_7\ ,
        control_6 => \Button_Tie_High:control_6\ ,
        control_5 => \Button_Tie_High:control_5\ ,
        control_4 => \Button_Tie_High:control_4\ ,
        control_3 => \Button_Tie_High:control_3\ ,
        control_2 => \Button_Tie_High:control_2\ ,
        control_1 => \Button_Tie_High:control_1\ ,
        control_0 => Net_264 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
controlcell: Name =\Flight_Timer_Reset_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Flight_Timer_Reset_Reg:control_7\ ,
        control_6 => \Flight_Timer_Reset_Reg:control_6\ ,
        control_5 => \Flight_Timer_Reset_Reg:control_5\ ,
        control_4 => \Flight_Timer_Reset_Reg:control_4\ ,
        control_3 => \Flight_Timer_Reset_Reg:control_3\ ,
        control_2 => \Flight_Timer_Reset_Reg:control_2\ ,
        control_1 => \Flight_Timer_Reset_Reg:control_1\ ,
        control_0 => Net_12 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
controlcell: Name =\J1_2_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \J1_2_Reg:control_7\ ,
        control_6 => \J1_2_Reg:control_6\ ,
        control_5 => \J1_2_Reg:control_5\ ,
        control_4 => \J1_2_Reg:control_4\ ,
        control_3 => \J1_2_Reg:control_3\ ,
        control_2 => \J1_2_Reg:control_2\ ,
        control_1 => \J1_2_Reg:control_1\ ,
        control_0 => Net_336 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
controlcell: Name =\Digit_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Digit_Reg:control_7\ ,
        control_6 => \Digit_Reg:control_6\ ,
        control_5 => \Digit_Reg:control_5\ ,
        control_4 => \Digit_Reg:control_4\ ,
        control_3 => Net_92 ,
        control_2 => Net_91 ,
        control_1 => Net_90 ,
        control_0 => Net_89 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
        chain_out => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\Five_Millisec_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
        control_6 => \Five_Millisec_Timer:TimerUDB:control_6\ ,
        control_5 => \Five_Millisec_Timer:TimerUDB:control_5\ ,
        control_4 => \Five_Millisec_Timer:TimerUDB:control_4\ ,
        control_3 => \Five_Millisec_Timer:TimerUDB:control_3\ ,
        control_2 => \Five_Millisec_Timer:TimerUDB:control_2\ ,
        control_1 => \Five_Millisec_Timer:TimerUDB:control_1\ ,
        control_0 => \Five_Millisec_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_244, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Five_Millisec_Timer:TimerUDB:control_7\ * 
              \Five_Millisec_Timer:TimerUDB:per_zero\
        );
        Output = Net_244 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Five_Millisec_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Five_Millisec_Timer:TimerUDB:control_7\ * 
              \Five_Millisec_Timer:TimerUDB:per_zero\
        );
        Output = \Five_Millisec_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Five_Millisec_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Five_Millisec_Timer:TimerUDB:status_2\ ,
        chain_in => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Five_Millisec_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Five_Millisec_Timer:TimerUDB:status_3\ ,
        status_2 => \Five_Millisec_Timer:TimerUDB:status_2\ ,
        status_0 => \Five_Millisec_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Ultrasonic_Set_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Ultrasonic_Set_Reg:control_7\ ,
        control_6 => \Ultrasonic_Set_Reg:control_6\ ,
        control_5 => \Ultrasonic_Set_Reg:control_5\ ,
        control_4 => \Ultrasonic_Set_Reg:control_4\ ,
        control_3 => \Ultrasonic_Set_Reg:control_3\ ,
        control_2 => \Ultrasonic_Set_Reg:control_2\ ,
        control_1 => \Ultrasonic_Set_Reg:control_1\ ,
        control_0 => Net_15 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
controlcell: Name =\Seven_Segment_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_133 ,
        control_6 => Net_86 ,
        control_5 => Net_85 ,
        control_4 => Net_84 ,
        control_3 => Net_83 ,
        control_2 => Net_82 ,
        control_1 => Net_81 ,
        control_0 => Net_80 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
        chain_in => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\R3_2_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \R3_2_Reg:control_7\ ,
        control_6 => \R3_2_Reg:control_6\ ,
        control_5 => \R3_2_Reg:control_5\ ,
        control_4 => \R3_2_Reg:control_4\ ,
        control_3 => \R3_2_Reg:control_3\ ,
        control_2 => \R3_2_Reg:control_2\ ,
        control_1 => \R3_2_Reg:control_1\ ,
        control_0 => Net_303 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_156_local
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Five_Millisec_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Five_Millisec_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Five_Millisec_Timer:TimerUDB:per_zero\ ,
        chain_in => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Five_Millisec_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Five_Millisec_Timer:TimerUDB:sT32:timerdp:u3\

count7cell: Name =\Ultrasonic_Pulse_Counter:Counter7\
    PORT MAP (
        clock => Net_156 ,
        reset => Net_15 ,
        enable => Net_156_local ,
        count_6 => Net_16_6 ,
        count_5 => Net_16_5 ,
        count_4 => Net_16_4 ,
        count_3 => Net_16_3 ,
        count_2 => Net_16_2 ,
        count_1 => Net_16_1 ,
        count_0 => Net_16_0 ,
        tc => Net_29 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_244 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = TX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_2(0)__PA ,
        pin_input => Net_9 ,
        pad => TX_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_1(0)__PA ,
        pin_input => Net_156_local ,
        pad => TX_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = R3_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R3_2(0)__PA ,
        pin_input => Net_303 ,
        pad => R3_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1_1(0)__PA ,
        pad => S1_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Digit_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_3(0)__PA ,
        pin_input => Net_92 ,
        pad => Digit_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Digit_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_2(0)__PA ,
        pin_input => Net_91 ,
        pad => Digit_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Digit_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_1(0)__PA ,
        pin_input => Net_90 ,
        pad => Digit_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Digit_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_0(0)__PA ,
        pin_input => Net_89 ,
        pad => Digit_0(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seven_Segment(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(0)__PA ,
        pin_input => Net_80 ,
        pad => Seven_Segment(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seven_Segment(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(1)__PA ,
        pin_input => Net_81 ,
        pad => Seven_Segment(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seven_Segment(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(2)__PA ,
        pin_input => Net_82 ,
        pad => Seven_Segment(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seven_Segment(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(3)__PA ,
        pin_input => Net_83 ,
        pad => Seven_Segment(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seven_Segment(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(4)__PA ,
        pin_input => Net_84 ,
        pad => Seven_Segment(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seven_Segment(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(5)__PA ,
        pin_input => Net_85 ,
        pad => Seven_Segment(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seven_Segment(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(6)__PA ,
        pin_input => Net_86 ,
        pad => Seven_Segment(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Decimal_place(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Decimal_place(0)__PA ,
        pin_input => Net_133 ,
        pad => Decimal_place(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX_Tie_High(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_Tie_High(0)__PA ,
        analog_term => Net_40 ,
        pad => RX_Tie_High(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_1(0)__PA ,
        analog_term => Net_39 ,
        pad => RX_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_40 );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = J1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => J1_1(0)__PA ,
        pin_input => Net_264 ,
        pad => J1_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = J1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => J1_2(0)__PA ,
        pin_input => Net_336 ,
        pad => J1_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = J3_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => J3_1(0)__PA ,
        pin_input => Net_264 ,
        pad => J3_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_10 ,
            dclk_0 => Net_10_local ,
            dclk_glb_1 => Net_156 ,
            dclk_1 => Net_156_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_56 ,
            vminus => Net_55 ,
            out => Net_137 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,3): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => Net_40 ,
            vin => Net_39 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_56 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Flight_Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            capture => Net_137 ,
            timer_reset => Net_12 ,
            tc => \Flight_Timer:Net_51\ ,
            cmp => \Flight_Timer:Net_261\ ,
            irq => Net_62 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_55 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Vssa_Buffer:ABuf\
        PORT MAP (
            vplus => Net_50 ,
            vminus => Net_40 ,
            vout => Net_40 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_50 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          TX_2(0) | In(Net_9)
     |   1 |     * |      NONE |         CMOS_OUT |          TX_1(0) | In(Net_156_local)
     |   4 |     * |      NONE |         CMOS_OUT |          R3_2(0) | In(Net_303)
     |   5 |     * |      NONE |    RES_PULL_DOWN |          S1_1(0) | 
-----+-----+-------+-----------+------------------+------------------+------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |       Digit_3(0) | In(Net_92)
     |   5 |     * |      NONE |         CMOS_OUT |       Digit_2(0) | In(Net_91)
     |   6 |     * |      NONE |         CMOS_OUT |       Digit_1(0) | In(Net_90)
     |   7 |     * |      NONE |         CMOS_OUT |       Digit_0(0) | In(Net_89)
-----+-----+-------+-----------+------------------+------------------+------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Seven_Segment(0) | In(Net_80)
     |   1 |     * |      NONE |         CMOS_OUT | Seven_Segment(1) | In(Net_81)
     |   2 |     * |      NONE |         CMOS_OUT | Seven_Segment(2) | In(Net_82)
     |   3 |     * |      NONE |         CMOS_OUT | Seven_Segment(3) | In(Net_83)
     |   4 |     * |      NONE |         CMOS_OUT | Seven_Segment(4) | In(Net_84)
     |   5 |     * |      NONE |         CMOS_OUT | Seven_Segment(5) | In(Net_85)
     |   6 |     * |      NONE |         CMOS_OUT | Seven_Segment(6) | In(Net_86)
     |   7 |     * |      NONE |         CMOS_OUT | Decimal_place(0) | In(Net_133)
-----+-----+-------+-----------+------------------+------------------+------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |   RX_Tie_High(0) | Analog(Net_40)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          RX_1(0) | Analog(Net_39)
     |   7 |       |      NONE |      HI_Z_ANALOG | Dedicated_Output | Analog(Net_40)
-----+-----+-------+-----------+------------------+------------------+------------------
  12 |   3 |     * |      NONE |         CMOS_OUT |          J1_1(0) | In(Net_264)
     |   4 |     * |      NONE |         CMOS_OUT |          J1_2(0) | In(Net_336)
     |   5 |     * |      NONE |         CMOS_OUT |          J3_1(0) | In(Net_264)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.063ms
Digital Placement phase: Elapsed time ==> 1s.767ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Ultrasonic Distance Meter_r.vh2" --pcf-path "Ultrasonic Distance Meter.pco" --des-name "Ultrasonic Distance Meter" --dsf-path "Ultrasonic Distance Meter.dsf" --sdc-path "Ultrasonic Distance Meter.sdc" --lib-path "Ultrasonic Distance Meter_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Ultrasonic Distance Meter_timing.html: Warning-1350: Asynchronous path(s) exist from "Ultrasonic_Drive(routed)" to "Ultrasonic_Drive". See the timing report for details. (File=C:\Users\Kurty\Documents\Ultrasonic GitHub (TRC3500)\Ultrasonic-PSoC\Ultrasonic Sensor Workspace\Ultrasonic Distance Meter.cydsn\Ultrasonic Distance Meter_timing.html)
Timing report is in Ultrasonic Distance Meter_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.619ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.773ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.773ms
API generation phase: Elapsed time ==> 2s.307ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
