Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 10:58:26 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fnd_controller_timing_summary_routed.rpt -pb fnd_controller_timing_summary_routed.pb -rpx fnd_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : fnd_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u_clk_div_10hz/r_clk_10hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.911        0.000                      0                   25        0.279        0.000                      0                   25        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.911        0.000                      0                   25        0.279        0.000                      0                   25        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.890ns (22.729%)  route 3.026ns (77.271%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     4.450 r  u_clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=4, routed)           1.321     5.771    u_clk_div_10hz/r_counter[8]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.895 f  u_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.576     6.471    u_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.595 f  u_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           1.128     7.723    u_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.847 r  u_clk_div_10hz/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     7.847    u_clk_div_10hz/r_counter[11]_i_1_n_0
    SLICE_X61Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.485    13.250    u_clk_div_10hz/clk_run_stop
    SLICE_X61Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[11]/C
                         clock pessimism              0.513    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.031    13.759    u_clk_div_10hz/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.890ns (22.811%)  route 3.012ns (77.189%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 13.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     4.450 r  u_clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=4, routed)           1.321     5.771    u_clk_div_10hz/r_counter[8]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.895 f  u_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.576     6.471    u_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.595 f  u_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           1.114     7.709    u_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.833 r  u_clk_div_10hz/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.833    u_clk_div_10hz/r_counter[8]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.588    13.352    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[8]/C
                         clock pessimism              0.579    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X64Y15         FDCE (Setup_fdce_C_D)        0.081    13.977    u_clk_div_10hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.470%)  route 2.902ns (76.530%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 13.387 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     4.450 r  u_clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=4, routed)           1.321     5.771    u_clk_div_10hz/r_counter[8]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.895 f  u_clk_div_10hz/r_counter[22]_i_4/O
                         net (fo=1, routed)           0.576     6.471    u_clk_div_10hz/r_counter[22]_i_4_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.595 f  u_clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           1.005     7.600    u_clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.124     7.724 r  u_clk_div_10hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.724    u_clk_div_10hz/r_counter[14]_i_1_n_0
    SLICE_X61Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.623    13.387    u_clk_div_10hz/clk_run_stop
    SLICE_X61Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[14]/C
                         clock pessimism              0.492    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.029    13.873    u_clk_div_10hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.828ns (23.786%)  route 2.653ns (76.214%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.005ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.748     4.005    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     4.461 r  u_clk_div_10hz/r_counter_reg[21]/Q
                         net (fo=2, routed)           1.437     5.898    u_clk_div_10hz/r_counter[21]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.022 r  u_clk_div_10hz/r_counter[23]_i_11/O
                         net (fo=1, routed)           0.161     6.183    u_clk_div_10hz/r_counter[23]_i_11_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.307 r  u_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=24, routed)          1.055     7.362    u_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.486 r  u_clk_div_10hz/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.486    u_clk_div_10hz/r_counter[9]_i_1_n_0
    SLICE_X61Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.485    13.250    u_clk_div_10hz/clk_run_stop
    SLICE_X61Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[9]/C
                         clock pessimism              0.492    13.742    
                         clock uncertainty           -0.035    13.707    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.029    13.736    u_clk_div_10hz/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.828ns (22.930%)  route 2.783ns (77.070%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 13.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.005ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.748     4.005    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     4.461 r  u_clk_div_10hz/r_counter_reg[21]/Q
                         net (fo=2, routed)           1.437     5.898    u_clk_div_10hz/r_counter[21]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.022 r  u_clk_div_10hz/r_counter[23]_i_11/O
                         net (fo=1, routed)           0.161     6.183    u_clk_div_10hz/r_counter[23]_i_11_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.307 r  u_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=24, routed)          1.185     7.492    u_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.616 r  u_clk_div_10hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     7.616    u_clk_div_10hz/r_counter[18]_i_1_n_0
    SLICE_X61Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.623    13.387    u_clk_div_10hz/clk_run_stop
    SLICE_X61Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[18]/C
                         clock pessimism              0.515    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.031    13.898    u_clk_div_10hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 2.074ns (56.073%)  route 1.625ns (43.927%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 13.394 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.478     4.410 r  u_clk_div_10hz/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.808     5.218    u_clk_div_10hz/r_counter[5]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     6.045 r  u_clk_div_10hz/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.045    u_clk_div_10hz/r_counter_reg[8]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  u_clk_div_10hz/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.159    u_clk_div_10hz/r_counter_reg[12]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  u_clk_div_10hz/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.273    u_clk_div_10hz/r_counter_reg[16]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.512 r  u_clk_div_10hz/r_counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.817     7.328    u_clk_div_10hz/r_counter_reg[20]_i_2_n_5
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.302     7.630 r  u_clk_div_10hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     7.630    u_clk_div_10hz/r_counter[19]_i_1_n_0
    SLICE_X64Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.630    13.394    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[19]/C
                         clock pessimism              0.492    13.887    
                         clock uncertainty           -0.035    13.851    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)        0.077    13.928    u_clk_div_10hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 2.054ns (56.184%)  route 1.602ns (43.816%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.478     4.410 r  u_clk_div_10hz/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.808     5.218    u_clk_div_10hz/r_counter[5]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     6.045 r  u_clk_div_10hz/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.045    u_clk_div_10hz/r_counter_reg[8]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  u_clk_div_10hz/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.159    u_clk_div_10hz/r_counter_reg[12]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  u_clk_div_10hz/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.273    u_clk_div_10hz/r_counter_reg[16]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.495 r  u_clk_div_10hz/r_counter_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.794     7.289    u_clk_div_10hz/r_counter_reg[20]_i_2_n_7
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.299     7.588 r  u_clk_div_10hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     7.588    u_clk_div_10hz/r_counter[17]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.648    13.412    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[17]/C
                         clock pessimism              0.492    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.031    13.900    u_clk_div_10hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.168ns (59.838%)  route 1.455ns (40.162%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.478     4.410 r  u_clk_div_10hz/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.808     5.218    u_clk_div_10hz/r_counter[5]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     6.045 r  u_clk_div_10hz/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.045    u_clk_div_10hz/r_counter_reg[8]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  u_clk_div_10hz/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.159    u_clk_div_10hz/r_counter_reg[12]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  u_clk_div_10hz/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.273    u_clk_div_10hz/r_counter_reg[16]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  u_clk_div_10hz/r_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.387    u_clk_div_10hz/r_counter_reg[20]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.609 r  u_clk_div_10hz/r_counter_reg[23]_i_7/O[0]
                         net (fo=1, routed)           0.647     7.256    u_clk_div_10hz/r_counter_reg[23]_i_7_n_7
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.299     7.555 r  u_clk_div_10hz/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.555    u_clk_div_10hz/r_counter[21]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.648    13.412    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[21]/C
                         clock pessimism              0.492    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.031    13.900    u_clk_div_10hz/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.766ns (21.936%)  route 2.726ns (78.064%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     4.450 r  u_clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=4, routed)           1.433     5.883    u_clk_div_10hz/r_counter[8]
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.124     6.007 r  u_clk_div_10hz/r_counter[23]_i_4/O
                         net (fo=23, routed)          1.293     7.300    u_clk_div_10hz/r_counter[23]_i_4_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.424 r  u_clk_div_10hz/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.424    u_clk_div_10hz/r_counter[6]_i_1_n_0
    SLICE_X61Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.594    13.359    u_clk_div_10hz/clk_run_stop
    SLICE_X61Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[6]/C
                         clock pessimism              0.492    13.851    
                         clock uncertainty           -0.035    13.816    
    SLICE_X61Y15         FDCE (Setup_fdce_C_D)        0.029    13.845    u_clk_div_10hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 u_clk_div_10hz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.942ns (57.083%)  route 1.460ns (42.917%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 13.285 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.133    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.675     3.932    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.478     4.410 r  u_clk_div_10hz/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.808     5.218    u_clk_div_10hz/r_counter[5]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     6.045 r  u_clk_div_10hz/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.045    u_clk_div_10hz/r_counter_reg[8]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.379 r  u_clk_div_10hz/r_counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.652     7.031    u_clk_div_10hz/r_counter_reg[12]_i_2_n_6
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.303     7.334 r  u_clk_div_10hz/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.334    u_clk_div_10hz/r_counter[10]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.277    12.665    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.100    12.765 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.520    13.285    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[10]/C
                         clock pessimism              0.492    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.029    13.771    u_clk_div_10hz/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  6.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_clk_10hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.330     1.225    u_clk_div_10hz/clk_run_stop
    SLICE_X60Y17         FDRE                                         r  u_clk_div_10hz/r_clk_10hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.389 r  u_clk_div_10hz/r_clk_10hz_reg/Q
                         net (fo=17, routed)          0.190     1.578    u_clk_div_10hz/CLK
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.623 r  u_clk_div_10hz/r_clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     1.623    u_clk_div_10hz/r_clk_10hz_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  u_clk_div_10hz/r_clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.369     1.622    u_clk_div_10hz/clk_run_stop
    SLICE_X60Y17         FDRE                                         r  u_clk_div_10hz/r_clk_10hz_reg/C
                         clock pessimism             -0.398     1.225    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.120     1.345    u_clk_div_10hz/r_clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.234ns (36.987%)  route 0.399ns (63.013%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.246     1.141    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.282 r  u_clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=4, routed)           0.186     1.468    u_clk_div_10hz/r_counter[10]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.513 r  u_clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=23, routed)          0.213     1.726    u_clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.048     1.774 r  u_clk_div_10hz/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.774    u_clk_div_10hz/r_counter[16]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.353     1.606    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[16]/C
                         clock pessimism             -0.359     1.248    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.107     1.355    u_clk_div_10hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.235ns (37.028%)  route 0.400ns (62.972%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.246     1.141    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.282 r  u_clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=4, routed)           0.186     1.468    u_clk_div_10hz/r_counter[10]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.513 r  u_clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=23, routed)          0.214     1.727    u_clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.049     1.776 r  u_clk_div_10hz/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.776    u_clk_div_10hz/r_counter[20]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.353     1.606    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[20]/C
                         clock pessimism             -0.359     1.248    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.107     1.355    u_clk_div_10hz/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.272ns (44.351%)  route 0.341ns (55.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.267     1.162    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.128     1.290 r  u_clk_div_10hz/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.155     1.445    u_clk_div_10hz/r_counter[7]
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.099     1.544 r  u_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=24, routed)          0.187     1.731    u_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.776 r  u_clk_div_10hz/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    u_clk_div_10hz/r_counter[1]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.334     1.587    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[1]/C
                         clock pessimism             -0.359     1.229    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.121     1.350    u_clk_div_10hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.231ns (36.687%)  route 0.399ns (63.313%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.246     1.141    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.282 r  u_clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=4, routed)           0.186     1.468    u_clk_div_10hz/r_counter[10]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.513 r  u_clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=23, routed)          0.213     1.726    u_clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  u_clk_div_10hz/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.771    u_clk_div_10hz/r_counter[15]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.353     1.606    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[15]/C
                         clock pessimism             -0.359     1.248    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.091     1.339    u_clk_div_10hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.628%)  route 0.400ns (63.371%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.246     1.141    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.282 r  u_clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=4, routed)           0.186     1.468    u_clk_div_10hz/r_counter[10]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.513 r  u_clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=23, routed)          0.214     1.727    u_clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.772 r  u_clk_div_10hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.772    u_clk_div_10hz/r_counter[17]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.353     1.606    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[17]/C
                         clock pessimism             -0.359     1.248    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.092     1.340    u_clk_div_10hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.357%)  route 0.302ns (56.643%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.312     1.207    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y17         FDCE                                         r  u_clk_div_10hz/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.348 r  u_clk_div_10hz/r_counter_reg[15]/Q
                         net (fo=4, routed)           0.202     1.550    u_clk_div_10hz/r_counter[15]
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.595 r  u_clk_div_10hz/r_counter[23]_i_4/O
                         net (fo=23, routed)          0.100     1.695    u_clk_div_10hz/r_counter[23]_i_4_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.740 r  u_clk_div_10hz/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.740    u_clk_div_10hz/r_counter[11]_i_1_n_0
    SLICE_X61Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.283     1.537    u_clk_div_10hz/clk_run_stop
    SLICE_X61Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[11]/C
                         clock pessimism             -0.359     1.178    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.092     1.270    u_clk_div_10hz/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.260ns (44.833%)  route 0.320ns (55.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.295     1.190    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.354 f  u_clk_div_10hz/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.151     1.504    u_clk_div_10hz/r_counter[4]
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.549 r  u_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=24, routed)          0.169     1.719    u_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I2_O)        0.051     1.770 r  u_clk_div_10hz/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    u_clk_div_10hz/r_counter[3]_i_1_n_0
    SLICE_X62Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.298     1.552    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[3]/C
                         clock pessimism             -0.359     1.193    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.107     1.300    u_clk_div_10hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.254ns (44.257%)  route 0.320ns (55.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.295     1.190    u_clk_div_10hz/clk_run_stop
    SLICE_X64Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.354 f  u_clk_div_10hz/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.151     1.504    u_clk_div_10hz/r_counter[4]
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.549 r  u_clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=24, routed)          0.169     1.719    u_clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.764 r  u_clk_div_10hz/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    u_clk_div_10hz/r_counter[2]_i_1_n_0
    SLICE_X62Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.298     1.552    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y15         FDCE                                         r  u_clk_div_10hz/r_counter_reg[2]/C
                         clock pessimism             -0.359     1.193    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.092     1.285    u_clk_div_10hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.232ns (38.679%)  route 0.368ns (61.321%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.624     0.850    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.895 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.246     1.141    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.282 r  u_clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=4, routed)           0.186     1.468    u_clk_div_10hz/r_counter[10]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.513 r  u_clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=23, routed)          0.182     1.695    u_clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.046     1.741 r  u_clk_div_10hz/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.741    u_clk_div_10hz/r_counter[13]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.198    u_clk_div_10hz/clk_IBUF
    SLICE_X64Y15         LUT2 (Prop_lut2_I1_O)        0.056     1.254 r  u_clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.277     1.531    u_clk_div_10hz/clk_run_stop
    SLICE_X62Y16         FDCE                                         r  u_clk_div_10hz/r_counter_reg[13]/C
                         clock pessimism             -0.390     1.141    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.107     1.248    u_clk_div_10hz/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15  u_clk_div_10hz/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16  u_clk_div_10hz/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16  u_clk_div_10hz/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15  u_clk_div_10hz/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17  u_clk_div_10hz/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17  u_clk_div_10hz/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15  u_clk_div_10hz/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  u_clk_div_10hz/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15  u_clk_div_10hz/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15  u_clk_div_10hz/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16  u_clk_div_10hz/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17  u_clk_div_10hz/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15  u_clk_div_10hz/r_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16  u_clk_div_10hz/r_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17  u_clk_div_10hz/r_clk_10hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17  u_clk_div_10hz/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15  u_clk_div_10hz/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16  u_clk_div_10hz/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15  u_clk_div_10hz/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17  u_clk_div_10hz/r_counter_reg[17]/C



