{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717999076111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717999076112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 12:57:56 2024 " "Processing started: Mon Jun 10 12:57:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717999076112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717999076112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off System -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off System -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717999076112 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717999076904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/documents/myfile/fpga/code_fpga/code_fpga/lcd/lcd_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/lcd/lcd_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_V1-ACT " "Found design unit 1: LCD_V1-ACT" {  } { { "../LCD/LCD_V1.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/LCD/LCD_V1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077507 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_V1 " "Found entity 1: LCD_V1" {  } { { "../LCD/LCD_V1.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/LCD/LCD_V1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/documents/myfile/fpga/code_fpga/code_fpga/bin_ascii_converter/bin_ascii_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/bin_ascii_converter/bin_ascii_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_ascii_converter-ACT " "Found design unit 1: bin_ascii_converter-ACT" {  } { { "../Bin_Ascii_Converter/bin_ascii_converter.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Bin_Ascii_Converter/bin_ascii_converter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077508 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_ascii_converter " "Found entity 1: bin_ascii_converter" {  } { { "../Bin_Ascii_Converter/bin_ascii_converter.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Bin_Ascii_Converter/bin_ascii_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/documents/myfile/fpga/code_fpga/code_fpga/newclock/newclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/newclock/newclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewClock-ACT " "Found design unit 1: NewClock-ACT" {  } { { "../NewClock/NewClock.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/NewClock/NewClock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077514 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewClock " "Found entity 1: NewClock" {  } { { "../NewClock/NewClock.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/NewClock/NewClock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/documents/myfile/fpga/code_fpga/code_fpga/sensor_unit/sensor_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/sensor_unit/sensor_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_Unit-ACT " "Found design unit 1: Sensor_Unit-ACT" {  } { { "../Sensor_Unit/Sensor_Unit.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Sensor_Unit/Sensor_Unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Unit " "Found entity 1: Sensor_Unit" {  } { { "../Sensor_Unit/Sensor_Unit.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Sensor_Unit/Sensor_Unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/documents/myfile/fpga/code_fpga/code_fpga/led_control/led_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/led_control/led_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led_Control-ACT " "Found design unit 1: Led_Control-ACT" {  } { { "../Led_Control/Led_Control.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Led_Control/Led_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led_Control " "Found entity 1: Led_Control" {  } { { "../Led_Control/Led_Control.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Led_Control/Led_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/documents/myfile/fpga/code_fpga/code_fpga/control_servo_out/control_servo_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/control_servo_out/control_servo_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Servo_Out-ACT " "Found design unit 1: Control_Servo_Out-ACT" {  } { { "../Control_Servo_Out/Control_Servo_Out.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Control_Servo_Out/Control_Servo_Out.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077527 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Servo_Out " "Found entity 1: Control_Servo_Out" {  } { { "../Control_Servo_Out/Control_Servo_Out.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Control_Servo_Out/Control_Servo_Out.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/documents/myfile/fpga/code_fpga/code_fpga/control_servo_in/control_servo_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/documents/myfile/fpga/code_fpga/code_fpga/control_servo_in/control_servo_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Servo_In-ACT " "Found design unit 1: Control_Servo_In-ACT" {  } { { "../Control_Servo_In/Control_Servo_In.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Control_Servo_In/Control_Servo_In.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Servo_In " "Found entity 1: Control_Servo_In" {  } { { "../Control_Servo_In/Control_Servo_In.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/Control_Servo_In/Control_Servo_In.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System-ACT " "Found design unit 1: System-ACT" {  } { { "System.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/System.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077536 ""} { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/System.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-ACT " "Found design unit 1: test-ACT" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077538 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717999077647 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "test.vhd" "Div0" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717999077735 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1717999077735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717999077829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717999077829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717999077829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717999077829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717999077829 ""}  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717999077829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pvl " "Found entity 1: lpm_divide_pvl" {  } { { "db/lpm_divide_pvl.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/lpm_divide_pvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_fie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_fie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_fie " "Found entity 1: alt_u_div_fie" {  } { { "db/alt_u_div_fie.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/alt_u_div_fie.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999077983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999077983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999078030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999078030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999078079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999078079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999078127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999078127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717999078187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717999078187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "chuc_ascii\[4\] VCC " "Pin \"chuc_ascii\[4\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|chuc_ascii[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "chuc_ascii\[5\] VCC " "Pin \"chuc_ascii\[5\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|chuc_ascii[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "chuc_ascii\[6\] GND " "Pin \"chuc_ascii\[6\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|chuc_ascii[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "chuc_ascii\[7\] GND " "Pin \"chuc_ascii\[7\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|chuc_ascii[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "donvi_ascii\[4\] VCC " "Pin \"donvi_ascii\[4\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|donvi_ascii[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "donvi_ascii\[5\] VCC " "Pin \"donvi_ascii\[5\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|donvi_ascii[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "donvi_ascii\[6\] GND " "Pin \"donvi_ascii\[6\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|donvi_ascii[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "donvi_ascii\[7\] GND " "Pin \"donvi_ascii\[7\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717999078296 "|test|donvi_ascii[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717999078296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "test.vhd" "" { Text "C:/Users/Acer/Documents/Myfile/FPGA/CODE_FPGA/CODE_FPGA/System/test.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717999078350 "|test|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1717999078350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717999078350 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717999078350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717999078350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717999078350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717999078508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 12:57:58 2024 " "Processing ended: Mon Jun 10 12:57:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717999078508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717999078508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717999078508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717999078508 ""}
