<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.10 (Version 2021.10.1.1)</text>
<text>Date: Tue Dec 29 11:11:01 2020
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>IND</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>IOG_IOD_DDRX4_COMP</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\ALL_OLD_DATA\20211\IOD_2bitERR\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2936</cell>
 <cell>299544</cell>
 <cell>0.98</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2329</cell>
 <cell>299544</cell>
 <cell>0.78</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>83</cell>
 <cell>512</cell>
 <cell>16.21</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>71</cell>
 <cell>512</cell>
 <cell>13.87</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>6</cell>
 <cell>256</cell>
 <cell>2.34</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>2772</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>952</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>924</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>5</cell>
 <cell>48</cell>
 <cell>10.42</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>2</cell>
 <cell>24</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>OSC_RC160MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKDIV</cell>
 <cell>2</cell>
 <cell>24</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>4</cell>
 <cell>72</cell>
 <cell>5.56</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>2936</cell>
 <cell>2329</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2936</cell>
 <cell>2329</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>2</cell>
</row>
<row>
 <cell>8</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>19</cell>
</row>
<row>
 <cell>10</cell>
 <cell>19</cell>
</row>
<row>
 <cell>11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>43</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>46</cell>
 <cell>24</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>25</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>66</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2266</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0_RX_CLK_G</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/CLKINT_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1596</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RX_CLK_ALIGN_DONE_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_RNIOGJF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>65</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_TX_CCC_C0_0_TX_CLK_G</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_TX_CCC_C0_0/PF_CCC_0/clkint_8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_CCC_C0_0_OUT0_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_OSC_C1_0_RCOSC_160MHZ_GL</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_INT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>674</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_TX_CCC_C0_0/COREBCLKSCLKALIGN_0/PF_IOD_TX_CCC_C0_TR_0/genblk1.U_PLL_BCLKSCLKALIGN/current_state[7]</cell>
</row>
<row>
 <cell>514</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2</cell>
</row>
<row>
 <cell>514</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2</cell>
</row>
<row>
 <cell>512</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/N_673_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a3</cell>
</row>
<row>
 <cell>267</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5]</cell>
</row>
<row>
 <cell>267</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5]</cell>
</row>
<row>
 <cell>262</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5]</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a2_RNIN2AC</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_1_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a2_RNIN2AC_0</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/N_111</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_internal_rst_en_1_3_i_0</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>674</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_TX_CCC_C0_0/COREBCLKSCLKALIGN_0/PF_IOD_TX_CCC_C0_TR_0/genblk1.U_PLL_BCLKSCLKALIGN/current_state[7]</cell>
</row>
<row>
 <cell>514</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2</cell>
</row>
<row>
 <cell>514</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_tap_cnt_0_sqmuxa_1_0_i_o2</cell>
</row>
<row>
 <cell>512</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/N_673_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_ns_5_0_.clkalign_curr_state_s5_0_a3</cell>
</row>
<row>
 <cell>267</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5]</cell>
</row>
<row>
 <cell>267</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5]</cell>
</row>
<row>
 <cell>262</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5]</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a2_RNIN2AC</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_1_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_ns_5_0_.un1_clkalign_curr_state_0_sqmuxa_8_0_a2_RNIN2AC_0</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/N_111</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_internal_rst_en_1_3_i_0</cell>
</row>
</table>
</doc>
