# compile vhdl design source files
vhdl xil_defaultlib  \
"clock_divider_tb_func_impl.vhd" \
"../../../../../frequency_divider.srcs/sim_1/new/clock_divider_tb.vhd" \

# Do not sort compile order
nosort
