module AND (input logic [3:0]x,y, output logic [3:0]z);
assign z = x & y;
endmodule

module NOT (input logic [3:0]x, output logic [3:0]y);
assign y = ~x;
endmodule

module NAND (input logic [3:0]x,y, output logic [7:0]z);
logic[3:0] n1;
AND and2(x,y,n1);
NOT not1(n1,z);
assign z = n2;
endmodule


module tb_NAND();

logic [3:0]x,y;
logic [7:0]z;

NAND dut (x,y,z);
initial begin
 
for (int i =0; i<256; i=i+1) 
begin 

{x,y}=i;
#10;


end
end
endmodule 
