# Copyright (c) 2025-2026 Advanced Micro Devices, Inc.
# SPDX-License-Identifier: MIT

"""Packed math execute body generators.

Free functions that emit C++ execute_impl bodies for packed 16-bit
instructions (V_PK_ADD_F16, etc.), packed F32 instructions, mad_mix,
dot product instructions, and V_PK_MOV_B32.

The opsel_exprs parameter carries the C++ expressions for op_sel and
op_sel_hi fields, derived from the ISA profile at call time.
"""

from __future__ import annotations

from .vop3_modifiers import vop3_dst_mod, vop3_src_mod


def _append_pk_f32_pair_read(
    L: list[str], var: str, src: str, use_cdna5_helpers: bool = False
) -> None:
    """Read a packed F32 operand as a pair of 32-bit words."""
    if use_cdna5_helpers:
        L.append(f'    const auto {var} = read_pk_f32_words({src}, wf, lane);')
        return
    L.append(
        f'    const auto {var}_pair_w = amdgpu::RegisterAccess(wf).read_lane_pair32({src}, lane);'
    )
    L.append(f'    const uint32_t {var}_lo_w = {var}_pair_w.lo;')
    L.append(f'    const uint32_t {var}_hi_w = {var}_pair_w.hi;')


def _pk_f32_word_expr(var: str, half: str, use_cdna5_helpers: bool = False) -> str:
    if use_cdna5_helpers:
        return f'{var}.{half}'
    return f'{var}_{half}_w'


def _append_pk16_src_reads(
    L: list[str], srcs: list[str], narrow_inline_to: str | None
) -> None:
    """Read the packed 16-bit sources of one lane.

    read_lane() returns the FP32 pattern of a 32-bit inline float constant.
    When narrow_inline_to is set, convert that pattern to the requested
    16-bit type in the low half. Packed BF16 leaves it unset: CDNA5 ISA
    section 7.7.2 requires OPSEL to select the upper half of the FP32
    constant. F16 and DOT operands retain their separate narrowing rules.
    Narrowing is keyed on the source-selector field rather than the operand,
    so a 32-bit literal
    (selector 255) keeps its value even when that value lands in 240..248 --
    the same keying read_mix_src uses in the mad_mix bodies below. The
    narrowed pattern goes in the low half only; read_mix_src instead returns
    it for either half, because a mad_mix source is one scalar whose half
    op_sel picks, not a packed v2 pair.

    pk16_src_needs_narrowing also declines a source that is declared 16 bits
    wide, because Operand::read_lane already resolved that one through the
    half-precision inline table. CDNA2 builds every packed f16 source that
    way, CDNA3 does for v_pk_min_f16 / v_pk_max_f16.
    """
    narrow = {'f16': 'util::f32_to_f16', 'bf16': 'util::f32_to_bf16'}.get(
        narrow_inline_to or ''
    )
    for i, src in enumerate(srcs):
        L.append(
            f'    uint32_t raw{i} = amdgpu::RegisterAccess(wf).read_lane({src}, lane);'
        )
    if narrow is None:
        return
    for i, src in enumerate(srcs):
        L.append(
            f'    if (amdgpu::pk16_src_needs_narrowing(inst_.src{i}, '
            f'{src}.size_bits()))'
        )
        L.append(f'      raw{i} = {narrow}(std::bit_cast<float>(raw{i}));')


def _packed_inline_narrow_to(dtype: str | None) -> str | None:
    """Packed BF16 keeps the FP32 inline pattern for OPSEL to select its upper half."""
    return 'f16' if dtype == 'f16' else None


def gen_pk_binop(
    dst: list[str],
    src: list[str],
    op: str | None,
    dtype: str | None,
    opsel_exprs: tuple[str, str] = ('', ''),
) -> str:
    """Generate packed 16-bit binary op (V_PK_ADD_I16, V_PK_MUL_F16, etc.)."""
    d, s0, s1 = dst[0], src[0], src[1]
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    _append_pk16_src_reads(L, [s0, s1], _packed_inline_narrow_to(dtype))

    # op_sel: which half of each src for LO result
    # op_sel_hi: which half for HI result (default = hi)
    opsel, opsel_hi = opsel_exprs
    L.append(f'    bool sel0_lo = ({opsel} >> 0) & 1;')
    L.append(f'    bool sel1_lo = ({opsel} >> 1) & 1;')
    L.append(f'    bool sel0_hi = ({opsel_hi} >> 0) & 1;')
    L.append(f'    bool sel1_hi = ({opsel_hi} >> 1) & 1;')

    if dtype == 'f16':
        for half, neg in (('lo', 'neg'), ('hi', 'neg_hi')):
            for name, raw, selector, bit in (
                ('a', 'raw0', f'sel0_{half}', 0),
                ('b', 'raw1', f'sel1_{half}', 1),
            ):
                L.append(
                    f'    uint16_t {name}_{half} = static_cast<uint16_t>({selector} ? ({raw} >> 16) : {raw});'
                )
                L.append(
                    f'    if (inst_.{neg} & {1 << bit}u) {name}_{half} ^= 0x8000u;'
                )
            L.append(
                f'    const uint16_t r{half} = amdgpu::fp_mode::packed_binary_f16(amdgpu::fp_mode::PackedBinaryOp::{op.upper()}, a_{half}, b_{half}, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), inst_.clamp, wf.fp16_ovfl(), amdgpu::floating_clamp_nan_to_zero(wf));'
            )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, rlo | (static_cast<uint32_t>(rhi) << 16));'
        )
    elif dtype == 'bf16':
        L.append(
            '    float a_lo = util::bf16_to_f32(static_cast<uint16_t>(sel0_lo ? (raw0 >> 16) : raw0));'
        )
        L.append(
            '    float b_lo = util::bf16_to_f32(static_cast<uint16_t>(sel1_lo ? (raw1 >> 16) : raw1));'
        )
        L.append(
            '    float a_hi = util::bf16_to_f32(static_cast<uint16_t>(sel0_hi ? (raw0 >> 16) : raw0));'
        )
        L.append(
            '    float b_hi = util::bf16_to_f32(static_cast<uint16_t>(sel1_hi ? (raw1 >> 16) : raw1));'
        )
        L.append('    if (inst_.neg & 1) { a_lo = -a_lo; }')
        L.append('    if (inst_.neg & 2) { b_lo = -b_lo; }')
        L.append('    if (inst_.neg_hi & 1) { a_hi = -a_hi; }')
        L.append('    if (inst_.neg_hi & 2) { b_hi = -b_hi; }')
        if op in ('add', 'mul'):
            for half, result in (('lo', 'rlo'), ('hi', 'rhi')):
                if op == 'add':
                    expr = f'amdgpu::fp_mode::packed_add_bf16(a_{half}, b_{half}, wf.fp16_ovfl())'
                else:
                    expr = f'amdgpu::fp_mode::packed_mul_bf16(a_{half}, b_{half}, wf.fp16_ovfl())'
                L.append(f'    uint16_t {result} = {expr};')
        else:
            minimum = 'true' if op == 'min' else 'false'
            L.append(
                f'    uint16_t rlo = amdgpu::fp_mode::packed_select_bf16(a_lo, b_lo, {minimum});'
            )
            L.append(
                f'    uint16_t rhi = amdgpu::fp_mode::packed_select_bf16(a_hi, b_hi, {minimum});'
            )
        for result in ('rlo', 'rhi'):
            L.append(
                f'    {result} = amdgpu::fp_mode::clamp_bf16({result}, inst_.clamp, amdgpu::floating_clamp_nan_to_zero(wf));'
            )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, rlo | (static_cast<uint32_t>(rhi) << 16));'
        )
    elif dtype == 'i16':
        L.append(
            '    int16_t a_lo = static_cast<int16_t>(sel0_lo ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    int16_t b_lo = static_cast<int16_t>(sel1_lo ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    int16_t a_hi = static_cast<int16_t>(sel0_hi ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    int16_t b_hi = static_cast<int16_t>(sel1_hi ? (raw1 >> 16) : raw1);'
        )
        i_op_map = {
            'add': ('a_lo + b_lo', 'a_hi + b_hi'),
            'sub': ('a_lo - b_lo', 'a_hi - b_hi'),
            'max': ('a_lo > b_lo ? a_lo : b_lo', 'a_hi > b_hi ? a_hi : b_hi'),
            'min': ('a_lo < b_lo ? a_lo : b_lo', 'a_hi < b_hi ? a_hi : b_hi'),
            'ashr': (
                'static_cast<int16_t>(b_lo >> (a_lo & 15))',
                'static_cast<int16_t>(b_hi >> (a_hi & 15))',
            ),
        }
        lo_expr, hi_expr = i_op_map[op]
        if op in ('add', 'sub'):
            L.append(
                f'    uint16_t rlo = static_cast<uint16_t>(amdgpu::vop3_integer_{op}<int16_t>(a_lo, b_lo, inst_.clamp));'
            )
            L.append(
                f'    uint16_t rhi = static_cast<uint16_t>(amdgpu::vop3_integer_{op}<int16_t>(a_hi, b_hi, inst_.clamp));'
            )
        else:
            L.append(f'    uint16_t rlo = static_cast<uint16_t>({lo_expr});')
            L.append(f'    uint16_t rhi = static_cast<uint16_t>({hi_expr});')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(rlo) | (static_cast<uint32_t>(rhi) << 16));'
        )
    else:  # u16
        L.append(
            '    uint16_t a_lo = static_cast<uint16_t>(sel0_lo ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    uint16_t b_lo = static_cast<uint16_t>(sel1_lo ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    uint16_t a_hi = static_cast<uint16_t>(sel0_hi ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    uint16_t b_hi = static_cast<uint16_t>(sel1_hi ? (raw1 >> 16) : raw1);'
        )
        u_op_map = {
            'add': ('a_lo + b_lo', 'a_hi + b_hi'),
            'sub': ('a_lo - b_lo', 'a_hi - b_hi'),
            'mul': (
                'static_cast<uint32_t>(a_lo) * b_lo',
                'static_cast<uint32_t>(a_hi) * b_hi',
            ),
            'max': ('a_lo > b_lo ? a_lo : b_lo', 'a_hi > b_hi ? a_hi : b_hi'),
            'min': ('a_lo < b_lo ? a_lo : b_lo', 'a_hi < b_hi ? a_hi : b_hi'),
            'shl': (
                'static_cast<uint16_t>(b_lo << (a_lo & 15u))',
                'static_cast<uint16_t>(b_hi << (a_hi & 15u))',
            ),
            'shr': (
                'static_cast<uint16_t>(b_lo >> (a_lo & 15u))',
                'static_cast<uint16_t>(b_hi >> (a_hi & 15u))',
            ),
        }
        lo_expr, hi_expr = u_op_map[op]
        if op in ('add', 'sub'):
            L.append(
                f'    uint16_t rlo = static_cast<uint16_t>(amdgpu::vop3_integer_{op}<uint16_t>(a_lo, b_lo, inst_.clamp));'
            )
            L.append(
                f'    uint16_t rhi = static_cast<uint16_t>(amdgpu::vop3_integer_{op}<uint16_t>(a_hi, b_hi, inst_.clamp));'
            )
        else:
            L.append(f'    uint16_t rlo = static_cast<uint16_t>({lo_expr});')
            L.append(f'    uint16_t rhi = static_cast<uint16_t>({hi_expr});')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(rlo) | (static_cast<uint32_t>(rhi) << 16));'
        )

    L.append('  }')
    return '\n'.join(L)


def gen_pk_ternary(
    dst: list[str],
    src: list[str],
    op: str | None,
    dtype: str | None,
    op_sel_hi_2_expr: str = '',
    opsel_exprs: tuple[str, str] = ('', ''),
    integer_clamp: bool = False,
) -> str:
    """Generate packed 16-bit ternary op (V_PK_FMA_F16, V_PK_MAD_I16, etc.)."""
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    _append_pk16_src_reads(L, [s0, s1, s2], _packed_inline_narrow_to(dtype))
    opsel, opsel_hi = opsel_exprs
    L.append(f'    bool sel0_lo = ({opsel} >> 0) & 1;')
    L.append(f'    bool sel1_lo = ({opsel} >> 1) & 1;')
    L.append(f'    bool sel2_lo = ({opsel} >> 2) & 1;')
    L.append(f'    bool sel0_hi = ({opsel_hi} >> 0) & 1;')
    L.append(f'    bool sel1_hi = ({opsel_hi} >> 1) & 1;')
    L.append(f'    bool sel2_hi = {op_sel_hi_2_expr};')

    if dtype == 'f16':
        if op in ('min3', 'max3', 'minimum3', 'maximum3'):
            selection = op.removesuffix('3').upper()
            for half, neg in (('lo', 'neg'), ('hi', 'neg_hi')):
                for index, name in enumerate(('first', 'second', 'third')):
                    L.append(
                        f'    uint16_t {name}_{half} = static_cast<uint16_t>(sel{index}_{half} ? (raw{index} >> 16) : raw{index});'
                    )
                    L.append(
                        f'    if (inst_.{neg} & {1 << index}u) {name}_{half} ^= 0x8000u;'
                    )
                L.append(
                    f'    const uint16_t r{half} = amdgpu::fp_mode::packed_select3_f16(amdgpu::fp_mode::PackedBinaryOp::{selection}, first_{half}, second_{half}, third_{half}, wf.fp_denorm_mode_f16_f64(), inst_.clamp, amdgpu::floating_clamp_nan_to_zero(wf));'
                )
            L.append(
                f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, rlo | (static_cast<uint32_t>(rhi) << 16));'
            )
            L.append('  }')
            return '\n'.join(L)
        if op == 'fma':
            for name, raw, selector in (
                ('a_lo', 'raw0', 'sel0_lo'),
                ('b_lo', 'raw1', 'sel1_lo'),
                ('c_lo', 'raw2', 'sel2_lo'),
                ('a_hi', 'raw0', 'sel0_hi'),
                ('b_hi', 'raw1', 'sel1_hi'),
                ('c_hi', 'raw2', 'sel2_hi'),
            ):
                L.append(
                    f'    uint16_t {name} = static_cast<uint16_t>({selector} ? ({raw} >> 16) : {raw});'
                )
            L.append(
                '    uint16_t rlo = amdgpu::fp_mode::fma_f16(a_lo, b_lo, c_lo, false, false, false, inst_.neg & 1u, inst_.neg & 2u, inst_.neg & 4u, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), 0, inst_.clamp, wf.fp16_ovfl(), amdgpu::floating_clamp_nan_to_zero(wf));'
            )
            L.append(
                '    uint16_t rhi = amdgpu::fp_mode::fma_f16(a_hi, b_hi, c_hi, false, false, false, inst_.neg_hi & 1u, inst_.neg_hi & 2u, inst_.neg_hi & 4u, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), 0, inst_.clamp, wf.fp16_ovfl(), amdgpu::floating_clamp_nan_to_zero(wf));'
            )
            L.append(
                f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(rlo) | (static_cast<uint32_t>(rhi) << 16));'
            )
            L.append('  }')
            return '\n'.join(L)
        L.append(
            '    float a_lo = util::f16_to_f32(static_cast<uint16_t>(sel0_lo ? (raw0 >> 16) : raw0));'
        )
        L.append(
            '    float b_lo = util::f16_to_f32(static_cast<uint16_t>(sel1_lo ? (raw1 >> 16) : raw1));'
        )
        L.append(
            '    float c_lo = util::f16_to_f32(static_cast<uint16_t>(sel2_lo ? (raw2 >> 16) : raw2));'
        )
        L.append(
            '    float a_hi = util::f16_to_f32(static_cast<uint16_t>(sel0_hi ? (raw0 >> 16) : raw0));'
        )
        L.append(
            '    float b_hi = util::f16_to_f32(static_cast<uint16_t>(sel1_hi ? (raw1 >> 16) : raw1));'
        )
        L.append(
            '    float c_hi = util::f16_to_f32(static_cast<uint16_t>(sel2_hi ? (raw2 >> 16) : raw2));'
        )
        L.append('    if (inst_.neg & 1) { a_lo = -a_lo; }')
        L.append('    if (inst_.neg & 2) { b_lo = -b_lo; }')
        L.append('    if (inst_.neg & 4) { c_lo = -c_lo; }')
        L.append('    if (inst_.neg_hi & 1) { a_hi = -a_hi; }')
        L.append('    if (inst_.neg_hi & 2) { b_hi = -b_hi; }')
        L.append('    if (inst_.neg_hi & 4) { c_hi = -c_hi; }')
        L.append('    float rlo = a_lo * b_lo + c_lo;')
        L.append('    float rhi = a_hi * b_hi + c_hi;')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, util::f32_to_f16_mode(rlo, wf.fp16_ovfl()) | (static_cast<uint32_t>(util::f32_to_f16_mode(rhi, wf.fp16_ovfl())) << 16));'
        )
    elif dtype == 'bf16':
        if op != 'fma':
            raise ValueError(f'Unsupported packed BF16 ternary operation: {op}')
        L.append(
            '    float a_lo = util::bf16_to_f32(static_cast<uint16_t>(sel0_lo ? (raw0 >> 16) : raw0));'
        )
        L.append(
            '    float b_lo = util::bf16_to_f32(static_cast<uint16_t>(sel1_lo ? (raw1 >> 16) : raw1));'
        )
        L.append(
            '    float c_lo = util::bf16_to_f32(static_cast<uint16_t>(sel2_lo ? (raw2 >> 16) : raw2));'
        )
        L.append(
            '    float a_hi = util::bf16_to_f32(static_cast<uint16_t>(sel0_hi ? (raw0 >> 16) : raw0));'
        )
        L.append(
            '    float b_hi = util::bf16_to_f32(static_cast<uint16_t>(sel1_hi ? (raw1 >> 16) : raw1));'
        )
        L.append(
            '    float c_hi = util::bf16_to_f32(static_cast<uint16_t>(sel2_hi ? (raw2 >> 16) : raw2));'
        )
        L.append('    if (inst_.neg & 1) { a_lo = -a_lo; }')
        L.append('    if (inst_.neg & 2) { b_lo = -b_lo; }')
        L.append('    if (inst_.neg & 4) { c_lo = -c_lo; }')
        L.append('    if (inst_.neg_hi & 1) { a_hi = -a_hi; }')
        L.append('    if (inst_.neg_hi & 2) { b_hi = -b_hi; }')
        L.append('    if (inst_.neg_hi & 4) { c_hi = -c_hi; }')
        L.append(
            '    uint16_t rlo = amdgpu::fp_mode::packed_fma_bf16(a_lo, b_lo, c_lo, wf.fp16_ovfl());'
        )
        L.append(
            '    uint16_t rhi = amdgpu::fp_mode::packed_fma_bf16(a_hi, b_hi, c_hi, wf.fp16_ovfl());'
        )
        for result in ('rlo', 'rhi'):
            L.append(
                f'    {result} = amdgpu::fp_mode::clamp_bf16({result}, inst_.clamp, amdgpu::floating_clamp_nan_to_zero(wf));'
            )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, rlo | (static_cast<uint32_t>(rhi) << 16));'
        )
    elif dtype == 'i16':
        L.append(
            '    int16_t a_lo = static_cast<int16_t>(sel0_lo ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    int16_t b_lo = static_cast<int16_t>(sel1_lo ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    int16_t c_lo = static_cast<int16_t>(sel2_lo ? (raw2 >> 16) : raw2);'
        )
        L.append(
            '    int16_t a_hi = static_cast<int16_t>(sel0_hi ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    int16_t b_hi = static_cast<int16_t>(sel1_hi ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    int16_t c_hi = static_cast<int16_t>(sel2_hi ? (raw2 >> 16) : raw2);'
        )
        if op == 'add_max_sat':
            L.append(
                '    int16_t sum_lo = static_cast<int16_t>(std::clamp(static_cast<int32_t>(a_lo) + b_lo, -32768, 32767));'
            )
            L.append(
                '    int16_t sum_hi = static_cast<int16_t>(std::clamp(static_cast<int32_t>(a_hi) + b_hi, -32768, 32767));'
            )
            L.append(
                '    uint16_t rlo = static_cast<uint16_t>(std::max(sum_lo, c_lo));'
            )
            L.append(
                '    uint16_t rhi = static_cast<uint16_t>(std::max(sum_hi, c_hi));'
            )
        elif op == 'add_min_sat':
            L.append(
                '    int16_t sum_lo = static_cast<int16_t>(std::clamp(static_cast<int32_t>(a_lo) + b_lo, -32768, 32767));'
            )
            L.append(
                '    int16_t sum_hi = static_cast<int16_t>(std::clamp(static_cast<int32_t>(a_hi) + b_hi, -32768, 32767));'
            )
            L.append(
                '    uint16_t rlo = static_cast<uint16_t>(std::min(sum_lo, c_lo));'
            )
            L.append(
                '    uint16_t rhi = static_cast<uint16_t>(std::min(sum_hi, c_hi));'
            )
        elif op in ('min3', 'minimum3'):
            L.append(
                '    uint16_t rlo = static_cast<uint16_t>(std::min(std::min(a_lo, b_lo), c_lo));'
            )
            L.append(
                '    uint16_t rhi = static_cast<uint16_t>(std::min(std::min(a_hi, b_hi), c_hi));'
            )
        elif op in ('max3', 'maximum3'):
            L.append(
                '    uint16_t rlo = static_cast<uint16_t>(std::max(std::max(a_lo, b_lo), c_lo));'
            )
            L.append(
                '    uint16_t rhi = static_cast<uint16_t>(std::max(std::max(a_hi, b_hi), c_hi));'
            )
        elif op == 'mad' and integer_clamp:
            L.append(
                '    uint16_t rlo = amdgpu::vop3_integer_mad<int16_t, 16>('
                'static_cast<uint16_t>(a_lo), static_cast<uint16_t>(b_lo), '
                'static_cast<uint16_t>(c_lo), inst_.clamp);'
            )
            L.append(
                '    uint16_t rhi = amdgpu::vop3_integer_mad<int16_t, 16>('
                'static_cast<uint16_t>(a_hi), static_cast<uint16_t>(b_hi), '
                'static_cast<uint16_t>(c_hi), inst_.clamp);'
            )
        else:
            L.append(
                '    uint16_t rlo = static_cast<uint16_t>(static_cast<uint32_t>(a_lo) * b_lo + c_lo);'
            )
            L.append(
                '    uint16_t rhi = static_cast<uint16_t>(static_cast<uint32_t>(a_hi) * b_hi + c_hi);'
            )
        if op in ('add_max_sat', 'add_min_sat'):
            L.extend(
                [
                    '    if (inst_.clamp) {',
                    '      rlo = static_cast<uint16_t>(std::max<int16_t>(static_cast<int16_t>(rlo), 0));',
                    '      rhi = static_cast<uint16_t>(std::max<int16_t>(static_cast<int16_t>(rhi), 0));',
                    '    }',
                ]
            )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(rlo) | (static_cast<uint32_t>(rhi) << 16));'
        )
    else:  # u16
        L.append(
            '    uint16_t a_lo = static_cast<uint16_t>(sel0_lo ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    uint16_t b_lo = static_cast<uint16_t>(sel1_lo ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    uint16_t c_lo = static_cast<uint16_t>(sel2_lo ? (raw2 >> 16) : raw2);'
        )
        L.append(
            '    uint16_t a_hi = static_cast<uint16_t>(sel0_hi ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    uint16_t b_hi = static_cast<uint16_t>(sel1_hi ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    uint16_t c_hi = static_cast<uint16_t>(sel2_hi ? (raw2 >> 16) : raw2);'
        )
        if op == 'add_max_sat':
            L.append(
                '    uint16_t sum_lo = static_cast<uint16_t>(std::min(static_cast<uint32_t>(a_lo) + b_lo, 65535u));'
            )
            L.append(
                '    uint16_t sum_hi = static_cast<uint16_t>(std::min(static_cast<uint32_t>(a_hi) + b_hi, 65535u));'
            )
            L.append('    uint16_t rlo = std::max(sum_lo, c_lo);')
            L.append('    uint16_t rhi = std::max(sum_hi, c_hi);')
        elif op == 'add_min_sat':
            L.append(
                '    uint16_t sum_lo = static_cast<uint16_t>(std::min(static_cast<uint32_t>(a_lo) + b_lo, 65535u));'
            )
            L.append(
                '    uint16_t sum_hi = static_cast<uint16_t>(std::min(static_cast<uint32_t>(a_hi) + b_hi, 65535u));'
            )
            L.append('    uint16_t rlo = std::min(sum_lo, c_lo);')
            L.append('    uint16_t rhi = std::min(sum_hi, c_hi);')
        elif op in ('min3', 'minimum3'):
            L.append('    uint16_t rlo = std::min(std::min(a_lo, b_lo), c_lo);')
            L.append('    uint16_t rhi = std::min(std::min(a_hi, b_hi), c_hi);')
        elif op in ('max3', 'maximum3'):
            L.append('    uint16_t rlo = std::max(std::max(a_lo, b_lo), c_lo);')
            L.append('    uint16_t rhi = std::max(std::max(a_hi, b_hi), c_hi);')
        elif op == 'mad' and integer_clamp:
            L.append(
                '    uint16_t rlo = amdgpu::vop3_integer_mad<uint16_t, 16>('
                'a_lo, b_lo, c_lo, inst_.clamp);'
            )
            L.append(
                '    uint16_t rhi = amdgpu::vop3_integer_mad<uint16_t, 16>('
                'a_hi, b_hi, c_hi, inst_.clamp);'
            )
        else:
            L.append(
                '    uint16_t rlo = static_cast<uint16_t>(static_cast<uint32_t>(a_lo) * b_lo + c_lo);'
            )
            L.append(
                '    uint16_t rhi = static_cast<uint16_t>(static_cast<uint32_t>(a_hi) * b_hi + c_hi);'
            )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(rlo) | (static_cast<uint32_t>(rhi) << 16));'
        )

    L.append('  }')
    return '\n'.join(L)


def gen_pk_fmac_vop2(dst: list[str], src: list[str]) -> str:
    """Generate VOP2 component-wise packed FP16 fused multiply-accumulate."""
    d, s0, s1 = dst[0], src[0], src[1]
    return '\n'.join(
        [
            '  uint64_t exec = wf.exec();',
            '  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {',
            '    if (!(exec & (1ULL << lane))) continue;',
            f'    uint32_t raw0 = amdgpu::RegisterAccess(wf).read_lane({s0}, lane);',
            f'    uint32_t raw1 = amdgpu::RegisterAccess(wf).read_lane({s1}, lane);',
            f'    uint32_t rawd = amdgpu::RegisterAccess(wf).read_lane({d}, lane);',
            '    uint32_t r0 = amdgpu::fp_mode::fma_f16(static_cast<uint16_t>(raw0), static_cast<uint16_t>(raw1), static_cast<uint16_t>(rawd), false, false, false, false, false, false, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), 0, false, wf.fp16_ovfl(), amdgpu::floating_clamp_nan_to_zero(wf));',
            '    uint32_t r1 = amdgpu::fp_mode::fma_f16(static_cast<uint16_t>(raw0 >> 16), static_cast<uint16_t>(raw1 >> 16), static_cast<uint16_t>(rawd >> 16), false, false, false, false, false, false, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), 0, false, wf.fp16_ovfl(), amdgpu::floating_clamp_nan_to_zero(wf));',
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, r0 | (r1 << 16));',
            '  }',
        ]
    )


def gen_pk_fmac_vop3(dst: list[str], src: list[str]) -> str:
    """Generate promoted VOP3 packed FP16 fused multiply-accumulate."""
    d, s0, s1 = dst[0], src[0], src[1]
    return '\n'.join(
        [
            '  uint64_t exec = wf.exec();',
            '  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {',
            '    if (!(exec & (1ULL << lane))) continue;',
            f'    uint32_t raw0 = amdgpu::RegisterAccess(wf).read_lane({s0}, lane);',
            f'    uint32_t raw1 = amdgpu::RegisterAccess(wf).read_lane({s1}, lane);',
            f'    uint32_t rawd = amdgpu::RegisterAccess(wf).read_lane({d}, lane);',
            '    uint32_t omod = amdgpu::fp_mode::effective_f16_omod(wf.cu().arch(), wf.fp_denorm_mode_f16_f64(), wf.ieee_mode(), true, inst_.omod);',
            '    uint32_t r0 = amdgpu::fp_mode::fma_f16(static_cast<uint16_t>(raw0), static_cast<uint16_t>(raw1), static_cast<uint16_t>(rawd), inst_.abs & 1u, inst_.abs & 2u, false, inst_.neg & 1u, inst_.neg & 2u, false, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), omod, inst_.clamp, wf.fp16_ovfl(), amdgpu::floating_clamp_nan_to_zero(wf));',
            '    uint32_t r1 = amdgpu::fp_mode::fma_f16(static_cast<uint16_t>(raw0 >> 16), static_cast<uint16_t>(raw1 >> 16), static_cast<uint16_t>(rawd >> 16), inst_.abs & 1u, inst_.abs & 2u, false, inst_.neg & 1u, inst_.neg & 2u, false, wf.fp_round_mode_f16_f64(), wf.fp_denorm_mode_f16_f64(), omod, inst_.clamp, wf.fp16_ovfl(), amdgpu::floating_clamp_nan_to_zero(wf));',
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, r0 | (r1 << 16));',
            '  }',
        ]
    )


def gen_pk_binop_f32(
    dst: list[str],
    src: list[str],
    op: str | None,
    opsel_exprs: tuple[str, str] = ('', ''),
    use_cdna5_helpers: bool = False,
) -> str:
    """Generate packed F32 binary op (V_PK_ADD_F32, V_PK_MUL_F32).

    Operands are 64-bit VGPR pairs holding two 32-bit floats.
    Uses op_sel/op_sel_hi to select which 32-bit half feeds each lane,
    and neg/neg_hi for per-lane negation.
    """
    d, s0, s1 = dst[0], src[0], src[1]
    opsel, opsel_hi = opsel_exprs
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    for var, src in [('s0', s0), ('s1', s1)]:
        _append_pk_f32_pair_read(L, var, src, use_cdna5_helpers)
    L.append(f'    bool sel0_lo = ({opsel} >> 0) & 1;')
    L.append(f'    bool sel1_lo = ({opsel} >> 1) & 1;')
    L.append(f'    bool sel0_hi = ({opsel_hi} >> 0) & 1;')
    L.append(f'    bool sel1_hi = ({opsel_hi} >> 1) & 1;')
    s0_lo = _pk_f32_word_expr('s0', 'lo', use_cdna5_helpers)
    s0_hi = _pk_f32_word_expr('s0', 'hi', use_cdna5_helpers)
    s1_lo = _pk_f32_word_expr('s1', 'lo', use_cdna5_helpers)
    s1_hi = _pk_f32_word_expr('s1', 'hi', use_cdna5_helpers)
    L.append(f'    float a_lo = std::bit_cast<float>(sel0_lo ? {s0_hi} : {s0_lo});')
    L.append(f'    float a_hi = std::bit_cast<float>(sel0_hi ? {s0_hi} : {s0_lo});')
    L.append(f'    float b_lo = std::bit_cast<float>(sel1_lo ? {s1_hi} : {s1_lo});')
    L.append(f'    float b_hi = std::bit_cast<float>(sel1_hi ? {s1_hi} : {s1_lo});')
    L.append('    if (inst_.neg & 1) a_lo = -a_lo;')
    L.append('    if (inst_.neg & 2) b_lo = -b_lo;')
    L.append('    if (inst_.neg_hi & 1) a_hi = -a_hi;')
    L.append('    if (inst_.neg_hi & 2) b_hi = -b_hi;')
    for half, result in (('lo', 'rlo'), ('hi', 'rhi')):
        L.append(
            f'    uint32_t {result} = amdgpu::fp_mode::packed_f32(a_{half}, b_{half}, 0.0f, amdgpu::fp_mode::PackedF32Op::{op.upper()}, wf.fp_round_mode_f32(), wf.fp_denorm_mode_f32(), inst_.clamp, amdgpu::floating_clamp_nan_to_zero(wf));'
        )
    L.append(
        f'    amdgpu::RegisterAccess(wf).write_lane64({d}, lane, static_cast<uint64_t>(rlo) | (static_cast<uint64_t>(rhi) << 32));'
    )
    L.append('  }')
    return '\n'.join(L)


def gen_pk_ternary_f32(
    dst: list[str],
    src: list[str],
    op: str | None,
    op_sel_hi_2_expr: str = '',
    opsel_exprs: tuple[str, str] = ('', ''),
    use_cdna5_helpers: bool = False,
) -> str:
    """Generate packed F32 ternary op (V_PK_FMA_F32).

    Uses op_sel/op_sel_hi/op_sel_hi_2 to select which 32-bit half
    of each source feeds the low and high FMA lanes.
    """
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    opsel, opsel_hi = opsel_exprs
    opsel_hi_2 = op_sel_hi_2_expr
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    for var, src in [('s0', s0), ('s1', s1), ('s2', s2)]:
        _append_pk_f32_pair_read(L, var, src, use_cdna5_helpers)
    L.append(f'    bool sel0_lo = ({opsel} >> 0) & 1;')
    L.append(f'    bool sel1_lo = ({opsel} >> 1) & 1;')
    L.append(f'    bool sel2_lo = ({opsel} >> 2) & 1;')
    L.append(f'    bool sel0_hi = ({opsel_hi} >> 0) & 1;')
    L.append(f'    bool sel1_hi = ({opsel_hi} >> 1) & 1;')
    L.append(f'    bool sel2_hi = {opsel_hi_2};')
    s0_lo = _pk_f32_word_expr('s0', 'lo', use_cdna5_helpers)
    s0_hi = _pk_f32_word_expr('s0', 'hi', use_cdna5_helpers)
    s1_lo = _pk_f32_word_expr('s1', 'lo', use_cdna5_helpers)
    s1_hi = _pk_f32_word_expr('s1', 'hi', use_cdna5_helpers)
    s2_lo = _pk_f32_word_expr('s2', 'lo', use_cdna5_helpers)
    s2_hi = _pk_f32_word_expr('s2', 'hi', use_cdna5_helpers)
    L.append(f'    float a_lo = std::bit_cast<float>(sel0_lo ? {s0_hi} : {s0_lo});')
    L.append(f'    float a_hi = std::bit_cast<float>(sel0_hi ? {s0_hi} : {s0_lo});')
    L.append(f'    float b_lo = std::bit_cast<float>(sel1_lo ? {s1_hi} : {s1_lo});')
    L.append(f'    float b_hi = std::bit_cast<float>(sel1_hi ? {s1_hi} : {s1_lo});')
    L.append(f'    float c_lo = std::bit_cast<float>(sel2_lo ? {s2_hi} : {s2_lo});')
    L.append(f'    float c_hi = std::bit_cast<float>(sel2_hi ? {s2_hi} : {s2_lo});')
    L.append('    if (inst_.neg & 1) a_lo = -a_lo;')
    L.append('    if (inst_.neg & 2) b_lo = -b_lo;')
    L.append('    if (inst_.neg & 4) c_lo = -c_lo;')
    L.append('    if (inst_.neg_hi & 1) a_hi = -a_hi;')
    L.append('    if (inst_.neg_hi & 2) b_hi = -b_hi;')
    L.append('    if (inst_.neg_hi & 4) c_hi = -c_hi;')
    L.append(
        '    uint32_t rlo = amdgpu::fp_mode::packed_f32(a_lo, b_lo, c_lo, amdgpu::fp_mode::PackedF32Op::FMA, wf.fp_round_mode_f32(), wf.fp_denorm_mode_f32(), inst_.clamp, amdgpu::floating_clamp_nan_to_zero(wf));'
    )
    L.append(
        '    uint32_t rhi = amdgpu::fp_mode::packed_f32(a_hi, b_hi, c_hi, amdgpu::fp_mode::PackedF32Op::FMA, wf.fp_round_mode_f32(), wf.fp_denorm_mode_f32(), inst_.clamp, amdgpu::floating_clamp_nan_to_zero(wf));'
    )
    L.append(
        f'    amdgpu::RegisterAccess(wf).write_lane64({d}, lane, static_cast<uint64_t>(rlo) | (static_cast<uint64_t>(rhi) << 32));'
    )
    L.append('  }')
    return '\n'.join(L)


def gen_pk_lshl_add_u64(dst: list[str], src: list[str]) -> str:
    """Generate packed U64 shift-left-add over two independent elements.

    V_PK_LSHL_ADD_U64 has two 64-bit values in each 128-bit value/addend
    operand and two 32-bit shift counts in its 64-bit shift operand. VGPR U64
    sources supply both elements, while scalar-backed U64 sources broadcast the
    low 64 bits. Its public LLVM profile explicitly disables clamp and source
    modifiers, so the body intentionally consumes neither field. The currently
    proven shift-count range is 0..4; execution fails closed before any
    destination write if either count of any active lane is outside that range.
    """
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    return '\n'.join(
        [
            '  uint64_t exec = wf.exec();',
            '  std::array<PkU64Pair, 64> results{};',
            '  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {',
            '    if (!(exec & (1ULL << lane))) continue;',
            f'    const auto values = read_pk_u64_pair({s0}, wf, lane);',
            f'    const auto shifts = read_pk_u32_pair({s1}, wf, lane);',
            f'    const auto addends = read_pk_u64_pair({s2}, wf, lane);',
            '    if (shifts.lo > 4u || shifts.hi > 4u) {',
            '      wf.report_instruction_execution_error(',
            '          amdgpu::InstructionExecutionError::UnsupportedOperandValue);',
            '      return;',
            '    }',
            '    const uint64_t result_lo = amdgpu::lshl_masked(values.lo, static_cast<uint64_t>(shifts.lo)) + addends.lo;',
            '    const uint64_t result_hi = amdgpu::lshl_masked(values.hi, static_cast<uint64_t>(shifts.hi)) + addends.hi;',
            '    results[lane] = {result_lo, result_hi};',
            '  }',
            '  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {',
            '    if (!(exec & (1ULL << lane))) continue;',
            f'    write_pk_u64_pair({d}, wf, lane, results[lane]);',
            '  }',
        ]
    )


def gen_pk_mov_b32(
    dst: list[str],
    src: list[str],
    opsel_exprs: tuple[str, str] = ('', ''),
) -> str:
    """Generate V_PK_MOV_B32: move two 32-bit values based on op_sel."""
    d, s0, s1 = dst[0], src[0], src[1]
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    for var, src in [('s0', s0), ('s1', s1)]:
        L.append(
            f'    uint64_t {var}_pair_w = amdgpu::RegisterAccess(wf).read_lane64({src}, lane);'
        )
        L.append(f'    uint32_t {var}_lo_w = static_cast<uint32_t>({var}_pair_w);')
        L.append(
            f'    uint32_t {var}_hi_w = static_cast<uint32_t>({var}_pair_w >> 32);'
        )
    opsel, opsel_hi = opsel_exprs
    s0_lo = _pk_f32_word_expr('s0', 'lo')
    s0_hi = _pk_f32_word_expr('s0', 'hi')
    s1_lo = _pk_f32_word_expr('s1', 'lo')
    s1_hi = _pk_f32_word_expr('s1', 'hi')
    L.append(f'    uint32_t lo = ({opsel} & 1) ? {s0_hi} : {s0_lo};')
    L.append(f'    uint32_t hi = ({opsel} & 2) ? {s1_hi} : {s1_lo};')
    L.append(
        f'    amdgpu::RegisterAccess(wf).write_lane64({d}, lane, static_cast<uint64_t>(lo) | (static_cast<uint64_t>(hi) << 32));'
    )
    L.append('  }')
    return '\n'.join(L)


def gen_mad_mix_f32(
    dst: list[str],
    src: list[str],
    op_sel_hi_2_expr: str = '',
    opsel_exprs: tuple[str, str] = ('', ''),
    use_cdna5_helpers: bool = False,
) -> str:
    """Generate V_MAD_MIX_F32: mixed-precision FMA with op_sel selecting f16/f32 per src."""
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    if use_cdna5_helpers:
        L.append(
            f'    float a = read_fma_mix_source_f32({s0}, wf, lane, inst_.src0, inst_.opsel_hi & 1, inst_.opsel & 1);'
        )
        L.append(
            f'    float b = read_fma_mix_source_f32({s1}, wf, lane, inst_.src1, inst_.opsel_hi & 2, inst_.opsel & 2);'
        )
        L.append(
            f'    float c = read_fma_mix_source_f32({s2}, wf, lane, inst_.src2, {op_sel_hi_2_expr}, inst_.opsel & 4);'
        )
    else:
        opsel, opsel_hi = opsel_exprs
        L.append(
            f'    uint32_t raw0 = amdgpu::RegisterAccess(wf).read_lane({s0}, lane);'
        )
        L.append(
            f'    uint32_t raw1 = amdgpu::RegisterAccess(wf).read_lane({s1}, lane);'
        )
        L.append(
            f'    uint32_t raw2 = amdgpu::RegisterAccess(wf).read_lane({s2}, lane);'
        )
        L.append(
            '    auto read_mix_src = [](uint32_t raw, uint32_t src_selector, bool src_is_f16,'
        )
        L.append('                           bool high_half) -> float {')
        L.append('      if (!src_is_f16) return std::bit_cast<float>(raw);')
        L.append('      uint16_t bits = amdgpu::is_inline_float_src(src_selector)')
        L.append(
            '                          ? util::f32_to_f16(std::bit_cast<float>(raw))'
        )
        L.append(
            '                          : static_cast<uint16_t>(high_half ? (raw >> 16) : raw);'
        )
        L.append('      return util::f16_to_f32(bits);')
        L.append('    };')
        L.append(
            f'    float a = read_mix_src(raw0, inst_.src0, {opsel_hi} & 1, {opsel} & 1);'
        )
        L.append(
            f'    float b = read_mix_src(raw1, inst_.src1, {opsel_hi} & 2, {opsel} & 2);'
        )
        L.append(
            f'    float c = read_mix_src(raw2, inst_.src2, {op_sel_hi_2_expr}, {opsel} & 4);'
        )
    L.append('    if (inst_.neg_hi & 1) a = std::fabs(a);')
    L.append('    if (inst_.neg_hi & 2) b = std::fabs(b);')
    L.append('    if (inst_.neg_hi & 4) c = std::fabs(c);')
    L.append('    if (inst_.neg & 1) a = -a;')
    L.append('    if (inst_.neg & 2) b = -b;')
    L.append('    if (inst_.neg & 4) c = -c;')
    L.append(
        f'    float result = {"std::fma(a, b, c)" if use_cdna5_helpers else "a * b + c"};'
    )
    L.append('    if (inst_.clamp) result = amdgpu::clamp_floating_result(result, wf);')
    L.append(
        f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, std::bit_cast<uint32_t>(result));'
    )
    L.append('  }')
    return '\n'.join(L)


def gen_mad_mix_lo_hi(
    dst: list[str],
    src: list[str],
    is_lo: bool,
    op_sel_hi_2_expr: str = '',
    opsel_exprs: tuple[str, str] = ('', ''),
    use_cdna5_helpers: bool = False,
) -> str:
    """Generate V_MAD_MIXLO_F16 / V_MAD_MIXHI_F16."""
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    if use_cdna5_helpers:
        L.append(
            f'    float a = read_fma_mix_source_f32({s0}, wf, lane, inst_.src0, inst_.opsel_hi & 1, inst_.opsel & 1);'
        )
        L.append(
            f'    float b = read_fma_mix_source_f32({s1}, wf, lane, inst_.src1, inst_.opsel_hi & 2, inst_.opsel & 2);'
        )
        L.append(
            f'    float c = read_fma_mix_source_f32({s2}, wf, lane, inst_.src2, {op_sel_hi_2_expr}, inst_.opsel & 4);'
        )
    else:
        opsel, opsel_hi = opsel_exprs
        L.append(
            f'    uint32_t raw0 = amdgpu::RegisterAccess(wf).read_lane({s0}, lane);'
        )
        L.append(
            f'    uint32_t raw1 = amdgpu::RegisterAccess(wf).read_lane({s1}, lane);'
        )
        L.append(
            f'    uint32_t raw2 = amdgpu::RegisterAccess(wf).read_lane({s2}, lane);'
        )
        L.append(
            '    auto read_mix_src = [](uint32_t raw, uint32_t src_selector, bool src_is_f16,'
        )
        L.append('                           bool high_half) -> float {')
        L.append('      if (!src_is_f16) return std::bit_cast<float>(raw);')
        L.append('      uint16_t bits = amdgpu::is_inline_float_src(src_selector)')
        L.append(
            '                          ? util::f32_to_f16(std::bit_cast<float>(raw))'
        )
        L.append(
            '                          : static_cast<uint16_t>(high_half ? (raw >> 16) : raw);'
        )
        L.append('      return util::f16_to_f32(bits);')
        L.append('    };')
        L.append(
            f'    float a = read_mix_src(raw0, inst_.src0, {opsel_hi} & 1, {opsel} & 1);'
        )
        L.append(
            f'    float b = read_mix_src(raw1, inst_.src1, {opsel_hi} & 2, {opsel} & 2);'
        )
        L.append(
            f'    float c = read_mix_src(raw2, inst_.src2, {op_sel_hi_2_expr}, {opsel} & 4);'
        )
    L.append('    if (inst_.neg_hi & 1) a = std::fabs(a);')
    L.append('    if (inst_.neg_hi & 2) b = std::fabs(b);')
    L.append('    if (inst_.neg_hi & 4) c = std::fabs(c);')
    L.append('    if (inst_.neg & 1) a = -a;')
    L.append('    if (inst_.neg & 2) b = -b;')
    L.append('    if (inst_.neg & 4) c = -c;')
    L.append(
        f'    float result = {"std::fma(a, b, c)" if use_cdna5_helpers else "a * b + c"};'
    )
    L.append('    if (inst_.clamp) result = amdgpu::clamp_floating_result(result, wf);')
    L.append(f'    uint16_t h = util::f32_to_f16_mode(result, wf.fp16_ovfl());')
    if is_lo:
        L.append(
            f'    ::rocjitsu::amdgpu::write_vop3_true16_dst({d}, wf, lane, 0u, h);'
        )
    else:
        L.append(
            f'    ::rocjitsu::amdgpu::write_vop3_true16_dst({d}, wf, lane, 0x8u, h);'
        )
    L.append('  }')
    return '\n'.join(L)


def gen_mad_mix_bf16(
    dst: list[str],
    src: list[str],
    result: str,
    op_sel_hi_2_expr: str = '',
    opsel_exprs: tuple[str, str] = ('', ''),
    use_cdna5_helpers: bool = False,
) -> str:
    """Generate gfx1250 BF16 FMA_MIX variants."""
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    L = []
    if result != 'f32':
        L.append('  amdgpu::fp_mode::detail::ScopedFenv nearest_environment(0);')
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    if use_cdna5_helpers:
        L.append(
            f'    float a = read_fma_mix_bf16_source_f32({s0}, wf, lane, inst_.opsel_hi & 1, inst_.opsel & 1);'
        )
        L.append(
            f'    float b = read_fma_mix_bf16_source_f32({s1}, wf, lane, inst_.opsel_hi & 2, inst_.opsel & 2);'
        )
        L.append(
            f'    float c = read_fma_mix_bf16_source_f32({s2}, wf, lane, {op_sel_hi_2_expr}, inst_.opsel & 4);'
        )
    else:
        opsel, opsel_hi = opsel_exprs
        L.append(
            f'    uint32_t raw0 = amdgpu::RegisterAccess(wf).read_lane({s0}, lane);'
        )
        L.append(
            f'    uint32_t raw1 = amdgpu::RegisterAccess(wf).read_lane({s1}, lane);'
        )
        L.append(
            f'    uint32_t raw2 = amdgpu::RegisterAccess(wf).read_lane({s2}, lane);'
        )
        L.append(
            '    auto read_mix_src = [](uint32_t raw, uint32_t src_selector, bool src_is_bf16,'
        )
        L.append('                           bool high_half) -> float {')
        L.append('      if (!src_is_bf16) return std::bit_cast<float>(raw);')
        L.append('      uint16_t bits = amdgpu::is_inline_float_src(src_selector)')
        L.append(
            '                          ? util::f32_to_bf16(std::bit_cast<float>(raw))'
        )
        L.append(
            '                          : static_cast<uint16_t>(high_half ? (raw >> 16) : raw);'
        )
        L.append('      return util::bf16_to_f32(bits);')
        L.append('    };')
        L.append(
            f'    float a = read_mix_src(raw0, inst_.src0, {opsel_hi} & 1, {opsel} & 1);'
        )
        L.append(
            f'    float b = read_mix_src(raw1, inst_.src1, {opsel_hi} & 2, {opsel} & 2);'
        )
        L.append(
            f'    float c = read_mix_src(raw2, inst_.src2, {op_sel_hi_2_expr}, {opsel} & 4);'
        )
    L.append('    if (inst_.neg_hi & 1) a = std::fabs(a);')
    L.append('    if (inst_.neg_hi & 2) b = std::fabs(b);')
    L.append('    if (inst_.neg_hi & 4) c = std::fabs(c);')
    L.append('    if (inst_.neg & 1) a = -a;')
    L.append('    if (inst_.neg & 2) b = -b;')
    L.append('    if (inst_.neg & 4) c = -c;')
    if result == 'f32':
        L.append('    float result = std::fma(a, b, c);')
        L.append(
            '    if (inst_.clamp) result = amdgpu::clamp_floating_result(result, wf);'
        )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, std::bit_cast<uint32_t>(result));'
        )
    else:
        L.append(
            '    uint16_t h = amdgpu::fp_mode::detail::fma_f32_to_bf16_nearest_environment('
            'a, b, c, wf.fp_round_mode_f16_f64(), inst_.clamp, '
            'amdgpu::floating_clamp_nan_to_zero(wf));'
        )
        if result == 'lo':
            L.append(
                f'    ::rocjitsu::amdgpu::write_vop3_true16_dst({d}, wf, lane, 0u, h);'
            )
        else:
            L.append(
                f'    ::rocjitsu::amdgpu::write_vop3_true16_dst({d}, wf, lane, 0x8u, h);'
            )
    L.append('  }')
    return '\n'.join(L)


def gen_dot2(
    dst: list[str],
    src: list[str],
    cls: str,
    opsel_exprs: tuple[str, str] = ('', ''),
    replicate_inline: bool = False,
) -> str:
    """Generate V_DOT2_F32_F16, V_DOT2_I32_I16, V_DOT2_U32_U16.

    Uses op_sel to select which 16-bit half of each source feeds
    element 0 (low) and element 1 (high) of the dot product.
    neg/neg_hi are split per element.
    """
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    opsel, opsel_hi = opsel_exprs
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    _append_pk16_src_reads(
        L, [s0, s1], {'dot2_f32_f16': 'f16', 'dot2_f32_bf16': 'bf16'}.get(cls)
    )
    if replicate_inline and cls in ('dot2_f32_f16', 'dot2_f32_bf16'):
        for index in range(2):
            L.append(
                f'    if (amdgpu::dot2_src_needs_half_replication(inst_.src{index}))'
            )
            L.append(f'      raw{index} = (raw{index} & 0xffffu) * 0x10001u;')
    L.append(f'    bool sel0_lo = ({opsel} >> 0) & 1;')
    L.append(f'    bool sel1_lo = ({opsel} >> 1) & 1;')
    L.append(f'    bool sel0_hi = ({opsel_hi} >> 0) & 1;')
    L.append(f'    bool sel1_hi = ({opsel_hi} >> 1) & 1;')

    if cls in ('dot2_f32_f16', 'dot2_f32_bf16'):
        # F16 and BF16 share the dot2 structure but widen differently: BF16 has
        # an 8-bit exponent and no denormal renormalization, so it must use
        # bf16_to_f32, not f16_to_f32 (which would misinterpret the exponent).
        widen = 'util::bf16_to_f32' if cls == 'dot2_f32_bf16' else 'util::f16_to_f32'
        L.append(
            f'    float a0 = {widen}(static_cast<uint16_t>(sel0_lo ? (raw0 >> 16) : raw0));'
        )
        L.append(
            f'    float a1 = {widen}(static_cast<uint16_t>(sel0_hi ? (raw0 >> 16) : raw0));'
        )
        L.append(
            f'    float b0 = {widen}(static_cast<uint16_t>(sel1_lo ? (raw1 >> 16) : raw1));'
        )
        L.append(
            f'    float b1 = {widen}(static_cast<uint16_t>(sel1_hi ? (raw1 >> 16) : raw1));'
        )
        L.append('    if (inst_.neg & 1) a0 = -a0;')
        L.append('    if (inst_.neg & 2) b0 = -b0;')
        L.append('    if (inst_.neg_hi & 1) a1 = -a1;')
        L.append('    if (inst_.neg_hi & 2) b1 = -b1;')
        L.append(
            f'    float acc = std::bit_cast<float>(amdgpu::RegisterAccess(wf).read_lane({s2}, lane));'
        )
        L.append('    if (inst_.neg & 4) acc = -acc;')
        L.append('    float result = a0 * b0 + a1 * b1 + acc;')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, std::bit_cast<uint32_t>(result));'
        )
    elif cls == 'dot2_i32_i16':
        L.append(
            '    int16_t a0 = static_cast<int16_t>(sel0_lo ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    int16_t a1 = static_cast<int16_t>(sel0_hi ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    int16_t b0 = static_cast<int16_t>(sel1_lo ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    int16_t b1 = static_cast<int16_t>(sel1_hi ? (raw1 >> 16) : raw1);'
        )
        L.append(
            f'    int64_t result = static_cast<int64_t>(static_cast<int32_t>(amdgpu::RegisterAccess(wf).read_lane({s2}, lane)));'
        )
        L.append('    result += static_cast<int64_t>(a0) * b0;')
        L.append('    result += static_cast<int64_t>(a1) * b1;')
        L.append('    if (inst_.clamp) {')
        L.append(
            '      result = std::clamp(result, static_cast<int64_t>(std::numeric_limits<int32_t>::min()), static_cast<int64_t>(std::numeric_limits<int32_t>::max()));'
        )
        L.append('    }')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(result));'
        )
    else:  # dot2_u32_u16
        L.append(
            '    uint16_t a0 = static_cast<uint16_t>(sel0_lo ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    uint16_t a1 = static_cast<uint16_t>(sel0_hi ? (raw0 >> 16) : raw0);'
        )
        L.append(
            '    uint16_t b0 = static_cast<uint16_t>(sel1_lo ? (raw1 >> 16) : raw1);'
        )
        L.append(
            '    uint16_t b1 = static_cast<uint16_t>(sel1_hi ? (raw1 >> 16) : raw1);'
        )
        L.append(
            f'    uint64_t result = amdgpu::RegisterAccess(wf).read_lane({s2}, lane);'
        )
        L.append('    result += static_cast<uint64_t>(a0) * b0;')
        L.append('    result += static_cast<uint64_t>(a1) * b1;')
        L.append('    if (inst_.clamp)')
        L.append(
            '      result = std::min(result, static_cast<uint64_t>(std::numeric_limits<uint32_t>::max()));'
        )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(result));'
        )

    L.append('  }')
    return '\n'.join(L)


def gen_dot2_true16(dst: list[str], src: list[str], cls: str) -> str:
    """Generate VOP3 true16 V_DOT2_{F16,BF16}_{F16,BF16}.

    These are VOP3 dot instructions, not VOP3P packed instructions. LLVM rejects
    op_sel[0:1] for this family, so src0/src1 are consumed as their packed v2
    half values. op_sel[2] selects the half accumulator and op_sel[3] selects
    the destination half.
    """
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    if cls == 'dot2_f16_f16':
        widen = 'util::f16_to_f32'
    elif cls == 'dot2_bf16_bf16':
        widen = 'util::bf16_to_f32'
    else:
        raise ValueError(f'unhandled true16 dot2 class: {cls}')

    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane)))')
    L.append('      continue;')
    L.append('    uint32_t opsel = ::rocjitsu::amdgpu::vop3_opsel(inst_);')
    # RDNA3/4 inline constants replicate the narrowed low half for src0/src1.
    # Registers and literal constants retain their independent packed halves.
    _append_pk16_src_reads(
        L, [s0, s1], {'dot2_f16_f16': 'f16', 'dot2_bf16_bf16': 'bf16'}[cls]
    )
    for i in range(2):
        L.append(f'    if (amdgpu::dot2_src_needs_half_replication(inst_.src{i}))')
        L.append(f'      raw{i} = (raw{i} & 0xffffu) * 0x10001u;')
    L.append(
        f'    uint32_t acc_bits = ::rocjitsu::amdgpu::read_vop3_true16_src({s2}, wf, lane, opsel, 2);'
    )
    L.append(f'    float a0 = {widen}(static_cast<uint16_t>(raw0 & 0xffffu));')
    L.append(f'    float a1 = {widen}(static_cast<uint16_t>((raw0 >> 16) & 0xffffu));')
    L.append(f'    float b0 = {widen}(static_cast<uint16_t>(raw1 & 0xffffu));')
    L.append(f'    float b1 = {widen}(static_cast<uint16_t>((raw1 >> 16) & 0xffffu));')
    L.append(f'    float acc = {widen}(static_cast<uint16_t>(acc_bits));')
    L.extend(vop3_src_mod('a0', 0, True))
    L.extend(vop3_src_mod('a1', 0, True))
    L.extend(vop3_src_mod('b0', 1, True))
    L.extend(vop3_src_mod('b1', 1, True))
    L.extend(vop3_src_mod('acc', 2, True))
    if cls == 'dot2_f16_f16':
        L.append(
            '    uint32_t result_bits = amdgpu::fp_mode::dot2_f16(a0, b0, a1, b1, acc, wf.fp16_ovfl());'
        )
    else:
        # RDNA3 7.2.4 / RDNA4 7.2.4: fixed RNE and no input/output denormals.
        L.append(
            '    uint32_t result_bits = amdgpu::fp_mode::dot2_bf16(a0, b0, a1, b1, acc);'
        )
    L.append(
        f'    ::rocjitsu::amdgpu::write_vop3_true16_dst({d}, wf, lane, opsel, result_bits, true);'
    )
    L.append('  }')
    return '\n'.join(L)


def gen_dot4(dst: list[str], src: list[str], cls: str) -> str:
    """Generate V_DOT4_I32_I8 / V_DOT4_I32_IU8 / V_DOT4_U32_U8."""
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    L.append(f'    uint32_t raw0 = amdgpu::RegisterAccess(wf).read_lane({s0}, lane);')
    L.append(f'    uint32_t raw1 = amdgpu::RegisterAccess(wf).read_lane({s1}, lane);')

    if cls in ('dot4_i32_i8', 'dot4_i32_iu8'):
        L.append(
            f'    int64_t sum = static_cast<int64_t>(static_cast<int32_t>(amdgpu::RegisterAccess(wf).read_lane({s2}, lane)));'
        )
        if cls == 'dot4_i32_iu8':
            L.append('    const bool src0_signed = (inst_.neg & 0x1u) != 0;')
            L.append('    const bool src1_signed = (inst_.neg & 0x2u) != 0;')
        L.append('    for (int i = 0; i < 4; ++i) {')
        if cls == 'dot4_i32_iu8':
            L.append('      uint32_t raw_a = (raw0 >> (i * 8)) & 0xFF;')
            L.append('      uint32_t raw_b = (raw1 >> (i * 8)) & 0xFF;')
            L.append(
                '      int32_t a = src0_signed ? static_cast<int32_t>(static_cast<int8_t>(raw_a))'
            )
            L.append('                              : static_cast<int32_t>(raw_a);')
            L.append(
                '      int32_t b = src1_signed ? static_cast<int32_t>(static_cast<int8_t>(raw_b))'
            )
            L.append('                              : static_cast<int32_t>(raw_b);')
        else:
            L.append('      int8_t a = static_cast<int8_t>((raw0 >> (i * 8)) & 0xFF);')
            L.append('      int8_t b = static_cast<int8_t>((raw1 >> (i * 8)) & 0xFF);')
        L.append('      sum += static_cast<int64_t>(a) * static_cast<int64_t>(b);')
        L.append('    }')
        L.append('    if (inst_.clamp && amdgpu::dot4_clamp_supported(wf)) {')
        L.append(
            '      sum = std::clamp(sum, static_cast<int64_t>(std::numeric_limits<int32_t>::min()), static_cast<int64_t>(std::numeric_limits<int32_t>::max()));'
        )
        L.append('    }')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(sum));'
        )
    elif cls == 'dot4_f32_fp8':
        # FP8 dot product: D.f32 += sum(A.fp8[i] * B.fp8[i]) for i in 0..3
        L.append(
            f'    float acc = std::bit_cast<float>(amdgpu::RegisterAccess(wf).read_lane({s2}, lane));'
        )
        L.append('    for (int i = 0; i < 4; ++i) {')
        L.append(
            '      float a = util::fp8_e4m3_to_f32(static_cast<uint8_t>((raw0 >> (i * 8)) & 0xFF));'
        )
        L.append(
            '      float b = util::fp8_e4m3_to_f32(static_cast<uint8_t>((raw1 >> (i * 8)) & 0xFF));'
        )
        L.append('      acc += a * b;')
        L.append('    }')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, std::bit_cast<uint32_t>(acc));'
        )
    else:  # dot4_u32_u8
        L.append(
            f'    uint64_t sum = amdgpu::RegisterAccess(wf).read_lane({s2}, lane);'
        )
        L.append('    for (int i = 0; i < 4; ++i) {')
        L.append('      uint8_t a = static_cast<uint8_t>((raw0 >> (i * 8)) & 0xFF);')
        L.append('      uint8_t b = static_cast<uint8_t>((raw1 >> (i * 8)) & 0xFF);')
        L.append('      sum += static_cast<uint32_t>(a) * b;')
        L.append('    }')
        L.append('    if (inst_.clamp && amdgpu::dot4_clamp_supported(wf))')
        L.append(
            '      sum = std::min(sum, static_cast<uint64_t>(std::numeric_limits<uint32_t>::max()));'
        )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(sum));'
        )

    L.append('  }')
    return '\n'.join(L)


def gen_dot8(dst: list[str], src: list[str], cls: str) -> str:
    """Generate V_DOT8_I32_I4 / V_DOT8_I32_IU4 / V_DOT8_U32_U4."""
    d, s0, s1, s2 = dst[0], src[0], src[1], src[2]
    L = []
    L.append('  uint64_t exec = wf.exec();')
    L.append('  for (uint32_t lane = 0; lane < wf.wf_size(); ++lane) {')
    L.append('    if (!(exec & (1ULL << lane))) continue;')
    L.append(f'    uint32_t raw0 = amdgpu::RegisterAccess(wf).read_lane({s0}, lane);')
    L.append(f'    uint32_t raw1 = amdgpu::RegisterAccess(wf).read_lane({s1}, lane);')

    if cls in ('dot8_i32_i4', 'dot8_i32_iu4'):
        L.append(
            f'    int64_t sum = static_cast<int64_t>(static_cast<int32_t>(amdgpu::RegisterAccess(wf).read_lane({s2}, lane)));'
        )
        if cls == 'dot8_i32_iu4':
            L.append('    const bool src0_signed = (inst_.neg & 0x1u) != 0;')
            L.append('    const bool src1_signed = (inst_.neg & 0x2u) != 0;')
        L.append('    for (int i = 0; i < 8; ++i) {')
        if cls == 'dot8_i32_iu4':
            L.append('      uint32_t raw_a = (raw0 >> (i * 4)) & 0xF;')
            L.append('      uint32_t raw_b = (raw1 >> (i * 4)) & 0xF;')
            L.append(
                '      int32_t a = src0_signed ? static_cast<int32_t>((raw_a & 0x8) ? (raw_a | ~0xF) : raw_a)'
            )
            L.append('                              : static_cast<int32_t>(raw_a);')
            L.append(
                '      int32_t b = src1_signed ? static_cast<int32_t>((raw_b & 0x8) ? (raw_b | ~0xF) : raw_b)'
            )
            L.append('                              : static_cast<int32_t>(raw_b);')
        else:
            L.append('      int32_t a = static_cast<int32_t>((raw0 >> (i * 4)) & 0xF);')
            L.append('      if (a & 0x8) a |= ~0xF;')
            L.append('      int32_t b = static_cast<int32_t>((raw1 >> (i * 4)) & 0xF);')
            L.append('      if (b & 0x8) b |= ~0xF;')
        L.append('      sum += static_cast<int64_t>(a) * static_cast<int64_t>(b);')
        L.append('    }')
        L.append('    if (inst_.clamp) {')
        L.append(
            '      sum = std::clamp(sum, static_cast<int64_t>(std::numeric_limits<int32_t>::min()), static_cast<int64_t>(std::numeric_limits<int32_t>::max()));'
        )
        L.append('    }')
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(sum));'
        )
    else:  # dot8_u32_u4
        L.append(
            f'    uint64_t sum = amdgpu::RegisterAccess(wf).read_lane({s2}, lane);'
        )
        L.append('    for (int i = 0; i < 8; ++i) {')
        L.append('      uint32_t a = (raw0 >> (i * 4)) & 0xF;')
        L.append('      uint32_t b = (raw1 >> (i * 4)) & 0xF;')
        L.append('      sum += a * b;')
        L.append('    }')
        L.append('    if (inst_.clamp)')
        L.append(
            '      sum = std::min(sum, static_cast<uint64_t>(std::numeric_limits<uint32_t>::max()));'
        )
        L.append(
            f'    amdgpu::RegisterAccess(wf).write_lane({d}, lane, static_cast<uint32_t>(sum));'
        )

    L.append('  }')
    return '\n'.join(L)
