[11/24 15:30:47      0s] 
[11/24 15:30:47      0s] Cadence Innovus(TM) Implementation System.
[11/24 15:30:47      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/24 15:30:47      0s] 
[11/24 15:30:47      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/24 15:30:47      0s] Options:	
[11/24 15:30:47      0s] Date:		Mon Nov 24 15:30:47 2025
[11/24 15:30:47      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[11/24 15:30:47      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/24 15:30:47      0s] 
[11/24 15:30:47      0s] License:
[11/24 15:30:47      0s] 		[15:30:47.438689] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[11/24 15:30:48      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/24 15:30:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/24 15:31:07     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/24 15:31:12     14s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/24 15:31:12     14s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/24 15:31:12     14s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/24 15:31:12     14s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/24 15:31:12     14s] @(#)CDS: CPE v21.15-s076
[11/24 15:31:12     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/24 15:31:12     14s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/24 15:31:12     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/24 15:31:12     14s] @(#)CDS: RCDB 11.15.0
[11/24 15:31:12     14s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/24 15:31:12     14s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/24 15:31:12     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28037_ra01_shadab_DC8NHb.

[11/24 15:31:12     14s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/24 15:31:12     14s] Sourcing startup file ./.encrc
[11/24 15:31:12     14s] ##  Process: 180           (User Set)               
[11/24 15:31:12     14s] ##     Node: (not set)                           
[11/24 15:31:12     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/24 15:31:12     14s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/24 15:31:12     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/24 15:31:12     14s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/24 15:31:12     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/24 15:31:12     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/24 15:31:16     16s] <CMD> getVersion
[11/24 15:31:16     16s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[11/24 15:31:16     16s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[11/24 15:31:16     16s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[11/24 15:31:16     16s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[11/24 15:31:16     16s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[11/24 15:31:16     16s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[11/24 15:31:16     16s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[11/24 15:31:16     16s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 15:31:16     16s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[11/24 15:31:16     16s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 15:31:16     16s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[11/24 15:31:16     16s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[11/24 15:31:16     16s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/24 15:31:16     16s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/24 15:31:16     16s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[11/24 15:31:16     16s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[11/24 15:31:16     16s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[11/24 15:31:16     16s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[11/24 15:31:16     16s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[11/24 15:31:16     16s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 15:31:16     16s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[11/24 15:31:16     16s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[11/24 15:31:16     16s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[11/24 15:31:16     16s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[11/24 15:31:16     16s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/24 15:31:16     16s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[11/24 15:31:16     16s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[11/24 15:31:16     16s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/24 15:31:16     16s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/24 15:31:16     16s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[11/24 15:31:16     16s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[11/24 15:31:16     16s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[11/24 15:31:16     16s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[11/24 15:31:16     16s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[11/24 15:31:16     16s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[11/24 15:31:16     16s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[11/24 15:31:16     16s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[11/24 15:31:16     16s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[11/24 15:31:16     16s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[11/24 15:31:16     16s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[11/24 15:31:16     16s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[11/24 15:31:16     16s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[11/24 15:31:16     16s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[11/24 15:31:16     16s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[11/24 15:31:16     16s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[11/24 15:31:16     16s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[11/24 15:31:16     16s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[11/24 15:31:16     16s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[11/24 15:31:16     16s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[11/24 15:31:16     16s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[11/24 15:31:16     16s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[11/24 15:31:16     16s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[11/24 15:31:16     16s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 15:31:16     16s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/24 15:31:16     16s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[11/24 15:31:16     16s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[11/24 15:31:16     16s] 
[11/24 15:31:16     16s] **INFO:  MMMC transition support version v31-84 
[11/24 15:31:16     16s] 
[11/24 15:31:16     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/24 15:31:16     16s] <CMD> suppressMessage ENCEXT-2799
[11/24 15:31:16     16s] <CMD> getVersion
[11/24 15:31:17     16s] [INFO] Loading PVS 22.20 fill procedures
[11/24 15:31:17     16s] <CMD> win
[11/24 15:31:26     17s] <CMD> is_common_ui_mode
[11/24 15:31:26     17s] <CMD> restoreDesign /home/shadab/shadab/FPR/work/postCTSopt.inv.dat DTMF_CHIP
[11/24 15:31:26     17s] #% Begin load design ... (date=11/24 15:31:26, mem=754.1M)
[11/24 15:31:26     17s] Set Default Input Pin Transition as 0.1 ps.
[11/24 15:31:27     17s] Loading design 'DTMF_CHIP' saved by 'Innovus' '21.15-s110_1' on 'Fri Nov 21 16:56:21 2025'.
[11/24 15:31:27     17s] % Begin Load MMMC data ... (date=11/24 15:31:27, mem=756.4M)
[11/24 15:31:27     17s] % End Load MMMC data ... (date=11/24 15:31:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.5M, current mem=757.5M)
[11/24 15:31:27     17s] 
[11/24 15:31:27     17s] Loading LEF file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/lef/all.lef ...
[11/24 15:31:27     17s] Set DBUPerIGU to M2 pitch 1320.
[11/24 15:31:27     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-200' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-201' for more detail.
[11/24 15:31:27     18s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/24 15:31:27     18s] To increase the message display limit, refer to the product command reference manual.
[11/24 15:31:27     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-200' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-200' for more detail.
[11/24 15:31:27     18s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 15:31:27     18s] Type 'man IMPLF-200' for more detail.
[11/24 15:31:27     18s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/24 15:31:27     18s] Loading view definition file from /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/viewDefinition.tcl
[11/24 15:31:27     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
[11/24 15:31:27     18s] Read 1 cells in library 'pllclk' 
[11/24 15:31:27     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
[11/24 15:31:27     18s] Read 1 cells in library 'ram_128x16A' 
[11/24 15:31:27     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
[11/24 15:31:27     18s] Read 1 cells in library 'ram_256x16A' 
[11/24 15:31:27     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 15:31:27     18s] Read 1 cells in library 'rom_512x16A' 
[11/24 15:31:27     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
[11/24 15:31:28     18s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
[11/24 15:31:28     18s] Read 462 cells in library 'tsmc18' 
[11/24 15:31:28     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
[11/24 15:31:28     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
[11/24 15:31:28     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
[11/24 15:31:28     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/24 15:31:28     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/24 15:31:28     18s] Read 4 cells in library 'tpz973g' 
[11/24 15:31:28     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
[11/24 15:31:28     18s] Read 1 cells in library 'pllclk' 
[11/24 15:31:28     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
[11/24 15:31:28     18s] Read 1 cells in library 'ram_128x16A' 
[11/24 15:31:28     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 15:31:28     18s] Read 1 cells in library 'rom_512x16A' 
[11/24 15:31:28     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
[11/24 15:31:28     18s] Read 1 cells in library 'ram_256x16A' 
[11/24 15:31:28     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
[11/24 15:31:28     18s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
[11/24 15:31:28     18s] Read 470 cells in library 'tsmc18' 
[11/24 15:31:28     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
[11/24 15:31:28     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
[11/24 15:31:28     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
[11/24 15:31:28     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/24 15:31:28     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/24 15:31:28     18s] Read 4 cells in library 'tpz973g' 
[11/24 15:31:28     18s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=836.5M, current mem=777.9M)
[11/24 15:31:28     18s] *** End library_loading (cpu=0.01min, real=0.02min, mem=22.9M, fe_cpu=0.32min, fe_real=0.68min, fe_mem=1128.6M) ***
[11/24 15:31:28     18s] % Begin Load netlist data ... (date=11/24 15:31:28, mem=777.9M)
[11/24 15:31:28     18s] *** Begin netlist parsing (mem=1128.6M) ***
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/24 15:31:28     18s] Type 'man IMPVL-159' for more detail.
[11/24 15:31:28     18s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/24 15:31:28     18s] To increase the message display limit, refer to the product command reference manual.
[11/24 15:31:28     18s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/24 15:31:28     18s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/24 15:31:28     18s] Created 478 new cells from 12 timing libraries.
[11/24 15:31:28     18s] Reading netlist ...
[11/24 15:31:28     18s] Backslashed names will retain backslash and a trailing blank character.
[11/24 15:31:28     18s] Reading verilogBinary netlist '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.v.bin'
[11/24 15:31:28     18s] Keeping previous port order for module ADDFHX1.
[11/24 15:31:28     18s] Keeping previous port order for module ADDFHX2.
[11/24 15:31:28     18s] Keeping previous port order for module ADDFHX4.
[11/24 15:31:28     18s] Keeping previous port order for module ADDFHXL.
[11/24 15:31:28     18s] Keeping previous port order for module ADDFX1.
[11/24 15:31:28     18s] Keeping previous port order for module ADDFX2.
[11/24 15:31:28     18s] Keeping previous port order for module ADDFX4.
[11/24 15:31:28     18s] Keeping previous port order for module ADDFXL.
[11/24 15:31:28     18s] Keeping previous port order for module ADDHX1.
[11/24 15:31:28     18s] Keeping previous port order for module ADDHX2.
[11/24 15:31:28     18s] Keeping previous port order for module ADDHX4.
[11/24 15:31:28     18s] Keeping previous port order for module ADDHXL.
[11/24 15:31:28     18s] Keeping previous port order for module AFCSHCINX2.
[11/24 15:31:28     18s] Keeping previous port order for module AFCSHCINX4.
[11/24 15:31:28     18s] Keeping previous port order for module AFCSHCONX2.
[11/24 15:31:28     18s] Keeping previous port order for module AFCSHCONX4.
[11/24 15:31:28     18s] Keeping previous port order for module AFHCINX2.
[11/24 15:31:28     18s] Keeping previous port order for module AFHCINX4.
[11/24 15:31:28     18s] Keeping previous port order for module AFHCONX2.
[11/24 15:31:28     18s] Keeping previous port order for module AFHCONX4.
[11/24 15:31:28     18s] Keeping previous port order for module AHHCINX2.
[11/24 15:31:28     18s] Keeping previous port order for module AHHCINX4.
[11/24 15:31:28     18s] Keeping previous port order for module AHHCONX2.
[11/24 15:31:28     18s] Keeping previous port order for module AHHCONX4.
[11/24 15:31:28     18s] Keeping previous port order for module AND2X1.
[11/24 15:31:28     18s] Keeping previous port order for module AND2X2.
[11/24 15:31:28     18s] Keeping previous port order for module AND2X4.
[11/24 15:31:28     18s] Keeping previous port order for module AND2XL.
[11/24 15:31:28     18s] Keeping previous port order for module AND3X1.
[11/24 15:31:28     18s] Keeping previous port order for module AND3X2.
[11/24 15:31:28     18s] Keeping previous port order for module AND3X4.
[11/24 15:31:28     18s] Keeping previous port order for module AND3XL.
[11/24 15:31:28     18s] Keeping previous port order for module AND4X1.
[11/24 15:31:28     18s] Keeping previous port order for module AND4X2.
[11/24 15:31:28     18s] Keeping previous port order for module AND4X4.
[11/24 15:31:28     18s] Keeping previous port order for module AND4XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI211X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI211X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI211X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI211XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI21X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI21X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI21X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI21XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI221X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI221X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI221X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI221XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI222X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI222X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI222X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI222XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI22X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI22X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI22X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI22XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB1X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB1X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB1X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB1XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB2X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB2X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB2X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI2BB2XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI31X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI31X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI31X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI31XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI32X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI32X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI32X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI32XL.
[11/24 15:31:28     18s] Keeping previous port order for module AOI33X1.
[11/24 15:31:28     18s] Keeping previous port order for module AOI33X2.
[11/24 15:31:28     18s] Keeping previous port order for module AOI33X4.
[11/24 15:31:28     18s] Keeping previous port order for module AOI33XL.
[11/24 15:31:28     18s] Keeping previous port order for module BENCX1.
[11/24 15:31:28     18s] Keeping previous port order for module BENCX2.
[11/24 15:31:28     18s] Keeping previous port order for module BENCX4.
[11/24 15:31:28     18s] Keeping previous port order for module BMXX1.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX1.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX12.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX16.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX2.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX20.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX3.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX4.
[11/24 15:31:28     18s] Keeping previous port order for module BUFX8.
[11/24 15:31:28     18s] Keeping previous port order for module BUFXL.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX1.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX12.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX16.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX2.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX20.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX3.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX4.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFX8.
[11/24 15:31:28     18s] Keeping previous port order for module CLKBUFXL.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX1.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX12.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX16.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX2.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX20.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX3.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX4.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVX8.
[11/24 15:31:28     18s] Keeping previous port order for module CLKINVXL.
[11/24 15:31:28     18s] Keeping previous port order for module CMPR22X1.
[11/24 15:31:28     18s] Keeping previous port order for module CMPR32X1.
[11/24 15:31:28     18s] Keeping previous port order for module CMPR42X1.
[11/24 15:31:28     18s] Keeping previous port order for module CMPR42X2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNRX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNRX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNRX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNRXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSRX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSRX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSRX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSRXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNSXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFNXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFRXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSRXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFSXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFTRX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFTRX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFTRX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFTRXL.
[11/24 15:31:28     18s] Keeping previous port order for module DFFX1.
[11/24 15:31:28     18s] Keeping previous port order for module DFFX2.
[11/24 15:31:28     18s] Keeping previous port order for module DFFX4.
[11/24 15:31:28     18s] Keeping previous port order for module DFFXL.
[11/24 15:31:28     18s] Keeping previous port order for module DLY1X1.
[11/24 15:31:28     18s] Keeping previous port order for module DLY2X1.
[11/24 15:31:28     18s] Keeping previous port order for module DLY3X1.
[11/24 15:31:28     18s] Keeping previous port order for module DLY4X1.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFTRX1.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFTRX2.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFTRX4.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFTRXL.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFX1.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFX2.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFX4.
[11/24 15:31:28     18s] Keeping previous port order for module EDFFXL.
[11/24 15:31:28     18s] Keeping previous port order for module HOLDX1.
[11/24 15:31:28     18s] Keeping previous port order for module INVX1.
[11/24 15:31:28     18s] Keeping previous port order for module INVX12.
[11/24 15:31:28     18s] Keeping previous port order for module INVX16.
[11/24 15:31:28     18s] Keeping previous port order for module INVX2.
[11/24 15:31:28     18s] Keeping previous port order for module INVX20.
[11/24 15:31:28     18s] Keeping previous port order for module INVX3.
[11/24 15:31:28     18s] Keeping previous port order for module INVX4.
[11/24 15:31:28     18s] Keeping previous port order for module INVX8.
[11/24 15:31:28     18s] Keeping previous port order for module INVXL.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFRX1.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFRX2.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFRX4.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFRXL.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSRX1.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSRX2.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSRX4.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSRXL.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSX1.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSX2.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSX4.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFSXL.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFX1.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFX2.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFX4.
[11/24 15:31:28     18s] Keeping previous port order for module JKFFXL.
[11/24 15:31:28     18s] Keeping previous port order for module MX2X1.
[11/24 15:31:28     18s] Keeping previous port order for module MX2X2.
[11/24 15:31:28     18s] Keeping previous port order for module MX2X4.
[11/24 15:31:28     18s] Keeping previous port order for module MX2XL.
[11/24 15:31:28     18s] Keeping previous port order for module MX4X1.
[11/24 15:31:28     18s] Keeping previous port order for module MX4X2.
[11/24 15:31:28     18s] Keeping previous port order for module MX4X4.
[11/24 15:31:28     18s] Keeping previous port order for module MX4XL.
[11/24 15:31:28     18s] Keeping previous port order for module MXI2X1.
[11/24 15:31:28     18s] Keeping previous port order for module MXI2X2.
[11/24 15:31:28     18s] Keeping previous port order for module MXI2X4.
[11/24 15:31:28     18s] Keeping previous port order for module MXI2XL.
[11/24 15:31:28     18s] Keeping previous port order for module MXI4X1.
[11/24 15:31:28     18s] Keeping previous port order for module MXI4X2.
[11/24 15:31:28     18s] Keeping previous port order for module MXI4X4.
[11/24 15:31:28     18s] Keeping previous port order for module MXI4XL.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2BX1.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2BX2.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2BX4.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2BXL.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2X1.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2X2.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2X4.
[11/24 15:31:28     18s] Keeping previous port order for module NAND2XL.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3BX1.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3BX2.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3BX4.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3BXL.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3X1.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3X2.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3X4.
[11/24 15:31:28     18s] Keeping previous port order for module NAND3XL.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BBX1.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BBX2.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BBX4.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BBXL.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BX1.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BX2.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BX4.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4BXL.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4X1.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4X2.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4X4.
[11/24 15:31:28     18s] Keeping previous port order for module NAND4XL.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2BX1.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2BX2.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2BX4.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2BXL.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2X1.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2X2.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2X4.
[11/24 15:31:28     18s] Keeping previous port order for module NOR2XL.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3BX1.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3BX2.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3BX4.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3BXL.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3X1.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3X2.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3X4.
[11/24 15:31:28     18s] Keeping previous port order for module NOR3XL.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BBX1.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BBX2.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BBX4.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BBXL.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BX1.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BX2.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BX4.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4BXL.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4X1.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4X2.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4X4.
[11/24 15:31:28     18s] Keeping previous port order for module NOR4XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI211X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI211X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI211X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI211XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI21X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI21X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI21X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI21XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI221X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI221X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI221X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI221XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI222X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI222X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI222X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI222XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI22X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI22X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI22X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI22XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB1X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB1X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB1X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB1XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB2X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB2X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB2X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI2BB2XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI31X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI31X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI31X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI31XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI32X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI32X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI32X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI32XL.
[11/24 15:31:28     18s] Keeping previous port order for module OAI33X1.
[11/24 15:31:28     18s] Keeping previous port order for module OAI33X2.
[11/24 15:31:28     18s] Keeping previous port order for module OAI33X4.
[11/24 15:31:28     18s] Keeping previous port order for module OAI33XL.
[11/24 15:31:28     18s] Keeping previous port order for module OR2X1.
[11/24 15:31:28     18s] Keeping previous port order for module OR2X2.
[11/24 15:31:28     18s] Keeping previous port order for module OR2X4.
[11/24 15:31:28     18s] Keeping previous port order for module OR2XL.
[11/24 15:31:28     18s] Keeping previous port order for module OR3X1.
[11/24 15:31:28     18s] Keeping previous port order for module OR3X2.
[11/24 15:31:28     18s] Keeping previous port order for module OR3X4.
[11/24 15:31:28     18s] Keeping previous port order for module OR3XL.
[11/24 15:31:28     18s] Keeping previous port order for module OR4X1.
[11/24 15:31:28     18s] Keeping previous port order for module OR4X2.
[11/24 15:31:28     18s] Keeping previous port order for module OR4X4.
[11/24 15:31:28     18s] Keeping previous port order for module OR4XL.
[11/24 15:31:28     18s] Keeping previous port order for module RF1R1WX2.
[11/24 15:31:28     18s] Keeping previous port order for module RF2R1WX2.
[11/24 15:31:28     18s] Keeping previous port order for module RFRDX1.
[11/24 15:31:28     18s] Keeping previous port order for module RFRDX2.
[11/24 15:31:28     18s] Keeping previous port order for module RFRDX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNRX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNRX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNRX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNRXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSRX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSRX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSRX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSRXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNSXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFNXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFRXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSRXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFSXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFTRX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFTRX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFTRX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFTRXL.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFX1.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFX2.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFX4.
[11/24 15:31:28     18s] Keeping previous port order for module SDFFXL.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFHQX1.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFHQX2.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFHQX4.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFHQXL.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFTRX1.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFTRX2.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFTRX4.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFTRXL.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFX1.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFX2.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFX4.
[11/24 15:31:28     18s] Keeping previous port order for module SEDFFXL.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX1.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX12.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX16.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX2.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX20.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX3.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX4.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIX8.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFIXL.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX1.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX12.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX16.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX2.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX20.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX3.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX4.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFX8.
[11/24 15:31:28     18s] Keeping previous port order for module TBUFXL.
[11/24 15:31:28     18s] Keeping previous port order for module TIEHI.
[11/24 15:31:28     18s] Keeping previous port order for module TIELO.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNRX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNRX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNRX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNRXL.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSRX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSRX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSRX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSRXL.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNSXL.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATNXL.
[11/24 15:31:28     18s] Keeping previous port order for module TLATRX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATRX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATRX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATRXL.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSRX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSRX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSRX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSRXL.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATSXL.
[11/24 15:31:28     18s] Keeping previous port order for module TLATX1.
[11/24 15:31:28     18s] Keeping previous port order for module TLATX2.
[11/24 15:31:28     18s] Keeping previous port order for module TLATX4.
[11/24 15:31:28     18s] Keeping previous port order for module TLATXL.
[11/24 15:31:28     18s] Keeping previous port order for module TTLATX1.
[11/24 15:31:28     18s] Keeping previous port order for module TTLATX2.
[11/24 15:31:28     18s] Keeping previous port order for module TTLATX4.
[11/24 15:31:28     18s] Keeping previous port order for module TTLATXL.
[11/24 15:31:28     18s] Keeping previous port order for module XNOR2X1.
[11/24 15:31:28     18s] Keeping previous port order for module XNOR2X2.
[11/24 15:31:28     18s] Keeping previous port order for module XNOR2X4.
[11/24 15:31:28     18s] Keeping previous port order for module XNOR2XL.
[11/24 15:31:28     18s] Keeping previous port order for module XNOR3X2.
[11/24 15:31:28     18s] Keeping previous port order for module XNOR3X4.
[11/24 15:31:28     18s] Keeping previous port order for module XOR2X1.
[11/24 15:31:28     18s] Keeping previous port order for module XOR2X2.
[11/24 15:31:28     18s] Keeping previous port order for module XOR2X4.
[11/24 15:31:28     18s] Keeping previous port order for module XOR2XL.
[11/24 15:31:28     18s] Keeping previous port order for module XOR3X2.
[11/24 15:31:28     18s] Keeping previous port order for module XOR3X4.
[11/24 15:31:28     18s] Keeping previous port order for module PDIDGZ.
[11/24 15:31:28     18s] Keeping previous port order for module PDO04CDG.
[11/24 15:31:28     18s] Keeping previous port order for module PVDD1DGZ.
[11/24 15:31:28     18s] Keeping previous port order for module PVSS1DGZ.
[11/24 15:31:28     18s] Keeping previous port order for module pllclk.
[11/24 15:31:28     18s] Keeping previous port order for module ram_128x16A.
[11/24 15:31:28     18s] Keeping previous port order for module ram_256x16A.
[11/24 15:31:28     18s] Keeping previous port order for module rom_512x16A.
[11/24 15:31:28     18s] 
[11/24 15:31:28     18s] *** Memory Usage v#1 (Current mem = 1135.562M, initial mem = 476.027M) ***
[11/24 15:31:28     18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1135.6M) ***
[11/24 15:31:28     18s] % End Load netlist data ... (date=11/24 15:31:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.3M, current mem=788.3M)
[11/24 15:31:28     18s] Set top cell to DTMF_CHIP.
[11/24 15:31:29     19s] Hooked 948 DB cells to tlib cells.
[11/24 15:31:29     19s] ** Removed 8 unused lib cells.
[11/24 15:31:29     19s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=802.1M, current mem=802.1M)
[11/24 15:31:29     19s] Starting recursive module instantiation check.
[11/24 15:31:29     19s] No recursion found.
[11/24 15:31:29     19s] Building hierarchical netlist for Cell DTMF_CHIP ...
[11/24 15:31:29     19s] *** Netlist is unique.
[11/24 15:31:29     19s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[11/24 15:31:29     19s] ** info: there are 985 modules.
[11/24 15:31:29     19s] ** info: there are 6101 stdCell insts.
[11/24 15:31:29     19s] ** info: there are 71 Pad insts.
[11/24 15:31:29     19s] ** info: there are 4 macros.
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] *** Memory Usage v#1 (Current mem = 1187.988M, initial mem = 476.027M) ***
[11/24 15:31:29     19s] *info: set bottom ioPad orient R0
[11/24 15:31:29     19s] Reading IO assignment file "/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/iofile/dtmf.io" ...
[11/24 15:31:29     19s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 15:31:29     19s] Type 'man IMPFP-3961' for more detail.
[11/24 15:31:29     19s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 15:31:29     19s] Type 'man IMPFP-3961' for more detail.
[11/24 15:31:29     19s] Horizontal Layer M1 offset = 560 (derived)
[11/24 15:31:29     19s] Vertical Layer M2 offset = 660 (derived)
[11/24 15:31:29     19s] Start create_tracks
[11/24 15:31:29     19s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/24 15:31:29     19s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/24 15:31:29     19s] Loading preference file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/gui.pref.tcl ...
[11/24 15:31:29     19s] ##  Process: 180           (User Set)               
[11/24 15:31:29     19s] ##     Node: (not set)                           
[11/24 15:31:29     19s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/24 15:31:29     19s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/24 15:31:29     19s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/24 15:31:29     19s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/24 15:31:29     19s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/24 15:31:29     19s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/24 15:31:29     19s] **WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
[11/24 15:31:29     19s] Type 'man IMPOPT-3602' for more detail.
[11/24 15:31:29     19s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/24 15:31:29     19s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[11/24 15:31:29     19s] Type 'man IMPOPT-3602' for more detail.
[11/24 15:31:29     19s] Effort level <high> specified for reg2reg path_group
[11/24 15:31:29     19s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/24 15:31:29     19s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/24 15:31:29     19s] Change floorplan default-technical-site to 'tsm3site'.
[11/24 15:31:29     19s] Extraction setup Delayed 
[11/24 15:31:29     19s] *Info: initialize multi-corner CTS.
[11/24 15:31:29     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1169.4M, current mem=891.0M)
[11/24 15:31:29     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/24 15:31:29     19s] Summary for sequential cells identification: 
[11/24 15:31:29     19s]   Identified SBFF number: 116
[11/24 15:31:29     19s]   Identified MBFF number: 0
[11/24 15:31:29     19s]   Identified SB Latch number: 0
[11/24 15:31:29     19s]   Identified MB Latch number: 0
[11/24 15:31:29     19s]   Not identified SBFF number: 24
[11/24 15:31:29     19s]   Not identified MBFF number: 0
[11/24 15:31:29     19s]   Not identified SB Latch number: 0
[11/24 15:31:29     19s]   Not identified MB Latch number: 0
[11/24 15:31:29     19s]   Number of sequential cells which are not FFs: 38
[11/24 15:31:29     19s] Total number of combinational cells: 266
[11/24 15:31:29     19s] Total number of sequential cells: 178
[11/24 15:31:29     19s] Total number of tristate cells: 18
[11/24 15:31:29     19s] Total number of level shifter cells: 0
[11/24 15:31:29     19s] Total number of power gating cells: 0
[11/24 15:31:29     19s] Total number of isolation cells: 0
[11/24 15:31:29     19s] Total number of power switch cells: 0
[11/24 15:31:29     19s] Total number of pulse generator cells: 0
[11/24 15:31:29     19s] Total number of always on buffers: 0
[11/24 15:31:29     19s] Total number of retention cells: 0
[11/24 15:31:29     19s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/24 15:31:29     19s] Total number of usable buffers: 18
[11/24 15:31:29     19s] List of unusable buffers:
[11/24 15:31:29     19s] Total number of unusable buffers: 0
[11/24 15:31:29     19s] List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/24 15:31:29     19s] Total number of usable inverters: 21
[11/24 15:31:29     19s] List of unusable inverters:
[11/24 15:31:29     19s] Total number of unusable inverters: 0
[11/24 15:31:29     19s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/24 15:31:29     19s] Total number of identified usable delay cells: 4
[11/24 15:31:29     19s] List of identified unusable delay cells:
[11/24 15:31:29     19s] Total number of identified unusable delay cells: 0
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Deleting Cell Server Begin ...
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Deleting Cell Server End ...
[11/24 15:31:29     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1140.4M, current mem=1140.4M)
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/24 15:31:29     19s] Summary for sequential cells identification: 
[11/24 15:31:29     19s]   Identified SBFF number: 116
[11/24 15:31:29     19s]   Identified MBFF number: 0
[11/24 15:31:29     19s]   Identified SB Latch number: 0
[11/24 15:31:29     19s]   Identified MB Latch number: 0
[11/24 15:31:29     19s]   Not identified SBFF number: 24
[11/24 15:31:29     19s]   Not identified MBFF number: 0
[11/24 15:31:29     19s]   Not identified SB Latch number: 0
[11/24 15:31:29     19s]   Not identified MB Latch number: 0
[11/24 15:31:29     19s]   Number of sequential cells which are not FFs: 38
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] Trim Metal Layers:
[11/24 15:31:29     19s]  Visiting view : dtmf_view_setup
[11/24 15:31:29     19s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/24 15:31:29     19s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 15:31:29     19s]  Visiting view : dtmf_view_hold
[11/24 15:31:29     19s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/24 15:31:29     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Deleting Cell Server Begin ...
[11/24 15:31:29     19s] 
[11/24 15:31:29     19s] TimeStamp Deleting Cell Server End ...
[11/24 15:31:29     19s] % Begin Load MMMC data post ... (date=11/24 15:31:29, mem=1141.2M)
[11/24 15:31:29     19s] % End Load MMMC data post ... (date=11/24 15:31:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1141.2M, current mem=1141.2M)
[11/24 15:31:29     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/24 15:31:29     19s] Type 'man IMPSYC-2' for more detail.
[11/24 15:31:29     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/24 15:31:29     19s] Type 'man IMPSYC-2' for more detail.
[11/24 15:31:29     19s] Reading floorplan file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.gz (mem = 1513.3M).
[11/24 15:31:29     19s] % Begin Load floorplan data ... (date=11/24 15:31:29, mem=1141.3M)
[11/24 15:31:30     19s] *info: reset 6846 existing net BottomPreferredLayer and AvoidDetour
[11/24 15:31:30     19s] Deleting old partition specification.
[11/24 15:31:30     19s] Set FPlanBox to (0 0 3023920 3024240)
[11/24 15:31:30     19s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 15:31:30     19s] Type 'man IMPFP-3961' for more detail.
[11/24 15:31:30     19s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 15:31:30     19s] Type 'man IMPFP-3961' for more detail.
[11/24 15:31:30     19s] Horizontal Layer M1 offset = 560 (derived)
[11/24 15:31:30     19s] Vertical Layer M2 offset = 660 (derived)
[11/24 15:31:30     19s] Start create_tracks
[11/24 15:31:30     19s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/24 15:31:30     19s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/24 15:31:30     19s]  ... processed partition successfully.
[11/24 15:31:30     19s] Reading binary special route file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.spr.gz (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:16 2025, version: 1)
[11/24 15:31:30     19s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1141.9M, current mem=1141.9M)
[11/24 15:31:30     19s] There are 71 io inst loaded
[11/24 15:31:30     19s] There are 19 nets with weight being set
[11/24 15:31:30     19s] There are 19 nets with bottomPreferredRoutingLayer being set
[11/24 15:31:30     19s] There are 19 nets with avoidDetour being set
[11/24 15:31:30     19s] Extracting standard cell pins and blockage ...... 
[11/24 15:31:30     19s] Pin and blockage extraction finished
[11/24 15:31:30     19s] % End Load floorplan data ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1142.9M, current mem=1142.9M)
[11/24 15:31:30     19s] Reading congestion map file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.congmap.gz ...
[11/24 15:31:30     19s] % Begin Load SymbolTable ... (date=11/24 15:31:30, mem=1143.3M)
[11/24 15:31:30     19s] Suppress "**WARN ..." messages.
[11/24 15:31:30     19s] routingBox: (660 560) (3023460 3023440)
[11/24 15:31:30     19s] coreBox:    (670560 670880) (2353920 2354240)
[11/24 15:31:30     19s] Un-suppress "**WARN ..." messages.
[11/24 15:31:30     19s] % End Load SymbolTable ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.4M, current mem=1146.4M)
[11/24 15:31:30     19s] Loading place ...
[11/24 15:31:30     19s] % Begin Load placement data ... (date=11/24 15:31:30, mem=1146.4M)
[11/24 15:31:30     19s] Reading placement file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.place.gz.
[11/24 15:31:30     19s] ** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025, version# 2) ...
[11/24 15:31:30     19s] Read Views for adaptive view pruning ...
[11/24 15:31:30     19s] Read 0 views from Binary DB for adaptive view pruning
[11/24 15:31:30     19s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1520.7M) ***
[11/24 15:31:30     19s] Total net length = 2.646e+05 (1.272e+05 1.373e+05) (ext = 0.000e+00)
[11/24 15:31:30     19s] % End Load placement data ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.6M, current mem=1147.6M)
[11/24 15:31:30     19s] Reading PG file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on       Fri Nov 21 16:56:17 2025)
[11/24 15:31:30     19s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1517.7M) ***
[11/24 15:31:30     19s] % Begin Load routing data ... (date=11/24 15:31:30, mem=1147.7M)
[11/24 15:31:30     19s] Reading routing file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.gz.
[11/24 15:31:30     19s] Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025 Format: 20.1) ...
[11/24 15:31:30     19s] *** Total 6471 nets are successfully restored.
[11/24 15:31:30     19s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1523.7M) ***
[11/24 15:31:30     19s] % End Load routing data ... (date=11/24 15:31:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1154.6M, current mem=1154.6M)
[11/24 15:31:30     19s] Loading Drc markers ...
[11/24 15:31:30     19s] ... 2 markers are loaded ...
[11/24 15:31:30     19s] ... 0 geometry drc markers are loaded ...
[11/24 15:31:30     19s] ... 0 antenna drc markers are loaded ...
[11/24 15:31:30     20s] % Begin Load DEF data ... (date=11/24 15:31:30, mem=1154.6M)
[11/24 15:31:30     20s] Reading DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz', current time is Mon Nov 24 15:31:30 2025 ...
[11/24 15:31:31     20s] --- DIVIDERCHAR '/'
[11/24 15:31:31     20s] --- UnitsPerDBU = 1.0000
[11/24 15:31:31     20s] 
[11/24 15:31:31     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/24 15:31:31     20s] Summary for sequential cells identification: 
[11/24 15:31:31     20s]   Identified SBFF number: 116
[11/24 15:31:31     20s]   Identified MBFF number: 0
[11/24 15:31:31     20s]   Identified SB Latch number: 0
[11/24 15:31:31     20s]   Identified MB Latch number: 0
[11/24 15:31:31     20s]   Not identified SBFF number: 24
[11/24 15:31:31     20s]   Not identified MBFF number: 0
[11/24 15:31:31     20s]   Not identified SB Latch number: 0
[11/24 15:31:31     20s]   Not identified MB Latch number: 0
[11/24 15:31:31     20s]   Number of sequential cells which are not FFs: 38
[11/24 15:31:31     20s]  Visiting view : dtmf_view_setup
[11/24 15:31:31     20s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/24 15:31:31     20s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 15:31:31     20s]  Visiting view : dtmf_view_hold
[11/24 15:31:31     20s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/24 15:31:31     20s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 15:31:31     20s] 
[11/24 15:31:31     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/24 15:31:31     20s] DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz' is parsed, current time is Mon Nov 24 15:31:31 2025.
[11/24 15:31:31     20s] % End Load DEF data ... (date=11/24 15:31:31, total cpu=0:00:00.0, real=0:00:01.0, peak res=1155.6M, current mem=1155.6M)
[11/24 15:31:31     20s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/24 15:31:31     20s] Reading property file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.prop
[11/24 15:31:31     20s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1527.7M) ***
[11/24 15:31:31     20s] Reading dirtyarea snapshot file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.db.da.gz (Create by Innovus v21.15-s110_1 on Fri Nov 21 16:56:18 2025, version: 4).
[11/24 15:31:31     20s] Set Default Input Pin Transition as 0.1 ps.
[11/24 15:31:32     20s] eee: readRCCornerMetaData, file read unsuccessful: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/extraction/extractionMetaData.gz
[11/24 15:31:32     20s] Extraction setup Started 
[11/24 15:31:32     20s] 
[11/24 15:31:32     20s] Trim Metal Layers:
[11/24 15:31:32     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/24 15:31:32     20s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/24 15:31:32     20s] Type 'man IMPEXT-6202' for more detail.
[11/24 15:31:32     20s] Reading Capacitance Table File /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl ...
[11/24 15:31:32     20s] Cap table was created using Encounter 10.10-s002_1.
[11/24 15:31:32     20s] Process name: t018s6mm.
[11/24 15:31:32     20s] Importing multi-corner RC tables ... 
[11/24 15:31:32     20s] Summary of Active RC-Corners : 
[11/24 15:31:32     20s]  
[11/24 15:31:32     20s]  Analysis View: dtmf_view_setup
[11/24 15:31:32     20s]     RC-Corner Name        : dtmf_rc_corner
[11/24 15:31:32     20s]     RC-Corner Index       : 0
[11/24 15:31:32     20s]     RC-Corner Temperature : 25 Celsius
[11/24 15:31:32     20s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
[11/24 15:31:32     20s]     RC-Corner PreRoute Res Factor         : 1
[11/24 15:31:32     20s]     RC-Corner PreRoute Cap Factor         : 1
[11/24 15:31:32     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/24 15:31:32     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/24 15:31:32     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/24 15:31:32     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/24 15:31:32     20s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/24 15:31:32     20s]  
[11/24 15:31:32     20s]  Analysis View: dtmf_view_hold
[11/24 15:31:32     20s]     RC-Corner Name        : dtmf_rc_corner
[11/24 15:31:32     20s]     RC-Corner Index       : 0
[11/24 15:31:32     20s]     RC-Corner Temperature : 25 Celsius
[11/24 15:31:32     20s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
[11/24 15:31:32     20s]     RC-Corner PreRoute Res Factor         : 1
[11/24 15:31:32     20s]     RC-Corner PreRoute Cap Factor         : 1
[11/24 15:31:32     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/24 15:31:32     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/24 15:31:32     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/24 15:31:32     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/24 15:31:32     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/24 15:31:32     20s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/24 15:31:32     20s] 
[11/24 15:31:32     20s] Trim Metal Layers:
[11/24 15:31:32     20s] LayerId::1 widthSet size::4
[11/24 15:31:32     20s] LayerId::2 widthSet size::4
[11/24 15:31:32     20s] LayerId::3 widthSet size::4
[11/24 15:31:32     20s] LayerId::4 widthSet size::4
[11/24 15:31:32     20s] LayerId::5 widthSet size::4
[11/24 15:31:32     20s] LayerId::6 widthSet size::3
[11/24 15:31:32     20s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[11/24 15:31:32     20s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[11/24 15:31:32     20s] LayerId::2 widthSet size::4
[11/24 15:31:32     20s] LayerId::3 widthSet size::4
[11/24 15:31:32     20s] LayerId::4 widthSet size::4
[11/24 15:31:32     20s] LayerId::5 widthSet size::4
[11/24 15:31:32     20s] LayerId::6 widthSet size::3
[11/24 15:31:32     20s] Updating RC grid for preRoute extraction ...
[11/24 15:31:32     20s] eee: pegSigSF::1.070000
[11/24 15:31:32     20s] Initializing multi-corner capacitance tables ... 
[11/24 15:31:32     20s] Initializing multi-corner resistance tables ...
[11/24 15:31:32     20s] Loading rc congestion map /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.congmap.gz ...
[11/24 15:31:32     20s] eee: l::1 avDens::0.081079 usedTrk::1067.007134 availTrk::13160.125660 sigTrk::1067.007134
[11/24 15:31:32     20s] eee: l::2 avDens::0.160760 usedTrk::1984.825936 availTrk::12346.540939 sigTrk::1984.825936
[11/24 15:31:32     20s] eee: l::3 avDens::0.159622 usedTrk::3128.182019 availTrk::19597.421781 sigTrk::3128.182019
[11/24 15:31:32     20s] eee: l::4 avDens::0.070398 usedTrk::1206.193029 availTrk::17133.874083 sigTrk::1206.193029
[11/24 15:31:32     20s] eee: l::5 avDens::0.030680 usedTrk::131.752470 availTrk::4294.390550 sigTrk::131.752470
[11/24 15:31:32     20s] eee: l::6 avDens::0.043173 usedTrk::250.600794 availTrk::5804.528439 sigTrk::250.600794
[11/24 15:31:32     20s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 15:31:32     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257723 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/24 15:31:32     20s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 15:31:32     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257723 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/24 15:31:32     20s] Start generating vias ..
[11/24 15:31:32     20s] #create default rule from bind_ndr_rule rule=0x7fcfeb644110 0x7fcfd0d17538
[11/24 15:31:32     20s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/24 15:31:32     20s] #Skip building auto via since it is not turned on.
[11/24 15:31:32     20s] Extracting standard cell pins and blockage ...... 
[11/24 15:31:32     20s] Pin and blockage extraction finished
[11/24 15:31:32     20s] Via generation completed.
[11/24 15:31:32     21s] % Begin Load power constraints ... (date=11/24 15:31:32, mem=1167.9M)
[11/24 15:31:32     21s] % End Load power constraints ... (date=11/24 15:31:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1174.3M, current mem=1174.3M)
[11/24 15:31:32     21s] % Begin load AAE data ... (date=11/24 15:31:32, mem=1218.3M)
[11/24 15:31:32     21s] AAE DB initialization (MEM=1620.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/24 15:31:32     21s] % End load AAE data ... (date=11/24 15:31:32, total cpu=0:00:00.4, real=0:00:00.0, peak res=1224.8M, current mem=1224.8M)
[11/24 15:31:32     21s] Restoring CCOpt config...
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2...
[11/24 15:31:32     21s]     clock_tree vclk2 contains 1 sinks and 0 clock gates.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2 done.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<1>...
[11/24 15:31:32     21s]     clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<1> done.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<2>...
[11/24 15:31:32     21s]     clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<2> done.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<3>...
[11/24 15:31:32     21s]     clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<3> done.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<4>...
[11/24 15:31:32     21s]     clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk2<4> done.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk1...
[11/24 15:31:32     21s]     clock_tree vclk1 contains 394 sinks and 0 clock gates.
[11/24 15:31:32     21s]   Extracting original clock gating for vclk1 done.
[11/24 15:31:32     21s]   The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
[11/24 15:31:32     21s]   The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
[11/24 15:31:32     21s]   The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
[11/24 15:31:32     21s]   The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
[11/24 15:31:32     21s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/24 15:31:32     21s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/24 15:31:32     21s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/24 15:31:32     21s] Restoring CCOpt config done.
[11/24 15:31:32     21s] 
[11/24 15:31:32     21s] TimeStamp Deleting Cell Server Begin ...
[11/24 15:31:32     21s] 
[11/24 15:31:32     21s] TimeStamp Deleting Cell Server End ...
[11/24 15:31:32     21s] 
[11/24 15:31:32     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/24 15:31:32     21s] Summary for sequential cells identification: 
[11/24 15:31:32     21s]   Identified SBFF number: 116
[11/24 15:31:32     21s]   Identified MBFF number: 0
[11/24 15:31:32     21s]   Identified SB Latch number: 0
[11/24 15:31:32     21s]   Identified MB Latch number: 0
[11/24 15:31:32     21s]   Not identified SBFF number: 24
[11/24 15:31:32     21s]   Not identified MBFF number: 0
[11/24 15:31:32     21s]   Not identified SB Latch number: 0
[11/24 15:31:32     21s]   Not identified MB Latch number: 0
[11/24 15:31:32     21s]   Number of sequential cells which are not FFs: 38
[11/24 15:31:32     21s] Total number of combinational cells: 266
[11/24 15:31:32     21s] Total number of sequential cells: 178
[11/24 15:31:32     21s] Total number of tristate cells: 18
[11/24 15:31:32     21s] Total number of level shifter cells: 0
[11/24 15:31:32     21s] Total number of power gating cells: 0
[11/24 15:31:32     21s] Total number of isolation cells: 0
[11/24 15:31:32     21s] Total number of power switch cells: 0
[11/24 15:31:32     21s] Total number of pulse generator cells: 0
[11/24 15:31:32     21s] Total number of always on buffers: 0
[11/24 15:31:32     21s] Total number of retention cells: 0
[11/24 15:31:32     21s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/24 15:31:32     21s] Total number of usable buffers: 18
[11/24 15:31:32     21s] List of unusable buffers:
[11/24 15:31:32     21s] Total number of unusable buffers: 0
[11/24 15:31:32     21s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/24 15:31:32     21s] Total number of usable inverters: 18
[11/24 15:31:32     21s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/24 15:31:32     21s] Total number of unusable inverters: 3
[11/24 15:31:32     21s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/24 15:31:32     21s] Total number of identified usable delay cells: 4
[11/24 15:31:32     21s] List of identified unusable delay cells:
[11/24 15:31:32     21s] Total number of identified unusable delay cells: 0
[11/24 15:31:32     21s] 
[11/24 15:31:32     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/24 15:31:32     21s] 
[11/24 15:31:32     21s] TimeStamp Deleting Cell Server Begin ...
[11/24 15:31:32     21s] 
[11/24 15:31:32     21s] TimeStamp Deleting Cell Server End ...
[11/24 15:31:32     21s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[11/24 15:31:32     21s] timing_aocv_enable_gba_combine_launch_capture
[11/24 15:31:32     21s] timing_enable_backward_compatible_latch_thru_mt_mode
[11/24 15:31:32     21s] timing_enable_separate_device_slew_effect_sensitivities
[11/24 15:31:33     21s] #% End load design ... (date=11/24 15:31:32, total cpu=0:00:04.5, real=0:00:07.0, peak res=1248.8M, current mem=1230.7M)
[11/24 15:31:33     21s] 
[11/24 15:31:33     21s] *** Summary of all messages that are not suppressed in this session:
[11/24 15:31:33     21s] Severity  ID               Count  Summary                                  
[11/24 15:31:33     21s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/24 15:31:33     21s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/24 15:31:33     21s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/24 15:31:33     21s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/24 15:31:33     21s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/24 15:31:33     21s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/24 15:31:33     21s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[11/24 15:31:33     21s] WARNING   IMPCCOPT-2332        3  The property %s is deprecated. It still ...
[11/24 15:31:33     21s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/24 15:31:33     21s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/24 15:31:33     21s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/24 15:31:33     21s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/24 15:31:33     21s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/24 15:31:33     21s] *** Message Summary: 1027 warning(s), 0 error(s)
[11/24 15:31:33     21s] 
[11/24 15:31:46     23s] <CMD> setAttribute -net DTMF_INST/TDSP_CORE_INST/read_data -shield_net VDD
[11/24 15:31:59     24s] <CMD> setAttribute -net DTMF_INST/clk -preferred_extra_space 2
[11/24 15:32:06     25s] <CMD> getAttribute -net DTMF_INST/clk
[11/24 15:32:06     25s] #NET DTMF_INST/clk attributes:
[11/24 15:32:06     25s] #    weight = 2 (default)
[11/24 15:32:06     25s] #    non_default_rule = default (default)
[11/24 15:32:06     25s] #    non_default_rule_effort = auto (default)
[11/24 15:32:06     25s] #    multi_cut_via_effort = low (default)
[11/24 15:32:06     25s] #    shield_net = none (default)
[11/24 15:32:06     25s] #    shield_side = two_sides (default)
[11/24 15:32:06     25s] #    pattern = steiner (default)
[11/24 15:32:06     25s] #    top_preferred_routing_layer = 31 (default)
[11/24 15:32:06     25s] #    bottom_preferred_routing_layer = 0 (default)
[11/24 15:32:06     25s] #    top_preferred_shielding_layer = 31 (default)
[11/24 15:32:06     25s] #    bottom_preferred_shielding_layer = 0 (default)
[11/24 15:32:06     25s] #    preferred_routing_layer_effort = low (default)
[11/24 15:32:06     25s] #    preferred_extra_space = 2
[11/24 15:32:06     25s] #    is_selected = false (default)
[11/24 15:32:06     25s] #    avoid_detour = false (default)
[11/24 15:32:06     25s] #    skip_routing = false (default)
[11/24 15:32:06     25s] #    skip_antenna_fix = false (default)
[11/24 15:32:06     25s] #    si_post_route_fix = false (default)
[11/24 15:32:06     25s] #    max_fanout = 0 (default)
[11/24 15:32:06     25s] #    mask = 0 (default)
[11/24 15:32:06     25s] #    layer_mask = 0:0 (default)
[11/24 15:32:06     25s] #    stripe_layer_range = 0:0 (default)
[11/24 15:32:06     25s] #    one_side_spacing = 0:0 (default)
[11/24 15:32:06     25s] #    avoid_chaining = false (default)
[11/24 15:32:06     25s] #    voltage  = 1.980000
[11/24 15:32:29     28s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:32:34     28s] <CMD> zoomBox 737.95200 681.54650 992.74000 474.83200
[11/24 15:32:36     28s] <CMD> zoomBox 761.18450 502.46850 945.26900 667.26350
[11/24 15:32:37     28s] <CMD> panPage 0 1
[11/24 15:32:37     28s] <CMD> zoomBox 777.90350 577.94400 910.90550 697.00900
[11/24 15:32:38     28s] <CMD> zoomBox 789.98300 596.75550 886.07750 682.78050
[11/24 15:32:38     29s] <CMD> zoomBox 807.47850 624.00150 850.11700 662.17200
[11/24 15:32:39     29s] <CMD> zoomBox 812.37350 631.89800 838.55900 655.33950
[11/24 15:32:40     29s] <CMD> zoomBox 814.71400 634.72700 833.63350 651.66400
[11/24 15:32:41     29s] <CMD> zoomBox 815.62800 635.82400 831.71000 650.22100
[11/24 15:32:54     30s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[11/24 15:33:08     32s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/24 15:33:08     32s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 15:33:08     32s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/24 15:33:08     32s] <CMD> routeDesign -globalDetail
[11/24 15:33:08     32s] ### Time Record (routeDesign) is installed.
[11/24 15:33:08     32s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.53 (MB), peak = 1286.21 (MB)
[11/24 15:33:08     32s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/24 15:33:08     32s] #**INFO: setDesignMode -flowEffort standard
[11/24 15:33:08     32s] #**INFO: setDesignMode -powerEffort none
[11/24 15:33:08     32s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 15:33:08     32s] **INFO: User settings:
[11/24 15:33:08     32s] setNanoRouteMode -drouteEndIteration                1
[11/24 15:33:08     32s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[11/24 15:33:08     32s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/24 15:33:08     32s] setNanoRouteMode -grouteExpTdStdDelay               52.5
[11/24 15:33:08     32s] setNanoRouteMode -routeBottomRoutingLayer           1
[11/24 15:33:08     32s] setNanoRouteMode -routeSelectedNetOnly              true
[11/24 15:33:08     32s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[11/24 15:33:08     32s] setNanoRouteMode -routeTopRoutingLayer              6
[11/24 15:33:08     32s] setNanoRouteMode -routeWithSiDriven                 true
[11/24 15:33:08     32s] setNanoRouteMode -routeWithTimingDriven             true
[11/24 15:33:08     32s] setDesignMode -process                              180
[11/24 15:33:08     32s] setExtractRCMode -coupling_c_th                     3
[11/24 15:33:08     32s] setExtractRCMode -engine                            preRoute
[11/24 15:33:08     32s] setExtractRCMode -lefTechFileMap                    /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
[11/24 15:33:08     32s] setExtractRCMode -relative_c_th                     0.03
[11/24 15:33:08     32s] setExtractRCMode -total_c_th                        5
[11/24 15:33:08     32s] setDelayCalMode -enable_high_fanout                 true
[11/24 15:33:08     32s] setDelayCalMode -engine                             aae
[11/24 15:33:08     32s] setDelayCalMode -ignoreNetLoad                      false
[11/24 15:33:08     32s] setDelayCalMode -socv_accuracy_mode                 low
[11/24 15:33:08     32s] setSIMode -separate_delta_delay_on_data             true
[11/24 15:33:08     32s] 
[11/24 15:33:08     32s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/24 15:33:08     32s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/24 15:33:08     32s] OPERPROF: Starting checkPlace at level 1, MEM:1735.9M, EPOCH TIME: 1763978588.392455
[11/24 15:33:08     32s] # Init pin-track-align, new floorplan.
[11/24 15:33:08     32s] Processing tracks to init pin-track alignment.
[11/24 15:33:08     32s] z: 2, totalTracks: 1
[11/24 15:33:08     32s] z: 4, totalTracks: 1
[11/24 15:33:08     32s] z: 6, totalTracks: 1
[11/24 15:33:08     32s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 15:33:08     32s] All LLGs are deleted
[11/24 15:33:08     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:08     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:08     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1739.9M, EPOCH TIME: 1763978588.446502
[11/24 15:33:08     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1739.9M, EPOCH TIME: 1763978588.446776
[11/24 15:33:08     32s] # Building DTMF_CHIP llgBox search-tree.
[11/24 15:33:08     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1739.9M, EPOCH TIME: 1763978588.446952
[11/24 15:33:08     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:08     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:08     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1739.9M, EPOCH TIME: 1763978588.447192
[11/24 15:33:08     32s] Max number of tech site patterns supported in site array is 256.
[11/24 15:33:08     32s] Core basic site is tsm3site
[11/24 15:33:08     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1739.9M, EPOCH TIME: 1763978588.447439
[11/24 15:33:08     32s] After signature check, allow fast init is false, keep pre-filter is false.
[11/24 15:33:08     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/24 15:33:08     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1739.9M, EPOCH TIME: 1763978588.447899
[11/24 15:33:08     32s] Use non-trimmed site array because memory saving is not enough.
[11/24 15:33:08     32s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 15:33:08     32s] SiteArray: use 1,069,056 bytes
[11/24 15:33:08     32s] SiteArray: current memory after site array memory allocation 1740.9M
[11/24 15:33:08     32s] SiteArray: FP blocked sites are writable
[11/24 15:33:08     32s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 15:33:08     32s] Atter site array init, number of instance map data is 0.
[11/24 15:33:08     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1740.9M, EPOCH TIME: 1763978588.451339
[11/24 15:33:08     32s] 
[11/24 15:33:08     32s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 15:33:08     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1740.9M, EPOCH TIME: 1763978588.452044
[11/24 15:33:08     32s] Begin checking placement ... (start mem=1735.9M, init mem=1740.9M)
[11/24 15:33:08     32s] Begin checking exclusive groups violation ...
[11/24 15:33:08     32s] There are 0 groups to check, max #box is 0, total #box is 0
[11/24 15:33:08     32s] Finished checking exclusive groups violations. Found 0 Vio.
[11/24 15:33:08     32s] 
[11/24 15:33:08     32s] Running CheckPlace using 1 thread in normal mode...
[11/24 15:33:08     32s] 
[11/24 15:33:08     32s] ...checkPlace normal is done!
[11/24 15:33:08     32s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1741.9M, EPOCH TIME: 1763978588.489796
[11/24 15:33:08     32s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:1741.9M, EPOCH TIME: 1763978588.492705
[11/24 15:33:08     32s] *info: Placed = 6105           (Fixed = 23)
[11/24 15:33:08     32s] *info: Unplaced = 0           
[11/24 15:33:08     32s] Placement Density:52.58%(140826/267812)
[11/24 15:33:08     32s] Placement Density (including fixed std cells):52.58%(140826/267812)
[11/24 15:33:08     32s] All LLGs are deleted
[11/24 15:33:08     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6269).
[11/24 15:33:08     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:08     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1741.9M, EPOCH TIME: 1763978588.494736
[11/24 15:33:08     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1741.9M, EPOCH TIME: 1763978588.495024
[11/24 15:33:08     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:08     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:08     32s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1741.9M)
[11/24 15:33:08     32s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.103, MEM:1741.9M, EPOCH TIME: 1763978588.495826
[11/24 15:33:08     32s] 
[11/24 15:33:08     32s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 15:33:08     32s] *** Changed status on (19) nets in Clock.
[11/24 15:33:08     32s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1741.9M) ***
[11/24 15:33:08     32s] 
[11/24 15:33:08     32s] globalDetailRoute
[11/24 15:33:08     32s] 
[11/24 15:33:08     32s] #Start globalDetailRoute on Mon Nov 24 15:33:08 2025
[11/24 15:33:08     32s] #
[11/24 15:33:08     32s] ### Time Record (globalDetailRoute) is installed.
[11/24 15:33:08     32s] ### Time Record (Pre Callback) is installed.
[11/24 15:33:08     32s] RC Grid backup saved.
[11/24 15:33:08     32s] ### Time Record (Pre Callback) is uninstalled.
[11/24 15:33:08     32s] ### Time Record (DB Import) is installed.
[11/24 15:33:08     32s] ### Time Record (Timing Data Generation) is installed.
[11/24 15:33:08     32s] #Generating timing data, please wait...
[11/24 15:33:08     32s] #6487 total nets, 6412 already routed, 6412 will ignore in trialRoute
[11/24 15:33:08     32s] ### run_trial_route starts on Mon Nov 24 15:33:08 2025 with memory = 1288.59 (MB), peak = 1290.08 (MB)
[11/24 15:33:08     32s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/24 15:33:08     32s] ### dump_timing_file starts on Mon Nov 24 15:33:08 2025 with memory = 1298.54 (MB), peak = 1306.13 (MB)
[11/24 15:33:08     32s] ### extractRC starts on Mon Nov 24 15:33:08 2025 with memory = 1298.55 (MB), peak = 1306.13 (MB)
[11/24 15:33:08     32s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 15:33:08     32s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/24 15:33:08     32s] #Dump tif for version 2.1
[11/24 15:33:08     32s] AAE_INFO: Cdb files are: 
[11/24 15:33:08     32s]  	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
[11/24 15:33:08     32s] 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
[11/24 15:33:08     32s]  
[11/24 15:33:08     32s] Start AAE Lib Loading. (MEM=1872.49)
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:09     32s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:09     32s] **WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
[11/24 15:33:09     32s] To increase the message display limit, refer to the product command reference manual.
[11/24 15:33:09     33s] End AAE Lib Loading. (MEM=1956.19 CPU=0:00:00.7 Real=0:00:01.0)
[11/24 15:33:09     33s] End AAE Lib Interpolated Model. (MEM=1956.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:09     33s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:09     33s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 15:33:09     33s] To increase the message display limit, refer to the product command reference manual.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:09     33s] **WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:09     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     33s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:10     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     33s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:10     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     33s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:10     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     33s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:10     33s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     34s] **WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:10     34s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     34s] **WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:10     34s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     34s] **WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:10     34s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:10     34s] Total number of fetched objects 6714
[11/24 15:33:10     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 15:33:10     34s] End delay calculation. (MEM=2029.49 CPU=0:00:00.8 REAL=0:00:01.0)
[11/24 15:33:11     35s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1425.48 (MB), peak = 1470.31 (MB)
[11/24 15:33:11     35s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.4 GB
[11/24 15:33:11     35s] #Done generating timing data.
[11/24 15:33:11     35s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 15:33:11     35s] #create default rule from bind_ndr_rule rule=0x7fcfeb644110 0x7fcfd0e13538
[11/24 15:33:11     35s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/24 15:33:11     35s] ### Net info: total nets: 6846
[11/24 15:33:11     35s] ### Net info: dirty nets: 692
[11/24 15:33:11     35s] ### Net info: marked as disconnected nets: 0
[11/24 15:33:11     35s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
[11/24 15:33:11     35s] #num needed restored net=0
[11/24 15:33:11     35s] #need_extraction net=0 (total=6846)
[11/24 15:33:11     35s] ### Net info: fully routed nets: 19
[11/24 15:33:11     35s] ### Net info: trivial (< 2 pins) nets: 376
[11/24 15:33:11     35s] ### Net info: unrouted nets: 6451
[11/24 15:33:11     35s] ### Net info: re-extraction nets: 0
[11/24 15:33:11     35s] ### Net info: selected nets: 1
[11/24 15:33:11     35s] ### Net info: ignored nets: 0
[11/24 15:33:11     35s] ### Net info: skip routing nets: 0
[11/24 15:33:11     35s] #Start reading timing information from file .timing_file_28037.tif.gz ...
[11/24 15:33:11     35s] #Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
[11/24 15:33:11     35s] ### import design signature (2): route=428011342 fixed_route=428011342 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=16808 net_attr=122873398 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=1 inst_pattern=1
[11/24 15:33:11     35s] ### Time Record (DB Import) is uninstalled.
[11/24 15:33:11     35s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/24 15:33:11     35s] #RTESIG:78da95d2b14ec330100660669ee2e47608525b7ce7d8b15724564015b0562e71da48a923
[11/24 15:33:11     35s] #       39ced0b7c72096a21053aff7c9befb7d8be5fbe31618e106e57a40e43b84a72d1137486b
[11/24 15:33:11     35s] #       e2bcbc27dca5d2db03bb5d2c9f5f5e496840285a1fddc185158c830b30b8185b7fb8fb21
[11/24 15:33:11     35s] #       464363bbc141b1effb6e05f5d9db53fb01b56becd8c55fbc9406f8fc8d95a880d931f60c
[11/24 15:33:11     35s] #       8ae882b7e13ce99073ba7c7a0a21698861fc677b88a5b88a4b7e0d97ca80a48de45f078a
[11/24 15:33:11     35s] #       a6eb6d9c6e5b1a959f4d55328f2aad727f88954160c7f6704c910f31a4cab4d39a800dd1
[11/24 15:33:11     35s] #       fada863a59e7c7d35f5200f3bd77738ad20a5ec4376d44de080eec3b89f9010895029559
[11/24 15:33:11     35s] #       68d41258ee9e146ab6296d66cccd279ef5163d
[11/24 15:33:11     35s] #
[11/24 15:33:11     35s] ### Time Record (Data Preparation) is installed.
[11/24 15:33:11     35s] #RTESIG:78da95d2bd4ec330100060669ee2e47608525b7ce7d8b15724564015b05686386da4d491
[11/24 15:33:11     35s] #       1c67e8db63104b51885baff7e9fe7c8be5fbe31618e106e57a40e43b84a72d1137486be2
[11/24 15:33:11     35s] #       bcbc27dca5d0db03bb5d2c9f5f5e496840285a1fddde85158c830b30b8185bbfbffb2546
[11/24 15:33:11     35s] #       4363bbc141f1d1f7dd0aea93b7c7f6136ad7d8b18b7f78290df0f98c95a880d931f60c8a
[11/24 15:33:11     35s] #       e882b7e134e990733a2f3d859034c4305ed81e6229aee2925fc3a532206923f9f783a2e9
[11/24 15:33:11     35s] #       7a1ba7db9646e5675395cca34aabdc1f626510d8a1dd1fd2ca87185264da694dc086687d
[11/24 15:33:11     35s] #       6d439dacf3e3f13f2980f9debb59654802fb9960be30a55b3ddbf3b4117923f885059502
[11/24 15:33:11     35s] #       95b97cd4a9fb5c9eb4fd6c53dacc989b2f496722f2
[11/24 15:33:11     35s] #
[11/24 15:33:11     35s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:33:11     35s] ### Time Record (Global Routing) is installed.
[11/24 15:33:11     35s] ### Time Record (Global Routing) is uninstalled.
[11/24 15:33:11     35s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 15:33:11     35s] #Total number of selected nets for routing = 1.
[11/24 15:33:11     35s] #Total number of unselected nets (but routable) for routing = 6412 (skipped).
[11/24 15:33:11     35s] #Total number of nets in the design = 6846.
[11/24 15:33:11     35s] #1 routable net do not has any wires.
[11/24 15:33:11     35s] #6393 skipped nets do not have any wires.
[11/24 15:33:11     35s] #19 skipped nets have only detail routed wires.
[11/24 15:33:11     35s] #1 net will be global routed.
[11/24 15:33:11     35s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 15:33:11     35s] ### Time Record (Data Preparation) is installed.
[11/24 15:33:11     35s] #Start routing data preparation on Mon Nov 24 15:33:11 2025
[11/24 15:33:11     35s] #
[11/24 15:33:11     35s] #Minimum voltage of a net in the design = 0.000.
[11/24 15:33:11     35s] #Maximum voltage of a net in the design = 1.980.
[11/24 15:33:11     35s] #Voltage range [0.000 - 1.980] has 6844 nets.
[11/24 15:33:11     35s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 15:33:11     35s] #Voltage range [1.620 - 1.980] has 1 net.
[11/24 15:33:11     35s] #Build and mark too close pins for the same net.
[11/24 15:33:11     35s] ### Time Record (Cell Pin Access) is installed.
[11/24 15:33:11     35s] #Restoring pin access data from file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.apa ...
[11/24 15:33:11     35s] #Done restoring pin access data
[11/24 15:33:11     35s] #Initial pin access analysis.
[11/24 15:33:11     35s] #Detail pin access analysis.
[11/24 15:33:11     35s] ### Time Record (Cell Pin Access) is uninstalled.
[11/24 15:33:11     35s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/24 15:33:11     35s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 15:33:11     35s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/24 15:33:11     35s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 15:33:11     35s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/24 15:33:11     35s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/24 15:33:11     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.25 (MB), peak = 1519.89 (MB)
[11/24 15:33:11     35s] #Regenerating Ggrids automatically.
[11/24 15:33:11     35s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/24 15:33:11     35s] #Using automatically generated G-grids.
[11/24 15:33:11     35s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/24 15:33:12     35s] #Done routing data preparation.
[11/24 15:33:12     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.79 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Connectivity extraction summary:
[11/24 15:33:12     35s] #19 routed net(s) are imported.
[11/24 15:33:12     35s] #1 (0.22%) nets are without wires.
[11/24 15:33:12     35s] #433 nets are fixed|skipped|trivial (not extracted).
[11/24 15:33:12     35s] #Total number of nets = 453.
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Finished routing data preparation on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Cpu time = 00:00:00
[11/24 15:33:12     35s] #Elapsed time = 00:00:00
[11/24 15:33:12     35s] #Increased memory = 27.98 (MB)
[11/24 15:33:12     35s] #Total memory = 1492.90 (MB)
[11/24 15:33:12     35s] #Peak memory = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:33:12     35s] ### Time Record (Global Routing) is installed.
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Start global routing on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Start global routing initialization on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Number of eco nets is 0
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Start global routing data preparation on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### build_merged_routing_blockage_rect_list starts on Mon Nov 24 15:33:12 2025 with memory = 1493.05 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] #Start routing resource analysis on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### init_is_bin_blocked starts on Mon Nov 24 15:33:12 2025 with memory = 1493.64 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Nov 24 15:33:12 2025 with memory = 1496.66 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### adjust_flow_cap starts on Mon Nov 24 15:33:12 2025 with memory = 1496.84 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 15:33:12 2025 with memory = 1496.84 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### set_via_blocked starts on Mon Nov 24 15:33:12 2025 with memory = 1496.84 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### copy_flow starts on Mon Nov 24 15:33:12 2025 with memory = 1496.84 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] #Routing resource analysis is done on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### report_flow_cap starts on Mon Nov 24 15:33:12 2025 with memory = 1496.83 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #  Resource Analysis:
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 15:33:12     35s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 15:33:12     35s] #  --------------------------------------------------------------
[11/24 15:33:12     35s] #  Metal1         H        1030        1670       32580    56.56%
[11/24 15:33:12     35s] #  Metal2         V        1016        1275       32580    50.47%
[11/24 15:33:12     35s] #  Metal3         H        1186        1514       32580    52.56%
[11/24 15:33:12     35s] #  Metal4         V         970        1321       32580    52.12%
[11/24 15:33:12     35s] #  Metal5         H         691         659       32580    44.56%
[11/24 15:33:12     35s] #  Metal6         V         579         567       32580    44.96%
[11/24 15:33:12     35s] #  --------------------------------------------------------------
[11/24 15:33:12     35s] #  Total                   5474      54.90%      195480    50.21%
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #  20 nets (0.29%) with 1 preferred extra spacing.
[11/24 15:33:12     35s] #  1 nets (0.01%) with 2 preferred extra spacing.
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### analyze_m2_tracks starts on Mon Nov 24 15:33:12 2025 with memory = 1496.84 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### report_initial_resource starts on Mon Nov 24 15:33:12 2025 with memory = 1496.84 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### mark_pg_pins_accessibility starts on Mon Nov 24 15:33:12 2025 with memory = 1496.84 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### set_net_region starts on Mon Nov 24 15:33:12 2025 with memory = 1496.85 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Global routing data preparation is done on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.86 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### prepare_level starts on Mon Nov 24 15:33:12 2025 with memory = 1496.87 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init level 1 starts on Mon Nov 24 15:33:12 2025 with memory = 1496.88 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### Level 1 hgrid = 181 X 180
[11/24 15:33:12     35s] ### prepare_level_flow starts on Mon Nov 24 15:33:12 2025 with memory = 1496.92 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Global routing initialization is done on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.92 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #start global routing iteration 1...
[11/24 15:33:12     35s] ### init_flow_edge starts on Mon Nov 24 15:33:12 2025 with memory = 1496.95 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### routing at level 1 (topmost level) iter 0
[11/24 15:33:12     35s] ### measure_qor starts on Mon Nov 24 15:33:12 2025 with memory = 1501.43 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### measure_congestion starts on Mon Nov 24 15:33:12 2025 with memory = 1501.43 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1501.44 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #start global routing iteration 2...
[11/24 15:33:12     35s] ### routing at level 1 (topmost level) iter 1
[11/24 15:33:12     35s] ### measure_qor starts on Mon Nov 24 15:33:12 2025 with memory = 1501.57 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### measure_congestion starts on Mon Nov 24 15:33:12 2025 with memory = 1501.57 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1501.57 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### route_end starts on Mon Nov 24 15:33:12 2025 with memory = 1501.57 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 15:33:12     35s] #Total number of selected nets for routing = 1.
[11/24 15:33:12     35s] #Total number of unselected nets (but routable) for routing = 6412 (skipped).
[11/24 15:33:12     35s] #Total number of nets in the design = 6846.
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #6393 skipped nets do not have any wires.
[11/24 15:33:12     35s] #1 routable net has routed wires.
[11/24 15:33:12     35s] #19 skipped nets have only detail routed wires.
[11/24 15:33:12     35s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Routed net constraints summary:
[11/24 15:33:12     35s] #-----------------------------------------
[11/24 15:33:12     35s] #        Rules   Shielding   Unconstrained  
[11/24 15:33:12     35s] #-----------------------------------------
[11/24 15:33:12     35s] #      Default           1               0  
[11/24 15:33:12     35s] #-----------------------------------------
[11/24 15:33:12     35s] #        Total           1               0  
[11/24 15:33:12     35s] #-----------------------------------------
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Routing constraints summary of the whole design:
[11/24 15:33:12     35s] #------------------------------------------------------------
[11/24 15:33:12     35s] #        Rules   Pref Extra Space   Shielding   Unconstrained  
[11/24 15:33:12     35s] #------------------------------------------------------------
[11/24 15:33:12     35s] #      Default                 20           1            6392  
[11/24 15:33:12     35s] #------------------------------------------------------------
[11/24 15:33:12     35s] #        Total                 20           1            6392  
[11/24 15:33:12     35s] #------------------------------------------------------------
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 15:33:12 2025 with memory = 1501.59 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### cal_base_flow starts on Mon Nov 24 15:33:12 2025 with memory = 1501.59 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init_flow_edge starts on Mon Nov 24 15:33:12 2025 with memory = 1501.59 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### cal_flow starts on Mon Nov 24 15:33:12 2025 with memory = 1501.62 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### report_overcon starts on Mon Nov 24 15:33:12 2025 with memory = 1501.64 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #                 OverCon          
[11/24 15:33:12     35s] #                  #Gcell    %Gcell
[11/24 15:33:12     35s] #     Layer           (1)   OverCon  Flow/Cap
[11/24 15:33:12     35s] #  ----------------------------------------------
[11/24 15:33:12     35s] #  Metal1        0(0.00%)   (0.00%)     0.11  
[11/24 15:33:12     35s] #  Metal2        0(0.00%)   (0.00%)     0.04  
[11/24 15:33:12     35s] #  Metal3        0(0.00%)   (0.00%)     0.02  
[11/24 15:33:12     35s] #  Metal4        0(0.00%)   (0.00%)     0.06  
[11/24 15:33:12     35s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[11/24 15:33:12     35s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[11/24 15:33:12     35s] #  ----------------------------------------------
[11/24 15:33:12     35s] #     Total      0(0.00%)   (0.00%)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/24 15:33:12     35s] #  Overflow after GR: 0.00% H + 0.00% V
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### cal_base_flow starts on Mon Nov 24 15:33:12 2025 with memory = 1501.65 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init_flow_edge starts on Mon Nov 24 15:33:12 2025 with memory = 1501.65 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### cal_flow starts on Mon Nov 24 15:33:12 2025 with memory = 1501.66 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### generate_cong_map_content starts on Mon Nov 24 15:33:12 2025 with memory = 1501.66 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### Sync with Inovus CongMap starts on Mon Nov 24 15:33:12 2025 with memory = 1502.11 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #Hotspot report including placement blocked areas
[11/24 15:33:12     35s] OPERPROF: Starting HotSpotCal at level 1, MEM:2010.7M, EPOCH TIME: 1763978592.234423
[11/24 15:33:12     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:33:12     35s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/24 15:33:12     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:33:12     35s] [hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[11/24 15:33:12     35s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:33:12     35s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:33:12     35s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:33:12     35s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:33:12     35s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:33:12     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:33:12     35s] [hotspot] |      worst     | (Metal1)     0.44 | (Metal1)     1.33 |                                     |
[11/24 15:33:12     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:33:12     35s] [hotspot] |   all layers   |              7.11 |              7.11 |                                     |
[11/24 15:33:12     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:33:12     35s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 7.11, normalized total congestion hotspot area = 7.11 (area is in unit of 4 std-cell row bins)
[11/24 15:33:12     35s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 7.11/7.11 (area is in unit of 4 std-cell row bins)
[11/24 15:33:12     35s] [hotspot] max/total 7.11/7.11, big hotspot (>10) total 7.11
[11/24 15:33:12     35s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/24 15:33:12     35s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:33:12     35s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/24 15:33:12     35s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:33:12     35s] [hotspot] |  1  |   826.56   483.84   866.88   524.15 |        0.89   |
[11/24 15:33:12     35s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:33:12     35s] [hotspot] |  2  |   866.88   483.84   907.20   524.15 |        0.89   |
[11/24 15:33:12     35s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:33:12     35s] [hotspot] |  3  |   907.20   483.84   947.51   524.15 |        0.89   |
[11/24 15:33:12     35s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:33:12     35s] [hotspot] |  4  |   947.51   483.84   987.84   524.15 |        0.89   |
[11/24 15:33:12     35s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:33:12     35s] [hotspot] |  5  |   987.84   483.84  1028.15   524.15 |        0.89   |
[11/24 15:33:12     35s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:33:12     35s] Top 5 hotspots total area: 4.44
[11/24 15:33:12     35s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.033, MEM:2010.7M, EPOCH TIME: 1763978592.267355
[11/24 15:33:12     35s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### update starts on Mon Nov 24 15:33:12 2025 with memory = 1502.63 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #Complete Global Routing.
[11/24 15:33:12     35s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 15:33:12     35s] #Total wire length = 9191 um.
[11/24 15:33:12     35s] #Total half perimeter of net bounding box = 4153 um.
[11/24 15:33:12     35s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 15:33:12     35s] #Total wire length on LAYER Metal2 = 852 um.
[11/24 15:33:12     35s] #Total wire length on LAYER Metal3 = 3976 um.
[11/24 15:33:12     35s] #Total wire length on LAYER Metal4 = 3485 um.
[11/24 15:33:12     35s] #Total wire length on LAYER Metal5 = 569 um.
[11/24 15:33:12     35s] #Total wire length on LAYER Metal6 = 309 um.
[11/24 15:33:12     35s] #Total number of vias = 1607
[11/24 15:33:12     35s] #Up-Via Summary (total 1607):
[11/24 15:33:12     35s] #           
[11/24 15:33:12     35s] #-----------------------
[11/24 15:33:12     35s] # Metal1            578
[11/24 15:33:12     35s] # Metal2            537
[11/24 15:33:12     35s] # Metal3            442
[11/24 15:33:12     35s] # Metal4             46
[11/24 15:33:12     35s] # Metal5              4
[11/24 15:33:12     35s] #-----------------------
[11/24 15:33:12     35s] #                  1607 
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### report_overcon starts on Mon Nov 24 15:33:12 2025 with memory = 1503.07 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### report_overcon starts on Mon Nov 24 15:33:12 2025 with memory = 1503.07 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #Max overcon = 0 track.
[11/24 15:33:12     35s] #Total overcon = 0.00%.
[11/24 15:33:12     35s] #Worst layer Gcell overcon rate = 0.00%.
[11/24 15:33:12     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### global_route design signature (5): route=1661807832 net_attr=1520810580
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Global routing statistics:
[11/24 15:33:12     35s] #Cpu time = 00:00:00
[11/24 15:33:12     35s] #Elapsed time = 00:00:00
[11/24 15:33:12     35s] #Increased memory = 8.74 (MB)
[11/24 15:33:12     35s] #Total memory = 1501.64 (MB)
[11/24 15:33:12     35s] #Peak memory = 1519.89 (MB)
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #Finished global routing on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] #
[11/24 15:33:12     35s] ### Time Record (Global Routing) is uninstalled.
[11/24 15:33:12     35s] ### Time Record (Data Preparation) is installed.
[11/24 15:33:12     35s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:33:12     35s] ### track-assign external-init starts on Mon Nov 24 15:33:12 2025 with memory = 1498.51 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### Time Record (Track Assignment) is installed.
[11/24 15:33:12     35s] ### Time Record (Track Assignment) is uninstalled.
[11/24 15:33:12     35s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.51 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### track-assign engine-init starts on Mon Nov 24 15:33:12 2025 with memory = 1498.52 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] ### Time Record (Track Assignment) is installed.
[11/24 15:33:12     35s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     35s] ### track-assign core-engine starts on Mon Nov 24 15:33:12 2025 with memory = 1498.58 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     35s] #Start Track Assignment.
[11/24 15:33:12     36s] #Done with 1 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
[11/24 15:33:12     36s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[11/24 15:33:12     36s] #Complete Track Assignment.
[11/24 15:33:12     36s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 15:33:12     36s] #Total wire length = 9188 um.
[11/24 15:33:12     36s] #Total half perimeter of net bounding box = 4153 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal2 = 852 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal3 = 3973 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal4 = 3485 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal5 = 569 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal6 = 309 um.
[11/24 15:33:12     36s] #Total number of vias = 1607
[11/24 15:33:12     36s] #Up-Via Summary (total 1607):
[11/24 15:33:12     36s] #           
[11/24 15:33:12     36s] #-----------------------
[11/24 15:33:12     36s] # Metal1            578
[11/24 15:33:12     36s] # Metal2            537
[11/24 15:33:12     36s] # Metal3            442
[11/24 15:33:12     36s] # Metal4             46
[11/24 15:33:12     36s] # Metal5              4
[11/24 15:33:12     36s] #-----------------------
[11/24 15:33:12     36s] #                  1607 
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] ### track_assign design signature (8): route=1468563286
[11/24 15:33:12     36s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:12     36s] ### Time Record (Track Assignment) is uninstalled.
[11/24 15:33:12     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.80 (MB), peak = 1519.89 (MB)
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/24 15:33:12     36s] #Cpu time = 00:00:01
[11/24 15:33:12     36s] #Elapsed time = 00:00:01
[11/24 15:33:12     36s] #Increased memory = 33.98 (MB)
[11/24 15:33:12     36s] #Total memory = 1498.80 (MB)
[11/24 15:33:12     36s] #Peak memory = 1519.89 (MB)
[11/24 15:33:12     36s] ### Time Record (Detail Routing) is installed.
[11/24 15:33:12     36s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #Start Detail Routing..
[11/24 15:33:12     36s] #start initial detail routing ...
[11/24 15:33:12     36s] ### Design has 0 dirty nets, 1541 dirty-areas)
[11/24 15:33:12     36s] #   number of violations = 0
[11/24 15:33:12     36s] #1539 out of 6176 instances (24.9%) need to be verified(marked ipoed), dirty area = 1.4%.
[11/24 15:33:12     36s] #11.1% of the total area is being checked for drcs
[11/24 15:33:12     36s] #11.1% of the total area was checked
[11/24 15:33:12     36s] ### Routing stats: routing = 0.43% drc-check-only = 0.24% dirty-area = 5.57%
[11/24 15:33:12     36s] #   number of violations = 0
[11/24 15:33:12     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.88 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] #Complete Detail Routing.
[11/24 15:33:12     36s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 15:33:12     36s] #Total wire length = 9183 um.
[11/24 15:33:12     36s] #Total half perimeter of net bounding box = 4153 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal2 = 848 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal3 = 3973 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal4 = 3485 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal5 = 569 um.
[11/24 15:33:12     36s] #Total wire length on LAYER Metal6 = 309 um.
[11/24 15:33:12     36s] #Total number of vias = 1607
[11/24 15:33:12     36s] #Up-Via Summary (total 1607):
[11/24 15:33:12     36s] #           
[11/24 15:33:12     36s] #-----------------------
[11/24 15:33:12     36s] # Metal1            578
[11/24 15:33:12     36s] # Metal2            537
[11/24 15:33:12     36s] # Metal3            442
[11/24 15:33:12     36s] # Metal4             46
[11/24 15:33:12     36s] # Metal5              4
[11/24 15:33:12     36s] #-----------------------
[11/24 15:33:12     36s] #                  1607 
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #Total number of DRC violations = 0
[11/24 15:33:12     36s] ### Time Record (Detail Routing) is uninstalled.
[11/24 15:33:12     36s] #Cpu time = 00:00:00
[11/24 15:33:12     36s] #Elapsed time = 00:00:00
[11/24 15:33:12     36s] #Increased memory = 5.10 (MB)
[11/24 15:33:12     36s] #Total memory = 1503.90 (MB)
[11/24 15:33:12     36s] #Peak memory = 1528.13 (MB)
[11/24 15:33:12     36s] ### Time Record (Shielding) is installed.
[11/24 15:33:12     36s] #Analyzing shielding information. 
[11/24 15:33:12     36s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[11/24 15:33:12     36s] #  Bottom shield layer is layer 1.
[11/24 15:33:12     36s] #  Bottom routing layer for shield is layer 1.
[11/24 15:33:12     36s] #  Start shielding step 1
[11/24 15:33:12     36s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.97 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] #  Start shielding step 2 
[11/24 15:33:12     36s] #    Inner loop #1
[11/24 15:33:12     36s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.21 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] #  Start shielding step 3
[11/24 15:33:12     36s] #    Start loop 1
[11/24 15:33:12     36s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.25 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.25 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] #  Start shielding step 4
[11/24 15:33:12     36s] #    Inner loop #1
[11/24 15:33:12     36s] #WARNING (NRDR-33) All the available nets are either not detail routed or they are fixed, skipped, or trivial nets. DRC checking cannot be run.
[11/24 15:33:12     36s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.27 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.27 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] #-------------------------------------------------------------------------------
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #	Shielding Summary
[11/24 15:33:12     36s] #-------------------------------------------------------------------------------
[11/24 15:33:12     36s] #Primary shielding net(s): VDD 
[11/24 15:33:12     36s] #Opportunistic shielding net(s): VSS
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #Number of nets with shield attribute: 1
[11/24 15:33:12     36s] #Number of nets reported: 1
[11/24 15:33:12     36s] #Number of nets without shielding: 0
[11/24 15:33:12     36s] #Average ratio                   : 0.995
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #Name   Average Length     Shield    Ratio
[11/24 15:33:12     36s] #Metal2:         146.4      290.6     0.993
[11/24 15:33:12     36s] #Metal3:          56.1      112.2     1.000
[11/24 15:33:12     36s] #-------------------------------------------------------------------------------
[11/24 15:33:12     36s] #Bottom shield layer (Metal1) and above: 
[11/24 15:33:12     36s] #Average (BotShieldLayer) ratio  : 0.995
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #Name    Actual Length     Shield    Ratio
[11/24 15:33:12     36s] #Metal2:         146.4      290.6     0.993
[11/24 15:33:12     36s] #Metal3:          56.1      112.2     1.000
[11/24 15:33:12     36s] #-------------------------------------------------------------------------------
[11/24 15:33:12     36s] #No preferred routing layer range specified
[11/24 15:33:12     36s] #Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.32 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] ### Time Record (Shielding) is uninstalled.
[11/24 15:33:12     36s] #detailRoute Statistics:
[11/24 15:33:12     36s] #Cpu time = 00:00:00
[11/24 15:33:12     36s] #Elapsed time = 00:00:00
[11/24 15:33:12     36s] #Increased memory = 4.52 (MB)
[11/24 15:33:12     36s] #Total memory = 1503.32 (MB)
[11/24 15:33:12     36s] #Peak memory = 1528.13 (MB)
[11/24 15:33:12     36s] ### global_detail_route design signature (27): route=891308884 flt_obj=0 vio=1905142130 shield_wire=545290750
[11/24 15:33:12     36s] ### Time Record (DB Export) is installed.
[11/24 15:33:12     36s] ### export design design signature (28): route=891308884 fixed_route=1106413639 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=545290750 net_attr=1057290546 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=992561312 inst_pattern=1
[11/24 15:33:12     36s] #	no debugging net set
[11/24 15:33:12     36s] ### Time Record (DB Export) is uninstalled.
[11/24 15:33:12     36s] ### Time Record (Post Callback) is installed.
[11/24 15:33:12     36s] ### Time Record (Post Callback) is uninstalled.
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] #globalDetailRoute statistics:
[11/24 15:33:12     36s] #Cpu time = 00:00:04
[11/24 15:33:12     36s] #Elapsed time = 00:00:04
[11/24 15:33:12     36s] #Increased memory = 218.61 (MB)
[11/24 15:33:12     36s] #Total memory = 1508.62 (MB)
[11/24 15:33:12     36s] #Peak memory = 1528.13 (MB)
[11/24 15:33:12     36s] #Number of warnings = 2
[11/24 15:33:12     36s] #Total number of warnings = 5
[11/24 15:33:12     36s] #Number of fails = 0
[11/24 15:33:12     36s] #Total number of fails = 0
[11/24 15:33:12     36s] #Complete globalDetailRoute on Mon Nov 24 15:33:12 2025
[11/24 15:33:12     36s] #
[11/24 15:33:12     36s] ### Time Record (globalDetailRoute) is uninstalled.
[11/24 15:33:12     36s] #Default setup view is reset to dtmf_view_setup.
[11/24 15:33:12     36s] #Default setup view is reset to dtmf_view_setup.
[11/24 15:33:12     36s] AAE_INFO: Post Route call back at the end of routeDesign
[11/24 15:33:12     36s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1498.74 (MB), peak = 1528.13 (MB)
[11/24 15:33:12     36s] 
[11/24 15:33:12     36s] *** Summary of all messages that are not suppressed in this session:
[11/24 15:33:12     36s] Severity  ID               Count  Summary                                  
[11/24 15:33:12     36s] WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
[11/24 15:33:12     36s] WARNING   IMPESI-3086         19  The cell '%s' does not have characterize...
[11/24 15:33:12     36s] WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
[11/24 15:33:12     36s] *** Message Summary: 13607 warning(s), 0 error(s)
[11/24 15:33:12     36s] 
[11/24 15:33:12     36s] ### Time Record (routeDesign) is uninstalled.
[11/24 15:33:12     36s] ### 
[11/24 15:33:12     36s] ###   Scalability Statistics
[11/24 15:33:12     36s] ### 
[11/24 15:33:12     36s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:33:12     36s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/24 15:33:12     36s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:33:12     36s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Timing Data Generation        |        00:00:03|        00:00:03|             1.0|
[11/24 15:33:12     36s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Shielding                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:12     36s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[11/24 15:33:12     36s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:33:12     36s] ### 
[11/24 15:33:14     36s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 15:33:14     36s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/24 15:33:14     36s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
[11/24 15:33:14     36s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 15:33:14     36s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/24 15:33:14     36s] <CMD> routeDesign -globalDetail
[11/24 15:33:14     36s] ### Time Record (routeDesign) is installed.
[11/24 15:33:14     36s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.83 (MB), peak = 1528.13 (MB)
[11/24 15:33:14     36s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/24 15:33:14     36s] #**INFO: setDesignMode -flowEffort standard
[11/24 15:33:14     36s] #**INFO: setDesignMode -powerEffort none
[11/24 15:33:14     36s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 15:33:14     36s] **INFO: User settings:
[11/24 15:33:14     36s] setNanoRouteMode -drouteEndIteration                            1
[11/24 15:33:14     36s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[11/24 15:33:14     36s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/24 15:33:14     36s] setNanoRouteMode -grouteExpTdStdDelay                           52.5
[11/24 15:33:14     36s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/24 15:33:14     36s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/24 15:33:14     36s] setNanoRouteMode -routeSelectedNetOnly                          true
[11/24 15:33:14     36s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[11/24 15:33:14     36s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/24 15:33:14     36s] setNanoRouteMode -routeWithSiDriven                             true
[11/24 15:33:14     36s] setNanoRouteMode -routeWithTimingDriven                         true
[11/24 15:33:14     36s] setDesignMode -process                                          180
[11/24 15:33:14     36s] setExtractRCMode -coupling_c_th                                 3
[11/24 15:33:14     36s] setExtractRCMode -engine                                        preRoute
[11/24 15:33:14     36s] setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
[11/24 15:33:14     36s] setExtractRCMode -relative_c_th                                 0.03
[11/24 15:33:14     36s] setExtractRCMode -total_c_th                                    5
[11/24 15:33:14     36s] setDelayCalMode -enable_high_fanout                             true
[11/24 15:33:14     36s] setDelayCalMode -engine                                         aae
[11/24 15:33:14     36s] setDelayCalMode -ignoreNetLoad                                  false
[11/24 15:33:14     36s] setDelayCalMode -socv_accuracy_mode                             low
[11/24 15:33:14     36s] setSIMode -separate_delta_delay_on_data                         true
[11/24 15:33:14     36s] 
[11/24 15:33:14     36s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/24 15:33:14     36s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/24 15:33:14     36s] OPERPROF: Starting checkPlace at level 1, MEM:2013.7M, EPOCH TIME: 1763978594.476183
[11/24 15:33:14     36s] Processing tracks to init pin-track alignment.
[11/24 15:33:14     36s] z: 2, totalTracks: 1
[11/24 15:33:14     36s] z: 4, totalTracks: 1
[11/24 15:33:14     36s] z: 6, totalTracks: 1
[11/24 15:33:14     36s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 15:33:14     36s] All LLGs are deleted
[11/24 15:33:14     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:14     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:14     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2013.7M, EPOCH TIME: 1763978594.480528
[11/24 15:33:14     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2013.7M, EPOCH TIME: 1763978594.480767
[11/24 15:33:14     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2013.7M, EPOCH TIME: 1763978594.480924
[11/24 15:33:14     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:14     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:14     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2013.7M, EPOCH TIME: 1763978594.481153
[11/24 15:33:14     36s] Max number of tech site patterns supported in site array is 256.
[11/24 15:33:14     36s] Core basic site is tsm3site
[11/24 15:33:14     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2013.7M, EPOCH TIME: 1763978594.481363
[11/24 15:33:14     36s] After signature check, allow fast init is false, keep pre-filter is true.
[11/24 15:33:14     36s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/24 15:33:14     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2013.7M, EPOCH TIME: 1763978594.481890
[11/24 15:33:14     36s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 15:33:14     36s] SiteArray: use 1,069,056 bytes
[11/24 15:33:14     36s] SiteArray: current memory after site array memory allocation 2013.7M
[11/24 15:33:14     36s] SiteArray: FP blocked sites are writable
[11/24 15:33:14     36s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 15:33:14     36s] Atter site array init, number of instance map data is 0.
[11/24 15:33:14     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:2013.7M, EPOCH TIME: 1763978594.485489
[11/24 15:33:14     36s] 
[11/24 15:33:14     36s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 15:33:14     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:2013.7M, EPOCH TIME: 1763978594.486201
[11/24 15:33:14     36s] Begin checking placement ... (start mem=2013.7M, init mem=2013.7M)
[11/24 15:33:14     36s] Begin checking exclusive groups violation ...
[11/24 15:33:14     36s] There are 0 groups to check, max #box is 0, total #box is 0
[11/24 15:33:14     36s] Finished checking exclusive groups violations. Found 0 Vio.
[11/24 15:33:14     36s] 
[11/24 15:33:14     36s] Running CheckPlace using 1 thread in normal mode...
[11/24 15:33:14     36s] 
[11/24 15:33:14     36s] ...checkPlace normal is done!
[11/24 15:33:14     36s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2013.7M, EPOCH TIME: 1763978594.524702
[11/24 15:33:14     36s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:2013.7M, EPOCH TIME: 1763978594.527488
[11/24 15:33:14     36s] *info: Placed = 6105           (Fixed = 23)
[11/24 15:33:14     36s] *info: Unplaced = 0           
[11/24 15:33:14     36s] Placement Density:52.58%(140826/267812)
[11/24 15:33:14     36s] Placement Density (including fixed std cells):52.58%(140826/267812)
[11/24 15:33:14     36s] All LLGs are deleted
[11/24 15:33:14     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6269).
[11/24 15:33:14     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:14     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2013.7M, EPOCH TIME: 1763978594.529256
[11/24 15:33:14     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2013.7M, EPOCH TIME: 1763978594.529570
[11/24 15:33:14     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:14     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:33:14     36s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2013.7M)
[11/24 15:33:14     36s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.054, MEM:2013.7M, EPOCH TIME: 1763978594.530424
[11/24 15:33:14     36s] 
[11/24 15:33:14     36s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 15:33:14     36s] *** Changed status on (0) nets in Clock.
[11/24 15:33:14     36s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2013.7M) ***
[11/24 15:33:14     36s] 
[11/24 15:33:14     36s] globalDetailRoute
[11/24 15:33:14     36s] 
[11/24 15:33:14     36s] #Start globalDetailRoute on Mon Nov 24 15:33:14 2025
[11/24 15:33:14     36s] #
[11/24 15:33:14     36s] ### Time Record (globalDetailRoute) is installed.
[11/24 15:33:14     36s] ### Time Record (Pre Callback) is installed.
[11/24 15:33:14     36s] ### Time Record (Pre Callback) is uninstalled.
[11/24 15:33:14     36s] ### Time Record (DB Import) is installed.
[11/24 15:33:14     36s] ### Time Record (Timing Data Generation) is installed.
[11/24 15:33:14     36s] #Generating timing data, please wait...
[11/24 15:33:14     36s] #6487 total nets, 20 already routed, 20 will ignore in trialRoute
[11/24 15:33:14     36s] ### run_trial_route starts on Mon Nov 24 15:33:14 2025 with memory = 1498.86 (MB), peak = 1528.13 (MB)
[11/24 15:33:14     36s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:14     36s] ### dump_timing_file starts on Mon Nov 24 15:33:14 2025 with memory = 1509.50 (MB), peak = 1528.13 (MB)
[11/24 15:33:14     36s] ### extractRC starts on Mon Nov 24 15:33:14 2025 with memory = 1509.50 (MB), peak = 1528.13 (MB)
[11/24 15:33:14     36s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 15:33:14     36s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[11/24 15:33:14     36s] #Dump tif for version 2.1
[11/24 15:33:15     37s] AAE_INFO: Cdb files are: 
[11/24 15:33:15     37s]  	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
[11/24 15:33:15     37s] 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
[11/24 15:33:15     37s]  
[11/24 15:33:15     37s] Start AAE Lib Loading. (MEM=2050.28)
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 15:33:15     37s] Type 'man IMPESI-3311' for more detail.
[11/24 15:33:15     37s] End AAE Lib Loading. (MEM=2134.34 CPU=0:00:00.7 Real=0:00:00.0)
[11/24 15:33:15     37s] End AAE Lib Interpolated Model. (MEM=2134.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:33:16     38s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:33:16     38s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 15:33:16     38s] To increase the message display limit, refer to the product command reference manual.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] **WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 15:33:16     38s] Type 'man IMPESI-3086' for more detail.
[11/24 15:33:16     38s] Total number of fetched objects 6714
[11/24 15:33:16     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 15:33:16     38s] End delay calculation. (MEM=2178.55 CPU=0:00:00.8 REAL=0:00:00.0)
[11/24 15:33:17     39s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1561.90 (MB), peak = 1612.40 (MB)
[11/24 15:33:17     39s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.5 GB, peak:1.6 GB
[11/24 15:33:17     39s] #Done generating timing data.
[11/24 15:33:17     39s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 15:33:17     39s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/24 15:33:17     39s] ### Net info: total nets: 6846
[11/24 15:33:17     39s] ### Net info: dirty nets: 0
[11/24 15:33:17     39s] ### Net info: marked as disconnected nets: 0
[11/24 15:33:17     39s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
[11/24 15:33:17     39s] #num needed restored net=0
[11/24 15:33:17     39s] #need_extraction net=0 (total=6846)
[11/24 15:33:17     39s] ### Net info: fully routed nets: 20
[11/24 15:33:17     39s] ### Net info: trivial (< 2 pins) nets: 376
[11/24 15:33:17     39s] ### Net info: unrouted nets: 6450
[11/24 15:33:17     39s] ### Net info: re-extraction nets: 0
[11/24 15:33:17     39s] ### Net info: selected nets: 1
[11/24 15:33:17     39s] ### Net info: ignored nets: 0
[11/24 15:33:17     39s] ### Net info: skip routing nets: 0
[11/24 15:33:17     39s] #Start reading timing information from file .timing_file_28037.tif.gz ...
[11/24 15:33:17     39s] #Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
[11/24 15:33:17     39s] ### import design signature (29): route=256597118 fixed_route=428011342 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1582477235 net_attr=397243641 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=992561312 inst_pattern=1
[11/24 15:33:17     39s] ### Time Record (DB Import) is uninstalled.
[11/24 15:33:17     39s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/24 15:33:17     39s] #RTESIG:78da95d2b14ec330100660669ee2e47608525b7ce7d8b15724564015b0562e71da48a923
[11/24 15:33:17     39s] #       39ced0b7c72096a21053aff7c9befb7d8be5fbe31618e106e57a40e43b84a72d1137486b
[11/24 15:33:17     39s] #       e2bcbc27dca5d2db03bb5d2c9f5f5e496840285a1fddc185158c830b30b8185b7fb8fb21
[11/24 15:33:17     39s] #       464363bbc141b1effb6e05f5d9db53fb01b56becd8c55fbc9406f8fc8d95a880d931f60c
[11/24 15:33:17     39s] #       8ae882b7e13ce99073ba7c7a0a21698861fc677b88a5b88a4b7e0d97ca80a48de45f078a
[11/24 15:33:17     39s] #       a6eb6d9c6e5b1a959f4d55328f2aad727f88954160c7f6704c910f31a4cab4d39a800dd1
[11/24 15:33:17     39s] #       fada863a59e7c7d35f5200f3bd77738ad20a5ec4376d44de080eec3b89f9010895029559
[11/24 15:33:17     39s] #       68d41258ee9e146ab6296d66cccd279ef5163d
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] ### Time Record (Data Preparation) is installed.
[11/24 15:33:17     39s] #RTESIG:78da95d2bd4ec330100060669ee2e47608525b7ce7d8b15724564015b05686386da4d491
[11/24 15:33:17     39s] #       1c67e8db63104b51885baff7e9fe7c8be5fbe31618e106e57a40e43b84a72d1137486be2
[11/24 15:33:17     39s] #       bcbc27dca5d0db03bb5d2c9f5f5e496840285a1fddde85158c830b30b8185bbfbffb2546
[11/24 15:33:17     39s] #       4363bbc141f1d1f7dd0aea93b7c7f6136ad7d8b18b7f78290df0f98c95a880d931f60c8a
[11/24 15:33:17     39s] #       e882b7e134e990733a2f3d859034c4305ed81e6229aee2925fc3a532206923f9f783a2e9
[11/24 15:33:17     39s] #       7a1ba7db9646e5675395cca34aabdc1f626510d8a1dd1fd2ca87185264da694dc086687d
[11/24 15:33:17     39s] #       6d439dacf3e3f13f2980f9debb59654802fb9960be30a55b3ddbf3b4117923f885059502
[11/24 15:33:17     39s] #       95b97cd4a9fb5c9eb4fd6c53dacc989b2f496722f2
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:33:17     39s] ### Time Record (Global Routing) is installed.
[11/24 15:33:17     39s] ### Time Record (Global Routing) is uninstalled.
[11/24 15:33:17     39s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 15:33:17     39s] #Total number of selected nets for routing = 1.
[11/24 15:33:17     39s] #Total number of unselected nets (but routable) for routing = 6412 (skipped).
[11/24 15:33:17     39s] #Total number of nets in the design = 6846.
[11/24 15:33:17     39s] #6393 skipped nets do not have any wires.
[11/24 15:33:17     39s] #1 routable net has routed wires.
[11/24 15:33:17     39s] #19 skipped nets have only detail routed wires.
[11/24 15:33:17     39s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 15:33:17     39s] #No nets have been global routed.
[11/24 15:33:17     39s] ### Time Record (Data Preparation) is installed.
[11/24 15:33:17     39s] #Start routing data preparation on Mon Nov 24 15:33:17 2025
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Minimum voltage of a net in the design = 0.000.
[11/24 15:33:17     39s] #Maximum voltage of a net in the design = 1.980.
[11/24 15:33:17     39s] #Voltage range [0.000 - 1.980] has 6844 nets.
[11/24 15:33:17     39s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 15:33:17     39s] #Voltage range [1.620 - 1.980] has 1 net.
[11/24 15:33:17     39s] #Build and mark too close pins for the same net.
[11/24 15:33:17     39s] ### Time Record (Cell Pin Access) is installed.
[11/24 15:33:17     39s] #Initial pin access analysis.
[11/24 15:33:17     39s] #Detail pin access analysis.
[11/24 15:33:17     39s] ### Time Record (Cell Pin Access) is uninstalled.
[11/24 15:33:17     39s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/24 15:33:17     39s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 15:33:17     39s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/24 15:33:17     39s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 15:33:17     39s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/24 15:33:17     39s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/24 15:33:17     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1577.89 (MB), peak = 1612.40 (MB)
[11/24 15:33:17     39s] #Regenerating Ggrids automatically.
[11/24 15:33:17     39s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/24 15:33:17     39s] #Using automatically generated G-grids.
[11/24 15:33:17     39s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/24 15:33:17     39s] #Done routing data preparation.
[11/24 15:33:17     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.20 (MB), peak = 1612.40 (MB)
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Connectivity extraction summary:
[11/24 15:33:17     39s] #20 routed net(s) are imported.
[11/24 15:33:17     39s] #433 nets are fixed|skipped|trivial (not extracted).
[11/24 15:33:17     39s] #Total number of nets = 453.
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Finished routing data preparation on Mon Nov 24 15:33:17 2025
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Cpu time = 00:00:00
[11/24 15:33:17     39s] #Elapsed time = 00:00:00
[11/24 15:33:17     39s] #Increased memory = 9.38 (MB)
[11/24 15:33:17     39s] #Total memory = 1581.20 (MB)
[11/24 15:33:17     39s] #Peak memory = 1612.40 (MB)
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:33:17     39s] ### Time Record (Global Routing) is installed.
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Start global routing on Mon Nov 24 15:33:17 2025
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Start global routing initialization on Mon Nov 24 15:33:17 2025
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
[11/24 15:33:17     39s] ### Time Record (Global Routing) is uninstalled.
[11/24 15:33:17     39s] ### Time Record (Data Preparation) is installed.
[11/24 15:33:17     39s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:33:17     39s] ### track-assign external-init starts on Mon Nov 24 15:33:17 2025 with memory = 1581.20 (MB), peak = 1612.40 (MB)
[11/24 15:33:17     39s] ### Time Record (Track Assignment) is installed.
[11/24 15:33:17     39s] ### Time Record (Track Assignment) is uninstalled.
[11/24 15:33:17     39s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[11/24 15:33:17     39s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/24 15:33:17     39s] #Cpu time = 00:00:00
[11/24 15:33:17     39s] #Elapsed time = 00:00:00
[11/24 15:33:17     39s] #Increased memory = 9.38 (MB)
[11/24 15:33:17     39s] #Total memory = 1581.20 (MB)
[11/24 15:33:17     39s] #Peak memory = 1612.40 (MB)
[11/24 15:33:17     39s] #WARNING (NRDR-236) Turning off incremental shielding eco as the global route grid is not available.
[11/24 15:33:17     39s] ### Time Record (Detail Routing) is installed.
[11/24 15:33:17     39s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Start Detail Routing..
[11/24 15:33:17     39s] #start 1st optimization iteration ...
[11/24 15:33:17     39s] #   number of violations = 0
[11/24 15:33:17     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.35 (MB), peak = 1612.40 (MB)
[11/24 15:33:17     39s] #Complete Detail Routing.
[11/24 15:33:17     39s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 15:33:17     39s] #Total wire length = 9183 um.
[11/24 15:33:17     39s] #Total half perimeter of net bounding box = 4153 um.
[11/24 15:33:17     39s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 15:33:17     39s] #Total wire length on LAYER Metal2 = 848 um.
[11/24 15:33:17     39s] #Total wire length on LAYER Metal3 = 3973 um.
[11/24 15:33:17     39s] #Total wire length on LAYER Metal4 = 3485 um.
[11/24 15:33:17     39s] #Total wire length on LAYER Metal5 = 569 um.
[11/24 15:33:17     39s] #Total wire length on LAYER Metal6 = 309 um.
[11/24 15:33:17     39s] #Total number of vias = 1607
[11/24 15:33:17     39s] #Up-Via Summary (total 1607):
[11/24 15:33:17     39s] #           
[11/24 15:33:17     39s] #-----------------------
[11/24 15:33:17     39s] # Metal1            578
[11/24 15:33:17     39s] # Metal2            537
[11/24 15:33:17     39s] # Metal3            442
[11/24 15:33:17     39s] # Metal4             46
[11/24 15:33:17     39s] # Metal5              4
[11/24 15:33:17     39s] #-----------------------
[11/24 15:33:17     39s] #                  1607 
[11/24 15:33:17     39s] #
[11/24 15:33:17     39s] #Total number of DRC violations = 0
[11/24 15:33:17     39s] ### Time Record (Detail Routing) is uninstalled.
[11/24 15:33:17     39s] #Cpu time = 00:00:00
[11/24 15:33:17     39s] #Elapsed time = 00:00:00
[11/24 15:33:17     39s] #Increased memory = 0.16 (MB)
[11/24 15:33:17     39s] #Total memory = 1581.36 (MB)
[11/24 15:33:17     39s] #Peak memory = 1612.40 (MB)
[11/24 15:33:17     39s] ### Time Record (Shielding) is installed.
[11/24 15:33:17     39s] #Analyzing shielding information. 
[11/24 15:33:17     39s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[11/24 15:33:17     39s] #  Bottom shield layer is layer 1.
[11/24 15:33:17     39s] #  Bottom routing layer for shield is layer 1.
[11/24 15:33:17     39s] #  Start shielding step 1
[11/24 15:33:17     39s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.36 (MB), peak = 1612.40 (MB)
[11/24 15:33:17     39s] #  Start shielding step 2 
[11/24 15:33:17     39s] #    Inner loop #1
[11/24 15:33:18     40s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.68 (MB), peak = 1612.40 (MB)
[11/24 15:33:18     40s] #  Start shielding step 3
[11/24 15:33:18     40s] #    Start loop 1
[11/24 15:33:18     40s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.76 (MB), peak = 1612.40 (MB)
[11/24 15:33:18     40s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.76 (MB), peak = 1612.40 (MB)
[11/24 15:33:18     40s] #  Start shielding step 4
[11/24 15:33:18     40s] #    Inner loop #1
[11/24 15:33:18     40s] #WARNING (NRDR-33) All the available nets are either not detail routed or they are fixed, skipped, or trivial nets. DRC checking cannot be run.
[11/24 15:33:18     40s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.79 (MB), peak = 1612.40 (MB)
[11/24 15:33:18     40s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.79 (MB), peak = 1612.40 (MB)
[11/24 15:33:18     40s] #-------------------------------------------------------------------------------
[11/24 15:33:18     40s] #
[11/24 15:33:18     40s] #	Shielding Summary
[11/24 15:33:18     40s] #-------------------------------------------------------------------------------
[11/24 15:33:18     40s] #Primary shielding net(s): VDD 
[11/24 15:33:18     40s] #Opportunistic shielding net(s): VSS
[11/24 15:33:18     40s] #
[11/24 15:33:18     40s] #Number of nets with shield attribute: 1
[11/24 15:33:18     40s] #Number of nets reported: 1
[11/24 15:33:18     40s] #Number of nets without shielding: 0
[11/24 15:33:18     40s] #Average ratio                   : 0.995
[11/24 15:33:18     40s] #
[11/24 15:33:18     40s] #Name   Average Length     Shield    Ratio
[11/24 15:33:18     40s] #Metal2:         146.4      290.6     0.993
[11/24 15:33:18     40s] #Metal3:          56.1      112.2     1.000
[11/24 15:33:18     40s] #-------------------------------------------------------------------------------
[11/24 15:33:18     40s] #Bottom shield layer (Metal1) and above: 
[11/24 15:33:18     40s] #Average (BotShieldLayer) ratio  : 0.995
[11/24 15:33:18     40s] #
[11/24 15:33:18     40s] #Name    Actual Length     Shield    Ratio
[11/24 15:33:18     40s] #Metal2:         146.4      290.6     0.993
[11/24 15:33:18     40s] #Metal3:          56.1      112.2     1.000
[11/24 15:33:18     40s] #-------------------------------------------------------------------------------
[11/24 15:33:18     40s] #No preferred routing layer range specified
[11/24 15:33:18     40s] #Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.79 (MB), peak = 1612.40 (MB)
[11/24 15:33:18     40s] ### Time Record (Shielding) is uninstalled.
[11/24 15:33:18     40s] #detailRoute Statistics:
[11/24 15:33:18     40s] #Cpu time = 00:00:00
[11/24 15:33:18     40s] #Elapsed time = 00:00:00
[11/24 15:33:18     40s] #Increased memory = 2.59 (MB)
[11/24 15:33:18     40s] #Total memory = 1583.79 (MB)
[11/24 15:33:18     40s] #Peak memory = 1612.40 (MB)
[11/24 15:33:18     40s] ### global_detail_route design signature (47): route=845243520 flt_obj=0 vio=1905142130 shield_wire=545290750
[11/24 15:33:18     40s] ### Time Record (DB Export) is installed.
[11/24 15:33:18     40s] ### export design design signature (48): route=845243520 fixed_route=1106413639 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=545290750 net_attr=1960015530 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=992561312 inst_pattern=1
[11/24 15:33:18     40s] #	no debugging net set
[11/24 15:33:18     40s] ### Time Record (DB Export) is uninstalled.
[11/24 15:33:18     40s] ### Time Record (Post Callback) is installed.
[11/24 15:33:18     40s] ### Time Record (Post Callback) is uninstalled.
[11/24 15:33:18     40s] #
[11/24 15:33:18     40s] #globalDetailRoute statistics:
[11/24 15:33:18     40s] #Cpu time = 00:00:03
[11/24 15:33:18     40s] #Elapsed time = 00:00:04
[11/24 15:33:18     40s] #Increased memory = 78.15 (MB)
[11/24 15:33:18     40s] #Total memory = 1577.61 (MB)
[11/24 15:33:18     40s] #Peak memory = 1612.40 (MB)
[11/24 15:33:18     40s] #Number of warnings = 4
[11/24 15:33:18     40s] #Total number of warnings = 10
[11/24 15:33:18     40s] #Number of fails = 0
[11/24 15:33:18     40s] #Total number of fails = 0
[11/24 15:33:18     40s] #Complete globalDetailRoute on Mon Nov 24 15:33:18 2025
[11/24 15:33:18     40s] #
[11/24 15:33:18     40s] ### Time Record (globalDetailRoute) is uninstalled.
[11/24 15:33:18     40s] #Default setup view is reset to dtmf_view_setup.
[11/24 15:33:18     40s] #Default setup view is reset to dtmf_view_setup.
[11/24 15:33:18     40s] AAE_INFO: Post Route call back at the end of routeDesign
[11/24 15:33:18     40s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1549.59 (MB), peak = 1612.40 (MB)
[11/24 15:33:18     40s] 
[11/24 15:33:18     40s] *** Summary of all messages that are not suppressed in this session:
[11/24 15:33:18     40s] Severity  ID               Count  Summary                                  
[11/24 15:33:18     40s] WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
[11/24 15:33:18     40s] WARNING   IMPESI-3086         19  The cell '%s' does not have characterize...
[11/24 15:33:18     40s] WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
[11/24 15:33:18     40s] *** Message Summary: 13607 warning(s), 0 error(s)
[11/24 15:33:18     40s] 
[11/24 15:33:18     40s] ### Time Record (routeDesign) is uninstalled.
[11/24 15:33:18     40s] ### 
[11/24 15:33:18     40s] ###   Scalability Statistics
[11/24 15:33:18     40s] ### 
[11/24 15:33:18     40s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:33:18     40s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/24 15:33:18     40s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:33:18     40s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Timing Data Generation        |        00:00:03|        00:00:03|             1.0|
[11/24 15:33:18     40s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Shielding                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:33:18     40s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[11/24 15:33:18     40s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:33:18     40s] ### 
[11/24 15:33:19     40s] <CMD> fit
[11/24 15:33:22     40s] <CMD> zoomBox 392.87650 334.60400 1093.63200 961.93000
[11/24 15:33:23     40s] <CMD> zoomBox 493.50200 399.75900 999.79800 853.00200
[11/24 15:33:24     40s] <CMD> zoomBox 566.20400 446.83400 932.00300 774.30200
[11/24 16:02:23    276s] <CMD> fit
[11/24 16:02:26    276s] <CMD> zoomBox 210.02700 198.93650 1351.08950 1220.43100
[11/24 16:02:26    276s] <CMD> zoomBox 301.47400 264.47750 1271.37750 1132.74800
[11/24 16:02:26    276s] <CMD> zoomBox 445.27500 367.54050 1146.03050 994.86650
[11/24 16:02:27    276s] <CMD> zoomBox 549.17050 442.00300 1055.46750 895.24700
[11/24 16:02:27    276s] <CMD> zoomBox 589.74650 471.08400 1020.09900 856.34150
[11/24 16:02:28    276s] <CMD> zoomBox 624.23600 495.71950 990.03550 823.18800
[11/24 16:04:12    289s] <CMD> zoomBox 746.80000 567.64900 803.11350 535.94300
[11/24 16:04:13    289s] <CMD> zoomBox 749.24750 529.81300 797.11450 572.66400
[11/24 16:04:13    289s] <CMD> zoomBox 753.09650 534.88200 787.68050 565.84200
[11/24 16:04:14    289s] <CMD> zoomBox 754.59950 536.86150 783.99600 563.17750
[11/24 16:04:14    289s] <CMD> zoomBox 757.18450 540.43850 778.42400 559.45250
[11/24 16:04:16    289s] <CMD> zoomBox 758.19400 541.83550 776.24800 557.99750
[11/24 16:04:17    289s] <CMD> panPage 0 1
[11/24 16:04:18    289s] <CMD> panPage 0 1
[11/24 16:04:18    289s] <CMD> panPage 0 1
[11/24 16:04:19    289s] <CMD> panPage 0 1
[11/24 16:04:19    290s] <CMD> panPage 0 1
[11/24 16:04:20    290s] <CMD> panPage 0 1
[11/24 16:04:20    290s] <CMD> panPage 0 1
[11/24 16:04:20    290s] <CMD> panPage 0 1
[11/24 16:04:21    290s] <CMD> panPage 0 1
[11/24 16:04:21    290s] <CMD> panPage 0 1
[11/24 16:04:23    290s] <CMD> zoomBox 757.13450 588.93550 778.37450 607.95000
[11/24 16:04:23    290s] <CMD> panPage 0 1
[11/24 16:04:41    292s] <CMD> panPage 0 1
[11/24 16:04:42    292s] <CMD> panPage 0 1
[11/24 16:04:42    292s] <CMD> panPage 0 1
[11/24 16:04:42    292s] <CMD> panPage 0 1
[11/24 16:04:43    292s] <CMD> panPage 0 1
[11/24 16:04:43    292s] <CMD> zoomBox 755.92700 621.15500 780.91550 643.52500
[11/24 16:04:44    292s] <CMD> zoomBox 754.50650 618.79900 783.90450 645.11650
[11/24 16:04:44    292s] <CMD> zoomBox 752.83550 616.02700 787.42150 646.98900
[11/24 16:04:44    292s] <CMD> panPage 0 1
[11/24 16:04:45    292s] <CMD> panPage 0 1
[11/24 16:04:45    292s] <CMD> panPage 0 1
[11/24 16:04:45    292s] <CMD> panPage 0 1
[11/24 16:04:45    292s] <CMD> panPage 0 1
[11/24 16:04:52    293s] <CMD> zoomBox 756.96950 667.77050 781.95850 690.14100
[11/24 16:04:53    293s] <CMD> panPage 1 0
[11/24 16:04:53    293s] <CMD> zoomBox 762.56600 665.34000 791.96500 691.65850
[11/24 16:04:54    293s] <CMD> panPage 1 0
[11/24 16:04:54    293s] <CMD> panPage 1 0
[11/24 16:04:55    293s] <CMD> panPage 1 0
[11/24 16:04:55    293s] <CMD> panPage 1 0
[11/24 16:04:55    293s] <CMD> panPage 1 0
[11/24 16:04:55    293s] <CMD> panPage 1 0
[11/24 16:04:57    293s] <CMD> panPage 0 1
[11/24 16:04:59    293s] <CMD> panPage 0 -1
[11/24 16:04:59    293s] <CMD> panPage 0 -1
[11/24 16:05:00    294s] <CMD> panPage 0 1
[11/24 16:05:01    294s] <CMD> zoomBox 814.38200 662.53450 848.96950 693.49750
[11/24 16:05:01    294s] <CMD> zoomBox 813.08700 659.23400 853.77800 695.66100
[11/24 16:05:01    294s] <CMD> zoomBox 811.56350 655.35100 859.43550 698.20650
[11/24 16:05:03    294s] <CMD> panPage -1 0
[11/24 16:05:03    294s] <CMD> panPage -1 0
[11/24 16:05:03    294s] <CMD> zoomBox 781.02650 650.90250 837.34650 701.32100
[11/24 16:05:03    294s] <CMD> zoomBox 778.89200 645.66950 845.15100 704.98550
[11/24 16:05:04    294s] <CMD> zoomBox 776.38100 639.51300 854.33300 709.29650
[11/24 16:05:04    294s] <CMD> panPage -1 0
[11/24 16:05:04    294s] <CMD> panPage -1 0
[11/24 16:05:05    294s] <CMD> panPage 1 0
[11/24 16:05:06    294s] <CMD> panPage 0 -1
[11/24 16:05:07    294s] <CMD> zoomBox 750.04100 611.33500 841.74950 693.43350
[11/24 16:05:08    294s] <CMD> panPage 0 -1
[11/24 16:05:09    294s] <CMD> zoomBox 746.54450 578.85400 854.43700 675.44100
[11/24 16:05:10    295s] <CMD> zoomBox 742.43100 569.61750 869.36350 683.24900
[11/24 16:05:12    295s] <CMD> zoomBox 746.54450 578.85400 854.43700 675.44100
[11/24 16:05:33    297s] <CMD> deselectAll
[11/24 16:05:33    297s] <CMD> panPage 0 -1
[11/24 16:05:33    297s] <CMD> panPage 0 -1
[11/24 16:05:34    297s] <CMD> panPage 0 -1
[11/24 16:05:35    297s] <CMD> panPage 0 1
[11/24 16:05:37    298s] <CMD> zoomBox 749.26600 524.88000 840.97500 606.97900
[11/24 16:05:37    298s] <CMD> zoomBox 753.54550 531.13500 819.80550 590.45200
[11/24 16:05:37    298s] <CMD> zoomBox 755.21700 533.57800 811.53800 583.99750
[11/24 16:05:38    298s] <CMD> zoomBox 756.45200 535.26100 804.32500 578.11750
[11/24 16:05:39    298s] <CMD> zoomBox 757.50200 536.69150 798.19400 573.11950
[11/24 16:05:40    298s] <CMD> zoomBox 758.39400 537.90750 792.98250 568.87150
[11/24 16:05:48    299s] <CMD> zoomBox 760.85500 560.19100 767.61150 552.00250
[11/24 16:05:52    299s] <CMD> zoomBox 750.62300 539.93300 784.19250 569.98500
[11/24 16:05:53    299s] <CMD> zoomBox 729.96600 513.25150 818.97700 592.93550
[11/24 16:05:54    299s] <CMD> zoomBox 724.11350 505.69200 828.83250 599.43800
[11/24 16:05:55    300s] <CMD> panPage 0 1
[11/24 16:05:56    300s] <CMD> panPage 0 1
[11/24 16:05:57    300s] <CMD> panPage 0 1
[11/24 16:05:59    300s] <CMD> zoomBox 729.96550 597.62300 818.97700 677.30750
[11/24 16:05:59    300s] <CMD> zoomBox 724.11300 590.06350 828.83250 683.81000
[11/24 16:06:00    300s] <CMD> zoomBox 717.22750 581.17000 840.42700 691.46000
[11/24 16:06:00    300s] <CMD> zoomBox 709.12700 570.70700 854.06800 700.46000
[11/24 16:09:24    325s] <CMD> zoomBox 694.60050 556.47850 865.11950 709.12950
[11/24 16:09:26    326s] <CMD> panPage 0 -1
[11/24 16:09:27    326s] <CMD> zoomBox 709.12650 524.91150 854.06750 654.66450
[11/24 16:09:27    326s] <CMD> zoomBox 694.60000 510.68300 865.11900 663.33400
[11/24 16:09:28    326s] <CMD> zoomBox 677.51050 493.94400 878.12100 673.53300
[11/24 16:09:29    326s] <CMD> panPage 0 1
[11/24 16:09:30    326s] <CMD> panPage 0 -1
[11/24 16:09:31    326s] <CMD> panPage 0 1
[11/24 16:09:31    326s] <CMD> zoomBox 657.40500 528.12700 893.41750 739.40850
[11/24 16:10:57    337s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/24 16:10:57    337s] <CMD> setEndCapMode -reset
[11/24 16:10:57    337s] <CMD> setEndCapMode -boundary_tap false
[11/24 16:10:57    337s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/24 16:10:57    337s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/24 16:10:57    337s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[11/24 16:10:58    337s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/24 16:10:58    337s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/24 16:11:27    340s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[11/24 16:11:27    340s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/24 16:11:27    340s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 16:11:27    340s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/24 16:11:27    340s] <CMD> routeDesign -globalDetail
[11/24 16:11:27    340s] ### Time Record (routeDesign) is installed.
[11/24 16:11:27    340s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.84 (MB), peak = 1612.40 (MB)
[11/24 16:11:27    340s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/24 16:11:27    340s] #**INFO: setDesignMode -flowEffort standard
[11/24 16:11:27    340s] #**INFO: setDesignMode -powerEffort none
[11/24 16:11:27    340s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 16:11:27    340s] **INFO: User settings:
[11/24 16:11:27    340s] setNanoRouteMode -drouteEndIteration                            1
[11/24 16:11:27    340s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/24 16:11:27    340s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[11/24 16:11:27    340s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/24 16:11:27    340s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/24 16:11:27    340s] setNanoRouteMode -grouteExpTdStdDelay                           52.5
[11/24 16:11:27    340s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/24 16:11:27    340s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/24 16:11:27    340s] setNanoRouteMode -routeSelectedNetOnly                          false
[11/24 16:11:27    340s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[11/24 16:11:27    340s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/24 16:11:27    340s] setNanoRouteMode -routeWithSiDriven                             true
[11/24 16:11:27    340s] setNanoRouteMode -routeWithTimingDriven                         true
[11/24 16:11:27    340s] setNanoRouteMode -timingEngine                                  {}
[11/24 16:11:27    340s] setDesignMode -process                                          180
[11/24 16:11:27    340s] setExtractRCMode -coupling_c_th                                 3
[11/24 16:11:27    340s] setExtractRCMode -engine                                        preRoute
[11/24 16:11:27    340s] setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
[11/24 16:11:27    340s] setExtractRCMode -relative_c_th                                 0.03
[11/24 16:11:27    340s] setExtractRCMode -total_c_th                                    5
[11/24 16:11:27    340s] setDelayCalMode -enable_high_fanout                             true
[11/24 16:11:27    340s] setDelayCalMode -engine                                         aae
[11/24 16:11:27    340s] setDelayCalMode -ignoreNetLoad                                  false
[11/24 16:11:27    340s] setDelayCalMode -socv_accuracy_mode                             low
[11/24 16:11:27    340s] setSIMode -separate_delta_delay_on_data                         true
[11/24 16:11:27    340s] 
[11/24 16:11:27    340s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/24 16:11:27    340s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/24 16:11:27    340s] OPERPROF: Starting checkPlace at level 1, MEM:2054.4M, EPOCH TIME: 1763980887.567765
[11/24 16:11:27    340s] Processing tracks to init pin-track alignment.
[11/24 16:11:27    340s] z: 2, totalTracks: 1
[11/24 16:11:27    340s] z: 4, totalTracks: 1
[11/24 16:11:27    340s] z: 6, totalTracks: 1
[11/24 16:11:27    340s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:11:27    340s] All LLGs are deleted
[11/24 16:11:27    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:11:27    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:11:27    340s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2054.4M, EPOCH TIME: 1763980887.757189
[11/24 16:11:27    340s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.043, MEM:2054.4M, EPOCH TIME: 1763980887.800343
[11/24 16:11:27    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2054.4M, EPOCH TIME: 1763980887.813985
[11/24 16:11:27    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:11:27    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:11:27    340s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2054.4M, EPOCH TIME: 1763980887.820585
[11/24 16:11:27    340s] Max number of tech site patterns supported in site array is 256.
[11/24 16:11:27    340s] Core basic site is tsm3site
[11/24 16:11:27    340s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2054.4M, EPOCH TIME: 1763980887.822615
[11/24 16:11:27    340s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:11:27    340s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/24 16:11:27    340s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2054.4M, EPOCH TIME: 1763980887.824876
[11/24 16:11:27    340s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 16:11:27    340s] SiteArray: use 1,069,056 bytes
[11/24 16:11:27    340s] SiteArray: current memory after site array memory allocation 2054.4M
[11/24 16:11:27    340s] SiteArray: FP blocked sites are writable
[11/24 16:11:27    340s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 16:11:27    340s] Atter site array init, number of instance map data is 0.
[11/24 16:11:27    340s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2054.4M, EPOCH TIME: 1763980887.852453
[11/24 16:11:27    340s] 
[11/24 16:11:27    340s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:11:27    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.043, MEM:2054.4M, EPOCH TIME: 1763980887.856634
[11/24 16:11:27    340s] Begin checking placement ... (start mem=2054.4M, init mem=2054.4M)
[11/24 16:11:27    340s] Begin checking exclusive groups violation ...
[11/24 16:11:27    340s] There are 0 groups to check, max #box is 0, total #box is 0
[11/24 16:11:27    340s] Finished checking exclusive groups violations. Found 0 Vio.
[11/24 16:11:27    340s] 
[11/24 16:11:27    340s] Running CheckPlace using 1 thread in normal mode...
[11/24 16:11:28    340s] 
[11/24 16:11:28    340s] ...checkPlace normal is done!
[11/24 16:11:28    340s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2054.4M, EPOCH TIME: 1763980888.042682
[11/24 16:11:28    340s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:2054.4M, EPOCH TIME: 1763980888.045491
[11/24 16:11:28    340s] *info: Placed = 6105           (Fixed = 23)
[11/24 16:11:28    340s] *info: Unplaced = 0           
[11/24 16:11:28    340s] Placement Density:52.58%(140826/267812)
[11/24 16:11:28    340s] Placement Density (including fixed std cells):52.58%(140826/267812)
[11/24 16:11:28    340s] All LLGs are deleted
[11/24 16:11:28    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6269).
[11/24 16:11:28    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:11:28    340s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2054.4M, EPOCH TIME: 1763980888.058939
[11/24 16:11:28    340s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2054.4M, EPOCH TIME: 1763980888.059269
[11/24 16:11:28    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:11:28    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:11:28    340s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2054.4M)
[11/24 16:11:28    340s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.516, MEM:2054.4M, EPOCH TIME: 1763980888.083350
[11/24 16:11:28    340s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/24 16:11:28    340s] 
[11/24 16:11:28    340s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 16:11:28    340s] *** Changed status on (0) nets in Clock.
[11/24 16:11:28    340s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2054.4M) ***
[11/24 16:11:28    340s] 
[11/24 16:11:28    340s] globalDetailRoute
[11/24 16:11:28    340s] 
[11/24 16:11:28    340s] #Start globalDetailRoute on Mon Nov 24 16:11:28 2025
[11/24 16:11:28    340s] #
[11/24 16:11:28    340s] ### Time Record (globalDetailRoute) is installed.
[11/24 16:11:28    340s] ### Time Record (Pre Callback) is installed.
[11/24 16:11:28    340s] ### Time Record (Pre Callback) is uninstalled.
[11/24 16:11:28    340s] ### Time Record (DB Import) is installed.
[11/24 16:11:28    340s] ### Time Record (Timing Data Generation) is installed.
[11/24 16:11:28    340s] #Generating timing data, please wait...
[11/24 16:11:28    340s] #6487 total nets, 20 already routed, 20 will ignore in trialRoute
[11/24 16:11:28    340s] ### run_trial_route starts on Mon Nov 24 16:11:28 2025 with memory = 1460.54 (MB), peak = 1612.40 (MB)
[11/24 16:11:28    340s] ### run_trial_route cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[11/24 16:11:28    340s] ### dump_timing_file starts on Mon Nov 24 16:11:28 2025 with memory = 1472.15 (MB), peak = 1612.40 (MB)
[11/24 16:11:28    340s] ### extractRC starts on Mon Nov 24 16:11:28 2025 with memory = 1472.16 (MB), peak = 1612.40 (MB)
[11/24 16:11:28    340s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:11:28    340s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[11/24 16:11:28    340s] ### view dtmf_view_setup is active and enabled.
[11/24 16:11:28    340s] 0 out of 1 active views are pruned
[11/24 16:11:28    340s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.24 (MB), peak = 1612.40 (MB)
[11/24 16:11:28    340s] ### generate_timing_data starts on Mon Nov 24 16:11:28 2025 with memory = 1464.25 (MB), peak = 1612.40 (MB)
[11/24 16:11:28    340s] #Reporting timing...
[11/24 16:11:28    340s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/24 16:11:29    341s] ### report_timing starts on Mon Nov 24 16:11:29 2025 with memory = 1490.55 (MB), peak = 1612.40 (MB)
[11/24 16:11:33    343s] ### report_timing cpu:00:00:02, real:00:00:04, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:33    343s] #Normalized TNS: -1.474 -> -0.211, r2r -1.474 -> -0.211, unit 1000.000, clk period 7.000 (ns)
[11/24 16:11:33    343s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:05, memory = 1587.31 (MB), peak = 1612.40 (MB)
[11/24 16:11:33    343s] #Library Standard Delay: 52.50ps
[11/24 16:11:33    343s] #Slack threshold: 105.00ps
[11/24 16:11:33    343s] ### generate_net_cdm_timing starts on Mon Nov 24 16:11:33 2025 with memory = 1587.31 (MB), peak = 1612.40 (MB)
[11/24 16:11:33    343s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:33    343s] #*** Analyzed 8 timing critical paths, and collected 6.
[11/24 16:11:33    343s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.05 (MB), peak = 1612.40 (MB)
[11/24 16:11:33    343s] ### Use bna from skp: 0
[11/24 16:11:33    343s] 
[11/24 16:11:33    343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:11:33    343s] TLC MultiMap info (StdDelay):
[11/24 16:11:33    343s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/24 16:11:33    343s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/24 16:11:33    343s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/24 16:11:33    343s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/24 16:11:33    343s]  Setting StdDelay to: 52.5ps
[11/24 16:11:33    343s] 
[11/24 16:11:33    343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:11:34    343s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:11:35    344s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1600.36 (MB), peak = 1612.40 (MB)
[11/24 16:11:35    344s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.37 (MB), peak = 1612.40 (MB)
[11/24 16:11:35    344s] ### generate_timing_data cpu:00:00:04, real:00:00:06, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:35    344s] #Current view: dtmf_view_setup 
[11/24 16:11:35    344s] #Current enabled view: dtmf_view_setup 
[11/24 16:11:35    344s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:07, memory = 1599.63 (MB), peak = 1612.40 (MB)
[11/24 16:11:35    344s] ### dump_timing_file cpu:00:00:04, real:00:00:07, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:35    344s] #Done generating timing data.
[11/24 16:11:35    344s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 16:11:35    344s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/24 16:11:35    344s] ### Net info: total nets: 6846
[11/24 16:11:35    344s] ### Net info: dirty nets: 0
[11/24 16:11:35    344s] ### Net info: marked as disconnected nets: 0
[11/24 16:11:35    344s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/24 16:11:35    344s] #num needed restored net=0
[11/24 16:11:35    344s] #need_extraction net=0 (total=6846)
[11/24 16:11:35    344s] ### Net info: fully routed nets: 20
[11/24 16:11:35    344s] ### Net info: trivial (< 2 pins) nets: 376
[11/24 16:11:35    344s] ### Net info: unrouted nets: 6450
[11/24 16:11:35    344s] ### Net info: re-extraction nets: 0
[11/24 16:11:35    344s] ### Net info: ignored nets: 0
[11/24 16:11:35    344s] ### Net info: skip routing nets: 0
[11/24 16:11:35    344s] #Start reading timing information from file .timing_file_28037.tif.gz ...
[11/24 16:11:35    345s] #Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
[11/24 16:11:35    345s] ### import design signature (49): route=256597118 fixed_route=851659938 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1582477235 net_attr=210053582 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=992561312 inst_pattern=1
[11/24 16:11:35    345s] ### Time Record (DB Import) is uninstalled.
[11/24 16:11:35    345s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/24 16:11:35    345s] #RTESIG:78da95943f4fc33010c599f91427b74390dae0bbd88ebd22b102aa80b532c46d23e58f94
[11/24 16:11:35    345s] #       3843bf3d2e62296a6337a3f3d3f3ddf3bb5b2c3f9f37c0087394eb11916f115e3644dc20
[11/24 16:11:35    345s] #       ad8973f148b80dbf3e9ed8fd62f9faf64e850684aceebcdbbb6105d3e806189df775b77f
[11/24 16:11:35    345s] #       f8438c869d6d4607d957df372ba88e9d6deb6fa8dcce4e8dff87979c8021836cf44338bd
[11/24 16:11:35    345s] #       28591625303bf93e60de0d9d1d8e573803ac75553db5f382c8c3ad67455e844c097e9866
[11/24 16:11:35    345s] #       19247dc6cc378b288a9b70c96fc14920f09c4b1e3ec8764d6ffde5aa494960877a7f88d8
[11/24 16:11:35    345s] #       4465aaa0d151ab0489b8e722044ccc070c4568f394ce9cf36861429520d3400398cb0450
[11/24 16:11:35    345s] #       2ba0244563a29e48e4090c2530459c91093a52c499e094a414aba4967135a3e2a950a725
[11/24 16:11:35    345s] #       9134d82ac1ac32bc6064896169306942b40e958dde76951daac0ba6e6aaf9105b0aeefdc
[11/24 16:11:35    345s] #       1c45180f44608aa865840507f64bcd7740a814a8c84ac7f0902ca6135c8d56aee746e2ee
[11/24 16:11:35    345s] #       071765fcd7
[11/24 16:11:35    345s] #
[11/24 16:11:35    345s] ### Time Record (Data Preparation) is installed.
[11/24 16:11:35    345s] #RTESIG:78da95943f4fc33010c599f91427b74390dae0bbd88ebd22b102aa80b532c46d23e58f94
[11/24 16:11:35    345s] #       3843bf3d2e62296a6337a3f3d3bbf3f3bb5b2c3f9f37c0087394eb11916f115e3644dc20
[11/24 16:11:35    345s] #       ad8973f148b80dbf3e9ed8fd62f9faf64e850684aceebcdbbb6105d3e806189df775b77f
[11/24 16:11:35    345s] #       f8438c869d6d4607d957df372ba88e9d6deb6fa8dcce4e8dff87979c8021836cf44338bd
[11/24 16:11:35    345s] #       28591625303bf93e60de0d9d1d8e573803ac75553db5f382c843d5b3262f42a6043f4cb3
[11/24 16:11:35    345s] #       0c923e63e62f8b288a9b70c96fc14920f09c4b1e3ec8764d6ffde5ae494960877a7f88d8
[11/24 16:11:35    345s] #       4465aaa0d151ab0489b8e722044ccc070c45b8e6299d39e7d1c6842a41a68106309709a0
[11/24 16:11:35    345s] #       5640498ac6443d91c813184a608a38231374a48833c129492956492de36a46c553a14e4b
[11/24 16:11:35    345s] #       2269b05582596578c1c812c3d260d284681d3a1bbded2a3b548175ddd45e230b605ddfb9
[11/24 16:11:35    345s] #       59ca5098cc5f3fe60b13c693139822ea2d61c1132b2a052ab2fb31bc388be904fba39deb
[11/24 16:11:35    345s] #       b9d9b9fb01b34f099b
[11/24 16:11:35    345s] #
[11/24 16:11:35    345s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:11:35    345s] ### Time Record (Global Routing) is installed.
[11/24 16:11:35    345s] ### Time Record (Global Routing) is uninstalled.
[11/24 16:11:35    345s] ### Time Record (Data Preparation) is installed.
[11/24 16:11:35    345s] #Start routing data preparation on Mon Nov 24 16:11:35 2025
[11/24 16:11:35    345s] #
[11/24 16:11:35    345s] #Minimum voltage of a net in the design = 0.000.
[11/24 16:11:35    345s] #Maximum voltage of a net in the design = 1.980.
[11/24 16:11:35    345s] #Voltage range [0.000 - 1.980] has 6844 nets.
[11/24 16:11:35    345s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 16:11:35    345s] #Voltage range [1.620 - 1.980] has 1 net.
[11/24 16:11:35    345s] #Build and mark too close pins for the same net.
[11/24 16:11:35    345s] ### Time Record (Cell Pin Access) is installed.
[11/24 16:11:35    345s] #Rebuild pin access data for design.
[11/24 16:11:35    345s] #Initial pin access analysis.
[11/24 16:11:37    346s] #Detail pin access analysis.
[11/24 16:11:37    346s] ### Time Record (Cell Pin Access) is uninstalled.
[11/24 16:11:37    346s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/24 16:11:37    346s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 16:11:37    346s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/24 16:11:37    346s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 16:11:37    346s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/24 16:11:37    346s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/24 16:11:37    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1615.66 (MB), peak = 1648.16 (MB)
[11/24 16:11:37    346s] #Regenerating Ggrids automatically.
[11/24 16:11:37    346s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/24 16:11:37    346s] #Using automatically generated G-grids.
[11/24 16:11:37    346s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/24 16:11:37    346s] #Done routing data preparation.
[11/24 16:11:37    346s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1619.05 (MB), peak = 1648.16 (MB)
[11/24 16:11:37    346s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:11:37    346s] #
[11/24 16:11:37    346s] #Summary of active signal nets routing constraints set by OPT:
[11/24 16:11:37    346s] #	preferred routing layers      : 0
[11/24 16:11:37    346s] #	preferred routing layer effort: 0
[11/24 16:11:37    346s] #	preferred extra space         : 0
[11/24 16:11:37    346s] #	preferred multi-cut via       : 0
[11/24 16:11:37    346s] #	avoid detour                  : 0
[11/24 16:11:37    346s] #	expansion ratio               : 0
[11/24 16:11:37    346s] #	net priority                  : 0
[11/24 16:11:37    346s] #	s2s control                   : 0
[11/24 16:11:37    346s] #	avoid chaining                : 0
[11/24 16:11:37    346s] #	inst-based stacking via       : 0
[11/24 16:11:37    346s] #
[11/24 16:11:37    346s] #Summary of active signal nets routing constraints set by USER:
[11/24 16:11:37    346s] #	preferred routing layers      : 0
[11/24 16:11:37    346s] #	preferred routing layer effort     : 0
[11/24 16:11:37    346s] #	preferred extra space              : 1
[11/24 16:11:37    346s] #	preferred multi-cut via            : 0
[11/24 16:11:37    346s] #	avoid detour                       : 0
[11/24 16:11:37    346s] #	net weight                         : 0
[11/24 16:11:37    346s] #	avoid chaining                     : 0
[11/24 16:11:37    346s] #	cell-based stacking via (required) : 0
[11/24 16:11:37    346s] #	cell-based stacking via (optional) : 0
[11/24 16:11:37    346s] #
[11/24 16:11:37    346s] #Start timing driven prevention iteration...
[11/24 16:11:37    346s] ### td_prevention_read_timing_data starts on Mon Nov 24 16:11:37 2025 with memory = 1619.06 (MB), peak = 1648.16 (MB)
[11/24 16:11:37    346s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:37    346s] #Setup timing driven global route constraints on 51 nets
[11/24 16:11:37    346s] #    Honor OPT layer assignment for 0 nets.
[11/24 16:11:37    346s] #    Honor USER layer assignment for 0 nets.
[11/24 16:11:37    346s] #    Remove OPT layer assignment for 0 nets.
[11/24 16:11:37    346s] #    Remove USER layer assignment for 0 nets.
[11/24 16:11:37    346s] #layer Metal1: Res =   0.33913 (ohm/um), Cap =   0.27709 (ff/um), RC = 0.0939695
[11/24 16:11:37    346s] #layer Metal2: Res =  0.278571 (ohm/um), Cap =  0.249089 (ff/um), RC =  0.069389
[11/24 16:11:37    346s] #layer Metal3: Res =  0.278571 (ohm/um), Cap =  0.249743 (ff/um), RC = 0.0695714
[11/24 16:11:37    346s] #layer Metal4: Res =  0.278571 (ohm/um), Cap =  0.249995 (ff/um), RC = 0.0696413
[11/24 16:11:37    346s] #layer Metal5: Res =  0.278571 (ohm/um), Cap =  0.244487 (ff/um), RC = 0.0681072
[11/24 16:11:37    346s] #layer Metal6: Res = 0.0818182 (ohm/um), Cap =  0.327676 (ff/um), RC = 0.0268098
[11/24 16:11:37    346s] #Metal stack 1: Metal1 (1) - Metal4 (4)
[11/24 16:11:37    346s] #Metal stack 2: Metal5 (5) - Metal6 (6)
[11/24 16:11:37    346s] #Prevention stack gain threshold: Min=0.2 ps, 1-stack=105 ps
[11/24 16:11:39    347s] #0 nets (0 um) assigned to layer Metal5
[11/24 16:11:39    347s] #0 inserted nodes are removed
[11/24 16:11:39    347s] ### Time Record (Data Preparation) is installed.
[11/24 16:11:39    347s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:11:39    347s] #    Honor OPT extra spacing for 0 nets.
[11/24 16:11:39    347s] #    Honor USER extra spacing for 1 nets.
[11/24 16:11:39    347s] #    Remove OPT extra spacing for 0 nets.
[11/24 16:11:39    347s] #    Remove USER extra spacing for 0 nets.
[11/24 16:11:39    347s] #35 critical nets are selected for extra spacing.
[11/24 16:11:39    347s] #    Honor OPT detour control for 0 nets.
[11/24 16:11:39    347s] #    Honor USER detour control for 0 nets.
[11/24 16:11:39    347s] #    Remove OPT detour control for 0 nets.
[11/24 16:11:39    347s] #    Remove USER detour control for 0 nets.
[11/24 16:11:39    347s] #51 critical nets are selected for detour control.
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #----------------------------------------------------
[11/24 16:11:39    347s] # Summary of active signal nets routing constraints
[11/24 16:11:39    347s] #+--------------------------+-----------+
[11/24 16:11:39    347s] #| Avoid Detour             |        51 |
[11/24 16:11:39    347s] #| Prefer Extra Space       |        37 |
[11/24 16:11:39    347s] #+--------------------------+-----------+
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #----------------------------------------------------
[11/24 16:11:39    347s] #Done timing-driven prevention
[11/24 16:11:39    347s] #cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1647.32 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 16:11:39    347s] #Total number of routable nets = 6413.
[11/24 16:11:39    347s] #Total number of nets in the design = 6846.
[11/24 16:11:39    347s] #6393 routable nets do not have any wires.
[11/24 16:11:39    347s] #20 routable nets have routed wires.
[11/24 16:11:39    347s] #6393 nets will be global routed.
[11/24 16:11:39    347s] #52 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:11:39    347s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:11:39    347s] ### Time Record (Data Preparation) is installed.
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Finished routing data preparation on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Cpu time = 00:00:00
[11/24 16:11:39    347s] #Elapsed time = 00:00:00
[11/24 16:11:39    347s] #Increased memory = 0.01 (MB)
[11/24 16:11:39    347s] #Total memory = 1647.32 (MB)
[11/24 16:11:39    347s] #Peak memory = 1658.31 (MB)
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:11:39    347s] ### Time Record (Global Routing) is installed.
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Start global routing on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Start global routing initialization on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Number of eco nets is 0
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Start global routing data preparation on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] ### build_merged_routing_blockage_rect_list starts on Mon Nov 24 16:11:39 2025 with memory = 1647.33 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] #Start routing resource analysis on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] ### init_is_bin_blocked starts on Mon Nov 24 16:11:39 2025 with memory = 1647.34 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### adjust_flow_cap starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### set_via_blocked starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### copy_flow starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] #Routing resource analysis is done on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] ### report_flow_cap starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] #  Resource Analysis:
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 16:11:39    347s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 16:11:39    347s] #  --------------------------------------------------------------
[11/24 16:11:39    347s] #  Metal1         H        1030        1670       32580    56.56%
[11/24 16:11:39    347s] #  Metal2         V        1015        1276       32580    50.47%
[11/24 16:11:39    347s] #  Metal3         H        1186        1514       32580    52.56%
[11/24 16:11:39    347s] #  Metal4         V         970        1321       32580    52.12%
[11/24 16:11:39    347s] #  Metal5         H         691         659       32580    44.56%
[11/24 16:11:39    347s] #  Metal6         V         579         567       32580    44.96%
[11/24 16:11:39    347s] #  --------------------------------------------------------------
[11/24 16:11:39    347s] #  Total                   5473      54.91%      195480    50.21%
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #  55 nets (0.80%) with 1 preferred extra spacing.
[11/24 16:11:39    347s] #  1 nets (0.01%) with 2 preferred extra spacing.
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### analyze_m2_tracks starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### report_initial_resource starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### mark_pg_pins_accessibility starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### set_net_region starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Global routing data preparation is done on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] ### prepare_level starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### init level 1 starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### Level 1 hgrid = 181 X 180
[11/24 16:11:39    347s] ### prepare_level_flow starts on Mon Nov 24 16:11:39 2025 with memory = 1650.09 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Global routing initialization is done on Mon Nov 24 16:11:39 2025
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.10 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] #
[11/24 16:11:39    347s] #Skip 1/2 round for no nets in the round...
[11/24 16:11:39    347s] #Route nets in 2/2 round...
[11/24 16:11:39    347s] #start global routing iteration 1...
[11/24 16:11:39    347s] ### init_flow_edge starts on Mon Nov 24 16:11:39 2025 with memory = 1650.11 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### cal_flow starts on Mon Nov 24 16:11:39 2025 with memory = 1650.16 (MB), peak = 1658.31 (MB)
[11/24 16:11:39    347s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:39    347s] ### routing at level 1 (topmost level) iter 0
[11/24 16:11:44    353s] ### measure_qor starts on Mon Nov 24 16:11:44 2025 with memory = 1672.13 (MB), peak = 1672.13 (MB)
[11/24 16:11:44    353s] ### measure_congestion starts on Mon Nov 24 16:11:44 2025 with memory = 1672.13 (MB), peak = 1672.13 (MB)
[11/24 16:11:44    353s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:44    353s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:44    353s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1665.63 (MB), peak = 1672.13 (MB)
[11/24 16:11:44    353s] #
[11/24 16:11:44    353s] #start global routing iteration 2...
[11/24 16:11:44    353s] ### routing at level 1 (topmost level) iter 1
[11/24 16:11:46    354s] ### measure_qor starts on Mon Nov 24 16:11:46 2025 with memory = 1671.25 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### measure_congestion starts on Mon Nov 24 16:11:46 2025 with memory = 1671.25 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] ### route_end starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 16:11:46    354s] #Total number of routable nets = 6413.
[11/24 16:11:46    354s] #Total number of nets in the design = 6846.
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #6413 routable nets have routed wires.
[11/24 16:11:46    354s] #52 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:11:46    354s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #Routed nets constraints summary:
[11/24 16:11:46    354s] #---------------------------------------------------------------
[11/24 16:11:46    354s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[11/24 16:11:46    354s] #---------------------------------------------------------------
[11/24 16:11:46    354s] #      Default                 36             16            6341  
[11/24 16:11:46    354s] #---------------------------------------------------------------
[11/24 16:11:46    354s] #        Total                 36             16            6341  
[11/24 16:11:46    354s] #---------------------------------------------------------------
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #Routing constraints summary of the whole design:
[11/24 16:11:46    354s] #---------------------------------------------------------------------------
[11/24 16:11:46    354s] #        Rules   Pref Extra Space   Shielding   Avoid Detour   Unconstrained  
[11/24 16:11:46    354s] #---------------------------------------------------------------------------
[11/24 16:11:46    354s] #      Default                 55           1             16            6341  
[11/24 16:11:46    354s] #---------------------------------------------------------------------------
[11/24 16:11:46    354s] #        Total                 55           1             16            6341  
[11/24 16:11:46    354s] #---------------------------------------------------------------------------
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### cal_base_flow starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### init_flow_edge starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### cal_flow starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### report_overcon starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #                 OverCon       OverCon       OverCon       OverCon          
[11/24 16:11:46    354s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/24 16:11:46    354s] #     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon  Flow/Cap
[11/24 16:11:46    354s] #  ----------------------------------------------------------------------------------------
[11/24 16:11:46    354s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
[11/24 16:11:46    354s] #  Metal2      183(1.13%)    113(0.70%)     35(0.22%)      4(0.02%)   (2.07%)     0.16  
[11/24 16:11:46    354s] #  Metal3       52(0.34%)      3(0.02%)      1(0.01%)      0(0.00%)   (0.36%)     0.13  
[11/24 16:11:46    354s] #  Metal4       24(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)     0.11  
[11/24 16:11:46    354s] #  Metal5        2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.05  
[11/24 16:11:46    354s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[11/24 16:11:46    354s] #  ----------------------------------------------------------------------------------------
[11/24 16:11:46    354s] #     Total    261(0.26%)    116(0.12%)     36(0.04%)      4(0.00%)   (0.42%)
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
[11/24 16:11:46    354s] #  Overflow after GR: 0.06% H + 0.36% V
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### cal_base_flow starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### init_flow_edge starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### cal_flow starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### generate_cong_map_content starts on Mon Nov 24 16:11:46 2025 with memory = 1667.00 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### Sync with Inovus CongMap starts on Mon Nov 24 16:11:46 2025 with memory = 1667.44 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] #Hotspot report including placement blocked areas
[11/24 16:11:46    354s] OPERPROF: Starting HotSpotCal at level 1, MEM:2277.1M, EPOCH TIME: 1763980906.320528
[11/24 16:11:46    354s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:46    354s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/24 16:11:46    354s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:46    354s] [hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[11/24 16:11:46    354s] [hotspot] |   Metal2(V)    |             34.78 |             98.67 |   423.36   645.12   483.84   987.84 |
[11/24 16:11:46    354s] [hotspot] |   Metal3(H)    |              7.56 |             11.56 |   423.36   685.44   463.68   766.08 |
[11/24 16:11:46    354s] [hotspot] |   Metal4(V)    |              0.44 |              1.33 |  1008.00   564.48  1048.32   604.79 |
[11/24 16:11:46    354s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 16:11:46    354s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 16:11:46    354s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:46    354s] [hotspot] |      worst     | (Metal2)    34.78 | (Metal2)    98.67 |                                     |
[11/24 16:11:46    354s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:46    354s] [hotspot] |   all layers   |             26.00 |             83.11 |                                     |
[11/24 16:11:46    354s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:46    354s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 26.00, normalized total congestion hotspot area = 83.11 (area is in unit of 4 std-cell row bins)
[11/24 16:11:46    354s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 26.00/83.11 (area is in unit of 4 std-cell row bins)
[11/24 16:11:46    354s] [hotspot] max/total 26.00/83.11, big hotspot (>10) total 56.44
[11/24 16:11:46    354s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/24 16:11:46    354s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:46    354s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/24 16:11:46    354s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:46    354s] [hotspot] |  1  |   403.19   645.12   483.84   866.88 |       26.89   |
[11/24 16:11:46    354s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:46    354s] [hotspot] |  2  |  1008.00   564.48  1068.47   745.91 |       19.00   |
[11/24 16:11:46    354s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:46    354s] [hotspot] |  3  |   907.20   624.96   967.68   745.91 |       11.00   |
[11/24 16:11:46    354s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:46    354s] [hotspot] |  4  |   423.36   887.03   463.68   967.68 |        7.11   |
[11/24 16:11:46    354s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:46    354s] [hotspot] |  5  |   705.60   604.79   766.08   665.27 |        6.22   |
[11/24 16:11:46    354s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:46    354s] Top 5 hotspots total area: 70.22
[11/24 16:11:46    354s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.051, MEM:2277.1M, EPOCH TIME: 1763980906.371850
[11/24 16:11:46    354s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### update starts on Mon Nov 24 16:11:46 2025 with memory = 1668.02 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] #Complete Global Routing.
[11/24 16:11:46    354s] #Total number of nets with non-default rule or having extra spacing = 56
[11/24 16:11:46    354s] #Total wire length = 315414 um.
[11/24 16:11:46    354s] #Total half perimeter of net bounding box = 279253 um.
[11/24 16:11:46    354s] #Total wire length on LAYER Metal1 = 11516 um.
[11/24 16:11:46    354s] #Total wire length on LAYER Metal2 = 75778 um.
[11/24 16:11:46    354s] #Total wire length on LAYER Metal3 = 111325 um.
[11/24 16:11:46    354s] #Total wire length on LAYER Metal4 = 65212 um.
[11/24 16:11:46    354s] #Total wire length on LAYER Metal5 = 33420 um.
[11/24 16:11:46    354s] #Total wire length on LAYER Metal6 = 18162 um.
[11/24 16:11:46    354s] #Total number of vias = 44017
[11/24 16:11:46    354s] #Up-Via Summary (total 44017):
[11/24 16:11:46    354s] #           
[11/24 16:11:46    354s] #-----------------------
[11/24 16:11:46    354s] # Metal1          22336
[11/24 16:11:46    354s] # Metal2          14578
[11/24 16:11:46    354s] # Metal3           5261
[11/24 16:11:46    354s] # Metal4           1507
[11/24 16:11:46    354s] # Metal5            335
[11/24 16:11:46    354s] #-----------------------
[11/24 16:11:46    354s] #                 44017 
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #Total number of involved regular nets 1241
[11/24 16:11:46    354s] #Maximum src to sink distance  1484.8
[11/24 16:11:46    354s] #Average of max src_to_sink distance  123.0
[11/24 16:11:46    354s] #Average of ave src_to_sink distance  78.6
[11/24 16:11:46    354s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### report_overcon starts on Mon Nov 24 16:11:46 2025 with memory = 1668.45 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### report_overcon starts on Mon Nov 24 16:11:46 2025 with memory = 1668.45 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] #Max overcon = 10 tracks.
[11/24 16:11:46    354s] #Total overcon = 0.43%.
[11/24 16:11:46    354s] #Worst layer Gcell overcon rate = 0.37%.
[11/24 16:11:46    354s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### global_route design signature (56): route=598429500 net_attr=1080990409
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #Global routing statistics:
[11/24 16:11:46    354s] #Cpu time = 00:00:07
[11/24 16:11:46    354s] #Elapsed time = 00:00:07
[11/24 16:11:46    354s] #Increased memory = 19.68 (MB)
[11/24 16:11:46    354s] #Total memory = 1667.00 (MB)
[11/24 16:11:46    354s] #Peak memory = 1672.13 (MB)
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #Finished global routing on Mon Nov 24 16:11:46 2025
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] #
[11/24 16:11:46    354s] ### Time Record (Global Routing) is uninstalled.
[11/24 16:11:46    354s] ### Time Record (Data Preparation) is installed.
[11/24 16:11:46    354s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:11:46    354s] ### track-assign external-init starts on Mon Nov 24 16:11:46 2025 with memory = 1664.26 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:46    354s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:46    354s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.26 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### track-assign engine-init starts on Mon Nov 24 16:11:46 2025 with memory = 1664.26 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:46    354s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:46    354s] ### track-assign core-engine starts on Mon Nov 24 16:11:46 2025 with memory = 1664.26 (MB), peak = 1672.13 (MB)
[11/24 16:11:46    354s] #Start Track Assignment.
[11/24 16:11:46    355s] #Done with 10144 horizontal wires in 6 hboxes and 9779 vertical wires in 6 hboxes.
[11/24 16:11:47    355s] #Done with 2203 horizontal wires in 6 hboxes and 2319 vertical wires in 6 hboxes.
[11/24 16:11:47    355s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[11/24 16:11:47    355s] #
[11/24 16:11:47    355s] #Track assignment summary:
[11/24 16:11:47    355s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/24 16:11:47    355s] #------------------------------------------------------------------------
[11/24 16:11:47    355s] # Metal1     11401.57 	  0.44%  	  0.00% 	  0.44%
[11/24 16:11:47    355s] # Metal2     74048.55 	  0.66%  	  0.00% 	  0.57%
[11/24 16:11:47    355s] # Metal3    104745.64 	  0.11%  	  0.00% 	  0.01%
[11/24 16:11:47    355s] # Metal4     60222.69 	  0.19%  	  0.00% 	  0.10%
[11/24 16:11:47    355s] # Metal5     32744.68 	  0.09%  	  0.00% 	  0.00%
[11/24 16:11:47    355s] # Metal6     17817.92 	  0.15%  	  0.00% 	  0.15%
[11/24 16:11:47    355s] #------------------------------------------------------------------------
[11/24 16:11:47    355s] # All      300981.04  	  0.27% 	  0.00% 	  0.15%
[11/24 16:11:47    355s] #Complete Track Assignment.
[11/24 16:11:47    355s] #Total number of nets with non-default rule or having extra spacing = 56
[11/24 16:11:47    355s] #Total wire length = 307734 um.
[11/24 16:11:47    355s] #Total half perimeter of net bounding box = 279253 um.
[11/24 16:11:47    355s] #Total wire length on LAYER Metal1 = 11479 um.
[11/24 16:11:47    355s] #Total wire length on LAYER Metal2 = 73936 um.
[11/24 16:11:47    355s] #Total wire length on LAYER Metal3 = 107740 um.
[11/24 16:11:47    355s] #Total wire length on LAYER Metal4 = 63328 um.
[11/24 16:11:47    355s] #Total wire length on LAYER Metal5 = 33200 um.
[11/24 16:11:47    355s] #Total wire length on LAYER Metal6 = 18052 um.
[11/24 16:11:47    355s] #Total number of vias = 44017
[11/24 16:11:47    355s] #Up-Via Summary (total 44017):
[11/24 16:11:47    355s] #           
[11/24 16:11:47    355s] #-----------------------
[11/24 16:11:47    355s] # Metal1          22336
[11/24 16:11:47    355s] # Metal2          14578
[11/24 16:11:47    355s] # Metal3           5261
[11/24 16:11:47    355s] # Metal4           1507
[11/24 16:11:47    355s] # Metal5            335
[11/24 16:11:47    355s] #-----------------------
[11/24 16:11:47    355s] #                 44017 
[11/24 16:11:47    355s] #
[11/24 16:11:47    355s] ### track_assign design signature (59): route=545484389
[11/24 16:11:47    355s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:47    355s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:47    355s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1663.75 (MB), peak = 1672.13 (MB)
[11/24 16:11:47    355s] #
[11/24 16:11:47    355s] #number of short segments in preferred routing layers
[11/24 16:11:47    355s] #	
[11/24 16:11:47    355s] #	
[11/24 16:11:47    355s] #
[11/24 16:11:47    355s] #Start post global route fixing for timing critical nets ...
[11/24 16:11:47    355s] #
[11/24 16:11:47    355s] ### update_timing_after_routing starts on Mon Nov 24 16:11:47 2025 with memory = 1663.91 (MB), peak = 1672.13 (MB)
[11/24 16:11:47    355s] ### Time Record (Timing Data Generation) is installed.
[11/24 16:11:47    355s] #* Updating design timing data...
[11/24 16:11:47    355s] #Extracting RC...
[11/24 16:11:47    355s] Un-suppress "**WARN ..." messages.
[11/24 16:11:47    355s] #
[11/24 16:11:47    355s] #Start tQuantus RC extraction...
[11/24 16:11:47    355s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[11/24 16:11:47    355s] #Extract in track assign mode
[11/24 16:11:47    355s] #Start building rc corner(s)...
[11/24 16:11:47    355s] #Number of RC Corner = 1
[11/24 16:11:47    355s] #Corner dtmf_rc_corner /home/shadab/shadab/FPR/QRC/t018s6mm.tch 25.000000 (real) 
[11/24 16:11:47    355s] #METAL_1 -> Metal1 (1)
[11/24 16:11:47    355s] #METAL_2 -> Metal2 (2)
[11/24 16:11:47    355s] #METAL_3 -> Metal3 (3)
[11/24 16:11:47    355s] #METAL_4 -> Metal4 (4)
[11/24 16:11:47    355s] #METAL_5 -> Metal5 (5)
[11/24 16:11:47    355s] #METAL_6 -> Metal6 (6)
[11/24 16:11:47    355s] #SADV_On
[11/24 16:11:47    355s] # Corner(s) : 
[11/24 16:11:47    355s] #dtmf_rc_corner [25.00]
[11/24 16:11:47    355s] # Corner id: 0
[11/24 16:11:47    355s] # Layout Scale: 1.000000
[11/24 16:11:47    355s] # Has Metal Fill model: yes
[11/24 16:11:47    355s] # Temperature was set
[11/24 16:11:47    355s] # Temperature : 25.000000
[11/24 16:11:47    355s] # Ref. Temp   : 25.000000
[11/24 16:11:47    355s] #SADV_Off
[11/24 16:11:47    355s] #total pattern=56 [6, 147]
[11/24 16:11:47    355s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/24 16:11:47    355s] #found CAPMODEL /home/shadab/shadab/FPR/QRC/t018s6mm.tch
[11/24 16:11:47    355s] #found RESMODEL /home/shadab/shadab/FPR/QRC/t018s6mm.tch 25.000000 
[11/24 16:11:47    355s] #number model r/c [1,1] [6,147] read
[11/24 16:11:47    356s] #0 rcmodel(s) requires rebuild
[11/24 16:11:47    356s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.70 (MB), peak = 1672.13 (MB)
[11/24 16:11:48    356s] #Finish check_net_pin_list step Enter extract
[11/24 16:11:48    356s] #Start init net ripin tree building
[11/24 16:11:48    356s] #Finish init net ripin tree building
[11/24 16:11:48    356s] #Cpu time = 00:00:00
[11/24 16:11:48    356s] #Elapsed time = 00:00:00
[11/24 16:11:48    356s] #Increased memory = 0.25 (MB)
[11/24 16:11:48    356s] #Total memory = 1663.79 (MB)
[11/24 16:11:48    356s] #Peak memory = 1672.13 (MB)
[11/24 16:11:48    356s] #begin processing metal fill model file
[11/24 16:11:48    356s] #end processing metal fill model file
[11/24 16:11:48    356s] ### track-assign external-init starts on Mon Nov 24 16:11:48 2025 with memory = 1663.80 (MB), peak = 1672.13 (MB)
[11/24 16:11:48    356s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:48    356s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:48    356s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:48    356s] ### track-assign engine-init starts on Mon Nov 24 16:11:48 2025 with memory = 1663.80 (MB), peak = 1672.13 (MB)
[11/24 16:11:48    356s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:48    356s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[11/24 16:11:48    356s] #
[11/24 16:11:48    356s] #Start Post Track Assignment Wire Spread.
[11/24 16:11:48    356s] #Done with 1940 horizontal wires in 6 hboxes and 1981 vertical wires in 6 hboxes.
[11/24 16:11:48    356s] #Complete Post Track Assignment Wire Spread.
[11/24 16:11:48    356s] #
[11/24 16:11:48    356s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:48    356s] #Length limit = 200 pitches
[11/24 16:11:48    356s] #opt mode = 2
[11/24 16:11:48    356s] #Finish check_net_pin_list step Fix net pin list
[11/24 16:11:48    356s] #Start generate extraction boxes.
[11/24 16:11:48    356s] #
[11/24 16:11:48    356s] #Extract using 30 x 30 Hboxes
[11/24 16:11:48    356s] #7x7 initial hboxes
[11/24 16:11:48    356s] #Use area based hbox pruning.
[11/24 16:11:48    356s] #0/0 hboxes pruned.
[11/24 16:11:48    356s] #Complete generating extraction boxes.
[11/24 16:11:48    356s] #Extract 36 hboxes with single thread on machine with  Core_i5 4.01GHz 12288KB Cache 12CPU...
[11/24 16:11:48    356s] #Process 0 special clock nets for rc extraction
[11/24 16:11:48    356s] #Total 6412 nets were built. 217 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/24 16:11:51    359s] #Run Statistics for Extraction:
[11/24 16:11:51    359s] #   Cpu time = 00:00:03, elapsed time = 00:00:03 .
[11/24 16:11:51    359s] #   Increased memory =    10.88 (MB), total memory =  1674.80 (MB), peak memory =  1691.11 (MB)
[11/24 16:11:51    359s] #
[11/24 16:11:51    359s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/24 16:11:51    359s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1662.65 (MB), peak = 1691.11 (MB)
[11/24 16:11:51    359s] #RC Statistics: 27742 Res, 18153 Ground Cap, 6305 XCap (Edge to Edge)
[11/24 16:11:51    359s] #RC V/H edge ratio: 0.41, Avg V/H Edge Length: 8826.60 (18249), Avg L-Edge Length: 41491.62 (5590)
[11/24 16:11:51    359s] #Register nets and terms for rcdb /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d
[11/24 16:11:52    359s] #Finish registering nets and terms for rcdb.
[11/24 16:11:52    359s] #Start writing RC data.
[11/24 16:11:52    359s] #Finish writing RC data
[11/24 16:11:52    359s] #Finish writing rcdb with 41454 nodes, 35042 edges, and 16034 xcaps
[11/24 16:11:52    359s] #217 inserted nodes are removed
[11/24 16:11:52    359s] ### track-assign external-init starts on Mon Nov 24 16:11:52 2025 with memory = 1668.19 (MB), peak = 1691.11 (MB)
[11/24 16:11:52    359s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:52    359s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:52    359s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:52    359s] ### track-assign engine-init starts on Mon Nov 24 16:11:52 2025 with memory = 1668.19 (MB), peak = 1691.11 (MB)
[11/24 16:11:52    359s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:52    359s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:52    359s] #Remove Post Track Assignment Wire Spread
[11/24 16:11:52    359s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:52    359s] Restoring parasitic data from file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d' ...
[11/24 16:11:52    359s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d' for reading (mem: 2342.141M)
[11/24 16:11:52    359s] Reading RCDB with compressed RC data.
[11/24 16:11:52    359s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d' for content verification (mem: 2342.141M)
[11/24 16:11:52    359s] Reading RCDB with compressed RC data.
[11/24 16:11:52    359s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d': 0 access done (mem: 2342.141M)
[11/24 16:11:52    359s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d': 0 access done (mem: 2342.141M)
[11/24 16:11:52    359s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2342.141M)
[11/24 16:11:52    359s] Following multi-corner parasitics specified:
[11/24 16:11:52    359s] 	/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d (rcdb)
[11/24 16:11:52    359s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d' for reading (mem: 2342.141M)
[11/24 16:11:52    359s] Reading RCDB with compressed RC data.
[11/24 16:11:52    359s] 		Cell DTMF_CHIP has rcdb /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d specified
[11/24 16:11:52    359s] Cell DTMF_CHIP, hinst 
[11/24 16:11:52    359s] processing rcdb (/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d) for hinst (top) of cell (DTMF_CHIP);
[11/24 16:11:52    359s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/nr28037_rjMCQK.rcdb.d': 0 access done (mem: 2342.141M)
[11/24 16:11:52    359s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2318.141M)
[11/24 16:11:52    359s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_0uysRF.rcdb.d/DTMF_CHIP.rcdb.d' for reading (mem: 2318.141M)
[11/24 16:11:52    359s] Reading RCDB with compressed RC data.
[11/24 16:11:52    360s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_0uysRF.rcdb.d/DTMF_CHIP.rcdb.d': 0 access done (mem: 2318.141M)
[11/24 16:11:52    360s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2318.141M)
[11/24 16:11:52    360s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 2318.141M)
[11/24 16:11:52    360s] #
[11/24 16:11:52    360s] #Restore RCDB.
[11/24 16:11:52    360s] ### track-assign external-init starts on Mon Nov 24 16:11:52 2025 with memory = 1666.99 (MB), peak = 1691.11 (MB)
[11/24 16:11:52    360s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:52    360s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:52    360s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:52    360s] ### track-assign engine-init starts on Mon Nov 24 16:11:52 2025 with memory = 1666.99 (MB), peak = 1691.11 (MB)
[11/24 16:11:52    360s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:52    360s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:52    360s] #Remove Post Track Assignment Wire Spread
[11/24 16:11:52    360s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:52    360s] #
[11/24 16:11:52    360s] #Complete tQuantus RC extraction.
[11/24 16:11:52    360s] #Cpu time = 00:00:05
[11/24 16:11:52    360s] #Elapsed time = 00:00:05
[11/24 16:11:52    360s] #Increased memory = 1.94 (MB)
[11/24 16:11:52    360s] #Total memory = 1665.84 (MB)
[11/24 16:11:52    360s] #Peak memory = 1691.11 (MB)
[11/24 16:11:52    360s] #
[11/24 16:11:52    360s] Un-suppress "**WARN ..." messages.
[11/24 16:11:52    360s] #RC Extraction Completed...
[11/24 16:11:52    360s] ### update_timing starts on Mon Nov 24 16:11:52 2025 with memory = 1665.84 (MB), peak = 1691.11 (MB)
[11/24 16:11:52    360s] AAE_INFO: switching -siAware from false to true ...
[11/24 16:11:53    360s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/24 16:11:53    360s] ### generate_timing_data starts on Mon Nov 24 16:11:53 2025 with memory = 1648.14 (MB), peak = 1691.11 (MB)
[11/24 16:11:53    360s] #Reporting timing...
[11/24 16:11:53    360s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/24 16:11:53    360s] ### report_timing starts on Mon Nov 24 16:11:53 2025 with memory = 1648.20 (MB), peak = 1691.11 (MB)
[11/24 16:11:55    363s] ### report_timing cpu:00:00:02, real:00:00:03, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:55    363s] #Normalized TNS: -1.962 -> -0.280, r2r -1.956 -> -0.279, unit 1000.000, clk period 7.000 (ns)
[11/24 16:11:55    363s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1656.32 (MB), peak = 1691.11 (MB)
[11/24 16:11:55    363s] #Library Standard Delay: 52.50ps
[11/24 16:11:55    363s] #Slack threshold: 0.00ps
[11/24 16:11:55    363s] ### generate_net_cdm_timing starts on Mon Nov 24 16:11:55 2025 with memory = 1656.32 (MB), peak = 1691.11 (MB)
[11/24 16:11:56    363s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:56    363s] #*** Analyzed 9 timing critical paths, and collected 7.
[11/24 16:11:56    363s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1657.37 (MB), peak = 1691.11 (MB)
[11/24 16:11:56    363s] ### Use bna from skp: 0
[11/24 16:11:56    363s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.01 (MB), peak = 1691.11 (MB)
[11/24 16:11:56    363s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/24 16:11:56    363s] Worst slack reported in the design = 0.029486 (late)
[11/24 16:11:56    363s] *** writeDesignTiming (0:00:00.3) ***
[11/24 16:11:56    363s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.50 (MB), peak = 1691.11 (MB)
[11/24 16:11:56    363s] Un-suppress "**WARN ..." messages.
[11/24 16:11:56    363s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:56    363s] #Number of victim nets: 0
[11/24 16:11:56    363s] #Number of aggressor nets: 0
[11/24 16:11:56    363s] #Number of weak nets: 72
[11/24 16:11:56    363s] #Number of critical nets: 72
[11/24 16:11:56    363s] #	level 1 [-1803.8,   -1.9]: 68 nets
[11/24 16:11:56    363s] #	level 2 [-1803.8, -1000.0]: 2 nets
[11/24 16:11:56    363s] #	level 3 [-1803.8, -1000.0]: 2 nets
[11/24 16:11:56    363s] #Total number of nets: 6412
[11/24 16:11:56    363s] ### update_timing cpu:00:00:03, real:00:00:04, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:56    363s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 16:11:56    363s] ### update_timing_after_routing cpu:00:00:08, real:00:00:09, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:56    363s] #Total number of significant detoured timing critical nets is 0
[11/24 16:11:56    363s] #Total number of selected detoured timing critical nets is 2
[11/24 16:11:56    363s] #Setup timing driven post global route constraints on 72 nets
[11/24 16:11:56    363s] #7 critical nets are selected for extra spacing.
[11/24 16:11:56    363s] #Postfix stack gain threshold: Min=0.2 ps, 1-stack=105 ps
[11/24 16:11:57    364s] #0 nets (0 um) assigned to layer Metal5
[11/24 16:11:57    364s] #0 inserted nodes are removed
[11/24 16:11:57    364s] ### Time Record (Data Preparation) is installed.
[11/24 16:11:57    364s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:11:57    364s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 16:11:57 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:57    364s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:57    364s] ### cal_base_flow starts on Mon Nov 24 16:11:57 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:57    364s] ### init_flow_edge starts on Mon Nov 24 16:11:57 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:57    364s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:57    364s] ### cal_flow starts on Mon Nov 24 16:11:57 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### report_overcon starts on Mon Nov 24 16:11:58 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] #
[11/24 16:11:58    364s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 16:11:58    364s] #
[11/24 16:11:58    364s] #                 OverCon       OverCon       OverCon       OverCon          
[11/24 16:11:58    364s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/24 16:11:58    364s] #     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon  Flow/Cap
[11/24 16:11:58    364s] #  ----------------------------------------------------------------------------------------
[11/24 16:11:58    364s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
[11/24 16:11:58    364s] #  Metal2      176(1.09%)    111(0.69%)     35(0.22%)      4(0.02%)   (2.01%)     0.15  
[11/24 16:11:58    364s] #  Metal3       52(0.34%)      3(0.02%)      1(0.01%)      0(0.00%)   (0.36%)     0.13  
[11/24 16:11:58    364s] #  Metal4       24(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)     0.11  
[11/24 16:11:58    364s] #  Metal5        2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.05  
[11/24 16:11:58    364s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[11/24 16:11:58    364s] #  ----------------------------------------------------------------------------------------
[11/24 16:11:58    364s] #     Total    254(0.26%)    114(0.12%)     36(0.04%)      4(0.00%)   (0.41%)
[11/24 16:11:58    364s] #
[11/24 16:11:58    364s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
[11/24 16:11:58    364s] #  Overflow after GR: 0.06% H + 0.36% V
[11/24 16:11:58    364s] #
[11/24 16:11:58    364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### cal_base_flow starts on Mon Nov 24 16:11:58 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### init_flow_edge starts on Mon Nov 24 16:11:58 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### cal_flow starts on Mon Nov 24 16:11:58 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### generate_cong_map_content starts on Mon Nov 24 16:11:58 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### Sync with Inovus CongMap starts on Mon Nov 24 16:11:58 2025 with memory = 1669.57 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] #Hotspot report including placement blocked areas
[11/24 16:11:58    364s] OPERPROF: Starting HotSpotCal at level 1, MEM:2326.4M, EPOCH TIME: 1763980918.035412
[11/24 16:11:58    364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:58    364s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/24 16:11:58    364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:58    364s] [hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[11/24 16:11:58    364s] [hotspot] |   Metal2(V)    |             33.22 |             88.89 |   423.36   645.12   483.84   987.84 |
[11/24 16:11:58    364s] [hotspot] |   Metal3(H)    |              7.56 |             11.56 |   423.36   685.44   463.68   766.08 |
[11/24 16:11:58    364s] [hotspot] |   Metal4(V)    |              0.44 |              1.33 |  1008.00   564.48  1048.32   604.79 |
[11/24 16:11:58    364s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 16:11:58    364s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 16:11:58    364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:58    364s] [hotspot] |      worst     | (Metal2)    33.22 | (Metal2)    88.89 |                                     |
[11/24 16:11:58    364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:58    364s] [hotspot] |   all layers   |             26.00 |             83.11 |                                     |
[11/24 16:11:58    364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 16:11:58    364s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 26.00, normalized total congestion hotspot area = 83.11 (area is in unit of 4 std-cell row bins)
[11/24 16:11:58    364s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 26.00/83.11 (area is in unit of 4 std-cell row bins)
[11/24 16:11:58    364s] [hotspot] max/total 26.00/83.11, big hotspot (>10) total 56.44
[11/24 16:11:58    364s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/24 16:11:58    364s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:58    364s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/24 16:11:58    364s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:58    364s] [hotspot] |  1  |   403.19   645.12   483.84   866.88 |       26.89   |
[11/24 16:11:58    364s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:58    364s] [hotspot] |  2  |  1008.00   564.48  1068.47   745.91 |       19.00   |
[11/24 16:11:58    364s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:58    364s] [hotspot] |  3  |   907.20   624.96   967.68   745.91 |       11.00   |
[11/24 16:11:58    364s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:58    364s] [hotspot] |  4  |   423.36   887.03   463.68   967.68 |        7.11   |
[11/24 16:11:58    364s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:58    364s] [hotspot] |  5  |   705.60   604.79   766.08   665.27 |        6.22   |
[11/24 16:11:58    364s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 16:11:58    364s] Top 5 hotspots total area: 70.22
[11/24 16:11:58    364s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.051, MEM:2326.4M, EPOCH TIME: 1763980918.086544
[11/24 16:11:58    364s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### update starts on Mon Nov 24 16:11:58 2025 with memory = 1669.91 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### report_overcon starts on Mon Nov 24 16:11:58 2025 with memory = 1669.91 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] ### report_overcon starts on Mon Nov 24 16:11:58 2025 with memory = 1669.91 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] #Max overcon = 10 tracks.
[11/24 16:11:58    364s] #Total overcon = 0.42%.
[11/24 16:11:58    364s] #Worst layer Gcell overcon rate = 0.39%.
[11/24 16:11:58    364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    364s] #
[11/24 16:11:58    364s] #----------------------------------------------------
[11/24 16:11:58    364s] # Summary of active signal nets routing constraints
[11/24 16:11:58    364s] #+--------------------------+-----------+
[11/24 16:11:58    364s] #| Avoid Detour             |        53 |
[11/24 16:11:58    364s] #| Prefer Extra Space       |        44 |
[11/24 16:11:58    364s] #+--------------------------+-----------+
[11/24 16:11:58    364s] #
[11/24 16:11:58    364s] #----------------------------------------------------
[11/24 16:11:58    364s] #Complete Global Routing.
[11/24 16:11:58    364s] #Total number of nets with non-default rule or having extra spacing = 63
[11/24 16:11:58    364s] #Total wire length = 307531 um.
[11/24 16:11:58    364s] #Total half perimeter of net bounding box = 279253 um.
[11/24 16:11:58    364s] #Total wire length on LAYER Metal1 = 11479 um.
[11/24 16:11:58    364s] #Total wire length on LAYER Metal2 = 73718 um.
[11/24 16:11:58    364s] #Total wire length on LAYER Metal3 = 107742 um.
[11/24 16:11:58    364s] #Total wire length on LAYER Metal4 = 63330 um.
[11/24 16:11:58    364s] #Total wire length on LAYER Metal5 = 33210 um.
[11/24 16:11:58    364s] #Total wire length on LAYER Metal6 = 18052 um.
[11/24 16:11:58    364s] #Total number of vias = 44017
[11/24 16:11:58    364s] #Up-Via Summary (total 44017):
[11/24 16:11:58    364s] #           
[11/24 16:11:58    364s] #-----------------------
[11/24 16:11:58    364s] # Metal1          22336
[11/24 16:11:58    364s] # Metal2          14578
[11/24 16:11:58    364s] # Metal3           5261
[11/24 16:11:58    364s] # Metal4           1507
[11/24 16:11:58    364s] # Metal5            335
[11/24 16:11:58    364s] #-----------------------
[11/24 16:11:58    364s] #                 44017 
[11/24 16:11:58    364s] #
[11/24 16:11:58    364s] #Total number of involved regular nets 1244
[11/24 16:11:58    364s] #Maximum src to sink distance  1486.3
[11/24 16:11:58    364s] #Average of max src_to_sink distance  123.9
[11/24 16:11:58    364s] #Average of ave src_to_sink distance  79.7
[11/24 16:11:58    364s] #Total number of involved priority nets 19
[11/24 16:11:58    364s] #Maximum src to sink distance for priority net 466.2
[11/24 16:11:58    364s] #Average of max src_to_sink distance for priority net 168.0
[11/24 16:11:58    364s] #Average of ave src_to_sink distance for priority net 117.4
[11/24 16:11:58    364s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1665.32 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### run_free_timing_graph starts on Mon Nov 24 16:11:58 2025 with memory = 1665.32 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    364s] ### Time Record (Timing Data Generation) is installed.
[11/24 16:11:58    365s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 16:11:58    365s] ### run_free_timing_graph cpu:00:00:00, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:58    365s] ### run_build_timing_graph starts on Mon Nov 24 16:11:58 2025 with memory = 1652.90 (MB), peak = 1691.11 (MB)
[11/24 16:11:58    365s] ### Time Record (Timing Data Generation) is installed.
[11/24 16:11:58    365s] Current (total cpu=0:06:05, real=0:41:11, peak res=1691.1M, current mem=1586.2M)
[11/24 16:11:59    365s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1624.7M, current mem=1624.7M)
[11/24 16:11:59    365s] Current (total cpu=0:06:05, real=0:41:12, peak res=1691.1M, current mem=1624.7M)
[11/24 16:11:59    365s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 16:11:59    365s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:59    365s] ### track-assign external-init starts on Mon Nov 24 16:11:59 2025 with memory = 1624.77 (MB), peak = 1691.11 (MB)
[11/24 16:11:59    365s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:59    365s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:59    365s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:59    365s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1624.77 (MB), peak = 1691.11 (MB)
[11/24 16:11:59    365s] #* Importing design timing data...
[11/24 16:11:59    365s] #Number of victim nets: 0
[11/24 16:11:59    365s] #Number of aggressor nets: 0
[11/24 16:11:59    365s] #Number of weak nets: 72
[11/24 16:11:59    365s] #Number of critical nets: 72
[11/24 16:11:59    365s] #	level 1 [-1803.8,   -1.9]: 68 nets
[11/24 16:11:59    365s] #	level 2 [-1803.8, -1000.0]: 2 nets
[11/24 16:11:59    365s] #	level 3 [-1803.8, -1000.0]: 2 nets
[11/24 16:11:59    365s] #Total number of nets: 6412
[11/24 16:11:59    365s] ### track-assign engine-init starts on Mon Nov 24 16:11:59 2025 with memory = 1624.77 (MB), peak = 1691.11 (MB)
[11/24 16:11:59    365s] ### Time Record (Track Assignment) is installed.
[11/24 16:11:59    365s] #
[11/24 16:11:59    365s] #timing driven effort level: 3
[11/24 16:11:59    365s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:59    365s] ### track-assign core-engine starts on Mon Nov 24 16:11:59 2025 with memory = 1624.77 (MB), peak = 1691.11 (MB)
[11/24 16:11:59    365s] #Start Track Assignment With Timing Driven.
[11/24 16:11:59    365s] #Done with 319 horizontal wires in 6 hboxes and 378 vertical wires in 6 hboxes.
[11/24 16:11:59    365s] #Done with 28 horizontal wires in 6 hboxes and 87 vertical wires in 6 hboxes.
[11/24 16:11:59    366s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[11/24 16:11:59    366s] #
[11/24 16:11:59    366s] #Track assignment summary:
[11/24 16:11:59    366s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/24 16:11:59    366s] #------------------------------------------------------------------------
[11/24 16:11:59    366s] # Metal1     11400.91 	  0.44%  	  0.00% 	  0.44%
[11/24 16:11:59    366s] # Metal2     74024.75 	  0.62%  	  0.00% 	  0.57%
[11/24 16:11:59    366s] # Metal3    104660.97 	  0.08%  	  0.00% 	  0.00%
[11/24 16:11:59    366s] # Metal4     60220.73 	  0.18%  	  0.00% 	  0.10%
[11/24 16:11:59    366s] # Metal5     32741.56 	  0.08%  	  0.00% 	  0.00%
[11/24 16:11:59    366s] # Metal6     17817.92 	  0.15%  	  0.00% 	  0.15%
[11/24 16:11:59    366s] #------------------------------------------------------------------------
[11/24 16:11:59    366s] # All      300866.83  	  0.25% 	  0.00% 	  0.15%
[11/24 16:11:59    366s] #Complete Track Assignment With Timing Driven.
[11/24 16:11:59    366s] #Total number of nets with non-default rule or having extra spacing = 63
[11/24 16:11:59    366s] #Total wire length = 307703 um.
[11/24 16:11:59    366s] #Total half perimeter of net bounding box = 279253 um.
[11/24 16:11:59    366s] #Total wire length on LAYER Metal1 = 11479 um.
[11/24 16:11:59    366s] #Total wire length on LAYER Metal2 = 73944 um.
[11/24 16:11:59    366s] #Total wire length on LAYER Metal3 = 107687 um.
[11/24 16:11:59    366s] #Total wire length on LAYER Metal4 = 63346 um.
[11/24 16:11:59    366s] #Total wire length on LAYER Metal5 = 33195 um.
[11/24 16:11:59    366s] #Total wire length on LAYER Metal6 = 18052 um.
[11/24 16:11:59    366s] #Total number of vias = 44017
[11/24 16:11:59    366s] #Up-Via Summary (total 44017):
[11/24 16:11:59    366s] #           
[11/24 16:11:59    366s] #-----------------------
[11/24 16:11:59    366s] # Metal1          22336
[11/24 16:11:59    366s] # Metal2          14578
[11/24 16:11:59    366s] # Metal3           5261
[11/24 16:11:59    366s] # Metal4           1507
[11/24 16:11:59    366s] # Metal5            335
[11/24 16:11:59    366s] #-----------------------
[11/24 16:11:59    366s] #                 44017 
[11/24 16:11:59    366s] #
[11/24 16:11:59    366s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:11:59    366s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:11:59    366s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1630.28 (MB), peak = 1691.11 (MB)
[11/24 16:11:59    366s] #
[11/24 16:11:59    366s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/24 16:11:59    366s] #Cpu time = 00:00:21
[11/24 16:11:59    366s] #Elapsed time = 00:00:24
[11/24 16:11:59    366s] #Increased memory = 21.27 (MB)
[11/24 16:11:59    366s] #Total memory = 1629.95 (MB)
[11/24 16:11:59    366s] #Peak memory = 1691.11 (MB)
[11/24 16:11:59    366s] #WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
[11/24 16:11:59    366s] ### Time Record (Detail Routing) is installed.
[11/24 16:11:59    366s] #Start reading timing information from file .timing_file_28037.tif.gz ...
[11/24 16:11:59    366s] #Read in timing information for 57 ports, 6176 instances from timing file .timing_file_28037.tif.gz.
[11/24 16:11:59    366s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 16:11:59    366s] #
[11/24 16:11:59    366s] #Start Detail Routing..
[11/24 16:11:59    366s] #start initial detail routing ...
[11/24 16:11:59    366s] ### Design has 0 dirty nets, 5607 dirty-areas), has valid drcs
[11/24 16:12:25    391s] ### Routing stats: routing = 28.83% drc-check-only = 17.05% dirty-area = 18.70%
[11/24 16:12:25    391s] #   number of violations = 16
[11/24 16:12:25    391s] #
[11/24 16:12:25    391s] #    By Layer and Type :
[11/24 16:12:25    391s] #	         MetSpc    Short     Loop   Totals
[11/24 16:12:25    391s] #	Metal1        0        0        0        0
[11/24 16:12:25    391s] #	Metal2        4       10        1       15
[11/24 16:12:25    391s] #	Metal3        0        1        0        1
[11/24 16:12:25    391s] #	Totals        4       11        1       16
[11/24 16:12:25    391s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1642.86 (MB), peak = 1691.11 (MB)
[11/24 16:12:25    391s] #start 1st optimization iteration ...
[11/24 16:12:25    392s] ### Routing stats: routing = 28.83% drc-check-only = 17.05% dirty-area = 18.70%
[11/24 16:12:25    392s] #   number of violations = 2
[11/24 16:12:25    392s] #
[11/24 16:12:25    392s] #    By Layer and Type :
[11/24 16:12:25    392s] #	          Short   Totals
[11/24 16:12:25    392s] #	Metal1        0        0
[11/24 16:12:25    392s] #	Metal2        2        2
[11/24 16:12:25    392s] #	Totals        2        2
[11/24 16:12:25    392s] #    number of process antenna violations = 93
[11/24 16:12:25    392s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.77 (MB), peak = 1691.11 (MB)
[11/24 16:12:25    392s] #Complete Detail Routing.
[11/24 16:12:25    392s] #Total number of nets with non-default rule or having extra spacing = 63
[11/24 16:12:25    392s] #Total wire length = 328780 um.
[11/24 16:12:25    392s] #Total half perimeter of net bounding box = 279253 um.
[11/24 16:12:25    392s] #Total wire length on LAYER Metal1 = 25180 um.
[11/24 16:12:25    392s] #Total wire length on LAYER Metal2 = 98202 um.
[11/24 16:12:25    392s] #Total wire length on LAYER Metal3 = 101359 um.
[11/24 16:12:25    392s] #Total wire length on LAYER Metal4 = 57590 um.
[11/24 16:12:25    392s] #Total wire length on LAYER Metal5 = 28688 um.
[11/24 16:12:25    392s] #Total wire length on LAYER Metal6 = 17762 um.
[11/24 16:12:25    392s] #Total number of vias = 45072
[11/24 16:12:25    392s] #Total number of multi-cut vias = 25869 ( 57.4%)
[11/24 16:12:25    392s] #Total number of single cut vias = 19203 ( 42.6%)
[11/24 16:12:25    392s] #Up-Via Summary (total 45072):
[11/24 16:12:25    392s] #                   single-cut          multi-cut      Total
[11/24 16:12:25    392s] #-----------------------------------------------------------
[11/24 16:12:25    392s] # Metal1         10649 ( 45.9%)     12556 ( 54.1%)      23205
[11/24 16:12:25    392s] # Metal2          6173 ( 38.9%)      9682 ( 61.1%)      15855
[11/24 16:12:25    392s] # Metal3          1976 ( 42.4%)      2689 ( 57.6%)       4665
[11/24 16:12:25    392s] # Metal4           333 ( 30.7%)       751 ( 69.3%)       1084
[11/24 16:12:25    392s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:12:25    392s] #-----------------------------------------------------------
[11/24 16:12:25    392s] #                19203 ( 42.6%)     25869 ( 57.4%)      45072 
[11/24 16:12:25    392s] #
[11/24 16:12:25    392s] #Total number of DRC violations = 2
[11/24 16:12:25    392s] #Total number of violations on LAYER Metal1 = 0
[11/24 16:12:25    392s] #Total number of violations on LAYER Metal2 = 2
[11/24 16:12:25    392s] #Total number of violations on LAYER Metal3 = 0
[11/24 16:12:25    392s] #Total number of violations on LAYER Metal4 = 0
[11/24 16:12:25    392s] #Total number of violations on LAYER Metal5 = 0
[11/24 16:12:25    392s] #Total number of violations on LAYER Metal6 = 0
[11/24 16:12:25    392s] ### Time Record (Detail Routing) is uninstalled.
[11/24 16:12:25    392s] #Cpu time = 00:00:26
[11/24 16:12:25    392s] #Elapsed time = 00:00:26
[11/24 16:12:25    392s] #Increased memory = 11.83 (MB)
[11/24 16:12:25    392s] #Total memory = 1641.79 (MB)
[11/24 16:12:25    392s] #Peak memory = 1691.11 (MB)
[11/24 16:12:25    392s] ### Time Record (Shielding) is installed.
[11/24 16:12:25    392s] #Analyzing shielding information. 
[11/24 16:12:25    392s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[11/24 16:12:25    392s] #  Bottom shield layer is layer 1.
[11/24 16:12:25    392s] #  Bottom routing layer for shield is layer 1.
[11/24 16:12:25    392s] #  Start shielding step 1
[11/24 16:12:25    392s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.85 (MB), peak = 1691.11 (MB)
[11/24 16:12:25    392s] #  Start shielding step 2 
[11/24 16:12:25    392s] #    Inner loop #1
[11/24 16:12:26    392s] #    Inner loop #2
[11/24 16:12:26    392s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.91 (MB), peak = 1691.11 (MB)
[11/24 16:12:26    392s] #  Start shielding step 3
[11/24 16:12:26    392s] #    Start loop 1
[11/24 16:12:26    392s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.70 (MB), peak = 1691.11 (MB)
[11/24 16:12:26    392s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.70 (MB), peak = 1691.11 (MB)
[11/24 16:12:26    392s] #  Start shielding step 4
[11/24 16:12:26    392s] #    Inner loop #1
[11/24 16:12:26    392s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.71 (MB), peak = 1691.11 (MB)
[11/24 16:12:26    392s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.71 (MB), peak = 1691.11 (MB)
[11/24 16:12:26    392s] #-------------------------------------------------------------------------------
[11/24 16:12:26    392s] #
[11/24 16:12:26    392s] #	Shielding Summary
[11/24 16:12:26    392s] #-------------------------------------------------------------------------------
[11/24 16:12:26    392s] #Primary shielding net(s): VDD 
[11/24 16:12:26    392s] #Opportunistic shielding net(s): VSS
[11/24 16:12:26    392s] #
[11/24 16:12:26    392s] #Number of nets with shield attribute: 1
[11/24 16:12:26    392s] #Number of nets reported: 1
[11/24 16:12:26    392s] #Number of nets without shielding: 0
[11/24 16:12:26    392s] #Average ratio                   : 0.725
[11/24 16:12:26    392s] #
[11/24 16:12:26    392s] #Name   Average Length     Shield    Ratio
[11/24 16:12:26    392s] #Metal2:         146.4      181.3     0.619
[11/24 16:12:26    392s] #Metal3:          56.1      112.2     1.000
[11/24 16:12:26    392s] #-------------------------------------------------------------------------------
[11/24 16:12:26    392s] #Bottom shield layer (Metal1) and above: 
[11/24 16:12:26    392s] #Average (BotShieldLayer) ratio  : 0.725
[11/24 16:12:26    392s] #
[11/24 16:12:26    392s] #Name    Actual Length     Shield    Ratio
[11/24 16:12:26    392s] #Metal2:         146.4      181.3     0.619
[11/24 16:12:26    392s] #Metal3:          56.1      112.2     1.000
[11/24 16:12:26    392s] #-------------------------------------------------------------------------------
[11/24 16:12:26    392s] #No preferred routing layer range specified
[11/24 16:12:26    392s] #Done Shielding:    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1641.72 (MB), peak = 1691.11 (MB)
[11/24 16:12:26    392s] ### Time Record (Shielding) is uninstalled.
[11/24 16:12:26    392s] ### Time Record (Data Preparation) is installed.
[11/24 16:12:26    392s] #Start routing data preparation on Mon Nov 24 16:12:26 2025
[11/24 16:12:26    392s] #
[11/24 16:12:26    392s] #Minimum voltage of a net in the design = 0.000.
[11/24 16:12:26    392s] #Maximum voltage of a net in the design = 1.980.
[11/24 16:12:26    392s] #Voltage range [0.000 - 1.980] has 6844 nets.
[11/24 16:12:26    392s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 16:12:26    392s] #Voltage range [1.620 - 1.980] has 1 net.
[11/24 16:12:26    392s] ### Time Record (Cell Pin Access) is installed.
[11/24 16:12:26    392s] #Initial pin access analysis.
[11/24 16:12:26    392s] #Detail pin access analysis.
[11/24 16:12:26    392s] ### Time Record (Cell Pin Access) is uninstalled.
[11/24 16:12:26    392s] #Regenerating Ggrids automatically.
[11/24 16:12:26    392s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/24 16:12:26    392s] #Using automatically generated G-grids.
[11/24 16:12:26    392s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/24 16:12:26    392s] #Done routing data preparation.
[11/24 16:12:26    392s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.86 (MB), peak = 1691.11 (MB)
[11/24 16:12:26    392s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:12:26    392s] #Set shielded net as skip routing for Post Route optimization.
[11/24 16:12:27    393s] ### Time Record (Post Route Wire Spreading) is installed.
[11/24 16:12:27    393s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 16:12:27    393s] #
[11/24 16:12:27    393s] #Start Post Route wire spreading..
[11/24 16:12:27    393s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 16:12:27    393s] #
[11/24 16:12:27    393s] #Start DRC checking..
[11/24 16:12:29    395s] #   number of violations = 2
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] #    By Layer and Type :
[11/24 16:12:29    395s] #	          Short   Totals
[11/24 16:12:29    395s] #	Metal1        0        0
[11/24 16:12:29    395s] #	Metal2        2        2
[11/24 16:12:29    395s] #	Totals        2        2
[11/24 16:12:29    395s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1643.66 (MB), peak = 1691.11 (MB)
[11/24 16:12:29    395s] #CELL_VIEW DTMF_CHIP,init has 2 DRC violations
[11/24 16:12:29    395s] #Total number of DRC violations = 2
[11/24 16:12:29    395s] #Total number of process antenna violations = 38
[11/24 16:12:29    395s] #Total number of net violated process antenna rule = 30
[11/24 16:12:29    395s] #Total number of violations on LAYER Metal1 = 0
[11/24 16:12:29    395s] #Total number of violations on LAYER Metal2 = 2
[11/24 16:12:29    395s] #Total number of violations on LAYER Metal3 = 0
[11/24 16:12:29    395s] #Total number of violations on LAYER Metal4 = 0
[11/24 16:12:29    395s] #Total number of violations on LAYER Metal5 = 0
[11/24 16:12:29    395s] #Total number of violations on LAYER Metal6 = 0
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] #Start data preparation for wire spreading...
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] #Data preparation is done on Mon Nov 24 16:12:29 2025
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] ### track-assign engine-init starts on Mon Nov 24 16:12:29 2025 with memory = 1643.66 (MB), peak = 1691.11 (MB)
[11/24 16:12:29    395s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] #Start Post Route Wire Spread.
[11/24 16:12:29    395s] #Done with 1501 horizontal wires in 11 hboxes and 1175 vertical wires in 11 hboxes.
[11/24 16:12:29    395s] #Complete Post Route Wire Spread.
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] #Total number of nets with non-default rule or having extra spacing = 62
[11/24 16:12:29    395s] #Total wire length = 332349 um.
[11/24 16:12:29    395s] #Total half perimeter of net bounding box = 279048 um.
[11/24 16:12:29    395s] #Total wire length on LAYER Metal1 = 25339 um.
[11/24 16:12:29    395s] #Total wire length on LAYER Metal2 = 98540 um.
[11/24 16:12:29    395s] #Total wire length on LAYER Metal3 = 102317 um.
[11/24 16:12:29    395s] #Total wire length on LAYER Metal4 = 58522 um.
[11/24 16:12:29    395s] #Total wire length on LAYER Metal5 = 29687 um.
[11/24 16:12:29    395s] #Total wire length on LAYER Metal6 = 17944 um.
[11/24 16:12:29    395s] #Total number of vias = 45067
[11/24 16:12:29    395s] #Total number of multi-cut vias = 25869 ( 57.4%)
[11/24 16:12:29    395s] #Total number of single cut vias = 19198 ( 42.6%)
[11/24 16:12:29    395s] #Up-Via Summary (total 45067):
[11/24 16:12:29    395s] #                   single-cut          multi-cut      Total
[11/24 16:12:29    395s] #-----------------------------------------------------------
[11/24 16:12:29    395s] # Metal1         10646 ( 45.9%)     12556 ( 54.1%)      23202
[11/24 16:12:29    395s] # Metal2          6171 ( 38.9%)      9682 ( 61.1%)      15853
[11/24 16:12:29    395s] # Metal3          1976 ( 42.4%)      2689 ( 57.6%)       4665
[11/24 16:12:29    395s] # Metal4           333 ( 30.7%)       751 ( 69.3%)       1084
[11/24 16:12:29    395s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:12:29    395s] #-----------------------------------------------------------
[11/24 16:12:29    395s] #                19198 ( 42.6%)     25869 ( 57.4%)      45067 
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 16:12:29    395s] #
[11/24 16:12:29    395s] #Start DRC checking..
[11/24 16:12:31    397s] #   number of violations = 2
[11/24 16:12:31    397s] #
[11/24 16:12:31    397s] #    By Layer and Type :
[11/24 16:12:31    397s] #	          Short   Totals
[11/24 16:12:31    397s] #	Metal1        0        0
[11/24 16:12:31    397s] #	Metal2        2        2
[11/24 16:12:31    397s] #	Totals        2        2
[11/24 16:12:31    397s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1647.61 (MB), peak = 1691.11 (MB)
[11/24 16:12:31    397s] #CELL_VIEW DTMF_CHIP,init has 2 DRC violations
[11/24 16:12:31    397s] #Total number of DRC violations = 2
[11/24 16:12:31    397s] #Total number of process antenna violations = 38
[11/24 16:12:31    397s] #Total number of net violated process antenna rule = 30
[11/24 16:12:31    397s] #Total number of violations on LAYER Metal1 = 0
[11/24 16:12:31    397s] #Total number of violations on LAYER Metal2 = 2
[11/24 16:12:31    397s] #Total number of violations on LAYER Metal3 = 0
[11/24 16:12:31    397s] #Total number of violations on LAYER Metal4 = 0
[11/24 16:12:31    397s] #Total number of violations on LAYER Metal5 = 0
[11/24 16:12:31    397s] #Total number of violations on LAYER Metal6 = 0
[11/24 16:12:32    398s] #   number of violations = 2
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] #    By Layer and Type :
[11/24 16:12:32    398s] #	          Short   Totals
[11/24 16:12:32    398s] #	Metal1        0        0
[11/24 16:12:32    398s] #	Metal2        2        2
[11/24 16:12:32    398s] #	Totals        2        2
[11/24 16:12:32    398s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1647.61 (MB), peak = 1691.11 (MB)
[11/24 16:12:32    398s] #CELL_VIEW DTMF_CHIP,init has 2 DRC violations
[11/24 16:12:32    398s] #Total number of DRC violations = 2
[11/24 16:12:32    398s] #Total number of process antenna violations = 38
[11/24 16:12:32    398s] #Total number of net violated process antenna rule = 30
[11/24 16:12:32    398s] #Total number of violations on LAYER Metal1 = 0
[11/24 16:12:32    398s] #Total number of violations on LAYER Metal2 = 2
[11/24 16:12:32    398s] #Total number of violations on LAYER Metal3 = 0
[11/24 16:12:32    398s] #Total number of violations on LAYER Metal4 = 0
[11/24 16:12:32    398s] #Total number of violations on LAYER Metal5 = 0
[11/24 16:12:32    398s] #Total number of violations on LAYER Metal6 = 0
[11/24 16:12:32    398s] #Post Route wire spread is done.
[11/24 16:12:32    398s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/24 16:12:32    398s] #-------------------------------------------------------------------------------
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] #	Shielding Summary
[11/24 16:12:32    398s] #-------------------------------------------------------------------------------
[11/24 16:12:32    398s] #Primary shielding net(s): VDD 
[11/24 16:12:32    398s] #Opportunistic shielding net(s): VSS
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] #Number of nets with shield attribute: 1
[11/24 16:12:32    398s] #Number of nets reported: 1
[11/24 16:12:32    398s] #Number of nets without shielding: 0
[11/24 16:12:32    398s] #Average ratio                   : 0.725
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] #Name   Average Length     Shield    Ratio
[11/24 16:12:32    398s] #Metal2:         146.4      181.3     0.619
[11/24 16:12:32    398s] #Metal3:          56.1      112.2     1.000
[11/24 16:12:32    398s] #-------------------------------------------------------------------------------
[11/24 16:12:32    398s] #Bottom shield layer (Metal1) and above: 
[11/24 16:12:32    398s] #Average (BotShieldLayer) ratio  : 0.725
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] #Name    Actual Length     Shield    Ratio
[11/24 16:12:32    398s] #Metal2:         146.4      181.3     0.619
[11/24 16:12:32    398s] #Metal3:          56.1      112.2     1.000
[11/24 16:12:32    398s] #-------------------------------------------------------------------------------
[11/24 16:12:32    398s] #No preferred routing layer range specified
[11/24 16:12:32    398s] #Total number of nets with non-default rule or having extra spacing = 63
[11/24 16:12:32    398s] #Total wire length = 332552 um.
[11/24 16:12:32    398s] #Total half perimeter of net bounding box = 279253 um.
[11/24 16:12:32    398s] #Total wire length on LAYER Metal1 = 25339 um.
[11/24 16:12:32    398s] #Total wire length on LAYER Metal2 = 98686 um.
[11/24 16:12:32    398s] #Total wire length on LAYER Metal3 = 102373 um.
[11/24 16:12:32    398s] #Total wire length on LAYER Metal4 = 58522 um.
[11/24 16:12:32    398s] #Total wire length on LAYER Metal5 = 29687 um.
[11/24 16:12:32    398s] #Total wire length on LAYER Metal6 = 17944 um.
[11/24 16:12:32    398s] #Total number of vias = 45072
[11/24 16:12:32    398s] #Total number of multi-cut vias = 25869 ( 57.4%)
[11/24 16:12:32    398s] #Total number of single cut vias = 19203 ( 42.6%)
[11/24 16:12:32    398s] #Up-Via Summary (total 45072):
[11/24 16:12:32    398s] #                   single-cut          multi-cut      Total
[11/24 16:12:32    398s] #-----------------------------------------------------------
[11/24 16:12:32    398s] # Metal1         10649 ( 45.9%)     12556 ( 54.1%)      23205
[11/24 16:12:32    398s] # Metal2          6173 ( 38.9%)      9682 ( 61.1%)      15855
[11/24 16:12:32    398s] # Metal3          1976 ( 42.4%)      2689 ( 57.6%)       4665
[11/24 16:12:32    398s] # Metal4           333 ( 30.7%)       751 ( 69.3%)       1084
[11/24 16:12:32    398s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:12:32    398s] #-----------------------------------------------------------
[11/24 16:12:32    398s] #                19203 ( 42.6%)     25869 ( 57.4%)      45072 
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] #detailRoute Statistics:
[11/24 16:12:32    398s] #Cpu time = 00:00:32
[11/24 16:12:32    398s] #Elapsed time = 00:00:33
[11/24 16:12:32    398s] #Increased memory = 17.66 (MB)
[11/24 16:12:32    398s] #Total memory = 1647.61 (MB)
[11/24 16:12:32    398s] #Peak memory = 1691.11 (MB)
[11/24 16:12:32    398s] ### global_detail_route design signature (114): route=1925652636 flt_obj=0 vio=684111791 shield_wire=1993132541
[11/24 16:12:32    398s] ### Time Record (DB Export) is installed.
[11/24 16:12:32    398s] ### export design design signature (115): route=1925652636 fixed_route=851659938 flt_obj=0 vio=684111791 swire=282492057 shield_wire=1993132541 net_attr=1492016658 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=992561312 inst_pattern=1
[11/24 16:12:32    398s] #	no debugging net set
[11/24 16:12:32    398s] ### Time Record (DB Export) is uninstalled.
[11/24 16:12:32    398s] ### Time Record (Post Callback) is installed.
[11/24 16:12:32    398s] ### Time Record (Post Callback) is uninstalled.
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] #globalDetailRoute statistics:
[11/24 16:12:32    398s] #Cpu time = 00:00:58
[11/24 16:12:32    398s] #Elapsed time = 00:01:04
[11/24 16:12:32    398s] #Increased memory = 173.15 (MB)
[11/24 16:12:32    398s] #Total memory = 1635.49 (MB)
[11/24 16:12:32    398s] #Peak memory = 1691.11 (MB)
[11/24 16:12:32    398s] #Number of warnings = 3
[11/24 16:12:32    398s] #Total number of warnings = 15
[11/24 16:12:32    398s] #Number of fails = 0
[11/24 16:12:32    398s] #Total number of fails = 0
[11/24 16:12:32    398s] #Complete globalDetailRoute on Mon Nov 24 16:12:32 2025
[11/24 16:12:32    398s] #
[11/24 16:12:32    398s] ### Time Record (globalDetailRoute) is uninstalled.
[11/24 16:12:32    398s] #Default setup view is reset to dtmf_view_setup.
[11/24 16:12:32    398s] #Default setup view is reset to dtmf_view_setup.
[11/24 16:12:32    398s] AAE_INFO: Post Route call back at the end of routeDesign
[11/24 16:12:32    398s] #routeDesign: cpu time = 00:00:58, elapsed time = 00:01:05, memory = 1597.36 (MB), peak = 1691.11 (MB)
[11/24 16:12:32    398s] 
[11/24 16:12:32    398s] *** Summary of all messages that are not suppressed in this session:
[11/24 16:12:32    398s] Severity  ID               Count  Summary                                  
[11/24 16:12:32    398s] WARNING   IMPMSMV-1810       264  Net %s, driver %s (cell %s) voltage %g d...
[11/24 16:12:32    398s] WARNING   IMPESI-3086         19  The cell '%s' does not have characterize...
[11/24 16:12:32    398s] WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
[11/24 16:12:32    398s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/24 16:12:32    398s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/24 16:12:32    398s] *** Message Summary: 13742 warning(s), 0 error(s)
[11/24 16:12:32    398s] 
[11/24 16:12:32    398s] ### Time Record (routeDesign) is uninstalled.
[11/24 16:12:32    398s] ### 
[11/24 16:12:32    398s] ###   Scalability Statistics
[11/24 16:12:32    398s] ### 
[11/24 16:12:32    398s] ### --------------------------------+----------------+----------------+----------------+
[11/24 16:12:32    398s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/24 16:12:32    398s] ### --------------------------------+----------------+----------------+----------------+
[11/24 16:12:32    398s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/24 16:12:32    398s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/24 16:12:32    398s] ###   Timing Data Generation        |        00:00:13|        00:00:17|             0.7|
[11/24 16:12:32    398s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/24 16:12:32    398s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/24 16:12:32    398s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[11/24 16:12:32    398s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/24 16:12:32    398s] ###   Global Routing                |        00:00:07|        00:00:07|             1.0|
[11/24 16:12:32    398s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[11/24 16:12:32    398s] ###   Detail Routing                |        00:00:26|        00:00:26|             1.0|
[11/24 16:12:32    398s] ###   Post Route Wire Spreading     |        00:00:05|        00:00:05|             1.0|
[11/24 16:12:32    398s] ###   Shielding                     |        00:00:01|        00:00:01|             1.0|
[11/24 16:12:32    398s] ###   Entire Command                |        00:00:58|        00:01:06|             0.9|
[11/24 16:12:32    398s] ### --------------------------------+----------------+----------------+----------------+
[11/24 16:12:32    398s] ### 
[11/24 16:12:41    399s] <CMD> zoomBox 757.24450 649.03350 774.64800 628.88250
[11/24 16:12:43    399s] <CMD> zoomBox 756.11950 630.08800 775.25300 647.21650
[11/24 16:12:44    399s] <CMD> zoomBox 757.33350 631.11250 773.59700 645.67200
[11/24 16:12:44    399s] <CMD> zoomBox 759.24250 632.72400 770.99300 643.24300
[11/24 16:12:47    399s] <CMD> zoomBox 759.93100 633.33250 769.91900 642.27400
[11/24 16:12:50    400s] <CMD> zoomBox 760.61900 633.84800 769.10900 641.44850
[11/24 16:12:51    400s] <CMD> zoomBox 761.20400 634.28600 768.42050 640.74650
[11/24 16:13:10    402s] <CMD> setLayerPreference node_layer -isVisible 0
[11/24 16:13:13    402s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/24 16:13:15    402s] <CMD> zoomBox 760.72150 633.97950 769.21150 641.58000
[11/24 16:13:15    402s] <CMD> zoomBox 760.15150 633.62050 770.14000 642.56250
[11/24 16:13:16    402s] <CMD> zoomBox 759.47850 633.20100 771.23000 643.72100
[11/24 16:13:27    404s] <CMD> zoomBox 758.00100 632.03350 774.26600 646.59400
[11/24 16:13:28    404s] <CMD> panPage 0 -1
[11/24 16:13:28    404s] <CMD> panPage 0 -1
[11/24 16:13:29    404s] <CMD> zoomBox 757.05800 622.55500 776.19300 639.68500
[11/24 16:13:29    404s] <CMD> zoomBox 755.94850 621.68150 778.46000 641.83400
[11/24 16:13:30    404s] <CMD> panPage 0 -1
[11/24 16:13:30    404s] <CMD> panPage 0 -1
[11/24 16:13:32    404s] <CMD> selectWire 763.8100 545.5800 764.0900 681.3800 2 DTMF_INST/TDSP_CORE_INST/read_data
[11/24 16:13:32    404s] <CMD> zoomBox 754.54050 608.58200 781.02450 632.29100
[11/24 16:13:33    404s] <CMD> zoomBox 752.88350 607.39700 784.04150 635.29000
[11/24 16:13:33    404s] <CMD> panPage 0 -1
[11/24 16:13:33    404s] <CMD> zoomBox 750.93450 597.63450 787.59100 630.45000
[11/24 16:13:34    404s] <CMD> zoomBox 748.64150 595.99450 791.76700 634.60100
[11/24 16:13:34    404s] <CMD> zoomBox 745.94400 594.06450 796.68000 639.48400
[11/24 16:13:34    404s] <CMD> zoomBox 742.77050 591.79400 802.46000 645.22900
[11/24 16:13:35    404s] <CMD> zoomBox 739.03600 589.12300 809.25950 651.98800
[11/24 16:13:35    404s] <CMD> zoomBox 734.64350 585.98050 817.25950 659.93950
[11/24 16:13:36    404s] <CMD> zoomBox 729.47550 582.28400 826.67100 669.29450
[11/24 16:13:36    404s] <CMD> zoomBox 723.39550 577.93450 837.74350 680.30050
[11/24 16:13:36    405s] <CMD> zoomBox 716.24300 572.81800 850.77000 693.24850
[11/24 16:13:37    405s] <CMD> zoomBox 707.82750 566.79850 866.09500 708.48150
[11/24 16:13:38    405s] <CMD> panPage 0 -1
[11/24 16:13:39    405s] <CMD> zoomBox 716.39600 531.11100 850.92350 651.54200
[11/24 16:13:40    405s] <CMD> zoomBox 723.67950 536.90650 838.02750 639.27250
[11/24 16:13:40    405s] <CMD> zoomBox 743.40650 552.60300 803.09800 606.03950
[11/24 16:13:42    405s] <CMD> panPage 0 1
[11/24 16:13:43    405s] <CMD> zoomBox 746.54550 571.58700 797.28350 617.00850
[11/24 16:13:44    405s] <CMD> panPage 0 1
[11/24 16:13:44    405s] <CMD> panPage 0 1
[11/24 16:13:45    405s] <CMD> panPage 0 1
[11/24 16:13:45    405s] <CMD> panPage 0 1
[11/24 16:13:45    405s] <CMD> panPage 0 1
[11/24 16:13:45    405s] <CMD> panPage 0 1
[11/24 16:13:46    406s] <CMD> panPage 0 1
[11/24 16:13:46    406s] <CMD> panPage 1 0
[11/24 16:13:48    406s] <CMD> zoomBox 763.92300 669.07950 807.05050 707.68800
[11/24 16:13:49    406s] <CMD> zoomBox 765.75550 670.87050 802.41400 703.68750
[11/24 16:13:49    406s] <CMD> zoomBox 767.31350 672.39250 798.47300 700.28700
[11/24 16:13:50    406s] <CMD> zoomBox 763.92250 669.07850 807.05050 707.68750
[11/24 16:13:52    406s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/24 16:13:53    406s] <CMD> setLayerPreference Metal1 -isVisible 0
[11/24 16:13:55    407s] <CMD> setLayerPreference Metal3 -isVisible 1
[11/24 16:13:56    407s] <CMD> panPage -1 0
[11/24 16:13:59    407s] <CMD> panPage 0 -1
[11/24 16:14:06    408s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/24 16:14:07    408s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/24 16:14:08    408s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/24 16:14:09    408s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/24 16:14:10    408s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/24 16:14:12    408s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/24 16:14:14    409s] <CMD> setLayerPreference Metal4 -isVisible 1
[11/24 16:14:16    409s] <CMD> setLayerPreference Metal4 -isVisible 0
[11/24 16:14:16    409s] <CMD> setLayerPreference Metal4 -isVisible 1
[11/24 16:14:18    409s] <CMD> zoomBox 753.02550 659.41200 789.68500 692.23000
[11/24 16:14:19    409s] <CMD> zoomBox 756.23650 662.42550 782.72350 686.13700
[11/24 16:14:19    409s] <CMD> zoomBox 757.49050 663.60250 780.00450 683.75750
[11/24 16:14:19    409s] <CMD> zoomBox 758.55600 664.60300 777.69350 681.73500
[11/24 16:14:23    410s] <CMD> zoomBox 759.46950 665.44550 775.73650 680.00800
[11/24 16:14:23    410s] <CMD> zoomBox 760.24600 666.16200 774.07300 678.54000
[11/24 16:14:30    410s] <CMD> zoomBox 759.59550 665.42600 775.86300 679.98900
[11/24 16:14:31    411s] <CMD> zoomBox 761.26800 667.31800 771.25850 676.26150
[11/24 16:17:49    433s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/24 16:17:55    433s] <CMD> report_timing
[11/24 16:17:55    433s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:17:55    433s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/24 16:17:55    433s] AAE DB initialization (MEM=2261.65 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/24 16:17:55    433s] #################################################################################
[11/24 16:17:55    433s] # Design Stage: PostRoute
[11/24 16:17:55    433s] # Design Name: DTMF_CHIP
[11/24 16:17:55    433s] # Design Mode: 180nm
[11/24 16:17:55    433s] # Analysis Mode: MMMC OCV 
[11/24 16:17:55    433s] # Parasitics Mode: No SPEF/RCDB 
[11/24 16:17:55    433s] # Signoff Settings: SI Off 
[11/24 16:17:55    433s] #################################################################################
[11/24 16:17:55    433s] Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
[11/24 16:17:55    433s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/24 16:17:55    433s] RC Extraction called in multi-corner(1) mode.
[11/24 16:17:55    433s] RCMode: PreRoute
[11/24 16:17:55    433s]       RC Corner Indexes            0   
[11/24 16:17:55    433s] Capacitance Scaling Factor   : 1.00000 
[11/24 16:17:55    433s] Resistance Scaling Factor    : 1.00000 
[11/24 16:17:55    433s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 16:17:55    433s] Clock Res. Scaling Factor    : 1.00000 
[11/24 16:17:55    433s] Shrink Factor                : 1.00000
[11/24 16:17:55    433s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 16:17:55    433s] Using capacitance table file ...
[11/24 16:17:55    433s] 
[11/24 16:17:55    433s] Trim Metal Layers:
[11/24 16:17:55    433s] LayerId::1 widthSet size::4
[11/24 16:17:55    433s] LayerId::2 widthSet size::4
[11/24 16:17:55    433s] LayerId::3 widthSet size::4
[11/24 16:17:55    433s] LayerId::4 widthSet size::4
[11/24 16:17:55    433s] LayerId::5 widthSet size::4
[11/24 16:17:55    433s] LayerId::6 widthSet size::3
[11/24 16:17:55    433s] Updating RC grid for preRoute extraction ...
[11/24 16:17:55    433s] eee: pegSigSF::1.070000
[11/24 16:17:55    433s] Initializing multi-corner capacitance tables ... 
[11/24 16:17:55    433s] Initializing multi-corner resistance tables ...
[11/24 16:17:55    433s] eee: l::1 avDens::0.080186 usedTrk::1568.160221 availTrk::19556.442928 sigTrk::1568.160221
[11/24 16:17:55    433s] eee: l::2 avDens::0.126928 usedTrk::1973.721731 availTrk::15549.965315 sigTrk::1973.721731
[11/24 16:17:55    433s] eee: l::3 avDens::0.144737 usedTrk::2036.117063 availTrk::14067.682269 sigTrk::2036.117063
[11/24 16:17:55    433s] eee: l::4 avDens::0.097265 usedTrk::1163.696427 availTrk::11964.135433 sigTrk::1163.696427
[11/24 16:17:55    433s] eee: l::5 avDens::0.091293 usedTrk::709.501686 availTrk::7771.711985 sigTrk::709.501686
[11/24 16:17:55    433s] eee: l::6 avDens::0.062651 usedTrk::600.493254 availTrk::9584.752737 sigTrk::600.493254
[11/24 16:17:55    433s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:17:55    433s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280627 uaWl=1.000000 uaWlH=0.314290 aWlH=0.000000 lMod=0 pMax=0.862800 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:17:55    434s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2257.648M)
[11/24 16:17:55    434s] Calculate early delays in OCV mode...
[11/24 16:17:55    434s] Calculate late delays in OCV mode...
[11/24 16:17:55    434s] Topological Sorting (REAL = 0:00:00.0, MEM = 2273.5M, InitMEM = 2273.5M)
[11/24 16:17:55    434s] Start delay calculation (fullDC) (1 T). (MEM=2273.49)
[11/24 16:17:55    434s] AAE_INFO: Cdb files are: 
[11/24 16:17:55    434s]  	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
[11/24 16:17:55    434s] 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
[11/24 16:17:55    434s]  
[11/24 16:17:55    434s] Start AAE Lib Loading. (MEM=2293.22)
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:55    434s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 16:17:55    434s] Type 'man IMPESI-3311' for more detail.
[11/24 16:17:56    434s] End AAE Lib Loading. (MEM=2389.23 CPU=0:00:00.7 Real=0:00:01.0)
[11/24 16:17:56    434s] End AAE Lib Interpolated Model. (MEM=2389.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:17:56    435s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:17:56    435s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 16:17:56    435s] To increase the message display limit, refer to the product command reference manual.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:56    435s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:56    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:57    435s] **WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:57    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:57    435s] **WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:57    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:57    435s] **WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 16:17:57    435s] Type 'man IMPESI-3086' for more detail.
[11/24 16:17:57    435s] Total number of fetched objects 6714
[11/24 16:17:57    435s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:17:57    435s] End delay calculation. (MEM=2395.32 CPU=0:00:00.8 REAL=0:00:01.0)
[11/24 16:17:57    435s] End delay calculation (fullDC). (MEM=2358.7 CPU=0:00:01.8 REAL=0:00:02.0)
[11/24 16:17:57    435s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2358.7M) ***
[11/24 16:18:08    437s] <CMD> report_timing
[11/24 16:18:39    440s] <CMD> timeDesign -postRoute
[11/24 16:18:39    440s] Switching SI Aware to true by default in postroute mode   
[11/24 16:18:39    440s] AAE_INFO: switching -siAware from false to true ...
[11/24 16:18:39    440s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/24 16:18:40    440s] *** timeDesign #1 [begin] : totSession cpu/real = 0:07:21.0/0:47:44.6 (0.2), mem = 2341.0M
[11/24 16:18:40    440s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/24 16:18:40    440s] Type 'man IMPEXT-3493' for more detail.
[11/24 16:18:40    440s]  Reset EOS DB
[11/24 16:18:40    440s] Ignoring AAE DB Resetting ...
[11/24 16:18:40    440s] Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'postRoute' at effort level 'low' .
[11/24 16:18:40    440s] PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
[11/24 16:18:40    440s] RC Extraction called in multi-corner(1) mode.
[11/24 16:18:40    440s] Process corner(s) are loaded.
[11/24 16:18:40    440s]  Corner: dtmf_rc_corner
[11/24 16:18:40    440s] extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d  -extended
[11/24 16:18:40    440s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/24 16:18:40    440s]       RC Corner Indexes            0   
[11/24 16:18:40    440s] Capacitance Scaling Factor   : 1.00000 
[11/24 16:18:40    440s] Coupling Cap. Scaling Factor : 1.00000 
[11/24 16:18:40    440s] Resistance Scaling Factor    : 1.00000 
[11/24 16:18:40    440s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 16:18:40    440s] Clock Res. Scaling Factor    : 1.00000 
[11/24 16:18:40    440s] Shrink Factor                : 1.00000
[11/24 16:18:40    441s] 
[11/24 16:18:40    441s] Trim Metal Layers:
[11/24 16:18:40    441s] LayerId::1 widthSet size::4
[11/24 16:18:40    441s] LayerId::2 widthSet size::4
[11/24 16:18:40    441s] LayerId::3 widthSet size::4
[11/24 16:18:40    441s] LayerId::4 widthSet size::4
[11/24 16:18:40    441s] LayerId::5 widthSet size::4
[11/24 16:18:40    441s] LayerId::6 widthSet size::3
[11/24 16:18:40    441s] eee: pegSigSF::1.070000
[11/24 16:18:40    441s] Initializing multi-corner capacitance tables ... 
[11/24 16:18:40    441s] Initializing multi-corner resistance tables ...
[11/24 16:18:40    441s] eee: l::1 avDens::0.080186 usedTrk::1568.160221 availTrk::19556.442928 sigTrk::1568.160221
[11/24 16:18:40    441s] eee: l::2 avDens::0.126928 usedTrk::1973.721731 availTrk::15549.965315 sigTrk::1973.721731
[11/24 16:18:40    441s] eee: l::3 avDens::0.144737 usedTrk::2036.117063 availTrk::14067.682269 sigTrk::2036.117063
[11/24 16:18:40    441s] eee: l::4 avDens::0.097265 usedTrk::1163.696427 availTrk::11964.135433 sigTrk::1163.696427
[11/24 16:18:40    441s] eee: l::5 avDens::0.091293 usedTrk::709.501686 availTrk::7771.711985 sigTrk::709.501686
[11/24 16:18:40    441s] eee: l::6 avDens::0.062651 usedTrk::600.493254 availTrk::9584.752737 sigTrk::600.493254
[11/24 16:18:40    441s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280627 uaWl=1.000000 uaWlH=0.314290 aWlH=0.000000 lMod=0 pMax=0.862800 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:18:40    441s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2248.0M)
[11/24 16:18:40    441s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for storing RC.
[11/24 16:18:40    441s] Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 40.0027% (CPU Time= 0:00:00.2  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 70.0021% (CPU Time= 0:00:00.3  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 90.0027% (CPU Time= 0:00:00.4  MEM= 2319.5M)
[11/24 16:18:40    441s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2319.5M)
[11/24 16:18:40    441s] Number of Extracted Resistors     : 113552
[11/24 16:18:40    441s] Number of Extracted Ground Cap.   : 119866
[11/24 16:18:40    441s] Number of Extracted Coupling Cap. : 217252
[11/24 16:18:40    441s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2303.469M)
[11/24 16:18:40    441s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/24 16:18:40    441s]  Corner: dtmf_rc_corner
[11/24 16:18:40    441s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2303.5M)
[11/24 16:18:40    441s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb_Filter.rcdb.d' for storing RC.
[11/24 16:18:41    441s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 6469 access done (mem: 2303.469M)
[11/24 16:18:41    441s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2303.469M)
[11/24 16:18:41    441s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2303.469M)
[11/24 16:18:41    441s] processing rcdb (/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d) for hinst (top) of cell (DTMF_CHIP);
[11/24 16:18:41    441s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 0 access done (mem: 2303.469M)
[11/24 16:18:41    441s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2303.469M)
[11/24 16:18:41    441s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2303.469M)
[11/24 16:18:41    441s] Starting delay calculation for Setup views
[11/24 16:18:41    441s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:18:41    441s] AAE_INFO: resetNetProps viewIdx 0 
[11/24 16:18:41    441s] Starting SI iteration 1 using Infinite Timing Windows
[11/24 16:18:41    441s] #################################################################################
[11/24 16:18:41    441s] # Design Stage: PostRoute
[11/24 16:18:41    441s] # Design Name: DTMF_CHIP
[11/24 16:18:41    441s] # Design Mode: 180nm
[11/24 16:18:41    441s] # Analysis Mode: MMMC OCV 
[11/24 16:18:41    441s] # Parasitics Mode: SPEF/RCDB 
[11/24 16:18:41    441s] # Signoff Settings: SI On 
[11/24 16:18:41    441s] #################################################################################
[11/24 16:18:41    442s] AAE_INFO: 1 threads acquired from CTE.
[11/24 16:18:41    442s] Setting infinite Tws ...
[11/24 16:18:41    442s] First Iteration Infinite Tw... 
[11/24 16:18:41    442s] Calculate early delays in OCV mode...
[11/24 16:18:41    442s] Calculate late delays in OCV mode...
[11/24 16:18:41    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 2301.5M, InitMEM = 2301.5M)
[11/24 16:18:41    442s] Start delay calculation (fullDC) (1 T). (MEM=2301.47)
[11/24 16:18:41    442s] 
[11/24 16:18:41    442s] Trim Metal Layers:
[11/24 16:18:41    442s] LayerId::1 widthSet size::4
[11/24 16:18:41    442s] LayerId::2 widthSet size::4
[11/24 16:18:41    442s] LayerId::3 widthSet size::4
[11/24 16:18:41    442s] LayerId::4 widthSet size::4
[11/24 16:18:41    442s] LayerId::5 widthSet size::4
[11/24 16:18:41    442s] LayerId::6 widthSet size::3
[11/24 16:18:41    442s] eee: pegSigSF::1.070000
[11/24 16:18:41    442s] Initializing multi-corner capacitance tables ... 
[11/24 16:18:41    442s] Initializing multi-corner resistance tables ...
[11/24 16:18:41    442s] eee: l::1 avDens::0.080186 usedTrk::1568.160221 availTrk::19556.442928 sigTrk::1568.160221
[11/24 16:18:41    442s] eee: l::2 avDens::0.126928 usedTrk::1973.721731 availTrk::15549.965315 sigTrk::1973.721731
[11/24 16:18:41    442s] eee: l::3 avDens::0.144737 usedTrk::2036.117063 availTrk::14067.682269 sigTrk::2036.117063
[11/24 16:18:41    442s] eee: l::4 avDens::0.097265 usedTrk::1163.696427 availTrk::11964.135433 sigTrk::1163.696427
[11/24 16:18:41    442s] eee: l::5 avDens::0.091293 usedTrk::709.501686 availTrk::7771.711985 sigTrk::709.501686
[11/24 16:18:41    442s] eee: l::6 avDens::0.062651 usedTrk::600.493254 availTrk::9584.752737 sigTrk::600.493254
[11/24 16:18:41    442s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280627 uaWl=1.000000 uaWlH=0.314290 aWlH=0.000000 lMod=0 pMax=0.862800 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:18:42    442s] End AAE Lib Interpolated Model. (MEM=2313.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:18:42    442s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2313.078M)
[11/24 16:18:42    442s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2313.1M)
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 16:18:42    442s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:18:42    442s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 16:18:42    442s] To increase the message display limit, refer to the product command reference manual.
[11/24 16:18:43    443s] Total number of fetched objects 6714
[11/24 16:18:43    443s] AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
[11/24 16:18:43    443s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:18:43    443s] End delay calculation. (MEM=2332.76 CPU=0:00:01.4 REAL=0:00:01.0)
[11/24 16:18:43    443s] End delay calculation (fullDC). (MEM=2332.76 CPU=0:00:01.5 REAL=0:00:02.0)
[11/24 16:18:43    443s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2332.8M) ***
[11/24 16:18:43    443s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2332.8M)
[11/24 16:18:43    443s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/24 16:18:43    443s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2332.8M)
[11/24 16:18:43    443s] Starting SI iteration 2
[11/24 16:18:43    443s] Calculate early delays in OCV mode...
[11/24 16:18:43    443s] Calculate late delays in OCV mode...
[11/24 16:18:43    443s] Start delay calculation (fullDC) (1 T). (MEM=2299.88)
[11/24 16:18:43    443s] End AAE Lib Interpolated Model. (MEM=2299.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:18:43    444s] Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Skipped = 0. 
[11/24 16:18:43    444s] Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Analyzed = 6714. 
[11/24 16:18:43    444s] Total number of fetched objects 6714
[11/24 16:18:43    444s] AAE_INFO-618: Total number of nets in the design is 6846,  4.7 percent of the nets selected for SI analysis
[11/24 16:18:43    444s] End delay calculation. (MEM=2344.57 CPU=0:00:00.2 REAL=0:00:00.0)
[11/24 16:18:43    444s] End delay calculation (fullDC). (MEM=2344.57 CPU=0:00:00.2 REAL=0:00:00.0)
[11/24 16:18:43    444s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2344.6M) ***
[11/24 16:18:44    444s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:07:24 mem=2344.6M)
[11/24 16:18:44    444s] Effort level <high> specified for reg2reg path_group
[11/24 16:18:44    444s] All LLGs are deleted
[11/24 16:18:44    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:44    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:44    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.6M, EPOCH TIME: 1763981324.580444
[11/24 16:18:44    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.6M, EPOCH TIME: 1763981324.580702
[11/24 16:18:44    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2304.6M, EPOCH TIME: 1763981324.660979
[11/24 16:18:44    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:44    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:44    444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2304.6M, EPOCH TIME: 1763981324.661184
[11/24 16:18:44    444s] Max number of tech site patterns supported in site array is 256.
[11/24 16:18:44    444s] Core basic site is tsm3site
[11/24 16:18:45    444s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2304.6M, EPOCH TIME: 1763981325.074770
[11/24 16:18:45    444s] After signature check, allow fast init is false, keep pre-filter is true.
[11/24 16:18:45    444s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/24 16:18:45    444s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2304.6M, EPOCH TIME: 1763981325.077198
[11/24 16:18:45    444s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 16:18:45    444s] SiteArray: use 1,069,056 bytes
[11/24 16:18:45    444s] SiteArray: current memory after site array memory allocation 2304.6M
[11/24 16:18:45    444s] SiteArray: FP blocked sites are writable
[11/24 16:18:45    444s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2304.6M, EPOCH TIME: 1763981325.387779
[11/24 16:18:45    444s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.014, MEM:2304.6M, EPOCH TIME: 1763981325.401384
[11/24 16:18:45    444s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 16:18:45    444s] Atter site array init, number of instance map data is 0.
[11/24 16:18:45    444s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.754, MEM:2304.6M, EPOCH TIME: 1763981325.415235
[11/24 16:18:45    444s] 
[11/24 16:18:45    444s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:18:45    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.762, MEM:2304.6M, EPOCH TIME: 1763981325.422945
[11/24 16:18:45    444s] All LLGs are deleted
[11/24 16:18:45    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:18:45    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:45    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.6M, EPOCH TIME: 1763981325.677899
[11/24 16:18:45    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2304.6M, EPOCH TIME: 1763981325.678988
[11/24 16:18:48    444s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.427  | -1.427  |  0.079  |
|           TNS (ns):| -1.427  | -1.427  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 16:18:48    444s] All LLGs are deleted
[11/24 16:18:48    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2318.2M, EPOCH TIME: 1763981328.729968
[11/24 16:18:48    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2318.2M, EPOCH TIME: 1763981328.730224
[11/24 16:18:48    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2318.2M, EPOCH TIME: 1763981328.731306
[11/24 16:18:48    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2318.2M, EPOCH TIME: 1763981328.731450
[11/24 16:18:48    444s] Max number of tech site patterns supported in site array is 256.
[11/24 16:18:48    444s] Core basic site is tsm3site
[11/24 16:18:48    444s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2318.2M, EPOCH TIME: 1763981328.738655
[11/24 16:18:48    444s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:18:48    444s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 16:18:48    444s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2318.2M, EPOCH TIME: 1763981328.739267
[11/24 16:18:48    444s] Fast DP-INIT is on for default
[11/24 16:18:48    444s] Atter site array init, number of instance map data is 0.
[11/24 16:18:48    444s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2318.2M, EPOCH TIME: 1763981328.742109
[11/24 16:18:48    444s] 
[11/24 16:18:48    444s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:18:48    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:2318.2M, EPOCH TIME: 1763981328.743889
[11/24 16:18:48    444s] All LLGs are deleted
[11/24 16:18:48    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:18:48    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2318.2M, EPOCH TIME: 1763981328.747006
[11/24 16:18:48    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2318.2M, EPOCH TIME: 1763981328.747190
[11/24 16:18:48    444s] Density: 52.584%
------------------------------------------------------------------
All LLGs are deleted
[11/24 16:18:48    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2318.2M, EPOCH TIME: 1763981328.751383
[11/24 16:18:48    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2318.2M, EPOCH TIME: 1763981328.751579
[11/24 16:18:48    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2318.2M, EPOCH TIME: 1763981328.752611
[11/24 16:18:48    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2318.2M, EPOCH TIME: 1763981328.752721
[11/24 16:18:48    444s] Max number of tech site patterns supported in site array is 256.
[11/24 16:18:48    444s] Core basic site is tsm3site
[11/24 16:18:48    444s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2318.2M, EPOCH TIME: 1763981328.759629
[11/24 16:18:48    444s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:18:48    444s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 16:18:48    444s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2318.2M, EPOCH TIME: 1763981328.760155
[11/24 16:18:48    444s] Fast DP-INIT is on for default
[11/24 16:18:48    444s] Atter site array init, number of instance map data is 0.
[11/24 16:18:48    444s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2318.2M, EPOCH TIME: 1763981328.762826
[11/24 16:18:48    444s] 
[11/24 16:18:48    444s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:18:48    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2318.2M, EPOCH TIME: 1763981328.764526
[11/24 16:18:48    444s] All LLGs are deleted
[11/24 16:18:48    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:18:48    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:18:48    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2318.2M, EPOCH TIME: 1763981328.767640
[11/24 16:18:48    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2318.2M, EPOCH TIME: 1763981328.767830
[11/24 16:18:48    444s] Reported timing to dir ./timingReports
[11/24 16:18:48    444s] Total CPU time: 4.09 sec
[11/24 16:18:48    444s] Total Real time: 9.0 sec
[11/24 16:18:48    444s] Total Memory Usage: 2318.15625 Mbytes
[11/24 16:18:49    444s] Reset AAE Options
[11/24 16:18:49    444s] Info: pop threads available for lower-level modules during optimization.
[11/24 16:18:49    444s] *** timeDesign #1 [finish] : cpu/real = 0:00:04.0/0:00:09.1 (0.4), totSession cpu/real = 0:07:25.0/0:47:53.7 (0.2), mem = 2318.2M
[11/24 16:18:49    444s] 
[11/24 16:18:49    444s] =============================================================================================
[11/24 16:18:49    444s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[11/24 16:18:49    444s] =============================================================================================
[11/24 16:18:49    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:18:49    444s] ---------------------------------------------------------------------------------------------
[11/24 16:18:49    444s] [ ViewPruning            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:18:49    444s] [ OptSummaryReport       ]      1   0:00:01.7  (  18.4 % )     0:00:04.5 /  0:00:00.6    0.1
[11/24 16:18:49    444s] [ DrvReport              ]      1   0:00:01.9  (  20.7 % )     0:00:01.9 /  0:00:00.2    0.1
[11/24 16:18:49    444s] [ ExtractRC              ]      1   0:00:01.5  (  16.2 % )     0:00:01.5 /  0:00:00.9    0.6
[11/24 16:18:49    444s] [ TimingUpdate           ]      2   0:00:00.6  (   6.2 % )     0:00:02.5 /  0:00:02.4    1.0
[11/24 16:18:49    444s] [ FullDelayCalc          ]      2   0:00:01.9  (  20.8 % )     0:00:01.9 /  0:00:01.9    1.0
[11/24 16:18:49    444s] [ TimingReport           ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.0    0.1
[11/24 16:18:49    444s] [ GenerateReports        ]      1   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.1    0.3
[11/24 16:18:49    444s] [ MISC                   ]          0:00:00.8  (   8.4 % )     0:00:00.8 /  0:00:00.2    0.3
[11/24 16:18:49    444s] ---------------------------------------------------------------------------------------------
[11/24 16:18:49    444s]  timeDesign #1 TOTAL                0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:04.0    0.4
[11/24 16:18:49    444s] ---------------------------------------------------------------------------------------------
[11/24 16:18:49    444s] 
[11/24 16:19:04    446s] <CMD> timeDesign -postRoute -hold
[11/24 16:19:04    446s] *** timeDesign #2 [begin] : totSession cpu/real = 0:07:26.6/0:48:09.6 (0.2), mem = 2318.2M
[11/24 16:19:04    446s]  Reset EOS DB
[11/24 16:19:04    446s] Ignoring AAE DB Resetting ...
[11/24 16:19:05    446s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 6469 access done (mem: 2318.156M)
[11/24 16:19:05    446s] Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'postRoute' at effort level 'low' .
[11/24 16:19:05    446s] PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
[11/24 16:19:05    446s] RC Extraction called in multi-corner(1) mode.
[11/24 16:19:05    446s] Process corner(s) are loaded.
[11/24 16:19:05    446s]  Corner: dtmf_rc_corner
[11/24 16:19:05    446s] extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d -maxResLength 200  -extended
[11/24 16:19:05    446s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/24 16:19:05    446s]       RC Corner Indexes            0   
[11/24 16:19:05    446s] Capacitance Scaling Factor   : 1.00000 
[11/24 16:19:05    446s] Coupling Cap. Scaling Factor : 1.00000 
[11/24 16:19:05    446s] Resistance Scaling Factor    : 1.00000 
[11/24 16:19:05    446s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 16:19:05    446s] Clock Res. Scaling Factor    : 1.00000 
[11/24 16:19:05    446s] Shrink Factor                : 1.00000
[11/24 16:19:05    446s] 
[11/24 16:19:05    446s] Trim Metal Layers:
[11/24 16:19:05    446s] LayerId::1 widthSet size::4
[11/24 16:19:05    446s] LayerId::2 widthSet size::4
[11/24 16:19:05    446s] LayerId::3 widthSet size::4
[11/24 16:19:05    446s] LayerId::4 widthSet size::4
[11/24 16:19:05    446s] LayerId::5 widthSet size::4
[11/24 16:19:05    446s] LayerId::6 widthSet size::3
[11/24 16:19:05    446s] eee: pegSigSF::1.070000
[11/24 16:19:05    446s] Initializing multi-corner capacitance tables ... 
[11/24 16:19:05    446s] Initializing multi-corner resistance tables ...
[11/24 16:19:05    446s] eee: l::1 avDens::0.080186 usedTrk::1568.160221 availTrk::19556.442928 sigTrk::1568.160221
[11/24 16:19:05    446s] eee: l::2 avDens::0.126928 usedTrk::1973.721731 availTrk::15549.965315 sigTrk::1973.721731
[11/24 16:19:05    446s] eee: l::3 avDens::0.144737 usedTrk::2036.117063 availTrk::14067.682269 sigTrk::2036.117063
[11/24 16:19:05    446s] eee: l::4 avDens::0.097265 usedTrk::1163.696427 availTrk::11964.135433 sigTrk::1163.696427
[11/24 16:19:05    446s] eee: l::5 avDens::0.091293 usedTrk::709.501686 availTrk::7771.711985 sigTrk::709.501686
[11/24 16:19:05    446s] eee: l::6 avDens::0.062651 usedTrk::600.493254 availTrk::9584.752737 sigTrk::600.493254
[11/24 16:19:05    446s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280627 uaWl=1.000000 uaWlH=0.314290 aWlH=0.000000 lMod=0 pMax=0.862800 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:19:05    446s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2316.2M)
[11/24 16:19:05    446s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for storing RC.
[11/24 16:19:05    446s] Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 2387.7M)
[11/24 16:19:05    446s] Extracted 20.0021% (CPU Time= 0:00:00.2  MEM= 2387.7M)
[11/24 16:19:05    446s] Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2387.7M)
[11/24 16:19:05    446s] Extracted 40.0027% (CPU Time= 0:00:00.3  MEM= 2387.7M)
[11/24 16:19:05    446s] Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 2387.7M)
[11/24 16:19:05    446s] Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2387.7M)
[11/24 16:19:05    446s] Extracted 70.0021% (CPU Time= 0:00:00.3  MEM= 2387.7M)
[11/24 16:19:05    446s] Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2387.7M)
[11/24 16:19:05    447s] Extracted 90.0027% (CPU Time= 0:00:00.5  MEM= 2387.7M)
[11/24 16:19:05    447s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2387.7M)
[11/24 16:19:05    447s] Number of Extracted Resistors     : 113552
[11/24 16:19:05    447s] Number of Extracted Ground Cap.   : 119866
[11/24 16:19:05    447s] Number of Extracted Coupling Cap. : 217252
[11/24 16:19:05    447s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2364.383M)
[11/24 16:19:05    447s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/24 16:19:05    447s]  Corner: dtmf_rc_corner
[11/24 16:19:05    447s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2364.4M)
[11/24 16:19:05    447s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb_Filter.rcdb.d' for storing RC.
[11/24 16:19:06    447s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 6469 access done (mem: 2364.383M)
[11/24 16:19:06    447s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2364.383M)
[11/24 16:19:06    447s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2364.383M)
[11/24 16:19:06    447s] processing rcdb (/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d) for hinst (top) of cell (DTMF_CHIP);
[11/24 16:19:06    447s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 0 access done (mem: 2364.383M)
[11/24 16:19:06    447s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2364.383M)
[11/24 16:19:06    447s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2364.383M)
[11/24 16:19:06    447s] 
[11/24 16:19:06    447s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:19:06    447s] Deleting Lib Analyzer.
[11/24 16:19:06    447s] 
[11/24 16:19:06    447s] TimeStamp Deleting Cell Server End ...
[11/24 16:19:06    447s] Effort level <high> specified for reg2reg path_group
[11/24 16:19:06    447s] All LLGs are deleted
[11/24 16:19:06    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:06    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:06    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2303.2M, EPOCH TIME: 1763981346.708765
[11/24 16:19:06    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2303.2M, EPOCH TIME: 1763981346.708979
[11/24 16:19:06    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2303.2M, EPOCH TIME: 1763981346.710047
[11/24 16:19:06    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:06    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:06    447s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2303.2M, EPOCH TIME: 1763981346.710186
[11/24 16:19:06    447s] Max number of tech site patterns supported in site array is 256.
[11/24 16:19:06    447s] Core basic site is tsm3site
[11/24 16:19:06    447s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2303.2M, EPOCH TIME: 1763981346.717157
[11/24 16:19:06    447s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:19:06    447s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 16:19:06    447s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2303.2M, EPOCH TIME: 1763981346.717746
[11/24 16:19:06    447s] Fast DP-INIT is on for default
[11/24 16:19:06    447s] Atter site array init, number of instance map data is 0.
[11/24 16:19:06    447s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2303.2M, EPOCH TIME: 1763981346.720573
[11/24 16:19:06    447s] 
[11/24 16:19:06    447s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:06    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2303.2M, EPOCH TIME: 1763981346.722391
[11/24 16:19:06    447s] All LLGs are deleted
[11/24 16:19:06    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:19:06    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:06    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2303.2M, EPOCH TIME: 1763981346.725486
[11/24 16:19:06    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2303.2M, EPOCH TIME: 1763981346.725663
[11/24 16:19:06    447s] Starting delay calculation for Hold views
[11/24 16:19:06    447s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:19:06    447s] AAE_INFO: resetNetProps viewIdx 1 
[11/24 16:19:06    447s] Starting SI iteration 1 using Infinite Timing Windows
[11/24 16:19:06    447s] #################################################################################
[11/24 16:19:06    447s] # Design Stage: PostRoute
[11/24 16:19:06    447s] # Design Name: DTMF_CHIP
[11/24 16:19:06    447s] # Design Mode: 180nm
[11/24 16:19:06    447s] # Analysis Mode: MMMC OCV 
[11/24 16:19:06    447s] # Parasitics Mode: SPEF/RCDB 
[11/24 16:19:06    447s] # Signoff Settings: SI On 
[11/24 16:19:06    447s] #################################################################################
[11/24 16:19:06    447s] AAE_INFO: 1 threads acquired from CTE.
[11/24 16:19:06    447s] Setting infinite Tws ...
[11/24 16:19:06    447s] First Iteration Infinite Tw... 
[11/24 16:19:06    447s] Calculate late delays in OCV mode...
[11/24 16:19:06    447s] Calculate early delays in OCV mode...
[11/24 16:19:06    447s] Topological Sorting (REAL = 0:00:00.0, MEM = 2301.2M, InitMEM = 2301.2M)
[11/24 16:19:06    447s] Start delay calculation (fullDC) (1 T). (MEM=2301.24)
[11/24 16:19:06    447s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/24 16:19:06    447s] 
[11/24 16:19:06    447s] Trim Metal Layers:
[11/24 16:19:06    447s] LayerId::1 widthSet size::4
[11/24 16:19:06    447s] LayerId::2 widthSet size::4
[11/24 16:19:06    447s] LayerId::3 widthSet size::4
[11/24 16:19:06    447s] LayerId::4 widthSet size::4
[11/24 16:19:06    447s] LayerId::5 widthSet size::4
[11/24 16:19:06    447s] LayerId::6 widthSet size::3
[11/24 16:19:06    447s] eee: pegSigSF::1.070000
[11/24 16:19:06    447s] Initializing multi-corner capacitance tables ... 
[11/24 16:19:06    447s] Initializing multi-corner resistance tables ...
[11/24 16:19:06    447s] eee: l::1 avDens::0.080186 usedTrk::1568.160221 availTrk::19556.442928 sigTrk::1568.160221
[11/24 16:19:06    447s] eee: l::2 avDens::0.126928 usedTrk::1973.721731 availTrk::15549.965315 sigTrk::1973.721731
[11/24 16:19:06    447s] eee: l::3 avDens::0.144737 usedTrk::2036.117063 availTrk::14067.682269 sigTrk::2036.117063
[11/24 16:19:06    447s] eee: l::4 avDens::0.097265 usedTrk::1163.696427 availTrk::11964.135433 sigTrk::1163.696427
[11/24 16:19:06    447s] eee: l::5 avDens::0.091293 usedTrk::709.501686 availTrk::7771.711985 sigTrk::709.501686
[11/24 16:19:06    447s] eee: l::6 avDens::0.062651 usedTrk::600.493254 availTrk::9584.752737 sigTrk::600.493254
[11/24 16:19:06    447s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280627 uaWl=1.000000 uaWlH=0.314290 aWlH=0.000000 lMod=0 pMax=0.862800 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:19:06    447s] End AAE Lib Interpolated Model. (MEM=2312.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:06    447s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2312.848M)
[11/24 16:19:06    447s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2312.8M)
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:07    448s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:07    448s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 16:19:07    448s] To increase the message display limit, refer to the product command reference manual.
[11/24 16:19:08    449s] Total number of fetched objects 6714
[11/24 16:19:08    449s] AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
[11/24 16:19:08    449s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:08    449s] End delay calculation. (MEM=2334.05 CPU=0:00:01.4 REAL=0:00:01.0)
[11/24 16:19:08    449s] End delay calculation (fullDC). (MEM=2334.05 CPU=0:00:01.5 REAL=0:00:02.0)
[11/24 16:19:08    449s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2334.1M) ***
[11/24 16:19:08    449s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2334.1M)
[11/24 16:19:08    449s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/24 16:19:08    449s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2334.1M)
[11/24 16:19:08    449s] Starting SI iteration 2
[11/24 16:19:08    449s] Calculate late delays in OCV mode...
[11/24 16:19:08    449s] Calculate early delays in OCV mode...
[11/24 16:19:08    449s] Start delay calculation (fullDC) (1 T). (MEM=2302.17)
[11/24 16:19:08    449s] End AAE Lib Interpolated Model. (MEM=2302.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:08    449s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
[11/24 16:19:08    449s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6714. 
[11/24 16:19:08    449s] Total number of fetched objects 6714
[11/24 16:19:08    449s] AAE_INFO-618: Total number of nets in the design is 6846,  1.2 percent of the nets selected for SI analysis
[11/24 16:19:08    449s] End delay calculation. (MEM=2347.86 CPU=0:00:00.0 REAL=0:00:00.0)
[11/24 16:19:08    449s] End delay calculation (fullDC). (MEM=2347.86 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 16:19:08    449s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2347.9M) ***
[11/24 16:19:08    449s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:30 mem=2347.9M)
[11/24 16:19:08    449s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 dtmf_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.187  | -0.187  |  4.553  |
|           TNS (ns):| -1.905  | -1.905  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 16:19:08    449s] All LLGs are deleted
[11/24 16:19:08    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2307.9M, EPOCH TIME: 1763981348.944093
[11/24 16:19:08    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1763981348.944368
[11/24 16:19:08    449s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2307.9M, EPOCH TIME: 1763981348.945430
[11/24 16:19:08    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2307.9M, EPOCH TIME: 1763981348.945586
[11/24 16:19:08    449s] Max number of tech site patterns supported in site array is 256.
[11/24 16:19:08    449s] Core basic site is tsm3site
[11/24 16:19:08    449s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2307.9M, EPOCH TIME: 1763981348.952656
[11/24 16:19:08    449s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:19:08    449s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 16:19:08    449s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2307.9M, EPOCH TIME: 1763981348.953238
[11/24 16:19:08    449s] Fast DP-INIT is on for default
[11/24 16:19:08    449s] Atter site array init, number of instance map data is 0.
[11/24 16:19:08    449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2307.9M, EPOCH TIME: 1763981348.956040
[11/24 16:19:08    449s] 
[11/24 16:19:08    449s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:08    449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2307.9M, EPOCH TIME: 1763981348.957858
[11/24 16:19:08    449s] All LLGs are deleted
[11/24 16:19:08    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:19:08    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2307.9M, EPOCH TIME: 1763981348.960961
[11/24 16:19:08    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1763981348.961157
[11/24 16:19:08    449s] Density: 52.584%
------------------------------------------------------------------
All LLGs are deleted
[11/24 16:19:08    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2307.9M, EPOCH TIME: 1763981348.965509
[11/24 16:19:08    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1763981348.965709
[11/24 16:19:08    449s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2307.9M, EPOCH TIME: 1763981348.966734
[11/24 16:19:08    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2307.9M, EPOCH TIME: 1763981348.966925
[11/24 16:19:08    449s] Max number of tech site patterns supported in site array is 256.
[11/24 16:19:08    449s] Core basic site is tsm3site
[11/24 16:19:08    449s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2307.9M, EPOCH TIME: 1763981348.974004
[11/24 16:19:08    449s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:19:08    449s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 16:19:08    449s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2307.9M, EPOCH TIME: 1763981348.974582
[11/24 16:19:08    449s] Fast DP-INIT is on for default
[11/24 16:19:08    449s] Atter site array init, number of instance map data is 0.
[11/24 16:19:08    449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2307.9M, EPOCH TIME: 1763981348.977266
[11/24 16:19:08    449s] 
[11/24 16:19:08    449s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:08    449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2307.9M, EPOCH TIME: 1763981348.979034
[11/24 16:19:08    449s] All LLGs are deleted
[11/24 16:19:08    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:19:08    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:08    449s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2307.9M, EPOCH TIME: 1763981348.982195
[11/24 16:19:08    449s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1763981348.982374
[11/24 16:19:09    450s] Reported timing to dir ./timingReports
[11/24 16:19:09    450s] Total CPU time: 3.48 sec
[11/24 16:19:09    450s] Total Real time: 5.0 sec
[11/24 16:19:09    450s] Total Memory Usage: 2266.132812 Mbytes
[11/24 16:19:09    450s] Reset AAE Options
[11/24 16:19:09    450s] *** timeDesign #2 [finish] : cpu/real = 0:00:03.5/0:00:04.1 (0.9), totSession cpu/real = 0:07:30.0/0:48:13.7 (0.2), mem = 2266.1M
[11/24 16:19:09    450s] 
[11/24 16:19:09    450s] =============================================================================================
[11/24 16:19:09    450s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[11/24 16:19:09    450s] =============================================================================================
[11/24 16:19:09    450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:19:09    450s] ---------------------------------------------------------------------------------------------
[11/24 16:19:09    450s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:19:09    450s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:02.3 /  0:00:02.2    1.0
[11/24 16:19:09    450s] [ ExtractRC              ]      1   0:00:01.4  (  35.2 % )     0:00:01.4 /  0:00:01.0    0.7
[11/24 16:19:09    450s] [ TimingUpdate           ]      1   0:00:00.5  (  11.7 % )     0:00:02.1 /  0:00:02.1    1.0
[11/24 16:19:09    450s] [ FullDelayCalc          ]      2   0:00:01.7  (  40.8 % )     0:00:01.7 /  0:00:01.6    1.0
[11/24 16:19:09    450s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/24 16:19:09    450s] [ GenerateReports        ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:19:09    450s] [ MISC                   ]          0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.3    0.7
[11/24 16:19:09    450s] ---------------------------------------------------------------------------------------------
[11/24 16:19:09    450s]  timeDesign #2 TOTAL                0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:03.5    0.9
[11/24 16:19:09    450s] ---------------------------------------------------------------------------------------------
[11/24 16:19:09    450s] 
[11/24 16:19:45    454s] <CMD> optDesign -postRoute -setup -hold
[11/24 16:19:45    454s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1575.6M, totSessionCpu=0:07:34 **
[11/24 16:19:45    454s] *** optDesign #1 [begin] : totSession cpu/real = 0:07:34.2/0:48:50.4 (0.2), mem = 2266.1M
[11/24 16:19:45    454s] Info: 1 threads available for lower-level modules during optimization.
[11/24 16:19:45    454s] GigaOpt running with 1 threads.
[11/24 16:19:45    454s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:34.2/0:48:50.4 (0.2), mem = 2266.1M
[11/24 16:19:45    454s] **INFO: User settings:
[11/24 16:19:45    454s] setNanoRouteMode -drouteEndIteration                            1
[11/24 16:19:45    454s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/24 16:19:45    454s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/24 16:19:45    454s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[11/24 16:19:45    454s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[11/24 16:19:45    454s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/24 16:19:45    454s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/24 16:19:45    454s] setNanoRouteMode -grouteExpTdStdDelay                           52.5
[11/24 16:19:45    454s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/24 16:19:45    454s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/24 16:19:45    454s] setNanoRouteMode -routeSelectedNetOnly                          false
[11/24 16:19:45    454s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[11/24 16:19:45    454s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/24 16:19:45    454s] setNanoRouteMode -routeWithSiDriven                             true
[11/24 16:19:45    454s] setNanoRouteMode -routeWithTimingDriven                         true
[11/24 16:19:45    454s] setNanoRouteMode -timingEngine                                  {}
[11/24 16:19:45    454s] setDesignMode -process                                          180
[11/24 16:19:45    454s] setExtractRCMode -coupled                                       true
[11/24 16:19:45    454s] setExtractRCMode -coupling_c_th                                 3
[11/24 16:19:45    454s] setExtractRCMode -engine                                        postRoute
[11/24 16:19:45    454s] setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
[11/24 16:19:45    454s] setExtractRCMode -relative_c_th                                 0.03
[11/24 16:19:45    454s] setExtractRCMode -total_c_th                                    5
[11/24 16:19:45    454s] setUsefulSkewMode -ecoRoute                                     false
[11/24 16:19:45    454s] setUsefulSkewMode -maxAllowedDelay                              1
[11/24 16:19:45    454s] setUsefulSkewMode -noBoundary                                   false
[11/24 16:19:45    454s] setDelayCalMode -enable_high_fanout                             true
[11/24 16:19:45    454s] setDelayCalMode -engine                                         aae
[11/24 16:19:45    454s] setDelayCalMode -ignoreNetLoad                                  false
[11/24 16:19:45    454s] setDelayCalMode -SIAware                                        true
[11/24 16:19:45    454s] setDelayCalMode -socv_accuracy_mode                             low
[11/24 16:19:45    454s] setOptMode -activeHoldViews                                     { dtmf_view_hold }
[11/24 16:19:45    454s] setOptMode -activeSetupViews                                    { dtmf_view_setup }
[11/24 16:19:45    454s] setOptMode -autoHoldViews                                       { dtmf_view_hold}
[11/24 16:19:45    454s] setOptMode -autoSetupViews                                      { dtmf_view_setup}
[11/24 16:19:45    454s] setOptMode -autoTDGRSetupViews                                  { dtmf_view_setup}
[11/24 16:19:45    454s] setOptMode -autoViewHoldTargetSlack                             0
[11/24 16:19:45    454s] setOptMode -drcMargin                                           0
[11/24 16:19:45    454s] setOptMode -fixDrc                                              true
[11/24 16:19:45    454s] setOptMode -optimizeFF                                          true
[11/24 16:19:45    454s] setOptMode -preserveAllSequential                               false
[11/24 16:19:45    454s] setOptMode -setupTargetSlack                                    0
[11/24 16:19:45    454s] setSIMode -separate_delta_delay_on_data                         true
[11/24 16:19:45    454s] setAnalysisMode -analysisType                                   onChipVariation
[11/24 16:19:45    454s] setAnalysisMode -checkType                                      setup
[11/24 16:19:45    454s] setAnalysisMode -clkSrcPath                                     true
[11/24 16:19:45    454s] setAnalysisMode -clockPropagation                               sdcControl
[11/24 16:19:45    454s] setAnalysisMode -skew                                           true
[11/24 16:19:45    454s] setAnalysisMode -usefulSkew                                     true
[11/24 16:19:45    454s] 
[11/24 16:19:45    454s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/24 16:19:45    454s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/24 16:19:45    454s] 
[11/24 16:19:45    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:19:46    454s] Summary for sequential cells identification: 
[11/24 16:19:46    454s]   Identified SBFF number: 116
[11/24 16:19:46    454s]   Identified MBFF number: 0
[11/24 16:19:46    454s]   Identified SB Latch number: 0
[11/24 16:19:46    454s]   Identified MB Latch number: 0
[11/24 16:19:46    454s]   Not identified SBFF number: 24
[11/24 16:19:46    454s]   Not identified MBFF number: 0
[11/24 16:19:46    454s]   Not identified SB Latch number: 0
[11/24 16:19:46    454s]   Not identified MB Latch number: 0
[11/24 16:19:46    454s]   Number of sequential cells which are not FFs: 38
[11/24 16:19:46    454s]  Visiting view : dtmf_view_setup
[11/24 16:19:46    454s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:19:46    454s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:19:46    454s]  Visiting view : dtmf_view_hold
[11/24 16:19:46    454s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:19:46    454s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:19:46    454s] TLC MultiMap info (StdDelay):
[11/24 16:19:46    454s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:19:46    454s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:19:46    454s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:19:46    454s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:19:46    454s]  Setting StdDelay to: 52.5ps
[11/24 16:19:46    454s] 
[11/24 16:19:46    454s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:19:46    454s] Need call spDPlaceInit before registerPrioInstLoc.
[11/24 16:19:46    454s] OPERPROF: Starting DPlace-Init at level 1, MEM:2285.7M, EPOCH TIME: 1763981386.215189
[11/24 16:19:46    454s] Processing tracks to init pin-track alignment.
[11/24 16:19:46    454s] z: 2, totalTracks: 1
[11/24 16:19:46    454s] z: 4, totalTracks: 1
[11/24 16:19:46    454s] z: 6, totalTracks: 1
[11/24 16:19:46    454s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:19:46    454s] All LLGs are deleted
[11/24 16:19:46    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:46    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:46    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2285.7M, EPOCH TIME: 1763981386.219468
[11/24 16:19:46    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2285.7M, EPOCH TIME: 1763981386.219720
[11/24 16:19:46    454s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2285.7M, EPOCH TIME: 1763981386.221115
[11/24 16:19:46    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:46    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:46    454s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2285.7M, EPOCH TIME: 1763981386.227068
[11/24 16:19:46    454s] Max number of tech site patterns supported in site array is 256.
[11/24 16:19:46    454s] Core basic site is tsm3site
[11/24 16:19:46    454s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2285.7M, EPOCH TIME: 1763981386.234105
[11/24 16:19:46    454s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:19:46    454s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 16:19:46    454s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2285.7M, EPOCH TIME: 1763981386.234726
[11/24 16:19:46    454s] Fast DP-INIT is on for default
[11/24 16:19:46    454s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/24 16:19:46    454s] Atter site array init, number of instance map data is 0.
[11/24 16:19:46    454s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.021, MEM:2285.7M, EPOCH TIME: 1763981386.248242
[11/24 16:19:46    454s] 
[11/24 16:19:46    454s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:46    454s] OPERPROF:     Starting CMU at level 3, MEM:2285.7M, EPOCH TIME: 1763981386.254777
[11/24 16:19:46    454s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.065, MEM:2285.7M, EPOCH TIME: 1763981386.319355
[11/24 16:19:46    454s] 
[11/24 16:19:46    454s] Bad Lib Cell Checking (CMU) is done! (0)
[11/24 16:19:46    454s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.114, MEM:2285.7M, EPOCH TIME: 1763981386.334971
[11/24 16:19:46    454s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2285.7M, EPOCH TIME: 1763981386.335017
[11/24 16:19:46    454s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2285.7M, EPOCH TIME: 1763981386.335063
[11/24 16:19:46    454s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2285.7MB).
[11/24 16:19:46    454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.146, MEM:2285.7M, EPOCH TIME: 1763981386.361212
[11/24 16:19:46    454s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.7M, EPOCH TIME: 1763981386.361433
[11/24 16:19:46    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:19:46    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:46    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:46    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:46    454s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.020, MEM:2281.7M, EPOCH TIME: 1763981386.381301
[11/24 16:19:46    454s] 
[11/24 16:19:46    454s] Creating Lib Analyzer ...
[11/24 16:19:46    454s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[11/24 16:19:46    454s] Type 'man IMPOPT-7077' for more detail.
[11/24 16:19:46    454s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/24 16:19:46    454s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/24 16:19:46    454s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/24 16:19:46    454s] 
[11/24 16:19:46    454s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:19:47    455s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:36 mem=2303.7M
[11/24 16:19:47    455s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:36 mem=2303.7M
[11/24 16:19:47    455s] Creating Lib Analyzer, finished. 
[11/24 16:19:47    455s] Effort level <high> specified for reg2reg path_group
[11/24 16:19:47    455s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[11/24 16:19:48    455s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1610.9M, totSessionCpu=0:07:36 **
[11/24 16:19:48    455s] Existing Dirty Nets : 0
[11/24 16:19:48    455s] New Signature Flow (optDesignCheckOptions) ....
[11/24 16:19:48    455s] #Taking db snapshot
[11/24 16:19:48    455s] #Taking db snapshot ... done
[11/24 16:19:48    455s] OPERPROF: Starting checkPlace at level 1, MEM:2305.7M, EPOCH TIME: 1763981388.292874
[11/24 16:19:48    455s] Processing tracks to init pin-track alignment.
[11/24 16:19:48    455s] z: 2, totalTracks: 1
[11/24 16:19:48    455s] z: 4, totalTracks: 1
[11/24 16:19:48    455s] z: 6, totalTracks: 1
[11/24 16:19:48    455s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:19:48    455s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2305.7M, EPOCH TIME: 1763981388.296767
[11/24 16:19:48    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:48    455s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2305.7M, EPOCH TIME: 1763981388.304958
[11/24 16:19:48    455s] Begin checking placement ... (start mem=2305.7M, init mem=2305.7M)
[11/24 16:19:48    455s] Begin checking exclusive groups violation ...
[11/24 16:19:48    455s] There are 0 groups to check, max #box is 0, total #box is 0
[11/24 16:19:48    455s] Finished checking exclusive groups violations. Found 0 Vio.
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] Running CheckPlace using 1 thread in normal mode...
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] ...checkPlace normal is done!
[11/24 16:19:48    455s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2305.7M, EPOCH TIME: 1763981388.408630
[11/24 16:19:48    455s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:2305.7M, EPOCH TIME: 1763981388.411466
[11/24 16:19:48    455s] *info: Placed = 6105           (Fixed = 23)
[11/24 16:19:48    455s] *info: Unplaced = 0           
[11/24 16:19:48    455s] Placement Density:52.58%(140826/267812)
[11/24 16:19:48    455s] Placement Density (including fixed std cells):52.58%(140826/267812)
[11/24 16:19:48    455s] All LLGs are deleted
[11/24 16:19:48    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6437).
[11/24 16:19:48    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2305.7M, EPOCH TIME: 1763981388.413498
[11/24 16:19:48    455s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2305.7M, EPOCH TIME: 1763981388.413707
[11/24 16:19:48    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2305.7M)
[11/24 16:19:48    455s] OPERPROF: Finished checkPlace at level 1, CPU:0.090, REAL:0.122, MEM:2305.7M, EPOCH TIME: 1763981388.414658
[11/24 16:19:48    455s]  Initial DC engine is -> aae
[11/24 16:19:48    455s]  
[11/24 16:19:48    455s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/24 16:19:48    455s]  
[11/24 16:19:48    455s]  
[11/24 16:19:48    455s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/24 16:19:48    455s]  
[11/24 16:19:48    455s] Reset EOS DB
[11/24 16:19:48    455s] Ignoring AAE DB Resetting ...
[11/24 16:19:48    455s]  Set Options for AAE Based Opt flow 
[11/24 16:19:48    455s] *** optDesign -postRoute ***
[11/24 16:19:48    455s] DRC Margin: user margin 0.0; extra margin 0
[11/24 16:19:48    455s] Setup Target Slack: user slack 0
[11/24 16:19:48    455s] Hold Target Slack: user slack 0
[11/24 16:19:48    455s] All LLGs are deleted
[11/24 16:19:48    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.7M, EPOCH TIME: 1763981388.592758
[11/24 16:19:48    455s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.7M, EPOCH TIME: 1763981388.593001
[11/24 16:19:48    455s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.7M, EPOCH TIME: 1763981388.594042
[11/24 16:19:48    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2305.7M, EPOCH TIME: 1763981388.594286
[11/24 16:19:48    455s] Max number of tech site patterns supported in site array is 256.
[11/24 16:19:48    455s] Core basic site is tsm3site
[11/24 16:19:48    455s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2305.7M, EPOCH TIME: 1763981388.603357
[11/24 16:19:48    455s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 16:19:48    455s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 16:19:48    455s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2305.7M, EPOCH TIME: 1763981388.604186
[11/24 16:19:48    455s] Fast DP-INIT is on for default
[11/24 16:19:48    455s] Atter site array init, number of instance map data is 0.
[11/24 16:19:48    455s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2305.7M, EPOCH TIME: 1763981388.608565
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:48    455s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2305.7M, EPOCH TIME: 1763981388.611319
[11/24 16:19:48    455s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:19:48    455s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:19:48    455s] Deleting Lib Analyzer.
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] TimeStamp Deleting Cell Server End ...
[11/24 16:19:48    455s] Multi-VT timing optimization disabled based on library information.
[11/24 16:19:48    455s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:19:48    455s] Summary for sequential cells identification: 
[11/24 16:19:48    455s]   Identified SBFF number: 116
[11/24 16:19:48    455s]   Identified MBFF number: 0
[11/24 16:19:48    455s]   Identified SB Latch number: 0
[11/24 16:19:48    455s]   Identified MB Latch number: 0
[11/24 16:19:48    455s]   Not identified SBFF number: 24
[11/24 16:19:48    455s]   Not identified MBFF number: 0
[11/24 16:19:48    455s]   Not identified SB Latch number: 0
[11/24 16:19:48    455s]   Not identified MB Latch number: 0
[11/24 16:19:48    455s]   Number of sequential cells which are not FFs: 38
[11/24 16:19:48    455s]  Visiting view : dtmf_view_setup
[11/24 16:19:48    455s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:19:48    455s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:19:48    455s]  Visiting view : dtmf_view_hold
[11/24 16:19:48    455s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:19:48    455s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:19:48    455s] TLC MultiMap info (StdDelay):
[11/24 16:19:48    455s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:19:48    455s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:19:48    455s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:19:48    455s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:19:48    455s]  Setting StdDelay to: 52.5ps
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] TimeStamp Deleting Cell Server End ...
[11/24 16:19:48    455s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:03.0 (0.6), totSession cpu/real = 0:07:36.0/0:48:53.4 (0.2), mem = 2305.7M
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] =============================================================================================
[11/24 16:19:48    455s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[11/24 16:19:48    455s] =============================================================================================
[11/24 16:19:48    455s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:19:48    455s] ---------------------------------------------------------------------------------------------
[11/24 16:19:48    455s] [ CellServerInit         ]      2   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.0    0.3
[11/24 16:19:48    455s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  41.9 % )     0:00:01.3 /  0:00:01.1    0.9
[11/24 16:19:48    455s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:19:48    455s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:19:48    455s] [ CheckPlace             ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.6
[11/24 16:19:48    455s] [ MISC                   ]          0:00:01.4  (  46.4 % )     0:00:01.4 /  0:00:00.6    0.4
[11/24 16:19:48    455s] ---------------------------------------------------------------------------------------------
[11/24 16:19:48    455s]  InitOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:01.8    0.6
[11/24 16:19:48    455s] ---------------------------------------------------------------------------------------------
[11/24 16:19:48    455s] 
[11/24 16:19:48    455s] ** INFO : this run is activating 'postRoute' automaton
[11/24 16:19:48    455s] **INFO: flowCheckPoint #1 InitialSummary
[11/24 16:19:48    455s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 6469 access done (mem: 2305.715M)
[11/24 16:19:48    455s] Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'postRoute' at effort level 'low' .
[11/24 16:19:48    455s] PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
[11/24 16:19:48    455s] RC Extraction called in multi-corner(1) mode.
[11/24 16:19:48    455s] Process corner(s) are loaded.
[11/24 16:19:48    455s]  Corner: dtmf_rc_corner
[11/24 16:19:48    455s] extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d -maxResLength 200  -extended
[11/24 16:19:48    455s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/24 16:19:48    455s]       RC Corner Indexes            0   
[11/24 16:19:48    455s] Capacitance Scaling Factor   : 1.00000 
[11/24 16:19:48    455s] Coupling Cap. Scaling Factor : 1.00000 
[11/24 16:19:48    455s] Resistance Scaling Factor    : 1.00000 
[11/24 16:19:48    455s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 16:19:48    455s] Clock Res. Scaling Factor    : 1.00000 
[11/24 16:19:48    455s] Shrink Factor                : 1.00000
[11/24 16:19:48    456s] 
[11/24 16:19:48    456s] Trim Metal Layers:
[11/24 16:19:48    456s] LayerId::1 widthSet size::4
[11/24 16:19:48    456s] LayerId::2 widthSet size::4
[11/24 16:19:48    456s] LayerId::3 widthSet size::4
[11/24 16:19:48    456s] LayerId::4 widthSet size::4
[11/24 16:19:48    456s] LayerId::5 widthSet size::4
[11/24 16:19:48    456s] LayerId::6 widthSet size::3
[11/24 16:19:48    456s] eee: pegSigSF::1.070000
[11/24 16:19:48    456s] Initializing multi-corner capacitance tables ... 
[11/24 16:19:48    456s] Initializing multi-corner resistance tables ...
[11/24 16:19:48    456s] eee: l::1 avDens::0.080186 usedTrk::1568.160221 availTrk::19556.442928 sigTrk::1568.160221
[11/24 16:19:48    456s] eee: l::2 avDens::0.126928 usedTrk::1973.721731 availTrk::15549.965315 sigTrk::1973.721731
[11/24 16:19:48    456s] eee: l::3 avDens::0.144737 usedTrk::2036.117063 availTrk::14067.682269 sigTrk::2036.117063
[11/24 16:19:48    456s] eee: l::4 avDens::0.097265 usedTrk::1163.696427 availTrk::11964.135433 sigTrk::1163.696427
[11/24 16:19:48    456s] eee: l::5 avDens::0.091293 usedTrk::709.501686 availTrk::7771.711985 sigTrk::709.501686
[11/24 16:19:48    456s] eee: l::6 avDens::0.062651 usedTrk::600.493254 availTrk::9584.752737 sigTrk::600.493254
[11/24 16:19:48    456s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280627 uaWl=1.000000 uaWlH=0.314290 aWlH=0.000000 lMod=0 pMax=0.862800 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:19:48    456s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2297.7M)
[11/24 16:19:48    456s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for storing RC.
[11/24 16:19:48    456s] Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 2369.2M)
[11/24 16:19:48    456s] Extracted 20.0021% (CPU Time= 0:00:00.1  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 40.0027% (CPU Time= 0:00:00.3  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 50.0029% (CPU Time= 0:00:00.3  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 70.0021% (CPU Time= 0:00:00.3  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 90.0027% (CPU Time= 0:00:00.4  MEM= 2369.2M)
[11/24 16:19:49    456s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2369.2M)
[11/24 16:19:49    456s] Number of Extracted Resistors     : 113552
[11/24 16:19:49    456s] Number of Extracted Ground Cap.   : 119866
[11/24 16:19:49    456s] Number of Extracted Coupling Cap. : 217252
[11/24 16:19:49    456s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2345.203M)
[11/24 16:19:49    456s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/24 16:19:49    456s]  Corner: dtmf_rc_corner
[11/24 16:19:49    456s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2345.2M)
[11/24 16:19:49    456s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb_Filter.rcdb.d' for storing RC.
[11/24 16:19:49    456s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 6469 access done (mem: 2345.203M)
[11/24 16:19:49    456s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2345.203M)
[11/24 16:19:49    456s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2345.203M)
[11/24 16:19:49    456s] processing rcdb (/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d) for hinst (top) of cell (DTMF_CHIP);
[11/24 16:19:50    456s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 0 access done (mem: 2345.203M)
[11/24 16:19:50    456s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2345.203M)
[11/24 16:19:50    456s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 2345.203M)
[11/24 16:19:50    456s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2345.203M)
[11/24 16:19:50    456s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2345.2M)
[11/24 16:19:50    456s] 
[11/24 16:19:50    456s] Trim Metal Layers:
[11/24 16:19:50    456s] LayerId::1 widthSet size::4
[11/24 16:19:50    456s] LayerId::2 widthSet size::4
[11/24 16:19:50    456s] LayerId::3 widthSet size::4
[11/24 16:19:50    456s] LayerId::4 widthSet size::4
[11/24 16:19:50    456s] LayerId::5 widthSet size::4
[11/24 16:19:50    456s] LayerId::6 widthSet size::3
[11/24 16:19:50    456s] eee: pegSigSF::1.070000
[11/24 16:19:50    456s] Initializing multi-corner capacitance tables ... 
[11/24 16:19:50    456s] Initializing multi-corner resistance tables ...
[11/24 16:19:50    456s] eee: l::1 avDens::0.080186 usedTrk::1568.160221 availTrk::19556.442928 sigTrk::1568.160221
[11/24 16:19:50    456s] eee: l::2 avDens::0.126928 usedTrk::1973.721731 availTrk::15549.965315 sigTrk::1973.721731
[11/24 16:19:50    456s] eee: l::3 avDens::0.144737 usedTrk::2036.117063 availTrk::14067.682269 sigTrk::2036.117063
[11/24 16:19:50    456s] eee: l::4 avDens::0.097265 usedTrk::1163.696427 availTrk::11964.135433 sigTrk::1163.696427
[11/24 16:19:50    456s] eee: l::5 avDens::0.091293 usedTrk::709.501686 availTrk::7771.711985 sigTrk::709.501686
[11/24 16:19:50    456s] eee: l::6 avDens::0.062651 usedTrk::600.493254 availTrk::9584.752737 sigTrk::600.493254
[11/24 16:19:50    456s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280627 uaWl=1.000000 uaWlH=0.314290 aWlH=0.000000 lMod=0 pMax=0.862800 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:19:50    456s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:37.0/0:48:54.8 (0.2), mem = 2373.8M
[11/24 16:19:50    456s] AAE_INFO: switching -siAware from true to false ...
[11/24 16:19:50    457s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[11/24 16:19:50    457s] Starting delay calculation for Hold views
[11/24 16:19:50    457s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:19:50    457s] #################################################################################
[11/24 16:19:50    457s] # Design Stage: PostRoute
[11/24 16:19:50    457s] # Design Name: DTMF_CHIP
[11/24 16:19:50    457s] # Design Mode: 180nm
[11/24 16:19:50    457s] # Analysis Mode: MMMC OCV 
[11/24 16:19:50    457s] # Parasitics Mode: SPEF/RCDB 
[11/24 16:19:50    457s] # Signoff Settings: SI Off 
[11/24 16:19:50    457s] #################################################################################
[11/24 16:19:50    457s] Calculate late delays in OCV mode...
[11/24 16:19:50    457s] Calculate early delays in OCV mode...
[11/24 16:19:50    457s] Topological Sorting (REAL = 0:00:00.0, MEM = 2371.8M, InitMEM = 2371.8M)
[11/24 16:19:50    457s] Start delay calculation (fullDC) (1 T). (MEM=2371.82)
[11/24 16:19:50    457s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/24 16:19:50    457s] End AAE Lib Interpolated Model. (MEM=2391.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 16:19:50    457s] Type 'man IMPMSMV-1810' for more detail.
[11/24 16:19:50    457s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 16:19:50    457s] To increase the message display limit, refer to the product command reference manual.
[11/24 16:19:51    458s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
[11/24 16:19:51    458s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6714. 
[11/24 16:19:51    458s] Total number of fetched objects 6714
[11/24 16:19:51    458s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:51    458s] End delay calculation. (MEM=2407.23 CPU=0:00:00.8 REAL=0:00:01.0)
[11/24 16:19:51    458s] End delay calculation (fullDC). (MEM=2407.23 CPU=0:00:00.9 REAL=0:00:01.0)
[11/24 16:19:51    458s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2407.2M) ***
[11/24 16:19:51    458s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:07:38 mem=2407.2M)
[11/24 16:19:51    458s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:07:38 mem=2407.2M ***
[11/24 16:19:52    458s] AAE_INFO: switching -siAware from false to true ...
[11/24 16:19:52    458s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/24 16:19:52    458s] Starting delay calculation for Setup views
[11/24 16:19:52    458s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:19:52    458s] AAE_INFO: resetNetProps viewIdx 0 
[11/24 16:19:52    458s] Starting SI iteration 1 using Infinite Timing Windows
[11/24 16:19:52    458s] #################################################################################
[11/24 16:19:52    458s] # Design Stage: PostRoute
[11/24 16:19:52    458s] # Design Name: DTMF_CHIP
[11/24 16:19:52    458s] # Design Mode: 180nm
[11/24 16:19:52    458s] # Analysis Mode: MMMC OCV 
[11/24 16:19:52    458s] # Parasitics Mode: SPEF/RCDB 
[11/24 16:19:52    458s] # Signoff Settings: SI On 
[11/24 16:19:52    458s] #################################################################################
[11/24 16:19:52    458s] AAE_INFO: 1 threads acquired from CTE.
[11/24 16:19:52    458s] Setting infinite Tws ...
[11/24 16:19:52    458s] First Iteration Infinite Tw... 
[11/24 16:19:52    458s] Calculate early delays in OCV mode...
[11/24 16:19:52    458s] Calculate late delays in OCV mode...
[11/24 16:19:52    458s] Topological Sorting (REAL = 0:00:00.0, MEM = 2402.8M, InitMEM = 2402.8M)
[11/24 16:19:52    458s] Start delay calculation (fullDC) (1 T). (MEM=2402.77)
[11/24 16:19:52    458s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/24 16:19:52    458s] End AAE Lib Interpolated Model. (MEM=2414.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:53    460s] Total number of fetched objects 6714
[11/24 16:19:53    460s] AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
[11/24 16:19:53    460s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:53    460s] End delay calculation. (MEM=2399.11 CPU=0:00:01.3 REAL=0:00:01.0)
[11/24 16:19:53    460s] End delay calculation (fullDC). (MEM=2399.11 CPU=0:00:01.4 REAL=0:00:01.0)
[11/24 16:19:53    460s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2399.1M) ***
[11/24 16:19:54    460s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2399.1M)
[11/24 16:19:54    460s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/24 16:19:54    460s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2399.1M)
[11/24 16:19:54    460s] 
[11/24 16:19:54    460s] Executing IPO callback for view pruning ..
[11/24 16:19:54    460s] Starting SI iteration 2
[11/24 16:19:54    460s] Calculate early delays in OCV mode...
[11/24 16:19:54    460s] Calculate late delays in OCV mode...
[11/24 16:19:54    460s] Start delay calculation (fullDC) (1 T). (MEM=2345.23)
[11/24 16:19:54    460s] End AAE Lib Interpolated Model. (MEM=2345.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:54    460s] Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Skipped = 0. 
[11/24 16:19:54    460s] Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Analyzed = 6714. 
[11/24 16:19:54    460s] Total number of fetched objects 6714
[11/24 16:19:54    460s] AAE_INFO-618: Total number of nets in the design is 6846,  4.7 percent of the nets selected for SI analysis
[11/24 16:19:54    460s] End delay calculation. (MEM=2391.01 CPU=0:00:00.2 REAL=0:00:00.0)
[11/24 16:19:54    460s] End delay calculation (fullDC). (MEM=2391.01 CPU=0:00:00.2 REAL=0:00:00.0)
[11/24 16:19:54    460s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2391.0M) ***
[11/24 16:19:54    461s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:07:41 mem=2391.0M)
[11/24 16:19:54    461s] End AAE Lib Interpolated Model. (MEM=2391.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:54    461s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2391.0M, EPOCH TIME: 1763981394.657925
[11/24 16:19:54    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:54    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:54    461s] 
[11/24 16:19:54    461s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:54    461s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2391.0M, EPOCH TIME: 1763981394.670198
[11/24 16:19:54    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:19:54    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:54    461s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.427  | -1.427  |  0.079  |
|           TNS (ns):| -1.427  | -1.427  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2406.3M, EPOCH TIME: 1763981394.770419
[11/24 16:19:54    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:54    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:54    461s] 
[11/24 16:19:54    461s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:54    461s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:2406.3M, EPOCH TIME: 1763981394.784672
[11/24 16:19:54    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:19:54    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:54    461s] Density: 52.584%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:04.2/0:00:04.6 (0.9), totSession cpu/real = 0:07:41.2/0:48:59.4 (0.2), mem = 2406.3M
[11/24 16:19:54    461s] 
[11/24 16:19:54    461s] =============================================================================================
[11/24 16:19:54    461s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.15-s110_1
[11/24 16:19:54    461s] =============================================================================================
[11/24 16:19:54    461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:19:54    461s] ---------------------------------------------------------------------------------------------
[11/24 16:19:54    461s] [ ViewPruning            ]      6   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.2
[11/24 16:19:54    461s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:19:54    461s] [ DrvReport              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:19:54    461s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.6
[11/24 16:19:54    461s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:19:54    461s] [ TimingUpdate           ]      3   0:00:00.9  (  19.2 % )     0:00:03.5 /  0:00:03.5    1.0
[11/24 16:19:54    461s] [ FullDelayCalc          ]      3   0:00:02.6  (  57.4 % )     0:00:02.6 /  0:00:02.6    1.0
[11/24 16:19:54    461s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[11/24 16:19:54    461s] [ MISC                   ]          0:00:00.8  (  17.0 % )     0:00:00.8 /  0:00:00.6    0.7
[11/24 16:19:54    461s] ---------------------------------------------------------------------------------------------
[11/24 16:19:54    461s]  BuildHoldData #1 TOTAL             0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.2    0.9
[11/24 16:19:54    461s] ---------------------------------------------------------------------------------------------
[11/24 16:19:54    461s] 
[11/24 16:19:54    461s] **optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1648.0M, totSessionCpu=0:07:41 **
[11/24 16:19:54    461s] OPTC: m1 20.0 20.0
[11/24 16:19:54    461s] Setting latch borrow mode to budget during optimization.
[11/24 16:19:55    461s] Info: Done creating the CCOpt slew target map.
[11/24 16:19:55    461s] **INFO: flowCheckPoint #2 OptimizationPass1
[11/24 16:19:55    461s] Glitch fixing enabled
[11/24 16:19:55    461s] *** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:41.4/0:49:00.2 (0.2), mem = 2362.3M
[11/24 16:19:55    461s] Running CCOpt-PRO on entire clock network
[11/24 16:19:55    461s] Net route status summary:
[11/24 16:19:55    461s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/24 16:19:55    461s]   Non-clock:  6827 (unrouted=433, trialRouted=0, noStatus=0, routed=6394, fixed=0, [crossesIlmBoundary=0, tooFewTerms=376, (crossesIlmBoundary AND tooFewTerms=0)])
[11/24 16:19:55    461s] Clock tree cells fixed by user: 0 out of 13 (0%)
[11/24 16:19:55    461s] PRO...
[11/24 16:19:55    461s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/24 16:19:55    461s] Initializing clock structures...
[11/24 16:19:55    461s]   Creating own balancer
[11/24 16:19:55    461s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/24 16:19:56    461s]   Removing CTS place status from clock tree and sinks.
[11/24 16:19:56    461s]   Removed CTS place status from 13 clock cells (out of 20 ) and 0 clock sinks (out of 0 ).
[11/24 16:19:56    461s]   Initializing legalizer
[11/24 16:19:56    461s]   Using cell based legalization.
[11/24 16:19:56    461s]   Initializing placement interface...
[11/24 16:19:56    461s]     Use check_library -place or consult logv if problems occur.
[11/24 16:19:56    461s]     Leaving CCOpt scope - Initializing placement interface...
[11/24 16:19:56    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:2362.3M, EPOCH TIME: 1763981396.458709
[11/24 16:19:56    461s] Processing tracks to init pin-track alignment.
[11/24 16:19:56    461s] z: 2, totalTracks: 1
[11/24 16:19:56    461s] z: 4, totalTracks: 1
[11/24 16:19:56    461s] z: 6, totalTracks: 1
[11/24 16:19:56    461s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:19:56    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2362.3M, EPOCH TIME: 1763981396.464097
[11/24 16:19:56    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:56    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:56    461s] 
[11/24 16:19:56    461s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:56    461s] 
[11/24 16:19:56    461s]  Skipping Bad Lib Cell Checking (CMU) !
[11/24 16:19:56    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2362.3M, EPOCH TIME: 1763981396.474897
[11/24 16:19:56    461s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2362.3M, EPOCH TIME: 1763981396.474957
[11/24 16:19:56    461s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2362.3M, EPOCH TIME: 1763981396.475001
[11/24 16:19:56    461s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2362.3MB).
[11/24 16:19:56    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2362.3M, EPOCH TIME: 1763981396.477456
[11/24 16:19:56    461s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:19:56    461s]   Initializing placement interface done.
[11/24 16:19:56    461s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/24 16:19:56    461s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2362.3M, EPOCH TIME: 1763981396.492281
[11/24 16:19:56    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[11/24 16:19:56    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:56    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:56    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:56    461s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.015, MEM:2362.3M, EPOCH TIME: 1763981396.506864
[11/24 16:19:56    461s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:19:56    461s]   Leaving CCOpt scope - Initializing placement interface...
[11/24 16:19:56    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:2362.3M, EPOCH TIME: 1763981396.582331
[11/24 16:19:56    461s] Processing tracks to init pin-track alignment.
[11/24 16:19:56    461s] z: 2, totalTracks: 1
[11/24 16:19:56    461s] z: 4, totalTracks: 1
[11/24 16:19:56    461s] z: 6, totalTracks: 1
[11/24 16:19:56    461s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:19:56    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2362.3M, EPOCH TIME: 1763981396.588314
[11/24 16:19:56    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:56    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:19:56    461s] 
[11/24 16:19:56    461s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:19:56    461s] 
[11/24 16:19:56    461s]  Skipping Bad Lib Cell Checking (CMU) !
[11/24 16:19:56    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2362.3M, EPOCH TIME: 1763981396.602010
[11/24 16:19:56    461s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2362.3M, EPOCH TIME: 1763981396.602070
[11/24 16:19:56    461s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2362.3M, EPOCH TIME: 1763981396.602112
[11/24 16:19:56    461s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2362.3MB).
[11/24 16:19:56    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2362.3M, EPOCH TIME: 1763981396.602931
[11/24 16:19:56    461s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:19:56    461s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/24 16:19:56    461s] (I)      Load db... (mem=2362.3M)
[11/24 16:19:56    461s] (I)      Read data from FE... (mem=2362.3M)
[11/24 16:19:56    461s] (I)      Number of ignored instance 0
[11/24 16:19:56    461s] (I)      Number of inbound cells 0
[11/24 16:19:56    461s] (I)      Number of opened ILM blockages 0
[11/24 16:19:56    461s] (I)      Number of instances temporarily fixed by detailed placement 624
[11/24 16:19:56    461s] (I)      numMoveCells=5552, numMacros=75  numPads=57  numMultiRowHeightInsts=0
[11/24 16:19:56    461s] (I)      cell height: 10080, count: 6095
[11/24 16:19:56    461s] (I)      Read rows... (mem=2363.3M)
[11/24 16:19:56    461s] (I)      rowRegion is not equal to core box, resetting core box
[11/24 16:19:56    461s] (I)      rowRegion : (670560, 670880) - (2353560, 2354240)
[11/24 16:19:56    461s] (I)      coreBox   : (670560, 670880) - (2353920, 2354240)
[11/24 16:19:56    461s] (I)      Done Read rows (cpu=0.000s, mem=2363.3M)
[11/24 16:19:56    461s] (I)      Done Read data from FE (cpu=0.000s, mem=2363.3M)
[11/24 16:19:56    461s] (I)      Done Load db (cpu=0.000s, mem=2363.3M)
[11/24 16:19:56    461s] (I)      Constructing placeable region... (mem=2363.3M)
[11/24 16:19:56    461s] (I)      Constructing bin map
[11/24 16:19:56    461s] (I)      Initialize bin information with width=100800 height=100800
[11/24 16:19:56    461s] (I)      Done constructing bin map
[11/24 16:19:56    461s] (I)      Compute region effective width... (mem=2363.3M)
[11/24 16:19:56    461s] (I)      Done Compute region effective width (cpu=0.000s, mem=2363.3M)
[11/24 16:19:56    461s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2363.3M)
[11/24 16:19:56    461s]   Legalizer reserving space for clock trees
[11/24 16:19:56    461s]   Accumulated time to calculate placeable region: 0.01
[11/24 16:19:56    461s]   Accumulated time to calculate placeable region: 0.01
[11/24 16:19:56    461s]   Accumulated time to calculate placeable region: 0.01
[11/24 16:19:56    461s]   Accumulated time to calculate placeable region: 0.01
[11/24 16:19:56    461s]   Reconstructing clock tree datastructures, skew aware...
[11/24 16:19:56    461s]     Validating CTS configuration...
[11/24 16:19:56    461s]     Checking module port directions...
[11/24 16:19:56    461s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:19:57    461s]     Non-default CCOpt properties:
[11/24 16:19:57    461s]       Public non-default CCOpt properties:
[11/24 16:19:57    461s]         adjacent_rows_legal: true (default: false)
[11/24 16:19:57    461s]         buffer_cells is set for at least one object
[11/24 16:19:57    461s]         cell_density is set for at least one object
[11/24 16:19:57    461s]         cell_halo_rows: 0 (default: 1)
[11/24 16:19:57    461s]         cell_halo_sites: 0 (default: 4)
[11/24 16:19:57    461s]         inverter_cells is set for at least one object
[11/24 16:19:57    461s]         primary_delay_corner: dtmf_corner_max (default: )
[11/24 16:19:57    461s]         route_type is set for at least one object
[11/24 16:19:57    461s]         target_insertion_delay is set for at least one object
[11/24 16:19:57    461s]         target_skew is set for at least one object
[11/24 16:19:57    461s]         target_skew_wire is set for at least one object
[11/24 16:19:57    461s]       Private non-default CCOpt properties:
[11/24 16:19:57    461s]         allow_non_fterm_identical_swaps: 0 (default: true)
[11/24 16:19:57    461s]         clock_nets_detailed_routed: 1 (default: false)
[11/24 16:19:57    461s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[11/24 16:19:57    461s]         force_design_routing_status: 1 (default: auto)
[11/24 16:19:57    461s]         pro_enable_post_commit_delay_update: 1 (default: false)
[11/24 16:19:57    461s]     Route type trimming info:
[11/24 16:19:57    461s]       No route type modifications were made.
[11/24 16:19:57    461s] End AAE Lib Interpolated Model. (MEM=2367.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s] (I)      Initializing Steiner engine. 
[11/24 16:19:58    461s] (I)      ==================== Layers =====================
[11/24 16:19:58    461s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 16:19:58    461s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/24 16:19:58    461s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 16:19:58    461s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/24 16:19:58    461s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/24 16:19:58    461s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/24 16:19:58    461s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/24 16:19:58    461s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/24 16:19:58    461s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/24 16:19:58    461s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/24 16:19:58    461s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/24 16:19:58    461s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/24 16:19:58    461s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/24 16:19:58    461s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/24 16:19:58    461s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 16:19:58    461s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/24 16:19:58    461s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 16:19:58    461s]     Library trimming buffers in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 2 of 9 cells
[11/24 16:19:58    461s]     Original list had 9 cells:
[11/24 16:19:58    461s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 CLKBUFXL CLKBUFX1 
[11/24 16:19:58    461s]     New trimmed list has 7 cells:
[11/24 16:19:58    461s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1 
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s]     Accumulated time to calculate placeable region: 0.01
[11/24 16:19:58    461s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk1. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/24 16:19:59    462s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<4>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/24 16:19:59    462s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<3>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/24 16:19:59    462s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<2>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/24 16:19:59    462s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/24 16:19:59    462s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/24 16:19:59    462s]     Library trimming inverters in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 5 of 9 cells
[11/24 16:19:59    462s]     Original list had 9 cells:
[11/24 16:19:59    462s]     CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 CLKINVXL 
[11/24 16:19:59    462s]     New trimmed list has 4 cells:
[11/24 16:19:59    462s]     CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL 
[11/24 16:19:59    462s]     Clock tree balancer configuration for clock_trees vclk1 vclk2<4> vclk2<3> vclk2<2> vclk2<1> vclk2:
[11/24 16:19:59    462s]     Non-default CCOpt properties:
[11/24 16:19:59    462s]       Public non-default CCOpt properties:
[11/24 16:19:59    462s]         cell_density: 1 (default: 0.75)
[11/24 16:19:59    462s]         route_type (leaf): default_route_type_leaf (default: default)
[11/24 16:19:59    462s]         route_type (top): default_route_type_nonleaf (default: default)
[11/24 16:19:59    462s]         route_type (trunk): default_route_type_nonleaf (default: default)
[11/24 16:19:59    462s]       No private non-default CCOpt properties
[11/24 16:19:59    462s]     For power domain auto-default:
[11/24 16:19:59    462s]       Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
[11/24 16:19:59    462s]       Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL}
[11/24 16:19:59    462s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 303553.958um^2
[11/24 16:19:59    462s]     Top Routing info:
[11/24 16:19:59    462s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/24 16:19:59    462s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/24 16:19:59    462s]     Trunk Routing info:
[11/24 16:19:59    462s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/24 16:19:59    462s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/24 16:19:59    462s]     Leaf Routing info:
[11/24 16:19:59    462s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/24 16:19:59    462s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/24 16:19:59    462s]     For timing_corner dtmf_corner_max:setup, late and power domain auto-default:
[11/24 16:19:59    462s]       Slew time target (leaf):    0.398ns
[11/24 16:19:59    462s]       Slew time target (trunk):   0.398ns
[11/24 16:19:59    462s]       Slew time target (top):     0.398ns (Note: no nets are considered top nets in this clock tree)
[11/24 16:19:59    462s]       Buffer unit delay: 0.171ns
[11/24 16:19:59    462s]       Buffer max distance: 2326.733um
[11/24 16:19:59    462s]     Fastest wire driving cells and distances:
[11/24 16:19:59    462s]       Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=2326.733um, saturatedSlew=0.353ns, speed=6843.333um per ns, cellArea=34.311um^2 per 1000um}
[11/24 16:19:59    462s]       Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=1196.262um, saturatedSlew=0.354ns, speed=4318.636um per ns, cellArea=16.684um^2 per 1000um}
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Logic Sizing Table:
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     ----------------------------------------------------------
[11/24 16:19:59    462s]     Cell    Instance count    Source    Eligible library cells
[11/24 16:19:59    462s]     ----------------------------------------------------------
[11/24 16:19:59    462s]       (empty table)
[11/24 16:19:59    462s]     ----------------------------------------------------------
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Clock tree balancer configuration for skew_group vclk1/common:
[11/24 16:19:59    462s]       Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
[11/24 16:19:59    462s]       Total number of sinks:       394
[11/24 16:19:59    462s]       Delay constrained sinks:     392
[11/24 16:19:59    462s]       Constrains:                  default
[11/24 16:19:59    462s]       Non-leaf sinks:              0
[11/24 16:19:59    462s]       Ignore pins:                 0
[11/24 16:19:59    462s]      Timing corner dtmf_corner_max:setup.late:
[11/24 16:19:59    462s]       Skew target:                 0.171ns
[11/24 16:19:59    462s]     Clock tree balancer configuration for skew_group vclk2/common:
[11/24 16:19:59    462s]       Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
[11/24 16:19:59    462s]                                    pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
[11/24 16:19:59    462s]                                    pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
[11/24 16:19:59    462s]                                    pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
[11/24 16:19:59    462s]                                    pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
[11/24 16:19:59    462s]       Total number of sinks:       152
[11/24 16:19:59    462s]       Delay constrained sinks:     152
[11/24 16:19:59    462s]       Constrains:                  default
[11/24 16:19:59    462s]       Non-leaf sinks:              0
[11/24 16:19:59    462s]       Ignore pins:                 0
[11/24 16:19:59    462s]      Timing corner dtmf_corner_max:setup.late:
[11/24 16:19:59    462s]       Skew target:                 0.171ns
[11/24 16:19:59    462s]     Primary reporting skew groups are:
[11/24 16:19:59    462s]     skew_group vclk1/common with 394 clock sinks
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Clock DAG stats initial state:
[11/24 16:19:59    462s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/24 16:19:59    462s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/24 16:19:59    462s]       misc counts      : r=6, pp=0
[11/24 16:19:59    462s]       cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/24 16:19:59    462s]       hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/24 16:19:59    462s]     Clock DAG library cell distribution initial state {count}:
[11/24 16:19:59    462s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/24 16:19:59    462s]     Clock DAG hash initial state: 1729941020787556036 4543407070279068295
[11/24 16:19:59    462s]     CTS services accumulated run-time stats initial state:
[11/24 16:19:59    462s]       delay calculator: calls=3862, total_wall_time=0.160s, mean_wall_time=0.042ms
[11/24 16:19:59    462s]       legalizer: calls=13, total_wall_time=0.006s, mean_wall_time=0.496ms
[11/24 16:19:59    462s]       steiner router: calls=3868, total_wall_time=0.086s, mean_wall_time=0.022ms
[11/24 16:19:59    462s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/24 16:19:59    462s] UM:*                                                                   InitialState
[11/24 16:19:59    462s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/24 16:19:59    462s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Layer information for route type default_route_type_leaf:
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/24 16:19:59    462s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     Metal1    N            H          0.339         0.169         0.057
[11/24 16:19:59    462s]     Metal2    N            V          0.279         0.167         0.046
[11/24 16:19:59    462s]     Metal3    Y            H          0.279         0.178         0.049
[11/24 16:19:59    462s]     Metal4    Y            V          0.279         0.167         0.046
[11/24 16:19:59    462s]     Metal5    N            H          0.279         0.144         0.040
[11/24 16:19:59    462s]     Metal6    N            V          0.082         0.190         0.016
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/24 16:19:59    462s]     Unshielded; Mask Constraint: 0; Source: route_type.
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Layer information for route type default_route_type_nonleaf:
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/24 16:19:59    462s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     Metal1    N            H          0.339         0.244         0.083
[11/24 16:19:59    462s]     Metal2    N            V          0.279         0.229         0.064
[11/24 16:19:59    462s]     Metal3    Y            H          0.279         0.253         0.070
[11/24 16:19:59    462s]     Metal4    Y            V          0.279         0.229         0.064
[11/24 16:19:59    462s]     Metal5    N            H          0.279         0.175         0.049
[11/24 16:19:59    462s]     Metal6    N            V          0.082         0.263         0.022
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/24 16:19:59    462s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Layer information for route type default_route_type_nonleaf:
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     Layer     Preferred    Route    Res.          Cap.          RC
[11/24 16:19:59    462s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     Metal1    N            H          0.339         0.169         0.057
[11/24 16:19:59    462s]     Metal2    N            V          0.279         0.167         0.046
[11/24 16:19:59    462s]     Metal3    Y            H          0.279         0.178         0.049
[11/24 16:19:59    462s]     Metal4    Y            V          0.279         0.167         0.046
[11/24 16:19:59    462s]     Metal5    N            H          0.279         0.144         0.040
[11/24 16:19:59    462s]     Metal6    N            V          0.082         0.190         0.016
[11/24 16:19:59    462s]     ---------------------------------------------------------------------
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     Via selection for estimated routes (rule default):
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     --------------------------------------------------------------------
[11/24 16:19:59    462s]     Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/24 16:19:59    462s]     Range                        (Ohm)    (fF)     (fs)     Only
[11/24 16:19:59    462s]     --------------------------------------------------------------------
[11/24 16:19:59    462s]     Metal1-Metal2    V12_HV      6.400    0.030    0.195    false
[11/24 16:19:59    462s]     Metal2-Metal3    V23_VH      6.400    0.025    0.163    false
[11/24 16:19:59    462s]     Metal3-Metal4    V34_HV      6.400    0.025    0.163    false
[11/24 16:19:59    462s]     Metal4-Metal5    V45_VH      6.400    0.025    0.163    false
[11/24 16:19:59    462s]     Metal5-Metal6    via5        2.540    0.051    0.129    false
[11/24 16:19:59    462s]     --------------------------------------------------------------------
[11/24 16:19:59    462s]     
[11/24 16:19:59    462s]     No ideal or dont_touch nets found in the clock tree
[11/24 16:19:59    462s]     No dont_touch hnets found in the clock tree
[11/24 16:19:59    462s]     No dont_touch hpins found in the clock network.
[11/24 16:19:59    462s]     Checking for illegal sizes of clock logic instances...
[11/24 16:19:59    462s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:19:59    462s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/24 16:19:59    462s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[11/24 16:20:00    462s]     
[11/24 16:20:00    462s]     Filtering reasons for cell type: buffer
[11/24 16:20:00    462s]     =======================================
[11/24 16:20:00    462s]     
[11/24 16:20:00    462s]     ------------------------------------------------------------------------
[11/24 16:20:00    462s]     Clock trees    Power domain    Reason              Library cells
[11/24 16:20:00    462s]     ------------------------------------------------------------------------
[11/24 16:20:00    462s]     all            auto-default    Library trimming    { CLKBUFX2 CLKBUFXL }
[11/24 16:20:00    462s]     ------------------------------------------------------------------------
[11/24 16:20:00    462s]     
[11/24 16:20:00    462s]     Filtering reasons for cell type: inverter
[11/24 16:20:00    462s]     =========================================
[11/24 16:20:00    462s]     
[11/24 16:20:00    462s]     ------------------------------------------------------------------------------------------------------
[11/24 16:20:00    462s]     Clock trees    Power domain    Reason              Library cells
[11/24 16:20:00    462s]     ------------------------------------------------------------------------------------------------------
[11/24 16:20:00    462s]     all            auto-default    Library trimming    { CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 }
[11/24 16:20:00    462s]     ------------------------------------------------------------------------------------------------------
[11/24 16:20:00    462s]     
[11/24 16:20:00    462s]     
[11/24 16:20:00    462s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:04.0)
[11/24 16:20:00    462s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/24 16:20:00    462s] UM:*                                                                   Validating CTS configuration
[11/24 16:20:00    462s]     CCOpt configuration status: all checks passed.
[11/24 16:20:00    462s]   Reconstructing clock tree datastructures, skew aware done.
[11/24 16:20:00    462s] Initializing clock structures done.
[11/24 16:20:00    462s] PRO...
[11/24 16:20:01    462s]   PRO active optimizations:
[11/24 16:20:01    462s]    - DRV fixing with sizing
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   Detected clock skew data from CTS
[11/24 16:20:01    462s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/24 16:20:01    462s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/24 16:20:01    462s]   Clock DAG stats PRO initial state:
[11/24 16:20:01    462s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/24 16:20:01    462s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/24 16:20:01    462s]     misc counts      : r=6, pp=0
[11/24 16:20:01    462s]     cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/24 16:20:01    462s]     cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/24 16:20:01    462s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/24 16:20:01    462s]     wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.100pF, total=1.178pF
[11/24 16:20:01    462s]     wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/24 16:20:01    462s]     hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/24 16:20:01    462s]   Clock DAG net violations PRO initial state: none
[11/24 16:20:01    462s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/24 16:20:01    462s]     Trunk : target=0.398ns count=8 avg=0.196ns sd=0.111ns min=0.073ns max=0.370ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/24 16:20:01    462s]     Leaf  : target=0.398ns count=11 avg=0.268ns sd=0.065ns min=0.193ns max=0.389ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/24 16:20:01    462s]   Clock DAG library cell distribution PRO initial state {count}:
[11/24 16:20:01    462s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/24 16:20:01    462s]   Clock DAG hash PRO initial state: 1729941020787556036 4543407070279068295
[11/24 16:20:01    462s]   CTS services accumulated run-time stats PRO initial state:
[11/24 16:20:01    462s]     delay calculator: calls=3899, total_wall_time=0.165s, mean_wall_time=0.042ms
[11/24 16:20:01    462s]     legalizer: calls=13, total_wall_time=0.006s, mean_wall_time=0.496ms
[11/24 16:20:01    462s]     steiner router: calls=3868, total_wall_time=0.086s, mean_wall_time=0.022ms
[11/24 16:20:01    462s]   Primary reporting skew groups PRO initial state:
[11/24 16:20:01    462s]     skew_group default.vclk1/common: unconstrained
[11/24 16:20:01    462s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/24 16:20:01    462s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/24 16:20:01    462s]   Skew group summary PRO initial state:
[11/24 16:20:01    462s]     skew_group vclk1/common: insertion delay [min=0.462, max=0.528, avg=0.497, sd=0.013], skew [0.067 vs 0.171], 100% {0.462, 0.528} (wid=0.056 ws=0.044) (gid=0.472 gs=0.027)
[11/24 16:20:01    462s]     skew_group vclk2/common: insertion delay [min=0.255, max=0.396, avg=0.369, sd=0.047], skew [0.141 vs 0.171], 100% {0.255, 0.396} (wid=0.024 ws=0.024) (gid=0.384 gs=0.145)
[11/24 16:20:01    462s]   Recomputing CTS skew targets...
[11/24 16:20:01    462s]   Resolving skew group constraints...
[11/24 16:20:01    462s]     Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
[11/24 16:20:01    462s]   Resolving skew group constraints done.
[11/24 16:20:01    462s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/24 16:20:01    462s]   PRO Fixing DRVs...
[11/24 16:20:01    462s]     Clock DAG hash before 'PRO Fixing DRVs': 1729941020787556036 4543407070279068295
[11/24 16:20:01    462s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[11/24 16:20:01    462s]       delay calculator: calls=3923, total_wall_time=0.167s, mean_wall_time=0.043ms
[11/24 16:20:01    462s]       legalizer: calls=13, total_wall_time=0.006s, mean_wall_time=0.496ms
[11/24 16:20:01    462s]       steiner router: calls=3892, total_wall_time=0.086s, mean_wall_time=0.022ms
[11/24 16:20:01    462s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/24 16:20:01    462s]     CCOpt-PRO: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/24 16:20:01    462s]     
[11/24 16:20:01    462s]     Statistics: Fix DRVs (cell sizing):
[11/24 16:20:01    462s]     ===================================
[11/24 16:20:01    462s]     
[11/24 16:20:01    462s]     Cell changes by Net Type:
[11/24 16:20:01    462s]     
[11/24 16:20:01    462s]     -------------------------------------------------------------------------------------------------
[11/24 16:20:01    462s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/24 16:20:01    462s]     -------------------------------------------------------------------------------------------------
[11/24 16:20:01    462s]     top                0            0           0            0                    0                0
[11/24 16:20:01    462s]     trunk              0            0           0            0                    0                0
[11/24 16:20:01    462s]     leaf               0            0           0            0                    0                0
[11/24 16:20:01    462s]     -------------------------------------------------------------------------------------------------
[11/24 16:20:01    462s]     Total              0            0           0            0                    0                0
[11/24 16:20:01    462s]     -------------------------------------------------------------------------------------------------
[11/24 16:20:01    462s]     
[11/24 16:20:01    462s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/24 16:20:01    462s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/24 16:20:01    462s]     
[11/24 16:20:01    462s]     Clock DAG stats after 'PRO Fixing DRVs':
[11/24 16:20:01    462s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/24 16:20:01    462s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/24 16:20:01    462s]       misc counts      : r=6, pp=0
[11/24 16:20:01    462s]       cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/24 16:20:01    462s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/24 16:20:01    462s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/24 16:20:01    462s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.100pF, total=1.178pF
[11/24 16:20:01    462s]       wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/24 16:20:01    462s]       hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/24 16:20:01    462s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[11/24 16:20:01    462s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[11/24 16:20:01    462s]       Trunk : target=0.398ns count=8 avg=0.196ns sd=0.111ns min=0.073ns max=0.370ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/24 16:20:01    462s]       Leaf  : target=0.398ns count=11 avg=0.268ns sd=0.065ns min=0.193ns max=0.389ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/24 16:20:01    462s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[11/24 16:20:01    462s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/24 16:20:01    462s]     Clock DAG hash after 'PRO Fixing DRVs': 1729941020787556036 4543407070279068295
[11/24 16:20:01    462s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[11/24 16:20:01    462s]       delay calculator: calls=3923, total_wall_time=0.167s, mean_wall_time=0.043ms
[11/24 16:20:01    462s]       legalizer: calls=13, total_wall_time=0.006s, mean_wall_time=0.496ms
[11/24 16:20:01    462s]       steiner router: calls=3892, total_wall_time=0.086s, mean_wall_time=0.022ms
[11/24 16:20:01    462s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[11/24 16:20:01    462s]       skew_group default.vclk1/common: unconstrained
[11/24 16:20:01    462s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/24 16:20:01    462s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/24 16:20:01    462s]     Skew group summary after 'PRO Fixing DRVs':
[11/24 16:20:01    462s]       skew_group vclk1/common: insertion delay [min=0.462, max=0.528], skew [0.067 vs 0.171]
[11/24 16:20:01    462s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.396], skew [0.141 vs 0.171]
[11/24 16:20:01    462s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/24 16:20:01    462s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:20:01    462s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/24 16:20:01    462s] UM:*                                                                   PRO Fixing DRVs
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   Slew Diagnostics: After DRV fixing
[11/24 16:20:01    462s]   ==================================
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   Global Causes:
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   -------------------------------------
[11/24 16:20:01    462s]   Cause
[11/24 16:20:01    462s]   -------------------------------------
[11/24 16:20:01    462s]   DRV fixing with buffering is disabled
[11/24 16:20:01    462s]   -------------------------------------
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   Top 5 overslews:
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   ---------------------------------
[11/24 16:20:01    462s]   Overslew    Causes    Driving Pin
[11/24 16:20:01    462s]   ---------------------------------
[11/24 16:20:01    462s]     (empty table)
[11/24 16:20:01    462s]   ---------------------------------
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   -------------------
[11/24 16:20:01    462s]   Cause    Occurences
[11/24 16:20:01    462s]   -------------------
[11/24 16:20:01    462s]     (empty table)
[11/24 16:20:01    462s]   -------------------
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   Violation diagnostics counts from the 0 nodes that have violations:
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   -------------------
[11/24 16:20:01    462s]   Cause    Occurences
[11/24 16:20:01    462s]   -------------------
[11/24 16:20:01    462s]     (empty table)
[11/24 16:20:01    462s]   -------------------
[11/24 16:20:01    462s]   
[11/24 16:20:01    462s]   Reconnecting optimized routes...
[11/24 16:20:01    462s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:20:01    462s]   Set dirty flag on 0 instances, 0 nets
[11/24 16:20:01    462s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/24 16:20:01    462s] End AAE Lib Interpolated Model. (MEM=2415.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:01    462s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:20:01    462s]   Clock DAG stats PRO final:
[11/24 16:20:01    462s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/24 16:20:01    462s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/24 16:20:01    462s]     misc counts      : r=6, pp=0
[11/24 16:20:01    462s]     cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/24 16:20:01    462s]     cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/24 16:20:01    462s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/24 16:20:01    462s]     wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.100pF, total=1.178pF
[11/24 16:20:01    462s]     wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/24 16:20:01    462s]     hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/24 16:20:01    462s]   Clock DAG net violations PRO final: none
[11/24 16:20:01    462s]   Clock DAG primary half-corner transition distribution PRO final:
[11/24 16:20:01    462s]     Trunk : target=0.398ns count=8 avg=0.196ns sd=0.111ns min=0.073ns max=0.370ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/24 16:20:01    462s]     Leaf  : target=0.398ns count=11 avg=0.268ns sd=0.065ns min=0.193ns max=0.389ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/24 16:20:01    462s]   Clock DAG library cell distribution PRO final {count}:
[11/24 16:20:01    462s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/24 16:20:01    462s]   Clock DAG hash PRO final: 1729941020787556036 4543407070279068295
[11/24 16:20:01    462s]   CTS services accumulated run-time stats PRO final:
[11/24 16:20:01    462s]     delay calculator: calls=3960, total_wall_time=0.170s, mean_wall_time=0.043ms
[11/24 16:20:01    462s]     legalizer: calls=13, total_wall_time=0.006s, mean_wall_time=0.496ms
[11/24 16:20:01    462s]     steiner router: calls=3892, total_wall_time=0.086s, mean_wall_time=0.022ms
[11/24 16:20:01    462s]   Primary reporting skew groups PRO final:
[11/24 16:20:01    462s]     skew_group default.vclk1/common: unconstrained
[11/24 16:20:01    462s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/24 16:20:01    462s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/24 16:20:01    462s]   Skew group summary PRO final:
[11/24 16:20:01    462s]     skew_group vclk1/common: insertion delay [min=0.462, max=0.528, avg=0.497, sd=0.013], skew [0.067 vs 0.171], 100% {0.462, 0.528} (wid=0.056 ws=0.044) (gid=0.472 gs=0.027)
[11/24 16:20:01    462s]     skew_group vclk2/common: insertion delay [min=0.255, max=0.396, avg=0.369, sd=0.047], skew [0.141 vs 0.171], 100% {0.255, 0.396} (wid=0.024 ws=0.024) (gid=0.384 gs=0.145)
[11/24 16:20:01    462s] PRO done.
[11/24 16:20:01    462s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/24 16:20:01    462s] numClockCells = 20, numClockCellsFixed = 0, numClockCellsRestored = 13, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/24 16:20:01    462s] Net route status summary:
[11/24 16:20:01    462s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/24 16:20:01    462s]   Non-clock:  6827 (unrouted=433, trialRouted=0, noStatus=0, routed=6394, fixed=0, [crossesIlmBoundary=0, tooFewTerms=376, (crossesIlmBoundary AND tooFewTerms=0)])
[11/24 16:20:01    462s] Updating delays...
[11/24 16:20:02    462s] Updating delays done.
[11/24 16:20:02    462s] PRO done. (took cpu=0:00:01.5 real=0:00:06.6)
[11/24 16:20:02    462s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/24 16:20:02    462s] UM:*                                                                   PRO
[11/24 16:20:02    462s] Leaving CCOpt scope - Cleaning up placement interface...
[11/24 16:20:02    462s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2477.4M, EPOCH TIME: 1763981402.340086
[11/24 16:20:02    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:717).
[11/24 16:20:02    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:02    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:02    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:02    462s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.016, MEM:2368.4M, EPOCH TIME: 1763981402.356455
[11/24 16:20:02    462s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/24 16:20:02    462s] *** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:06.8 (0.2), totSession cpu/real = 0:07:42.9/0:49:07.0 (0.2), mem = 2368.4M
[11/24 16:20:02    462s] 
[11/24 16:20:02    462s] =============================================================================================
[11/24 16:20:02    462s]  Step TAT Report : ClockDrv #1 / optDesign #1                                   21.15-s110_1
[11/24 16:20:02    462s] =============================================================================================
[11/24 16:20:02    462s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:02    462s] ---------------------------------------------------------------------------------------------
[11/24 16:20:02    462s] [ OptimizationStep       ]      1   0:00:06.2  (  90.9 % )     0:00:06.8 /  0:00:01.6    0.2
[11/24 16:20:02    462s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.6 % )     0:00:00.6 /  0:00:00.1    0.1
[11/24 16:20:02    462s] [ IncrDelayCalc          ]      4   0:00:00.5  (   7.0 % )     0:00:00.5 /  0:00:00.0    0.1
[11/24 16:20:02    462s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:02    462s] ---------------------------------------------------------------------------------------------
[11/24 16:20:02    462s]  ClockDrv #1 TOTAL                  0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:01.6    0.2
[11/24 16:20:02    462s] ---------------------------------------------------------------------------------------------
[11/24 16:20:02    462s] 
[11/24 16:20:02    463s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/24 16:20:02    463s] **INFO: Start fixing DRV (Mem = 2368.36M) ...
[11/24 16:20:02    463s] Begin: GigaOpt DRV Optimization
[11/24 16:20:02    463s] Glitch fixing enabled
[11/24 16:20:02    463s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[11/24 16:20:02    463s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:43.1/0:49:07.2 (0.2), mem = 2368.4M
[11/24 16:20:02    463s] Info: 57 io nets excluded
[11/24 16:20:02    463s] Info: 18 clock nets excluded from IPO operation.
[11/24 16:20:02    463s] End AAE Lib Interpolated Model. (MEM=2368.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:02    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28037.1
[11/24 16:20:02    463s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/24 16:20:02    463s] ### Creating PhyDesignMc. totSessionCpu=0:07:43 mem=2368.4M
[11/24 16:20:02    463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2368.4M, EPOCH TIME: 1763981402.865358
[11/24 16:20:02    463s] Processing tracks to init pin-track alignment.
[11/24 16:20:02    463s] z: 2, totalTracks: 1
[11/24 16:20:02    463s] z: 4, totalTracks: 1
[11/24 16:20:02    463s] z: 6, totalTracks: 1
[11/24 16:20:02    463s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:20:02    463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2368.4M, EPOCH TIME: 1763981402.870459
[11/24 16:20:02    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:02    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:02    463s] 
[11/24 16:20:02    463s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:02    463s] 
[11/24 16:20:02    463s]  Skipping Bad Lib Cell Checking (CMU) !
[11/24 16:20:02    463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2368.4M, EPOCH TIME: 1763981402.880605
[11/24 16:20:02    463s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2368.4M, EPOCH TIME: 1763981402.880653
[11/24 16:20:02    463s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2368.4M, EPOCH TIME: 1763981402.880690
[11/24 16:20:02    463s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2368.4MB).
[11/24 16:20:02    463s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2368.4M, EPOCH TIME: 1763981402.881358
[11/24 16:20:02    463s] TotalInstCnt at PhyDesignMc Initialization: 6101
[11/24 16:20:02    463s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:43 mem=2368.4M
[11/24 16:20:03    463s] ### Creating TopoMgr, started
[11/24 16:20:03    463s] ### Creating TopoMgr, finished
[11/24 16:20:03    463s] #optDebug: Start CG creation (mem=2368.4M)
[11/24 16:20:03    463s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[11/24 16:20:03    463s] (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s]  ...processing cgPrt (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s]  ...processing cgEgp (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s]  ...processing cgPbk (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s]  ...processing cgNrb(cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s]  ...processing cgObs (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s]  ...processing cgCon (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s]  ...processing cgPdm (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2451.2M)
[11/24 16:20:03    463s] ### Creating RouteCongInterface, started
[11/24 16:20:03    463s] {MMLU 0 19 6487}
[11/24 16:20:03    463s] ### Creating LA Mngr. totSessionCpu=0:07:43 mem=2451.2M
[11/24 16:20:03    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:43 mem=2451.2M
[11/24 16:20:03    463s] ### Creating RouteCongInterface, finished
[11/24 16:20:03    463s] 
[11/24 16:20:03    463s] Creating Lib Analyzer ...
[11/24 16:20:03    463s] 
[11/24 16:20:03    463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:03    463s] Summary for sequential cells identification: 
[11/24 16:20:03    463s]   Identified SBFF number: 116
[11/24 16:20:03    463s]   Identified MBFF number: 0
[11/24 16:20:03    463s]   Identified SB Latch number: 0
[11/24 16:20:03    463s]   Identified MB Latch number: 0
[11/24 16:20:03    463s]   Not identified SBFF number: 24
[11/24 16:20:03    463s]   Not identified MBFF number: 0
[11/24 16:20:03    463s]   Not identified SB Latch number: 0
[11/24 16:20:03    463s]   Not identified MB Latch number: 0
[11/24 16:20:03    463s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:03    463s]  Visiting view : dtmf_view_setup
[11/24 16:20:03    463s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:03    463s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:03    463s]  Visiting view : dtmf_view_hold
[11/24 16:20:03    463s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:03    463s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:03    463s] TLC MultiMap info (StdDelay):
[11/24 16:20:03    463s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:03    463s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:03    463s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:03    463s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:03    463s]  Setting StdDelay to: 52.5ps
[11/24 16:20:03    463s] 
[11/24 16:20:03    463s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:03    463s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/24 16:20:03    463s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/24 16:20:03    463s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/24 16:20:03    463s] 
[11/24 16:20:03    463s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:20:04    464s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:44 mem=2467.2M
[11/24 16:20:04    464s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:44 mem=2467.2M
[11/24 16:20:04    464s] Creating Lib Analyzer, finished. 
[11/24 16:20:04    464s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[11/24 16:20:04    464s] [GPS-DRV] Optimizer parameters ============================= 
[11/24 16:20:04    464s] [GPS-DRV] maxDensity (design): 0.95
[11/24 16:20:04    464s] [GPS-DRV] maxLocalDensity: 0.96
[11/24 16:20:04    464s] [GPS-DRV] MaintainWNS: 1
[11/24 16:20:04    464s] [GPS-DRV] All active and enabled setup views
[11/24 16:20:04    464s] [GPS-DRV]     dtmf_view_setup
[11/24 16:20:04    464s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[11/24 16:20:04    464s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[11/24 16:20:04    464s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/24 16:20:04    464s] [GPS-DRV] timing-driven DRV settings
[11/24 16:20:04    464s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/24 16:20:04    464s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2505.3M, EPOCH TIME: 1763981404.964872
[11/24 16:20:04    464s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.015, MEM:2505.3M, EPOCH TIME: 1763981404.979464
[11/24 16:20:05    464s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/24 16:20:05    464s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/24 16:20:05    464s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/24 16:20:05    464s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/24 16:20:05    464s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/24 16:20:05    464s] Info: violation cost 0.663000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.663000)
[11/24 16:20:05    464s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     3|     3|    -1.43|    -1.43|       0|       0|       0| 52.58%|          |         |
[11/24 16:20:05    465s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/24 16:20:05    465s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0|     0|    -1.43|    -1.43|       0|       0|       3| 52.58%| 0:00:00.0|  2547.0M|
[11/24 16:20:05    465s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/24 16:20:05    465s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0|     0|    -1.43|    -1.43|       0|       0|       0| 52.58%| 0:00:00.0|  2547.0M|
[11/24 16:20:05    465s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/24 16:20:05    465s] 
[11/24 16:20:05    465s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2547.0M) ***
[11/24 16:20:05    465s] 
[11/24 16:20:05    465s] Total-nets :: 6469, Stn-nets :: 57, ratio :: 0.881125 %, Total-len 332468, Stn-len 0
[11/24 16:20:05    465s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2527.9M, EPOCH TIME: 1763981405.909953
[11/24 16:20:05    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6437).
[11/24 16:20:05    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:05    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:05    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:05    465s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:2463.9M, EPOCH TIME: 1763981405.924972
[11/24 16:20:05    465s] TotalInstCnt at PhyDesignMc Destruction: 6101
[11/24 16:20:05    465s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28037.1
[11/24 16:20:05    465s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.0/0:00:03.4 (0.6), totSession cpu/real = 0:07:45.1/0:49:10.6 (0.2), mem = 2463.9M
[11/24 16:20:05    465s] 
[11/24 16:20:05    465s] =============================================================================================
[11/24 16:20:05    465s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[11/24 16:20:05    465s] =============================================================================================
[11/24 16:20:05    465s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:05    465s] ---------------------------------------------------------------------------------------------
[11/24 16:20:05    465s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/24 16:20:05    465s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:05    465s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  29.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/24 16:20:05    465s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:05    465s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.4
[11/24 16:20:05    465s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/24 16:20:05    465s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.4
[11/24 16:20:05    465s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  13.2 % )     0:00:00.4 /  0:00:00.2    0.4
[11/24 16:20:05    465s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:00.4    0.5
[11/24 16:20:05    465s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.3    0.4
[11/24 16:20:05    465s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:05    465s] [ OptEval                ]      1   0:00:00.5  (  14.7 % )     0:00:00.5 /  0:00:00.2    0.4
[11/24 16:20:05    465s] [ OptCommit              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.0    0.1
[11/24 16:20:05    465s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[11/24 16:20:05    465s] [ IncrDelayCalc          ]      9   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.8
[11/24 16:20:05    465s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.4
[11/24 16:20:05    465s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/24 16:20:05    465s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:05    465s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:05    465s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:05    465s] [ MISC                   ]          0:00:00.8  (  24.2 % )     0:00:00.8 /  0:00:00.3    0.3
[11/24 16:20:05    465s] ---------------------------------------------------------------------------------------------
[11/24 16:20:05    465s]  DrvOpt #1 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:02.0    0.6
[11/24 16:20:05    465s] ---------------------------------------------------------------------------------------------
[11/24 16:20:05    465s] 
[11/24 16:20:05    465s] **INFO: Skipping refine place as no non-legal commits were detected
[11/24 16:20:05    465s] End: GigaOpt DRV Optimization
[11/24 16:20:05    465s] **optDesign ... cpu = 0:00:11, real = 0:00:20, mem = 1738.9M, totSessionCpu=0:07:45 **
[11/24 16:20:05    465s] *info:
[11/24 16:20:05    465s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2463.91M).
[11/24 16:20:05    465s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2463.9M, EPOCH TIME: 1763981405.952312
[11/24 16:20:05    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:05    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:05    465s] 
[11/24 16:20:05    465s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:05    465s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2463.9M, EPOCH TIME: 1763981405.962652
[11/24 16:20:05    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:05    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:06    465s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.05min mem=2463.9M)
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.426  | -1.426  |  0.079  |
|           TNS (ns):| -1.426  | -1.426  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2512.1M, EPOCH TIME: 1763981406.059277
[11/24 16:20:06    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:06    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:06    465s] 
[11/24 16:20:06    465s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:06    465s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2512.1M, EPOCH TIME: 1763981406.069709
[11/24 16:20:06    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:06    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:06    465s] Density: 52.584%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:21, mem = 1739.2M, totSessionCpu=0:07:45 **
[11/24 16:20:06    465s]   DRV Snapshot: (REF)
[11/24 16:20:06    465s]          Tran DRV: 0 (0)
[11/24 16:20:06    465s]           Cap DRV: 0 (0)
[11/24 16:20:06    465s]        Fanout DRV: 0 (0)
[11/24 16:20:06    465s]            Glitch: 0 (0)
[11/24 16:20:06    465s] *** Timing NOT met, worst failing slack is -1.426
[11/24 16:20:06    465s] *** Check timing (0:00:00.0)
[11/24 16:20:06    465s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/24 16:20:06    465s] Deleting Lib Analyzer.
[11/24 16:20:06    465s] Begin: GigaOpt Optimization in WNS mode
[11/24 16:20:06    465s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[11/24 16:20:06    465s] Info: 57 io nets excluded
[11/24 16:20:06    465s] Info: 18 clock nets excluded from IPO operation.
[11/24 16:20:06    465s] End AAE Lib Interpolated Model. (MEM=2502.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:06    465s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:45.3/0:49:10.8 (0.2), mem = 2502.2M
[11/24 16:20:06    465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28037.2
[11/24 16:20:06    465s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/24 16:20:06    465s] ### Creating PhyDesignMc. totSessionCpu=0:07:45 mem=2502.2M
[11/24 16:20:06    465s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 16:20:06    465s] OPERPROF: Starting DPlace-Init at level 1, MEM:2502.2M, EPOCH TIME: 1763981406.209476
[11/24 16:20:06    465s] Processing tracks to init pin-track alignment.
[11/24 16:20:06    465s] z: 2, totalTracks: 1
[11/24 16:20:06    465s] z: 4, totalTracks: 1
[11/24 16:20:06    465s] z: 6, totalTracks: 1
[11/24 16:20:06    465s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:20:06    465s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2502.2M, EPOCH TIME: 1763981406.224968
[11/24 16:20:06    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:06    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:06    465s] 
[11/24 16:20:06    465s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:06    465s] 
[11/24 16:20:06    465s]  Skipping Bad Lib Cell Checking (CMU) !
[11/24 16:20:06    465s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2502.2M, EPOCH TIME: 1763981406.241478
[11/24 16:20:06    465s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2502.2M, EPOCH TIME: 1763981406.241540
[11/24 16:20:06    465s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2502.2M, EPOCH TIME: 1763981406.241588
[11/24 16:20:06    465s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2502.2MB).
[11/24 16:20:06    465s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:2502.2M, EPOCH TIME: 1763981406.242417
[11/24 16:20:06    465s] TotalInstCnt at PhyDesignMc Initialization: 6101
[11/24 16:20:06    465s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:45 mem=2502.2M
[11/24 16:20:06    465s] ### Creating RouteCongInterface, started
[11/24 16:20:06    465s] ### Creating RouteCongInterface, finished
[11/24 16:20:06    465s] 
[11/24 16:20:06    465s] Creating Lib Analyzer ...
[11/24 16:20:06    465s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/24 16:20:06    465s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/24 16:20:06    465s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/24 16:20:06    465s] 
[11/24 16:20:06    465s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:20:07    466s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:46 mem=2502.2M
[11/24 16:20:07    466s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:46 mem=2502.2M
[11/24 16:20:07    466s] Creating Lib Analyzer, finished. 
[11/24 16:20:07    466s] *info: 57 io nets excluded
[11/24 16:20:07    466s] *info: 18 clock nets excluded
[11/24 16:20:07    466s] *info: 375 no-driver nets excluded.
[11/24 16:20:07    466s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28037.1
[11/24 16:20:07    466s] PathGroup :  reg2reg  TargetSlack : 0 
[11/24 16:20:07    466s] ** GigaOpt Optimizer WNS Slack -1.426 TNS Slack -1.426 Density 52.58
[11/24 16:20:07    466s] Optimizer WNS Pass 0
[11/24 16:20:08    466s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-1.426|-1.426|
|HEPG      |-1.426|-1.426|
|All Paths |-1.426|-1.426|
+----------+------+------+

[11/24 16:20:08    466s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2540.4M, EPOCH TIME: 1763981408.212562
[11/24 16:20:08    466s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2540.4M, EPOCH TIME: 1763981408.212717
[11/24 16:20:08    466s] Active Path Group: reg2reg  
[11/24 16:20:08    466s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:08    466s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/24 16:20:08    466s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:08    466s] |  -1.426|   -1.426|  -1.426|   -1.426|   52.58%|   0:00:00.0| 2540.4M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:08    466s] |  -0.423|   -0.423|  -0.423|   -0.423|   52.58%|   0:00:00.0| 2559.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:08    467s] |  -0.144|   -0.144|  -0.144|   -0.144|   52.59%|   0:00:00.0| 2580.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:08    467s] |  -0.116|   -0.116|  -0.116|   -0.116|   52.59%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:08    467s] |  -0.079|   -0.079|  -0.079|   -0.079|   52.59%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:08    467s] |  -0.034|   -0.034|  -0.034|   -0.034|   52.60%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:08    467s] |   0.000|    0.001|   0.000|    0.000|   52.60%|   0:00:00.0| 2581.5M|             NA|       NA| NA                                                 |
[11/24 16:20:08    467s] |   0.000|    0.001|   0.000|    0.000|   52.60%|   0:00:00.0| 2581.5M|dtmf_view_setup|       NA| NA                                                 |
[11/24 16:20:08    467s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2581.5M) ***
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2581.5M) ***
[11/24 16:20:08    467s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

[11/24 16:20:08    467s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.60
[11/24 16:20:08    467s] Update Timing Windows (Threshold 0.052) ...
[11/24 16:20:08    467s] Re Calculate Delays on 3 Nets
[11/24 16:20:08    467s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2581.5M, EPOCH TIME: 1763981408.688612
[11/24 16:20:08    467s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2581.5M, EPOCH TIME: 1763981408.688771
[11/24 16:20:08    467s] Active Path Group: reg2reg  
[11/24 16:20:08    467s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:08    467s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/24 16:20:08    467s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:08    467s] |  -0.011|   -0.011|  -0.011|   -0.011|   52.60%|   0:00:00.0| 2581.5M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:08    467s] |   0.000|    0.003|   0.000|    0.000|   52.59%|   0:00:00.0| 2581.5M|dtmf_view_setup|       NA| NA                                                 |
[11/24 16:20:08    467s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2581.5M) ***
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2581.5M) ***
[11/24 16:20:08    467s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.003|0.000|
|HEPG      |0.003|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] *** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2581.5M) ***
[11/24 16:20:08    467s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28037.1
[11/24 16:20:08    467s] Total-nets :: 6469, Stn-nets :: 57, ratio :: 0.881125 %, Total-len 332468, Stn-len 0
[11/24 16:20:08    467s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2562.5M, EPOCH TIME: 1763981408.907730
[11/24 16:20:08    467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6437).
[11/24 16:20:08    467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:08    467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:08    467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:08    467s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:2480.5M, EPOCH TIME: 1763981408.922753
[11/24 16:20:08    467s] TotalInstCnt at PhyDesignMc Destruction: 6101
[11/24 16:20:08    467s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28037.2
[11/24 16:20:08    467s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.7 (0.8), totSession cpu/real = 0:07:47.4/0:49:13.5 (0.2), mem = 2480.5M
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] =============================================================================================
[11/24 16:20:08    467s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.15-s110_1
[11/24 16:20:08    467s] =============================================================================================
[11/24 16:20:08    467s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:08    467s] ---------------------------------------------------------------------------------------------
[11/24 16:20:08    467s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/24 16:20:08    467s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  36.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/24 16:20:08    467s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:08    467s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:08    467s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[11/24 16:20:08    467s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/24 16:20:08    467s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:08    467s] [ TransformInit          ]      1   0:00:00.3  (  11.7 % )     0:00:01.3 /  0:00:01.3    1.0
[11/24 16:20:08    467s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.8
[11/24 16:20:08    467s] [ OptimizationStep       ]      2   0:00:00.1  (   3.2 % )     0:00:00.4 /  0:00:00.3    0.7
[11/24 16:20:08    467s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[11/24 16:20:08    467s] [ OptGetWeight           ]      7   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[11/24 16:20:08    467s] [ OptEval                ]      7   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.8
[11/24 16:20:08    467s] [ OptCommit              ]      7   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/24 16:20:08    467s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/24 16:20:08    467s] [ IncrDelayCalc          ]     31   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/24 16:20:08    467s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/24 16:20:08    467s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:08    467s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:08    467s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:08    467s] [ IncrTimingUpdate       ]     16   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[11/24 16:20:08    467s] [ MISC                   ]          0:00:00.8  (  29.6 % )     0:00:00.8 /  0:00:00.3    0.4
[11/24 16:20:08    467s] ---------------------------------------------------------------------------------------------
[11/24 16:20:08    467s]  WnsOpt #1 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.1    0.8
[11/24 16:20:08    467s] ---------------------------------------------------------------------------------------------
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] **INFO: Skipping refine place as no non-legal commits were detected
[11/24 16:20:08    467s] End: GigaOpt Optimization in WNS mode
[11/24 16:20:08    467s] Skipping post route harden opt
[11/24 16:20:08    467s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/24 16:20:08    467s] Deleting Lib Analyzer.
[11/24 16:20:08    467s] GigaOpt: target slack met, skip TNS optimization
[11/24 16:20:08    467s]   Timing Snapshot: (REF)
[11/24 16:20:08    467s]      Weighted WNS: 0.000
[11/24 16:20:08    467s]       All  PG WNS: 0.000
[11/24 16:20:08    467s]       High PG WNS: 0.000
[11/24 16:20:08    467s]       All  PG TNS: 0.000
[11/24 16:20:08    467s]       High PG TNS: 0.000
[11/24 16:20:08    467s]       Low  PG TNS: 0.000
[11/24 16:20:08    467s]    Category Slack: { [L, 0.003] [H, 0.003] }
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] Creating Lib Analyzer ...
[11/24 16:20:08    467s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/24 16:20:08    467s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/24 16:20:08    467s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/24 16:20:08    467s] 
[11/24 16:20:08    467s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:20:10    468s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:48 mem=2482.5M
[11/24 16:20:10    468s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:48 mem=2482.5M
[11/24 16:20:10    468s] Creating Lib Analyzer, finished. 
[11/24 16:20:10    468s] **INFO: flowCheckPoint #3 OptimizationHold
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:10    468s] Deleting Lib Analyzer.
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:10    468s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:10    468s] Summary for sequential cells identification: 
[11/24 16:20:10    468s]   Identified SBFF number: 116
[11/24 16:20:10    468s]   Identified MBFF number: 0
[11/24 16:20:10    468s]   Identified SB Latch number: 0
[11/24 16:20:10    468s]   Identified MB Latch number: 0
[11/24 16:20:10    468s]   Not identified SBFF number: 24
[11/24 16:20:10    468s]   Not identified MBFF number: 0
[11/24 16:20:10    468s]   Not identified SB Latch number: 0
[11/24 16:20:10    468s]   Not identified MB Latch number: 0
[11/24 16:20:10    468s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:10    468s]  Visiting view : dtmf_view_setup
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:10    468s]  Visiting view : dtmf_view_hold
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:10    468s] TLC MultiMap info (StdDelay):
[11/24 16:20:10    468s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:10    468s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:10    468s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:10    468s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:10    468s]  Setting StdDelay to: 52.5ps
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:10    468s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2482.5M, EPOCH TIME: 1763981410.090426
[11/24 16:20:10    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:10    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:10    468s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2482.5M, EPOCH TIME: 1763981410.100995
[11/24 16:20:10    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:10    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:10    468s] GigaOpt Hold Optimizer is used
[11/24 16:20:10    468s] End AAE Lib Interpolated Model. (MEM=2482.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] Creating Lib Analyzer ...
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:10    468s] Summary for sequential cells identification: 
[11/24 16:20:10    468s]   Identified SBFF number: 116
[11/24 16:20:10    468s]   Identified MBFF number: 0
[11/24 16:20:10    468s]   Identified SB Latch number: 0
[11/24 16:20:10    468s]   Identified MB Latch number: 0
[11/24 16:20:10    468s]   Not identified SBFF number: 24
[11/24 16:20:10    468s]   Not identified MBFF number: 0
[11/24 16:20:10    468s]   Not identified SB Latch number: 0
[11/24 16:20:10    468s]   Not identified MB Latch number: 0
[11/24 16:20:10    468s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:10    468s]  Visiting view : dtmf_view_setup
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:10    468s]  Visiting view : dtmf_view_hold
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:10    468s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:10    468s] TLC MultiMap info (StdDelay):
[11/24 16:20:10    468s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:10    468s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:10    468s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:10    468s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:10    468s]  Setting StdDelay to: 52.5ps
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:10    468s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/24 16:20:10    468s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/24 16:20:10    468s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/24 16:20:10    468s] 
[11/24 16:20:10    468s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:20:11    469s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:50 mem=2482.5M
[11/24 16:20:11    469s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:50 mem=2482.5M
[11/24 16:20:11    469s] Creating Lib Analyzer, finished. 
[11/24 16:20:11    469s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:50 mem=2482.5M ***
[11/24 16:20:11    469s] *** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:49.6/0:49:15.8 (0.2), mem = 2482.5M
[11/24 16:20:11    469s] Saving timing graph ...
[11/24 16:20:11    469s] Done save timing graph
[11/24 16:20:11    469s] Latch borrow mode reset to max_borrow
[11/24 16:20:11    469s] 
[11/24 16:20:11    469s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:11    469s] Deleting Lib Analyzer.
[11/24 16:20:11    469s] 
[11/24 16:20:11    469s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:11    470s] Starting delay calculation for Hold views
[11/24 16:20:11    470s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:20:11    470s] AAE_INFO: resetNetProps viewIdx 1 
[11/24 16:20:11    470s] Starting SI iteration 1 using Infinite Timing Windows
[11/24 16:20:12    470s] #################################################################################
[11/24 16:20:12    470s] # Design Stage: PostRoute
[11/24 16:20:12    470s] # Design Name: DTMF_CHIP
[11/24 16:20:12    470s] # Design Mode: 180nm
[11/24 16:20:12    470s] # Analysis Mode: MMMC OCV 
[11/24 16:20:12    470s] # Parasitics Mode: SPEF/RCDB 
[11/24 16:20:12    470s] # Signoff Settings: SI On 
[11/24 16:20:12    470s] #################################################################################
[11/24 16:20:12    470s] AAE_INFO: 1 threads acquired from CTE.
[11/24 16:20:12    470s] Setting infinite Tws ...
[11/24 16:20:12    470s] First Iteration Infinite Tw... 
[11/24 16:20:12    470s] Calculate late delays in OCV mode...
[11/24 16:20:12    470s] Calculate early delays in OCV mode...
[11/24 16:20:12    470s] Topological Sorting (REAL = 0:00:00.0, MEM = 2485.3M, InitMEM = 2485.3M)
[11/24 16:20:12    470s] Start delay calculation (fullDC) (1 T). (MEM=2485.28)
[11/24 16:20:12    470s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/24 16:20:12    470s] End AAE Lib Interpolated Model. (MEM=2496.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:13    471s] Total number of fetched objects 6714
[11/24 16:20:13    471s] AAE_INFO-618: Total number of nets in the design is 6846,  98.1 percent of the nets selected for SI analysis
[11/24 16:20:13    471s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:13    471s] End delay calculation. (MEM=2484.7 CPU=0:00:01.3 REAL=0:00:01.0)
[11/24 16:20:13    471s] End delay calculation (fullDC). (MEM=2484.7 CPU=0:00:01.4 REAL=0:00:01.0)
[11/24 16:20:13    471s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2484.7M) ***
[11/24 16:20:13    471s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2484.7M)
[11/24 16:20:13    471s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/24 16:20:13    471s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2484.7M)
[11/24 16:20:13    471s] 
[11/24 16:20:13    471s] Executing IPO callback for view pruning ..
[11/24 16:20:13    471s] 
[11/24 16:20:13    471s] Active hold views:
[11/24 16:20:13    471s]  dtmf_view_hold
[11/24 16:20:13    471s]   Dominating endpoints: 0
[11/24 16:20:13    471s]   Dominating TNS: -0.000
[11/24 16:20:13    471s] 
[11/24 16:20:13    471s] Starting SI iteration 2
[11/24 16:20:13    472s] Calculate late delays in OCV mode...
[11/24 16:20:13    472s] Calculate early delays in OCV mode...
[11/24 16:20:13    472s] Start delay calculation (fullDC) (1 T). (MEM=2469.09)
[11/24 16:20:13    472s] End AAE Lib Interpolated Model. (MEM=2469.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:13    472s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
[11/24 16:20:13    472s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6714. 
[11/24 16:20:13    472s] Total number of fetched objects 6714
[11/24 16:20:13    472s] AAE_INFO-618: Total number of nets in the design is 6846,  1.2 percent of the nets selected for SI analysis
[11/24 16:20:13    472s] End delay calculation. (MEM=2482.51 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 16:20:13    472s] End delay calculation (fullDC). (MEM=2482.51 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 16:20:13    472s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2482.5M) ***
[11/24 16:20:14    472s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:07:52 mem=2482.5M)
[11/24 16:20:14    472s] Done building cte hold timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:07:52 mem=2482.5M ***
[11/24 16:20:14    472s] Done building hold timer [575 node(s), 567 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:07:53 mem=2497.8M ***
[11/24 16:20:14    472s] Restoring timing graph ...
[11/24 16:20:14    472s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/24 16:20:14    472s] Done restore timing graph
[11/24 16:20:14    472s] Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:07:53 mem=2526.3M ***
[11/24 16:20:14    473s] *info: category slack lower bound [L 0.0] default
[11/24 16:20:14    473s] *info: category slack lower bound [H 0.0] reg2reg 
[11/24 16:20:14    473s] --------------------------------------------------- 
[11/24 16:20:14    473s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/24 16:20:14    473s] --------------------------------------------------- 
[11/24 16:20:14    473s]          WNS    reg2regWNS
[11/24 16:20:14    473s]     0.003 ns      0.003 ns
[11/24 16:20:14    473s] --------------------------------------------------- 
[11/24 16:20:14    473s] OPTC: m1 20.0 20.0
[11/24 16:20:14    473s] Setting latch borrow mode to budget during optimization.
[11/24 16:20:14    473s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/24 16:20:14    473s] 
[11/24 16:20:14    473s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:14    473s] Summary for sequential cells identification: 
[11/24 16:20:14    473s]   Identified SBFF number: 116
[11/24 16:20:14    473s]   Identified MBFF number: 0
[11/24 16:20:14    473s]   Identified SB Latch number: 0
[11/24 16:20:14    473s]   Identified MB Latch number: 0
[11/24 16:20:14    473s]   Not identified SBFF number: 24
[11/24 16:20:14    473s]   Not identified MBFF number: 0
[11/24 16:20:14    473s]   Not identified SB Latch number: 0
[11/24 16:20:14    473s]   Not identified MB Latch number: 0
[11/24 16:20:14    473s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:14    473s]  Visiting view : dtmf_view_setup
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:14    473s]  Visiting view : dtmf_view_hold
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:14    473s] TLC MultiMap info (StdDelay):
[11/24 16:20:14    473s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:14    473s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:14    473s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:14    473s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:14    473s]  Setting StdDelay to: 52.5ps
[11/24 16:20:14    473s] 
[11/24 16:20:14    473s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:14    473s] 
[11/24 16:20:14    473s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:14    473s] 
[11/24 16:20:14    473s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:14    473s] 
[11/24 16:20:14    473s] Creating Lib Analyzer ...
[11/24 16:20:14    473s] 
[11/24 16:20:14    473s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:14    473s] Summary for sequential cells identification: 
[11/24 16:20:14    473s]   Identified SBFF number: 116
[11/24 16:20:14    473s]   Identified MBFF number: 0
[11/24 16:20:14    473s]   Identified SB Latch number: 0
[11/24 16:20:14    473s]   Identified MB Latch number: 0
[11/24 16:20:14    473s]   Not identified SBFF number: 24
[11/24 16:20:14    473s]   Not identified MBFF number: 0
[11/24 16:20:14    473s]   Not identified SB Latch number: 0
[11/24 16:20:14    473s]   Not identified MB Latch number: 0
[11/24 16:20:14    473s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:14    473s]  Visiting view : dtmf_view_setup
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:14    473s]  Visiting view : dtmf_view_hold
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:14    473s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:14    473s] TLC MultiMap info (StdDelay):
[11/24 16:20:14    473s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:14    473s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:14    473s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:14    473s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:14    473s]  Setting StdDelay to: 52.5ps
[11/24 16:20:14    473s] 
[11/24 16:20:14    473s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:15    473s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/24 16:20:15    473s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/24 16:20:15    473s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/24 16:20:15    473s] 
[11/24 16:20:15    473s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:20:16    474s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:54 mem=2542.3M
[11/24 16:20:16    474s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:54 mem=2542.3M
[11/24 16:20:16    474s] Creating Lib Analyzer, finished. 
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s] *Info: minBufDelay = 112.9 ps, libStdDelay = 52.5 ps, minBufSize = 53222400 (4.0)
[11/24 16:20:16    474s] *Info: worst delay setup view: dtmf_view_setup
[11/24 16:20:16    474s] Footprint list for hold buffering (delay unit: ps)
[11/24 16:20:16    474s] =================================================================
[11/24 16:20:16    474s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/24 16:20:16    474s] ------------------------------------------------------------------
[11/24 16:20:16    474s] *Info:       60.1       2.14     20.02    4.0  17.22 BUFX3 (A,Y)
[11/24 16:20:16    474s] *Info:       69.3       2.05     25.02    4.0  22.15 CLKBUFX3 (A,Y)
[11/24 16:20:16    474s] *Info:       65.0       2.10     29.40    4.0  25.80 BUFX2 (A,Y)
[11/24 16:20:16    474s] *Info:       66.9       2.09     37.22    4.0  33.89 CLKBUFX2 (A,Y)
[11/24 16:20:16    474s] *Info:       70.2       2.10     58.49    4.0  52.03 BUFX1 (A,Y)
[11/24 16:20:16    474s] *Info:       81.9       2.19     66.30    4.0  62.51 CLKBUFX1 (A,Y)
[11/24 16:20:16    474s] *Info:       58.3       2.09     64.12    4.0  62.70 CLKBUFXL (A,Y)
[11/24 16:20:16    474s] *Info:       77.2       2.13     73.19    4.0  71.83 BUFXL (A,Y)
[11/24 16:20:16    474s] *Info:       58.9       2.14     14.39    5.0  12.92 BUFX4 (A,Y)
[11/24 16:20:16    474s] *Info:       68.4       2.08     18.45    5.0  16.49 CLKBUFX4 (A,Y)
[11/24 16:20:16    474s] *Info:      122.9       2.26     59.42    6.0  52.14 DLY1X1 (A,Y)
[11/24 16:20:16    474s] *Info:      231.9       2.30     70.68    6.0  53.39 DLY2X1 (A,Y)
[11/24 16:20:16    474s] *Info:       62.8       2.05      8.76    7.0   7.86 CLKBUFX8 (A,Y)
[11/24 16:20:16    474s] *Info:      352.1       2.34     81.94    7.0  54.96 DLY3X1 (A,Y)
[11/24 16:20:16    474s] *Info:      479.0       2.38     92.58    7.0  56.81 DLY4X1 (A,Y)
[11/24 16:20:16    474s] *Info:       53.5       2.11      7.19    9.0   6.35 BUFX8 (A,Y)
[11/24 16:20:16    474s] *Info:       53.9       2.11      4.69   10.0   4.23 BUFX12 (A,Y)
[11/24 16:20:16    474s] *Info:       54.4       2.10      3.44   13.0   3.17 BUFX16 (A,Y)
[11/24 16:20:16    474s] *Info:       53.6       2.11      3.13   16.0   2.54 BUFX20 (A,Y)
[11/24 16:20:16    474s] *Info:       62.6       2.05      4.07   16.0   3.17 CLKBUFX12 (A,Y)
[11/24 16:20:16    474s] *Info:       64.8       2.04      2.50   19.0   2.44 CLKBUFX16 (A,Y)
[11/24 16:20:16    474s] *Info:       62.4       2.06      2.50   24.0   1.94 CLKBUFX20 (A,Y)
[11/24 16:20:16    474s] =================================================================
[11/24 16:20:16    474s] Hold Timer stdDelay = 25.1ps
[11/24 16:20:16    474s]  Visiting view : dtmf_view_hold
[11/24 16:20:16    474s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:16    474s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:16    474s] Hold Timer stdDelay = 25.1ps (dtmf_view_hold)
[11/24 16:20:16    474s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2542.3M, EPOCH TIME: 1763981416.120555
[11/24 16:20:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:16    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2542.3M, EPOCH TIME: 1763981416.132454
[11/24 16:20:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.187  | -0.187  |  4.553  |
|           TNS (ns):| -1.905  | -1.905  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2561.4M, EPOCH TIME: 1763981416.203669
[11/24 16:20:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:16    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2561.4M, EPOCH TIME: 1763981416.214082
[11/24 16:20:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] Density: 52.593%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:31, mem = 1800.1M, totSessionCpu=0:07:54 **
[11/24 16:20:16    474s] *** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:04.7/0:00:05.0 (0.9), totSession cpu/real = 0:07:54.3/0:49:20.8 (0.2), mem = 2516.4M
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s] =============================================================================================
[11/24 16:20:16    474s]  Step TAT Report : BuildHoldData #2 / optDesign #1                              21.15-s110_1
[11/24 16:20:16    474s] =============================================================================================
[11/24 16:20:16    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:16    474s] ---------------------------------------------------------------------------------------------
[11/24 16:20:16    474s] [ ViewPruning            ]     10   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.1
[11/24 16:20:16    474s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:16    474s] [ DrvReport              ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:16    474s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:16    474s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[11/24 16:20:16    474s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  21.5 % )     0:00:01.1 /  0:00:01.1    1.0
[11/24 16:20:16    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:16    474s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.4
[11/24 16:20:16    474s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:16    474s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/24 16:20:16    474s] [ TimingUpdate           ]      6   0:00:00.6  (  12.8 % )     0:00:02.2 /  0:00:02.2    1.0
[11/24 16:20:16    474s] [ FullDelayCalc          ]      3   0:00:01.6  (  31.2 % )     0:00:01.6 /  0:00:01.6    1.0
[11/24 16:20:16    474s] [ TimingReport           ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/24 16:20:16    474s] [ SaveTimingGraph        ]      1   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:00.2    0.7
[11/24 16:20:16    474s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.0 % )     0:00:00.3 /  0:00:00.2    0.9
[11/24 16:20:16    474s] [ MISC                   ]          0:00:00.6  (  12.9 % )     0:00:00.6 /  0:00:00.5    0.8
[11/24 16:20:16    474s] ---------------------------------------------------------------------------------------------
[11/24 16:20:16    474s]  BuildHoldData #2 TOTAL             0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.7    0.9
[11/24 16:20:16    474s] ---------------------------------------------------------------------------------------------
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:54.3/0:49:20.8 (0.2), mem = 2516.4M
[11/24 16:20:16    474s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28037.3
[11/24 16:20:16    474s] HoldSingleBuffer minRootGain=0.000
[11/24 16:20:16    474s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 10080 dbu)
[11/24 16:20:16    474s] HoldSingleBuffer minRootGain=0.000
[11/24 16:20:16    474s] HoldSingleBuffer minRootGain=0.000
[11/24 16:20:16    474s] HoldSingleBuffer minRootGain=0.000
[11/24 16:20:16    474s] *info: Run optDesign holdfix with 1 thread.
[11/24 16:20:16    474s] Info: 57 io nets excluded
[11/24 16:20:16    474s] Info: 19 clock nets excluded from IPO operation.
[11/24 16:20:16    474s] --------------------------------------------------- 
[11/24 16:20:16    474s]    Hold Timing Summary  - Initial 
[11/24 16:20:16    474s] --------------------------------------------------- 
[11/24 16:20:16    474s]  Target slack:       0.0000 ns
[11/24 16:20:16    474s]  View: dtmf_view_hold 
[11/24 16:20:16    474s]    WNS:      -0.1868
[11/24 16:20:16    474s]    TNS:      -1.9052
[11/24 16:20:16    474s]    VP :           17
[11/24 16:20:16    474s]    Worst hold path end point: DTMF_INST/RESULTS_CONV_INST/r1633_reg_6/D 
[11/24 16:20:16    474s] --------------------------------------------------- 
[11/24 16:20:16    474s] Info: Do not create the CCOpt slew target map as it already exists.
[11/24 16:20:16    474s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/24 16:20:16    474s] ### Creating PhyDesignMc. totSessionCpu=0:07:54 mem=2573.6M
[11/24 16:20:16    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:2573.6M, EPOCH TIME: 1763981416.314047
[11/24 16:20:16    474s] Processing tracks to init pin-track alignment.
[11/24 16:20:16    474s] z: 2, totalTracks: 1
[11/24 16:20:16    474s] z: 4, totalTracks: 1
[11/24 16:20:16    474s] z: 6, totalTracks: 1
[11/24 16:20:16    474s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:20:16    474s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2573.6M, EPOCH TIME: 1763981416.319156
[11/24 16:20:16    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s]  Skipping Bad Lib Cell Checking (CMU) !
[11/24 16:20:16    474s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2573.6M, EPOCH TIME: 1763981416.329392
[11/24 16:20:16    474s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2573.6M, EPOCH TIME: 1763981416.329450
[11/24 16:20:16    474s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2573.6M, EPOCH TIME: 1763981416.329494
[11/24 16:20:16    474s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2573.6MB).
[11/24 16:20:16    474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2573.6M, EPOCH TIME: 1763981416.330139
[11/24 16:20:16    474s] TotalInstCnt at PhyDesignMc Initialization: 6101
[11/24 16:20:16    474s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:54 mem=2573.6M
[11/24 16:20:16    474s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2573.6M, EPOCH TIME: 1763981416.356585
[11/24 16:20:16    474s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2573.6M, EPOCH TIME: 1763981416.356707
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s] *** Starting Core Fixing (fixHold) cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:07:54 mem=2573.6M density=52.593% ***
[11/24 16:20:16    474s] Optimizer Target Slack 0.000 StdDelay is 0.02510  
[11/24 16:20:16    474s] ### Creating RouteCongInterface, started
[11/24 16:20:16    474s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 52.593%
------------------------------------------------------------------
[11/24 16:20:16    474s] *info: Hold Batch Commit is enabled
[11/24 16:20:16    474s] *info: Levelized Batch Commit is enabled
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s] Phase I ......
[11/24 16:20:16    474s] Executing transform: ECO Safe Resize
[11/24 16:20:16    474s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/24 16:20:16    474s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/24 16:20:16    474s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/24 16:20:16    474s] Worst hold path end point:
[11/24 16:20:16    474s]   DTMF_INST/RESULTS_CONV_INST/r1633_reg_6/D
[11/24 16:20:16    474s]     net: DTMF_INST/RESULTS_CONV_INST/n_4792 (nrTerm=2)
[11/24 16:20:16    474s] |   0|  -0.187|    -1.91|      17|          0|       0(     0)|   52.59%|   0:00:00.0|  2583.6M|
[11/24 16:20:16    474s] Worst hold path end point:
[11/24 16:20:16    474s]   DTMF_INST/RESULTS_CONV_INST/r1633_reg_6/D
[11/24 16:20:16    474s]     net: DTMF_INST/RESULTS_CONV_INST/n_4792 (nrTerm=2)
[11/24 16:20:16    474s] |   1|  -0.187|    -1.91|      17|          0|       0(     0)|   52.59%|   0:00:00.0|  2583.6M|
[11/24 16:20:16    474s] 
[11/24 16:20:16    474s] Capturing REF for hold ...
[11/24 16:20:16    474s]    Hold Timing Snapshot: (REF)
[11/24 16:20:16    474s]              All PG WNS: -0.187
[11/24 16:20:16    474s]              All PG TNS: -1.905
[11/24 16:20:16    474s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/24 16:20:16    474s] Executing transform: AddBuffer + LegalResize
[11/24 16:20:16    474s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/24 16:20:16    474s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/24 16:20:16    474s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/24 16:20:16    474s] Worst hold path end point:
[11/24 16:20:16    474s]   DTMF_INST/RESULTS_CONV_INST/r1633_reg_6/D
[11/24 16:20:16    474s]     net: DTMF_INST/RESULTS_CONV_INST/n_4792 (nrTerm=2)
[11/24 16:20:16    474s] |   0|  -0.187|    -1.91|      17|          0|       0(     0)|   52.59%|   0:00:00.0|  2583.6M|
[11/24 16:20:17    474s] Worst hold path end point:
[11/24 16:20:17    474s]   DTMF_INST/RESULTS_CONV_INST/r941_reg_8/D
[11/24 16:20:17    474s]     net: DTMF_INST/RESULTS_CONV_INST/FE_PHN550_n_5092 (nrTerm=2)
[11/24 16:20:17    474s] |   1|   0.010|     0.00|       0|         17|       0(     0)|   52.71%|   0:00:01.0|  2607.3M|
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] Capturing REF for hold ...
[11/24 16:20:17    474s]    Hold Timing Snapshot: (REF)
[11/24 16:20:17    474s]              All PG WNS: 0.010
[11/24 16:20:17    474s]              All PG TNS: 0.000
[11/24 16:20:17    474s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] *info:    Total 17 cells added for Phase I
[11/24 16:20:17    474s] *info:        in which 0 is ripple commits (0.000%)
[11/24 16:20:17    474s] --------------------------------------------------- 
[11/24 16:20:17    474s]    Hold Timing Summary  - Phase I 
[11/24 16:20:17    474s] --------------------------------------------------- 
[11/24 16:20:17    474s]  Target slack:       0.0000 ns
[11/24 16:20:17    474s]  View: dtmf_view_hold 
[11/24 16:20:17    474s]    WNS:       0.0098
[11/24 16:20:17    474s]    TNS:       0.0000
[11/24 16:20:17    474s]    VP :            0
[11/24 16:20:17    474s]    Worst hold path end point: DTMF_INST/RESULTS_CONV_INST/r941_reg_8/D 
[11/24 16:20:17    474s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 52.710%
------------------------------------------------------------------
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] *** Finished Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:07:55 mem=2607.3M density=52.710% ***
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] *info:
[11/24 16:20:17    474s] *info: Added a total of 17 cells to fix/reduce hold violation
[11/24 16:20:17    474s] *info:          in which 12 termBuffering
[11/24 16:20:17    474s] *info:          in which 0 dummyBuffering
[11/24 16:20:17    474s] *info:
[11/24 16:20:17    474s] *info: Summary: 
[11/24 16:20:17    474s] *info:            4 cells of type 'BUFX3' (4.0, 	17.218) used
[11/24 16:20:17    474s] *info:           10 cells of type 'DLY1X1' (6.0, 	52.140) used
[11/24 16:20:17    474s] *info:            3 cells of type 'DLY2X1' (6.0, 	53.386) used
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] *** Finish Post Route Hold Fixing (cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:07:55 mem=2607.3M density=52.710%) ***
[11/24 16:20:17    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28037.3
[11/24 16:20:17    474s] **INFO: total 17 insts, 0 nets marked don't touch
[11/24 16:20:17    474s] **INFO: total 17 insts, 0 nets marked don't touch DB property
[11/24 16:20:17    474s] **INFO: total 17 insts, 0 nets unmarked don't touch

[11/24 16:20:17    474s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2588.2M, EPOCH TIME: 1763981417.107663
[11/24 16:20:17    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6454).
[11/24 16:20:17    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:17    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:17    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:17    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2474.2M, EPOCH TIME: 1763981417.125482
[11/24 16:20:17    474s] TotalInstCnt at PhyDesignMc Destruction: 6118
[11/24 16:20:17    474s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.9 (0.4), totSession cpu/real = 0:07:54.7/0:49:21.7 (0.2), mem = 2474.2M
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] =============================================================================================
[11/24 16:20:17    474s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    21.15-s110_1
[11/24 16:20:17    474s] =============================================================================================
[11/24 16:20:17    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:17    474s] ---------------------------------------------------------------------------------------------
[11/24 16:20:17    474s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:17    474s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/24 16:20:17    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/24 16:20:17    474s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/24 16:20:17    474s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ OptimizationStep       ]      2   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.1    0.2
[11/24 16:20:17    474s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.1    0.2
[11/24 16:20:17    474s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ OptEval                ]      2   0:00:00.3  (  32.0 % )     0:00:00.3 /  0:00:00.1    0.2
[11/24 16:20:17    474s] [ OptCommit              ]      2   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.1    0.2
[11/24 16:20:17    474s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[11/24 16:20:17    474s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[11/24 16:20:17    474s] [ HoldReEval             ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.6
[11/24 16:20:17    474s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ HoldDBCommit           ]      1   0:00:00.3  (  29.4 % )     0:00:00.3 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ TimingUpdate           ]      4   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/24 16:20:17    474s] [ TimingReport           ]      2   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/24 16:20:17    474s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:17    474s] [ MISC                   ]          0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/24 16:20:17    474s] ---------------------------------------------------------------------------------------------
[11/24 16:20:17    474s]  HoldOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.4    0.4
[11/24 16:20:17    474s] ---------------------------------------------------------------------------------------------
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] **INFO: Skipping refine place as no non-legal commits were detected
[11/24 16:20:17    474s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2474.2M, EPOCH TIME: 1763981417.131001
[11/24 16:20:17    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:17    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:17    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2474.2M, EPOCH TIME: 1763981417.141513
[11/24 16:20:17    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:17    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:17    474s] Deleting Lib Analyzer.
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:17    474s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:17    474s] Summary for sequential cells identification: 
[11/24 16:20:17    474s]   Identified SBFF number: 116
[11/24 16:20:17    474s]   Identified MBFF number: 0
[11/24 16:20:17    474s]   Identified SB Latch number: 0
[11/24 16:20:17    474s]   Identified MB Latch number: 0
[11/24 16:20:17    474s]   Not identified SBFF number: 24
[11/24 16:20:17    474s]   Not identified MBFF number: 0
[11/24 16:20:17    474s]   Not identified SB Latch number: 0
[11/24 16:20:17    474s]   Not identified MB Latch number: 0
[11/24 16:20:17    474s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:17    474s]  Visiting view : dtmf_view_setup
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:17    474s]  Visiting view : dtmf_view_hold
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:17    474s] TLC MultiMap info (StdDelay):
[11/24 16:20:17    474s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:17    474s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:17    474s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:17    474s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:17    474s]  Setting StdDelay to: 52.5ps
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:17    474s] **INFO: flowCheckPoint #4 OptimizationPreEco
[11/24 16:20:17    474s] Running postRoute recovery in preEcoRoute mode
[11/24 16:20:17    474s] **optDesign ... cpu = 0:00:21, real = 0:00:32, mem = 1754.5M, totSessionCpu=0:07:55 **
[11/24 16:20:17    474s]   DRV Snapshot: (TGT)
[11/24 16:20:17    474s]          Tran DRV: 0 (0)
[11/24 16:20:17    474s]           Cap DRV: 0 (0)
[11/24 16:20:17    474s]        Fanout DRV: 0 (0)
[11/24 16:20:17    474s]            Glitch: 0 (0)
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] Creating Lib Analyzer ...
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:17    474s] Summary for sequential cells identification: 
[11/24 16:20:17    474s]   Identified SBFF number: 116
[11/24 16:20:17    474s]   Identified MBFF number: 0
[11/24 16:20:17    474s]   Identified SB Latch number: 0
[11/24 16:20:17    474s]   Identified MB Latch number: 0
[11/24 16:20:17    474s]   Not identified SBFF number: 24
[11/24 16:20:17    474s]   Not identified MBFF number: 0
[11/24 16:20:17    474s]   Not identified SB Latch number: 0
[11/24 16:20:17    474s]   Not identified MB Latch number: 0
[11/24 16:20:17    474s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:17    474s]  Visiting view : dtmf_view_setup
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:17    474s]  Visiting view : dtmf_view_hold
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:17    474s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:17    474s] TLC MultiMap info (StdDelay):
[11/24 16:20:17    474s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:17    474s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:17    474s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:17    474s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:17    474s]  Setting StdDelay to: 52.5ps
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:17    474s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/24 16:20:17    474s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/24 16:20:17    474s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/24 16:20:17    474s] 
[11/24 16:20:17    474s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 16:20:18    475s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:56 mem=2506.4M
[11/24 16:20:18    475s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:56 mem=2506.4M
[11/24 16:20:18    475s] Creating Lib Analyzer, finished. 
[11/24 16:20:18    475s] Checking DRV degradation...
[11/24 16:20:18    475s] 
[11/24 16:20:18    475s] Recovery Manager:
[11/24 16:20:18    475s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/24 16:20:18    475s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/24 16:20:18    475s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/24 16:20:18    475s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/24 16:20:18    475s] 
[11/24 16:20:18    475s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/24 16:20:18    475s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2473.36M, totSessionCpu=0:07:56).
[11/24 16:20:18    475s] **optDesign ... cpu = 0:00:22, real = 0:00:33, mem = 1758.7M, totSessionCpu=0:07:56 **
[11/24 16:20:18    475s] 
[11/24 16:20:18    475s]   DRV Snapshot: (REF)
[11/24 16:20:18    475s]          Tran DRV: 0 (0)
[11/24 16:20:18    475s]           Cap DRV: 0 (0)
[11/24 16:20:18    475s]        Fanout DRV: 0 (0)
[11/24 16:20:18    475s]            Glitch: 0 (0)
[11/24 16:20:18    475s] Skipping pre eco harden opt
[11/24 16:20:18    475s] Running refinePlace -preserveRouting true -hardFence false
[11/24 16:20:18    475s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2511.5M, EPOCH TIME: 1763981418.393859
[11/24 16:20:18    475s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2511.5M, EPOCH TIME: 1763981418.400802
[11/24 16:20:18    475s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2511.5M, EPOCH TIME: 1763981418.400878
[11/24 16:20:18    475s] Processing tracks to init pin-track alignment.
[11/24 16:20:18    475s] z: 2, totalTracks: 1
[11/24 16:20:18    475s] z: 4, totalTracks: 1
[11/24 16:20:18    475s] z: 6, totalTracks: 1
[11/24 16:20:18    475s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:20:18    475s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2511.5M, EPOCH TIME: 1763981418.406097
[11/24 16:20:18    475s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:18    475s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:18    475s] 
[11/24 16:20:18    475s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:18    475s] # Found 3 fixed insts to be non-legal.
[11/24 16:20:18    475s] 
[11/24 16:20:18    475s]  Skipping Bad Lib Cell Checking (CMU) !
[11/24 16:20:18    475s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.011, MEM:2511.5M, EPOCH TIME: 1763981418.416902
[11/24 16:20:18    475s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2511.5M, EPOCH TIME: 1763981418.416956
[11/24 16:20:18    475s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2511.5M, EPOCH TIME: 1763981418.416994
[11/24 16:20:18    475s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2511.5MB).
[11/24 16:20:18    475s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.017, MEM:2511.5M, EPOCH TIME: 1763981418.417675
[11/24 16:20:18    475s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.025, MEM:2511.5M, EPOCH TIME: 1763981418.426002
[11/24 16:20:18    475s] TDRefine: refinePlace mode is spiral
[11/24 16:20:18    475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28037.1
[11/24 16:20:18    475s] OPERPROF:   Starting RefinePlace at level 2, MEM:2511.5M, EPOCH TIME: 1763981418.433333
[11/24 16:20:18    475s] *** Starting refinePlace (0:07:56 mem=2511.5M) ***
[11/24 16:20:18    475s] Total net bbox length = 2.650e+05 (1.274e+05 1.376e+05) (ext = 2.836e+04)
[11/24 16:20:18    475s] 
[11/24 16:20:18    475s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:18    475s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2511.5M, EPOCH TIME: 1763981418.473278
[11/24 16:20:18    475s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2511.5M, EPOCH TIME: 1763981418.473761
[11/24 16:20:18    475s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/24 16:20:18    475s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/24 16:20:18    475s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2511.5M, EPOCH TIME: 1763981418.490292
[11/24 16:20:18    475s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2511.5M, EPOCH TIME: 1763981418.492680
[11/24 16:20:18    475s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2511.5M, EPOCH TIME: 1763981418.492928
[11/24 16:20:18    475s] Starting refinePlace ...
[11/24 16:20:18    475s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/24 16:20:18    475s] One DDP V2 for no tweak run.
[11/24 16:20:18    475s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/24 16:20:18    475s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2511.5M, EPOCH TIME: 1763981418.558904
[11/24 16:20:18    475s] DDP initSite1 nrRow 167 nrJob 167
[11/24 16:20:18    475s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2511.5M, EPOCH TIME: 1763981418.558967
[11/24 16:20:18    475s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2511.5M, EPOCH TIME: 1763981418.559148
[11/24 16:20:18    475s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2511.5M, EPOCH TIME: 1763981418.559191
[11/24 16:20:18    475s] DDP markSite nrRow 167 nrJob 167
[11/24 16:20:18    475s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2511.5M, EPOCH TIME: 1763981418.559572
[11/24 16:20:18    475s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2511.5M, EPOCH TIME: 1763981418.559608
[11/24 16:20:18    475s]   Spread Effort: high, post-route mode, useDDP on.
[11/24 16:20:18    475s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2511.5MB) @(0:07:56 - 0:07:56).
[11/24 16:20:18    475s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/24 16:20:18    475s] wireLenOptFixPriorityInst 543 inst fixed
[11/24 16:20:18    475s] 
[11/24 16:20:18    475s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/24 16:20:18    476s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/24 16:20:18    476s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/24 16:20:18    476s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/24 16:20:18    476s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2511.5MB) @(0:07:56 - 0:07:56).
[11/24 16:20:18    476s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/24 16:20:18    476s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2511.5MB
[11/24 16:20:18    476s] Statistics of distance of Instance movement in refine placement:
[11/24 16:20:18    476s]   maximum (X+Y) =         0.00 um
[11/24 16:20:18    476s]   mean    (X+Y) =         0.00 um
[11/24 16:20:18    476s] Summary Report:
[11/24 16:20:18    476s] Instances move: 0 (out of 6099 movable)
[11/24 16:20:18    476s] Instances flipped: 0
[11/24 16:20:18    476s] Mean displacement: 0.00 um
[11/24 16:20:18    476s] Max displacement: 0.00 um 
[11/24 16:20:18    476s] Total instances moved : 0
[11/24 16:20:18    476s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.180, REAL:0.428, MEM:2511.5M, EPOCH TIME: 1763981418.920441
[11/24 16:20:18    476s] Total net bbox length = 2.650e+05 (1.274e+05 1.376e+05) (ext = 2.836e+04)
[11/24 16:20:18    476s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2511.5MB
[11/24 16:20:18    476s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2511.5MB) @(0:07:56 - 0:07:56).
[11/24 16:20:18    476s] *** Finished refinePlace (0:07:56 mem=2511.5M) ***
[11/24 16:20:18    476s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28037.1
[11/24 16:20:18    476s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.190, REAL:0.495, MEM:2511.5M, EPOCH TIME: 1763981418.928515
[11/24 16:20:18    476s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2511.5M, EPOCH TIME: 1763981418.928727
[11/24 16:20:18    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6286).
[11/24 16:20:18    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:18    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:18    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:18    476s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.037, MEM:2473.5M, EPOCH TIME: 1763981418.965484
[11/24 16:20:18    476s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.572, MEM:2473.5M, EPOCH TIME: 1763981418.965571
[11/24 16:20:18    476s] {MMLU 0 19 6504}
[11/24 16:20:18    476s] ### Creating LA Mngr. totSessionCpu=0:07:56 mem=2473.5M
[11/24 16:20:18    476s] ### Creating LA Mngr, finished. totSessionCpu=0:07:56 mem=2473.5M
[11/24 16:20:19    476s] Default Rule : ""
[11/24 16:20:19    476s] Non Default Rules :
[11/24 16:20:19    476s] Worst Slack : 0.003 ns
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] Start Layer Assignment ...
[11/24 16:20:19    476s] WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] Select 0 cadidates out of 6863.
[11/24 16:20:19    476s] No critical nets selected. Skipped !
[11/24 16:20:19    476s] GigaOpt: setting up router preferences
[11/24 16:20:19    476s] GigaOpt: 0 nets assigned router directives
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] Start Assign Priority Nets ...
[11/24 16:20:19    476s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/24 16:20:19    476s] Existing Priority Nets 0 (0.0%)
[11/24 16:20:19    476s] Total Assign Priority Nets 71 (1.0%)
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] Set Prefer Layer Routing Effort ...
[11/24 16:20:19    476s] Total Net(6861) IPOed(34) PreferLayer(0) -> MediumEffort(0)
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] {MMLU 0 19 6504}
[11/24 16:20:19    476s] ### Creating LA Mngr. totSessionCpu=0:07:56 mem=2492.6M
[11/24 16:20:19    476s] ### Creating LA Mngr, finished. totSessionCpu=0:07:56 mem=2492.6M
[11/24 16:20:19    476s] #optDebug: Start CG creation (mem=2492.6M)
[11/24 16:20:19    476s]  ...initializing CG  maxDriveDist 2443.075500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 244.307500 
[11/24 16:20:19    476s] (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s]  ...processing cgPrt (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s]  ...processing cgEgp (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s]  ...processing cgPbk (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s]  ...processing cgNrb(cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s]  ...processing cgObs (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s]  ...processing cgCon (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s]  ...processing cgPdm (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2523.8M)
[11/24 16:20:19    476s] Default Rule : ""
[11/24 16:20:19    476s] Non Default Rules :
[11/24 16:20:19    476s] Worst Slack : 0.003 ns
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] Start Layer Assignment ...
[11/24 16:20:19    476s] WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] Select 0 cadidates out of 6863.
[11/24 16:20:19    476s] No critical nets selected. Skipped !
[11/24 16:20:19    476s] GigaOpt: setting up router preferences
[11/24 16:20:19    476s] GigaOpt: 9 nets assigned router directives
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] Start Assign Priority Nets ...
[11/24 16:20:19    476s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/24 16:20:19    476s] Existing Priority Nets 0 (0.0%)
[11/24 16:20:19    476s] Total Assign Priority Nets 76 (1.1%)
[11/24 16:20:19    476s] {MMLU 0 19 6504}
[11/24 16:20:19    476s] ### Creating LA Mngr. totSessionCpu=0:07:56 mem=2523.8M
[11/24 16:20:19    476s] ### Creating LA Mngr, finished. totSessionCpu=0:07:56 mem=2523.8M
[11/24 16:20:19    476s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2523.8M, EPOCH TIME: 1763981419.228152
[11/24 16:20:19    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:19    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:19    476s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2523.8M, EPOCH TIME: 1763981419.238431
[11/24 16:20:19    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:19    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:19    476s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2523.8M, EPOCH TIME: 1763981419.332692
[11/24 16:20:19    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:19    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:19    476s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2523.8M, EPOCH TIME: 1763981419.343292
[11/24 16:20:19    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:19    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:19    476s] Density: 52.710%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:34, mem = 1718.6M, totSessionCpu=0:07:57 **
[11/24 16:20:19    476s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[11/24 16:20:19    476s] -routeWithEco false                       # bool, default=false
[11/24 16:20:19    476s] -routeSelectedNetOnly false               # bool, default=false, user setting
[11/24 16:20:19    476s] -routeWithTimingDriven true               # bool, default=false, user setting
[11/24 16:20:19    476s] -routeWithSiDriven true                   # bool, default=false, user setting
[11/24 16:20:19    476s] Existing Dirty Nets : 34
[11/24 16:20:19    476s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/24 16:20:19    476s] Reset Dirty Nets : 34
[11/24 16:20:19    476s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:56.5/0:49:24.0 (0.2), mem = 2430.3M
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] globalDetailRoute
[11/24 16:20:19    476s] 
[11/24 16:20:19    476s] #Start globalDetailRoute on Mon Nov 24 16:20:19 2025
[11/24 16:20:19    476s] #
[11/24 16:20:19    476s] ### Time Record (globalDetailRoute) is installed.
[11/24 16:20:19    476s] ### Time Record (Pre Callback) is installed.
[11/24 16:20:19    476s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 12863 access done (mem: 2430.305M)
[11/24 16:20:19    476s] ### Time Record (Pre Callback) is uninstalled.
[11/24 16:20:19    476s] ### Time Record (DB Import) is installed.
[11/24 16:20:19    476s] ### Time Record (Timing Data Generation) is installed.
[11/24 16:20:19    476s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 16:20:19    476s] ### Net info: total nets: 6863
[11/24 16:20:19    476s] ### Net info: dirty nets: 0
[11/24 16:20:19    476s] ### Net info: marked as disconnected nets: 0
[11/24 16:20:19    476s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/24 16:20:19    476s] #num needed restored net=0
[11/24 16:20:19    476s] #need_extraction net=0 (total=6863)
[11/24 16:20:19    476s] ### Net info: fully routed nets: 6418
[11/24 16:20:19    476s] ### Net info: trivial (< 2 pins) nets: 376
[11/24 16:20:19    476s] ### Net info: unrouted nets: 69
[11/24 16:20:19    476s] ### Net info: re-extraction nets: 0
[11/24 16:20:19    476s] ### Net info: ignored nets: 0
[11/24 16:20:19    476s] ### Net info: skip routing nets: 0
[11/24 16:20:19    476s] ### import design signature (116): route=12875827 fixed_route=1333600696 flt_obj=0 vio=1923230305 swire=282492057 shield_wire=708556782 net_attr=1669397374 dirty_area=0 del_dirty_area=0 cell=499510737 placement=89726679 pin_access=992561312 inst_pattern=1
[11/24 16:20:19    476s] ### Time Record (DB Import) is uninstalled.
[11/24 16:20:19    476s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/24 16:20:19    476s] #RTESIG:78da9593cd6ac33010847bee532c4a0e0e24a9761dfd5d0bbdb625b4bd06255682c19641
[11/24 16:20:19    476s] #       960f79fbaaa514521cabd151fa18ed8c46b3f9c7d31618e11ac5aa47e43b84e72d113748
[11/24 16:20:19    476s] #       2be27cf340b84b47ef8fec7e367f797da352034251fbe84e2e2c61e85d80dec558fbd3e2
[11/24 16:20:19    476s] #       07311a8eb6e91d14fbae6b96509dbd6deb0354ee688726fec1152760c8a0e86348bba392
[11/24 16:20:19    476s] #       aa1410c3f0ab388a286076885d528a2e781bce573803ac75553db4d3771aa58185c3aeed
[11/24 16:20:19    476s] #       2ad7acf7b59fc691271f17b6c720247d61643a1ac44d79132ef82db8900604ad05ff5a50
[11/24 16:20:19    476s] #       1c9bcec6f1b18591796f12ff118054220f292d732543ad536dfa687d6543959ec6f9a1bd
[11/24 16:20:19    476s] #       4696c07ce75d8692b98aa1913ac71047cc3288653604c29203fba6a68b472825c8cc9744
[11/24 16:20:19    476s] #       a5f253e9bc3ba294e5d579ee3e01fb99534f
[11/24 16:20:19    476s] #
[11/24 16:20:19    476s] #Skip comparing routing design signature in db-snapshot flow
[11/24 16:20:19    476s] ### Time Record (Data Preparation) is installed.
[11/24 16:20:19    476s] #RTESIG:78da9593cd6ac33010847bee532c4a0e2e24a9761dfd5d0bbdb625b4bd1a255682c19641
[11/24 16:20:19    476s] #       960f79fbaaa514529c28d151fa18cd8c56b3f9e7f30618e10ac57240e415c2cb86881ba4
[11/24 16:20:19    476s] #       2571be7e24acd2d1c713bb9fcd5fdfdea9d48050343eba830b0b18071760703136fef0f0
[11/24 16:20:19    476s] #       8b180d7bdb0e0e8a6ddfb70ba88fde76cd0e6ab7b7631bffe18a133064500c31a4dd4949
[11/24 16:20:19    476s] #       550a8861fc539c4414303bc63e294517bc0dc7339c01d6b9ba19bbcb771aa581855dd5f5
[11/24 16:20:19    476s] #       b56b57dbc65fc691a71c27b1a720247d12e4723588ebf2265cf05b70210d085a09febda0
[11/24 16:20:19    476s] #       d8b7bd8dd3b68591f96c12af28402a91879496b92143add3d80cd1fada863a3d8df36377
[11/24 16:20:19    476s] #       8e2c81f9debb0c257323868604b01ff799593052e7c488236619c432db1661c9af724528
[11/24 16:20:19    476s] #       25c8ccdf45a5f2ae743e1d512afdac9fbb2f6c5f6004
[11/24 16:20:19    476s] #
[11/24 16:20:19    476s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:20:20    476s] ### Time Record (Global Routing) is installed.
[11/24 16:20:20    476s] ### Time Record (Global Routing) is uninstalled.
[11/24 16:20:20    476s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 16:20:20    476s] #Total number of routable nets = 6430.
[11/24 16:20:20    476s] #Total number of nets in the design = 6863.
[11/24 16:20:20    476s] #73 routable nets do not have any wires.
[11/24 16:20:20    476s] #6357 routable nets have routed wires.
[11/24 16:20:20    476s] #73 nets will be global routed.
[11/24 16:20:20    476s] #14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:20:20    476s] #79 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:20:20    476s] ### Time Record (Data Preparation) is installed.
[11/24 16:20:20    476s] #Start routing data preparation on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    476s] #
[11/24 16:20:20    476s] #Minimum voltage of a net in the design = 0.000.
[11/24 16:20:20    476s] #Maximum voltage of a net in the design = 1.980.
[11/24 16:20:20    476s] #Voltage range [0.000 - 1.980] has 6861 nets.
[11/24 16:20:20    476s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 16:20:20    476s] #Voltage range [1.620 - 1.980] has 1 net.
[11/24 16:20:20    476s] #Build and mark too close pins for the same net.
[11/24 16:20:20    476s] ### Time Record (Cell Pin Access) is installed.
[11/24 16:20:20    476s] #Initial pin access analysis.
[11/24 16:20:20    476s] #Detail pin access analysis.
[11/24 16:20:20    476s] ### Time Record (Cell Pin Access) is uninstalled.
[11/24 16:20:20    476s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/24 16:20:20    476s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 16:20:20    476s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/24 16:20:20    476s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 16:20:20    476s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/24 16:20:20    476s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/24 16:20:20    476s] #Processed 42/0 dirty instances, 53/29 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(36 insts marked dirty, reset pre-exisiting dirty flag on 36 insts, 0 nets marked need extraction)
[11/24 16:20:20    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.34 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #Regenerating Ggrids automatically.
[11/24 16:20:20    477s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/24 16:20:20    477s] #Using automatically generated G-grids.
[11/24 16:20:20    477s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/24 16:20:20    477s] #Done routing data preparation.
[11/24 16:20:20    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.44 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #Found 0 nets for post-route si or timing fixing.
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Finished routing data preparation on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Cpu time = 00:00:00
[11/24 16:20:20    477s] #Elapsed time = 00:00:01
[11/24 16:20:20    477s] #Increased memory = 8.28 (MB)
[11/24 16:20:20    477s] #Total memory = 1719.50 (MB)
[11/24 16:20:20    477s] #Peak memory = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:20:20    477s] ### Time Record (Global Routing) is installed.
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Start global routing on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Start global routing initialization on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Number of eco nets is 61
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Start global routing data preparation on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### build_merged_routing_blockage_rect_list starts on Mon Nov 24 16:20:20 2025 with memory = 1719.60 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] #Start routing resource analysis on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### init_is_bin_blocked starts on Mon Nov 24 16:20:20 2025 with memory = 1719.66 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Nov 24 16:20:20 2025 with memory = 1722.41 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### adjust_flow_cap starts on Mon Nov 24 16:20:20 2025 with memory = 1722.64 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 16:20:20 2025 with memory = 1722.64 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### set_via_blocked starts on Mon Nov 24 16:20:20 2025 with memory = 1722.64 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### copy_flow starts on Mon Nov 24 16:20:20 2025 with memory = 1722.64 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] #Routing resource analysis is done on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### report_flow_cap starts on Mon Nov 24 16:20:20 2025 with memory = 1722.64 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #  Resource Analysis:
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 16:20:20    477s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 16:20:20    477s] #  --------------------------------------------------------------
[11/24 16:20:20    477s] #  Metal1         H        1017        1683       32580    56.56%
[11/24 16:20:20    477s] #  Metal2         V         868        1423       32580    50.47%
[11/24 16:20:20    477s] #  Metal3         H        1042        1658       32580    52.56%
[11/24 16:20:20    477s] #  Metal4         V         913        1378       32580    52.12%
[11/24 16:20:20    477s] #  Metal5         H         664         686       32580    44.56%
[11/24 16:20:20    477s] #  Metal6         V         566         580       32580    44.96%
[11/24 16:20:20    477s] #  --------------------------------------------------------------
[11/24 16:20:20    477s] #  Total                   5071      57.89%      195480    50.21%
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #  74 nets (1.08%) with 1 preferred extra spacing.
[11/24 16:20:20    477s] #  1 nets (0.01%) with 2 preferred extra spacing.
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### analyze_m2_tracks starts on Mon Nov 24 16:20:20 2025 with memory = 1722.65 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### report_initial_resource starts on Mon Nov 24 16:20:20 2025 with memory = 1722.66 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### mark_pg_pins_accessibility starts on Mon Nov 24 16:20:20 2025 with memory = 1722.66 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### set_net_region starts on Mon Nov 24 16:20:20 2025 with memory = 1722.66 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Global routing data preparation is done on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.66 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### prepare_level starts on Mon Nov 24 16:20:20 2025 with memory = 1722.67 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init level 1 starts on Mon Nov 24 16:20:20 2025 with memory = 1722.68 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### Level 1 hgrid = 181 X 180
[11/24 16:20:20    477s] ### prepare_level_flow starts on Mon Nov 24 16:20:20 2025 with memory = 1722.72 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Global routing initialization is done on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.72 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #start global routing iteration 1...
[11/24 16:20:20    477s] ### init_flow_edge starts on Mon Nov 24 16:20:20 2025 with memory = 1722.74 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### routing at level 1 (topmost level) iter 0
[11/24 16:20:20    477s] ### measure_qor starts on Mon Nov 24 16:20:20 2025 with memory = 1723.79 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### measure_congestion starts on Mon Nov 24 16:20:20 2025 with memory = 1723.79 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.80 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #start global routing iteration 2...
[11/24 16:20:20    477s] ### routing at level 1 (topmost level) iter 1
[11/24 16:20:20    477s] ### measure_qor starts on Mon Nov 24 16:20:20 2025 with memory = 1723.84 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### measure_congestion starts on Mon Nov 24 16:20:20 2025 with memory = 1723.84 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.84 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### route_end starts on Mon Nov 24 16:20:20 2025 with memory = 1723.85 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 16:20:20    477s] #Total number of routable nets = 6430.
[11/24 16:20:20    477s] #Total number of nets in the design = 6863.
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #6430 routable nets have routed wires.
[11/24 16:20:20    477s] #14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:20:20    477s] #79 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Routed nets constraints summary:
[11/24 16:20:20    477s] #------------------------------------------------
[11/24 16:20:20    477s] #        Rules   Pref Extra Space   Unconstrained  
[11/24 16:20:20    477s] #------------------------------------------------
[11/24 16:20:20    477s] #      Default                 14              59  
[11/24 16:20:20    477s] #------------------------------------------------
[11/24 16:20:20    477s] #        Total                 14              59  
[11/24 16:20:20    477s] #------------------------------------------------
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Routing constraints summary of the whole design:
[11/24 16:20:20    477s] #---------------------------------------------------------------------------
[11/24 16:20:20    477s] #        Rules   Pref Extra Space   Shielding   Avoid Detour   Unconstrained  
[11/24 16:20:20    477s] #---------------------------------------------------------------------------
[11/24 16:20:20    477s] #      Default                 74           1             18            6337  
[11/24 16:20:20    477s] #---------------------------------------------------------------------------
[11/24 16:20:20    477s] #        Total                 74           1             18            6337  
[11/24 16:20:20    477s] #---------------------------------------------------------------------------
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 16:20:20 2025 with memory = 1723.87 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### cal_base_flow starts on Mon Nov 24 16:20:20 2025 with memory = 1723.87 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init_flow_edge starts on Mon Nov 24 16:20:20 2025 with memory = 1723.87 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### cal_flow starts on Mon Nov 24 16:20:20 2025 with memory = 1723.87 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### report_overcon starts on Mon Nov 24 16:20:20 2025 with memory = 1723.89 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #                 OverCon       OverCon          
[11/24 16:20:20    477s] #                  #Gcell        #Gcell    %Gcell
[11/24 16:20:20    477s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[11/24 16:20:20    477s] #  ------------------------------------------------------------
[11/24 16:20:20    477s] #  Metal1        0(0.00%)      0(0.00%)   (0.00%)     0.13  
[11/24 16:20:20    477s] #  Metal2       12(0.07%)      3(0.02%)   (0.09%)     0.18  
[11/24 16:20:20    477s] #  Metal3        0(0.00%)      0(0.00%)   (0.00%)     0.14  
[11/24 16:20:20    477s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.11  
[11/24 16:20:20    477s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.05  
[11/24 16:20:20    477s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)     0.03  
[11/24 16:20:20    477s] #  ------------------------------------------------------------
[11/24 16:20:20    477s] #     Total     12(0.01%)      3(0.00%)   (0.02%)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[11/24 16:20:20    477s] #  Overflow after GR: 0.00% H + 0.02% V
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### cal_base_flow starts on Mon Nov 24 16:20:20 2025 with memory = 1723.91 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init_flow_edge starts on Mon Nov 24 16:20:20 2025 with memory = 1723.91 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### cal_flow starts on Mon Nov 24 16:20:20 2025 with memory = 1723.91 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### generate_cong_map_content starts on Mon Nov 24 16:20:20 2025 with memory = 1723.91 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### update starts on Mon Nov 24 16:20:20 2025 with memory = 1723.93 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #Complete Global Routing.
[11/24 16:20:20    477s] #Total number of nets with non-default rule or having extra spacing = 75
[11/24 16:20:20    477s] #Total wire length = 333195 um.
[11/24 16:20:20    477s] #Total half perimeter of net bounding box = 279908 um.
[11/24 16:20:20    477s] #Total wire length on LAYER Metal1 = 25323 um.
[11/24 16:20:20    477s] #Total wire length on LAYER Metal2 = 98714 um.
[11/24 16:20:20    477s] #Total wire length on LAYER Metal3 = 102647 um.
[11/24 16:20:20    477s] #Total wire length on LAYER Metal4 = 58830 um.
[11/24 16:20:20    477s] #Total wire length on LAYER Metal5 = 29738 um.
[11/24 16:20:20    477s] #Total wire length on LAYER Metal6 = 17944 um.
[11/24 16:20:20    477s] #Total number of vias = 45177
[11/24 16:20:20    477s] #Total number of multi-cut vias = 25842 ( 57.2%)
[11/24 16:20:20    477s] #Total number of single cut vias = 19335 ( 42.8%)
[11/24 16:20:20    477s] #Up-Via Summary (total 45177):
[11/24 16:20:20    477s] #                   single-cut          multi-cut      Total
[11/24 16:20:20    477s] #-----------------------------------------------------------
[11/24 16:20:20    477s] # Metal1         10689 ( 46.0%)     12547 ( 54.0%)      23236
[11/24 16:20:20    477s] # Metal2          6225 ( 39.2%)      9667 ( 60.8%)      15892
[11/24 16:20:20    477s] # Metal3          2012 ( 42.8%)      2686 ( 57.2%)       4698
[11/24 16:20:20    477s] # Metal4           337 ( 31.0%)       751 ( 69.0%)       1088
[11/24 16:20:20    477s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:20:20    477s] #-----------------------------------------------------------
[11/24 16:20:20    477s] #                19335 ( 42.8%)     25842 ( 57.2%)      45177 
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### report_overcon starts on Mon Nov 24 16:20:20 2025 with memory = 1724.38 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### report_overcon starts on Mon Nov 24 16:20:20 2025 with memory = 1724.38 (MB), peak = 1835.99 (MB)
[11/24 16:20:20    477s] #Max overcon = 2 tracks.
[11/24 16:20:20    477s] #Total overcon = 0.02%.
[11/24 16:20:20    477s] #Worst layer Gcell overcon rate = 0.00%.
[11/24 16:20:20    477s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:20    477s] ### global_route design signature (119): route=1570031489 net_attr=1769033320
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Global routing statistics:
[11/24 16:20:20    477s] #Cpu time = 00:00:00
[11/24 16:20:20    477s] #Elapsed time = 00:00:00
[11/24 16:20:20    477s] #Increased memory = 4.45 (MB)
[11/24 16:20:20    477s] #Total memory = 1723.96 (MB)
[11/24 16:20:20    477s] #Peak memory = 1835.99 (MB)
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #Finished global routing on Mon Nov 24 16:20:20 2025
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] #
[11/24 16:20:20    477s] ### Time Record (Global Routing) is uninstalled.
[11/24 16:20:20    477s] ### Time Record (Data Preparation) is installed.
[11/24 16:20:21    477s] ### Time Record (Data Preparation) is uninstalled.
[11/24 16:20:21    477s] ### track-assign external-init starts on Mon Nov 24 16:20:21 2025 with memory = 1721.08 (MB), peak = 1835.99 (MB)
[11/24 16:20:21    477s] ### Time Record (Track Assignment) is installed.
[11/24 16:20:21    477s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:20:21    477s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:21    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1721.08 (MB), peak = 1835.99 (MB)
[11/24 16:20:21    477s] ### track-assign engine-init starts on Mon Nov 24 16:20:21 2025 with memory = 1721.08 (MB), peak = 1835.99 (MB)
[11/24 16:20:21    477s] ### Time Record (Track Assignment) is installed.
[11/24 16:20:21    477s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:21    477s] ### track-assign core-engine starts on Mon Nov 24 16:20:21 2025 with memory = 1721.14 (MB), peak = 1835.99 (MB)
[11/24 16:20:21    477s] #Start Track Assignment.
[11/24 16:20:21    477s] #Done with 28 horizontal wires in 6 hboxes and 33 vertical wires in 6 hboxes.
[11/24 16:20:21    477s] #Done with 1 horizontal wires in 6 hboxes and 4 vertical wires in 6 hboxes.
[11/24 16:20:21    477s] #Complete Track Assignment.
[11/24 16:20:21    477s] #Total number of nets with non-default rule or having extra spacing = 75
[11/24 16:20:21    477s] #Total wire length = 333156 um.
[11/24 16:20:21    477s] #Total half perimeter of net bounding box = 279908 um.
[11/24 16:20:21    477s] #Total wire length on LAYER Metal1 = 25323 um.
[11/24 16:20:21    477s] #Total wire length on LAYER Metal2 = 98707 um.
[11/24 16:20:21    477s] #Total wire length on LAYER Metal3 = 102618 um.
[11/24 16:20:21    477s] #Total wire length on LAYER Metal4 = 58825 um.
[11/24 16:20:21    477s] #Total wire length on LAYER Metal5 = 29739 um.
[11/24 16:20:21    477s] #Total wire length on LAYER Metal6 = 17944 um.
[11/24 16:20:21    477s] #Total number of vias = 45177
[11/24 16:20:21    477s] #Total number of multi-cut vias = 25842 ( 57.2%)
[11/24 16:20:21    477s] #Total number of single cut vias = 19335 ( 42.8%)
[11/24 16:20:21    477s] #Up-Via Summary (total 45177):
[11/24 16:20:21    477s] #                   single-cut          multi-cut      Total
[11/24 16:20:21    477s] #-----------------------------------------------------------
[11/24 16:20:21    477s] # Metal1         10689 ( 46.0%)     12547 ( 54.0%)      23236
[11/24 16:20:21    477s] # Metal2          6225 ( 39.2%)      9667 ( 60.8%)      15892
[11/24 16:20:21    477s] # Metal3          2012 ( 42.8%)      2686 ( 57.2%)       4698
[11/24 16:20:21    477s] # Metal4           337 ( 31.0%)       751 ( 69.0%)       1088
[11/24 16:20:21    477s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:20:21    477s] #-----------------------------------------------------------
[11/24 16:20:21    477s] #                19335 ( 42.8%)     25842 ( 57.2%)      45177 
[11/24 16:20:21    477s] #
[11/24 16:20:21    477s] ### track_assign design signature (122): route=703830523
[11/24 16:20:21    477s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:21    477s] ### Time Record (Track Assignment) is uninstalled.
[11/24 16:20:21    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.51 (MB), peak = 1835.99 (MB)
[11/24 16:20:21    477s] #
[11/24 16:20:21    477s] #number of short segments in preferred routing layers
[11/24 16:20:21    477s] #	
[11/24 16:20:21    477s] #	
[11/24 16:20:21    477s] #
[11/24 16:20:21    477s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/24 16:20:21    477s] #Cpu time = 00:00:01
[11/24 16:20:21    477s] #Elapsed time = 00:00:01
[11/24 16:20:21    477s] #Increased memory = 9.35 (MB)
[11/24 16:20:21    477s] #Total memory = 1720.51 (MB)
[11/24 16:20:21    477s] #Peak memory = 1835.99 (MB)
[11/24 16:20:21    477s] ### Time Record (Detail Routing) is installed.
[11/24 16:20:21    477s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 16:20:21    477s] #
[11/24 16:20:21    477s] #Start Detail Routing..
[11/24 16:20:21    477s] #start initial detail routing ...
[11/24 16:20:21    477s] ### Design has 0 dirty nets, 262 dirty-areas)
[11/24 16:20:23    479s] # ECO: 0.6% of the total area was rechecked for DRC, and 1.8% required routing.
[11/24 16:20:23    479s] #   number of violations = 10
[11/24 16:20:23    479s] #
[11/24 16:20:23    479s] #    By Layer and Type :
[11/24 16:20:23    479s] #	         MetSpc    Short   Totals
[11/24 16:20:23    479s] #	Metal1        2        2        4
[11/24 16:20:23    479s] #	Metal2        0        6        6
[11/24 16:20:23    479s] #	Totals        2        8       10
[11/24 16:20:23    479s] #36 out of 6193 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.0%.
[11/24 16:20:23    479s] #0.0% of the total area is being checked for drcs
[11/24 16:20:23    479s] #0.0% of the total area was checked
[11/24 16:20:23    479s] ### Routing stats: routing = 2.07% drc-check-only = 0.61% shield = 2.07% dirty-area = 0.41%
[11/24 16:20:23    479s] #   number of violations = 10
[11/24 16:20:23    479s] #
[11/24 16:20:23    479s] #    By Layer and Type :
[11/24 16:20:23    479s] #	         MetSpc    Short   Totals
[11/24 16:20:23    479s] #	Metal1        2        2        4
[11/24 16:20:23    479s] #	Metal2        0        6        6
[11/24 16:20:23    479s] #	Totals        2        8       10
[11/24 16:20:23    479s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1722.85 (MB), peak = 1835.99 (MB)
[11/24 16:20:23    479s] #start 1st optimization iteration ...
[11/24 16:20:23    480s] ### Routing stats: routing = 2.11% drc-check-only = 0.60% shield = 2.10% dirty-area = 0.41%
[11/24 16:20:23    480s] #   number of violations = 2
[11/24 16:20:23    480s] #
[11/24 16:20:23    480s] #    By Layer and Type :
[11/24 16:20:23    480s] #	          Short   Totals
[11/24 16:20:23    480s] #	Metal1        0        0
[11/24 16:20:23    480s] #	Metal2        2        2
[11/24 16:20:23    480s] #	Totals        2        2
[11/24 16:20:23    480s] #    number of process antenna violations = 91
[11/24 16:20:23    480s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.96 (MB), peak = 1835.99 (MB)
[11/24 16:20:23    480s] #Complete Detail Routing.
[11/24 16:20:23    480s] #Total number of nets with non-default rule or having extra spacing = 75
[11/24 16:20:23    480s] #Total wire length = 333221 um.
[11/24 16:20:23    480s] #Total half perimeter of net bounding box = 279908 um.
[11/24 16:20:23    480s] #Total wire length on LAYER Metal1 = 25283 um.
[11/24 16:20:23    480s] #Total wire length on LAYER Metal2 = 98645 um.
[11/24 16:20:23    480s] #Total wire length on LAYER Metal3 = 102743 um.
[11/24 16:20:23    480s] #Total wire length on LAYER Metal4 = 58874 um.
[11/24 16:20:23    480s] #Total wire length on LAYER Metal5 = 29732 um.
[11/24 16:20:23    480s] #Total wire length on LAYER Metal6 = 17944 um.
[11/24 16:20:23    480s] #Total number of vias = 45259
[11/24 16:20:23    480s] #Total number of multi-cut vias = 25810 ( 57.0%)
[11/24 16:20:23    480s] #Total number of single cut vias = 19449 ( 43.0%)
[11/24 16:20:23    480s] #Up-Via Summary (total 45259):
[11/24 16:20:23    480s] #                   single-cut          multi-cut      Total
[11/24 16:20:23    480s] #-----------------------------------------------------------
[11/24 16:20:23    480s] # Metal1         10747 ( 46.2%)     12496 ( 53.8%)      23243
[11/24 16:20:23    480s] # Metal2          6272 ( 39.3%)      9674 ( 60.7%)      15946
[11/24 16:20:23    480s] # Metal3          2022 ( 42.8%)      2697 ( 57.2%)       4719
[11/24 16:20:23    480s] # Metal4           336 ( 30.9%)       752 ( 69.1%)       1088
[11/24 16:20:23    480s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:20:23    480s] #-----------------------------------------------------------
[11/24 16:20:23    480s] #                19449 ( 43.0%)     25810 ( 57.0%)      45259 
[11/24 16:20:23    480s] #
[11/24 16:20:23    480s] #Total number of DRC violations = 2
[11/24 16:20:23    480s] #Total number of violations on LAYER Metal1 = 0
[11/24 16:20:23    480s] #Total number of violations on LAYER Metal2 = 2
[11/24 16:20:23    480s] #Total number of violations on LAYER Metal3 = 0
[11/24 16:20:23    480s] #Total number of violations on LAYER Metal4 = 0
[11/24 16:20:23    480s] #Total number of violations on LAYER Metal5 = 0
[11/24 16:20:23    480s] #Total number of violations on LAYER Metal6 = 0
[11/24 16:20:23    480s] ### Time Record (Detail Routing) is uninstalled.
[11/24 16:20:23    480s] #Cpu time = 00:00:02
[11/24 16:20:23    480s] #Elapsed time = 00:00:02
[11/24 16:20:23    480s] #Increased memory = 2.45 (MB)
[11/24 16:20:23    480s] #Total memory = 1722.96 (MB)
[11/24 16:20:23    480s] #Peak memory = 1835.99 (MB)
[11/24 16:20:23    480s] ### Time Record (Shielding) is installed.
[11/24 16:20:23    480s] #Analyzing shielding information. 
[11/24 16:20:23    480s] #ECO shield region = 0.00% (per shield region), 2.85% (per design) 
[11/24 16:20:23    480s] #Skip eco shield as there is no need to change shield wires.
[11/24 16:20:23    480s] #-------------------------------------------------------------------------------
[11/24 16:20:23    480s] #
[11/24 16:20:23    480s] #	Shielding Summary
[11/24 16:20:23    480s] #-------------------------------------------------------------------------------
[11/24 16:20:23    480s] #Primary shielding net(s): VDD 
[11/24 16:20:23    480s] #Opportunistic shielding net(s): VSS
[11/24 16:20:23    480s] #
[11/24 16:20:23    480s] #Number of nets with shield attribute: 1
[11/24 16:20:23    480s] #Number of nets reported: 1
[11/24 16:20:23    480s] #Number of nets without shielding: 0
[11/24 16:20:23    480s] #Average ratio                   : 0.725
[11/24 16:20:23    480s] #
[11/24 16:20:23    480s] #Name   Average Length     Shield    Ratio
[11/24 16:20:23    480s] #Metal2:         146.4      181.3     0.619
[11/24 16:20:23    480s] #Metal3:          56.1      112.2     1.000
[11/24 16:20:23    480s] #-------------------------------------------------------------------------------
[11/24 16:20:23    480s] #Bottom shield layer (Metal1) and above: 
[11/24 16:20:23    480s] #Average (BotShieldLayer) ratio  : 0.725
[11/24 16:20:23    480s] #
[11/24 16:20:23    480s] #Name    Actual Length     Shield    Ratio
[11/24 16:20:23    480s] #Metal2:         146.4      181.3     0.619
[11/24 16:20:23    480s] #Metal3:          56.1      112.2     1.000
[11/24 16:20:23    480s] #-------------------------------------------------------------------------------
[11/24 16:20:23    480s] #No preferred routing layer range specified
[11/24 16:20:23    480s] ### Time Record (Shielding) is uninstalled.
[11/24 16:20:23    480s] #Set shielded net as skip routing for Post Route optimization.
[11/24 16:20:24    480s] ### Time Record (Post Route Wire Spreading) is installed.
[11/24 16:20:24    480s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 16:20:24    480s] #
[11/24 16:20:24    480s] #Start Post Route wire spreading..
[11/24 16:20:24    480s] #
[11/24 16:20:24    480s] #Start data preparation for wire spreading...
[11/24 16:20:24    480s] #
[11/24 16:20:24    480s] #Data preparation is done on Mon Nov 24 16:20:24 2025
[11/24 16:20:24    480s] #
[11/24 16:20:24    480s] ### track-assign engine-init starts on Mon Nov 24 16:20:24 2025 with memory = 1723.07 (MB), peak = 1835.99 (MB)
[11/24 16:20:24    480s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[11/24 16:20:24    480s] #
[11/24 16:20:24    480s] #Start Post Route Wire Spread.
[11/24 16:20:24    481s] #Done with 221 horizontal wires in 11 hboxes and 167 vertical wires in 11 hboxes.
[11/24 16:20:24    481s] #Complete Post Route Wire Spread.
[11/24 16:20:24    481s] #
[11/24 16:20:24    481s] #Total number of nets with non-default rule or having extra spacing = 74
[11/24 16:20:24    481s] #Total wire length = 333282 um.
[11/24 16:20:24    481s] #Total half perimeter of net bounding box = 279703 um.
[11/24 16:20:24    481s] #Total wire length on LAYER Metal1 = 25301 um.
[11/24 16:20:24    481s] #Total wire length on LAYER Metal2 = 98533 um.
[11/24 16:20:24    481s] #Total wire length on LAYER Metal3 = 102730 um.
[11/24 16:20:24    481s] #Total wire length on LAYER Metal4 = 58948 um.
[11/24 16:20:24    481s] #Total wire length on LAYER Metal5 = 29811 um.
[11/24 16:20:24    481s] #Total wire length on LAYER Metal6 = 17960 um.
[11/24 16:20:24    481s] #Total number of vias = 45254
[11/24 16:20:24    481s] #Total number of multi-cut vias = 25810 ( 57.0%)
[11/24 16:20:24    481s] #Total number of single cut vias = 19444 ( 43.0%)
[11/24 16:20:24    481s] #Up-Via Summary (total 45254):
[11/24 16:20:24    481s] #                   single-cut          multi-cut      Total
[11/24 16:20:24    481s] #-----------------------------------------------------------
[11/24 16:20:24    481s] # Metal1         10744 ( 46.2%)     12496 ( 53.8%)      23240
[11/24 16:20:24    481s] # Metal2          6270 ( 39.3%)      9674 ( 60.7%)      15944
[11/24 16:20:24    481s] # Metal3          2022 ( 42.8%)      2697 ( 57.2%)       4719
[11/24 16:20:24    481s] # Metal4           336 ( 30.9%)       752 ( 69.1%)       1088
[11/24 16:20:24    481s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:20:24    481s] #-----------------------------------------------------------
[11/24 16:20:24    481s] #                19444 ( 43.0%)     25810 ( 57.0%)      45254 
[11/24 16:20:24    481s] #
[11/24 16:20:25    481s] #   number of violations = 2
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] #    By Layer and Type :
[11/24 16:20:25    481s] #	          Short   Totals
[11/24 16:20:25    481s] #	Metal1        0        0
[11/24 16:20:25    481s] #	Metal2        2        2
[11/24 16:20:25    481s] #	Totals        2        2
[11/24 16:20:25    481s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1723.58 (MB), peak = 1835.99 (MB)
[11/24 16:20:25    481s] #CELL_VIEW DTMF_CHIP,init has 2 DRC violations
[11/24 16:20:25    481s] #Total number of DRC violations = 2
[11/24 16:20:25    481s] #Total number of process antenna violations = 37
[11/24 16:20:25    481s] #Total number of net violated process antenna rule = 30
[11/24 16:20:25    481s] #Total number of violations on LAYER Metal1 = 0
[11/24 16:20:25    481s] #Total number of violations on LAYER Metal2 = 2
[11/24 16:20:25    481s] #Total number of violations on LAYER Metal3 = 0
[11/24 16:20:25    481s] #Total number of violations on LAYER Metal4 = 0
[11/24 16:20:25    481s] #Total number of violations on LAYER Metal5 = 0
[11/24 16:20:25    481s] #Total number of violations on LAYER Metal6 = 0
[11/24 16:20:25    481s] #Post Route wire spread is done.
[11/24 16:20:25    481s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/24 16:20:25    481s] #-------------------------------------------------------------------------------
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] #	Shielding Summary
[11/24 16:20:25    481s] #-------------------------------------------------------------------------------
[11/24 16:20:25    481s] #Primary shielding net(s): VDD 
[11/24 16:20:25    481s] #Opportunistic shielding net(s): VSS
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] #Number of nets with shield attribute: 1
[11/24 16:20:25    481s] #Number of nets reported: 1
[11/24 16:20:25    481s] #Number of nets without shielding: 0
[11/24 16:20:25    481s] #Average ratio                   : 0.725
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] #Name   Average Length     Shield    Ratio
[11/24 16:20:25    481s] #Metal2:         146.4      181.3     0.619
[11/24 16:20:25    481s] #Metal3:          56.1      112.2     1.000
[11/24 16:20:25    481s] #-------------------------------------------------------------------------------
[11/24 16:20:25    481s] #Bottom shield layer (Metal1) and above: 
[11/24 16:20:25    481s] #Average (BotShieldLayer) ratio  : 0.725
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] #Name    Actual Length     Shield    Ratio
[11/24 16:20:25    481s] #Metal2:         146.4      181.3     0.619
[11/24 16:20:25    481s] #Metal3:          56.1      112.2     1.000
[11/24 16:20:25    481s] #-------------------------------------------------------------------------------
[11/24 16:20:25    481s] #No preferred routing layer range specified
[11/24 16:20:25    481s] #Total number of nets with non-default rule or having extra spacing = 75
[11/24 16:20:25    481s] #Total wire length = 333484 um.
[11/24 16:20:25    481s] #Total half perimeter of net bounding box = 279908 um.
[11/24 16:20:25    481s] #Total wire length on LAYER Metal1 = 25301 um.
[11/24 16:20:25    481s] #Total wire length on LAYER Metal2 = 98679 um.
[11/24 16:20:25    481s] #Total wire length on LAYER Metal3 = 102786 um.
[11/24 16:20:25    481s] #Total wire length on LAYER Metal4 = 58948 um.
[11/24 16:20:25    481s] #Total wire length on LAYER Metal5 = 29811 um.
[11/24 16:20:25    481s] #Total wire length on LAYER Metal6 = 17960 um.
[11/24 16:20:25    481s] #Total number of vias = 45259
[11/24 16:20:25    481s] #Total number of multi-cut vias = 25810 ( 57.0%)
[11/24 16:20:25    481s] #Total number of single cut vias = 19449 ( 43.0%)
[11/24 16:20:25    481s] #Up-Via Summary (total 45259):
[11/24 16:20:25    481s] #                   single-cut          multi-cut      Total
[11/24 16:20:25    481s] #-----------------------------------------------------------
[11/24 16:20:25    481s] # Metal1         10747 ( 46.2%)     12496 ( 53.8%)      23243
[11/24 16:20:25    481s] # Metal2          6272 ( 39.3%)      9674 ( 60.7%)      15946
[11/24 16:20:25    481s] # Metal3          2022 ( 42.8%)      2697 ( 57.2%)       4719
[11/24 16:20:25    481s] # Metal4           336 ( 30.9%)       752 ( 69.1%)       1088
[11/24 16:20:25    481s] # Metal5            72 ( 27.4%)       191 ( 72.6%)        263
[11/24 16:20:25    481s] #-----------------------------------------------------------
[11/24 16:20:25    481s] #                19449 ( 43.0%)     25810 ( 57.0%)      45259 
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] #detailRoute Statistics:
[11/24 16:20:25    481s] #Cpu time = 00:00:04
[11/24 16:20:25    481s] #Elapsed time = 00:00:04
[11/24 16:20:25    481s] #Increased memory = 3.07 (MB)
[11/24 16:20:25    481s] #Total memory = 1723.59 (MB)
[11/24 16:20:25    481s] #Peak memory = 1835.99 (MB)
[11/24 16:20:25    481s] #Skip updating routing design signature in db-snapshot flow
[11/24 16:20:25    481s] ### global_detail_route design signature (134): route=1657116854 flt_obj=0 vio=1005778623 shield_wire=708556782
[11/24 16:20:25    481s] ### Time Record (DB Export) is installed.
[11/24 16:20:25    481s] ### export design design signature (135): route=1657116854 fixed_route=1333600696 flt_obj=0 vio=1005778623 swire=282492057 shield_wire=708556782 net_attr=828712780 dirty_area=0 del_dirty_area=0 cell=499510737 placement=89726679 pin_access=2146085184 inst_pattern=1
[11/24 16:20:25    481s] #	no debugging net set
[11/24 16:20:25    481s] ### Time Record (DB Export) is uninstalled.
[11/24 16:20:25    481s] ### Time Record (Post Callback) is installed.
[11/24 16:20:25    481s] ### Time Record (Post Callback) is uninstalled.
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] #globalDetailRoute statistics:
[11/24 16:20:25    481s] #Cpu time = 00:00:05
[11/24 16:20:25    481s] #Elapsed time = 00:00:06
[11/24 16:20:25    481s] #Increased memory = -51.37 (MB)
[11/24 16:20:25    481s] #Total memory = 1667.26 (MB)
[11/24 16:20:25    481s] #Peak memory = 1835.99 (MB)
[11/24 16:20:25    481s] #Number of warnings = 0
[11/24 16:20:25    481s] #Total number of warnings = 15
[11/24 16:20:25    481s] #Number of fails = 0
[11/24 16:20:25    481s] #Total number of fails = 0
[11/24 16:20:25    481s] #Complete globalDetailRoute on Mon Nov 24 16:20:25 2025
[11/24 16:20:25    481s] #
[11/24 16:20:25    481s] ### Time Record (globalDetailRoute) is uninstalled.
[11/24 16:20:25    481s] ### 
[11/24 16:20:25    481s] ###   Scalability Statistics
[11/24 16:20:25    481s] ### 
[11/24 16:20:25    481s] ### --------------------------------+----------------+----------------+----------------+
[11/24 16:20:25    481s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/24 16:20:25    481s] ### --------------------------------+----------------+----------------+----------------+
[11/24 16:20:25    481s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[11/24 16:20:25    481s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[11/24 16:20:25    481s] ###   Shielding                     |        00:00:00|        00:00:00|             1.0|
[11/24 16:20:25    481s] ###   Entire Command                |        00:00:05|        00:00:06|             0.9|
[11/24 16:20:25    481s] ### --------------------------------+----------------+----------------+----------------+
[11/24 16:20:25    481s] ### 
[11/24 16:20:25    481s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:05.3/0:00:06.0 (0.9), totSession cpu/real = 0:08:01.8/0:49:30.1 (0.2), mem = 2379.3M
[11/24 16:20:25    481s] 
[11/24 16:20:25    481s] =============================================================================================
[11/24 16:20:25    481s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.15-s110_1
[11/24 16:20:25    481s] =============================================================================================
[11/24 16:20:25    481s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:25    481s] ---------------------------------------------------------------------------------------------
[11/24 16:20:25    481s] [ GlobalRoute            ]      1   0:00:00.4  (   7.2 % )     0:00:00.4 /  0:00:00.4    0.8
[11/24 16:20:25    481s] [ DetailRoute            ]      1   0:00:02.4  (  40.1 % )     0:00:02.4 /  0:00:02.4    1.0
[11/24 16:20:25    481s] [ MISC                   ]          0:00:03.2  (  52.7 % )     0:00:03.2 /  0:00:02.5    0.8
[11/24 16:20:25    481s] ---------------------------------------------------------------------------------------------
[11/24 16:20:25    481s]  EcoRoute #1 TOTAL                  0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:05.3    0.9
[11/24 16:20:25    481s] ---------------------------------------------------------------------------------------------
[11/24 16:20:25    481s] 
[11/24 16:20:25    481s] **optDesign ... cpu = 0:00:28, real = 0:00:40, mem = 1667.0M, totSessionCpu=0:08:02 **
[11/24 16:20:25    481s] New Signature Flow (restoreNanoRouteOptions) ....
[11/24 16:20:25    481s] **INFO: flowCheckPoint #6 PostEcoSummary
[11/24 16:20:25    481s] Extraction called for design 'DTMF_CHIP' of instances=6193 and nets=6863 using extraction engine 'postRoute' at effort level 'low' .
[11/24 16:20:25    481s] PostRoute (effortLevel low) RC Extraction called for design DTMF_CHIP.
[11/24 16:20:25    481s] RC Extraction called in multi-corner(1) mode.
[11/24 16:20:25    481s] Process corner(s) are loaded.
[11/24 16:20:25    481s]  Corner: dtmf_rc_corner
[11/24 16:20:25    481s] extractDetailRC Option : -outfile /tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d -maxResLength 200  -extended
[11/24 16:20:25    481s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/24 16:20:25    481s]       RC Corner Indexes            0   
[11/24 16:20:25    481s] Capacitance Scaling Factor   : 1.00000 
[11/24 16:20:25    481s] Coupling Cap. Scaling Factor : 1.00000 
[11/24 16:20:25    481s] Resistance Scaling Factor    : 1.00000 
[11/24 16:20:25    481s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 16:20:25    481s] Clock Res. Scaling Factor    : 1.00000 
[11/24 16:20:25    481s] Shrink Factor                : 1.00000
[11/24 16:20:25    481s] 
[11/24 16:20:25    481s] Trim Metal Layers:
[11/24 16:20:25    481s] LayerId::1 widthSet size::4
[11/24 16:20:25    481s] LayerId::2 widthSet size::4
[11/24 16:20:25    481s] LayerId::3 widthSet size::4
[11/24 16:20:25    481s] LayerId::4 widthSet size::4
[11/24 16:20:25    481s] LayerId::5 widthSet size::4
[11/24 16:20:25    481s] LayerId::6 widthSet size::3
[11/24 16:20:25    481s] eee: pegSigSF::1.070000
[11/24 16:20:25    481s] Initializing multi-corner capacitance tables ... 
[11/24 16:20:25    481s] Initializing multi-corner resistance tables ...
[11/24 16:20:25    481s] eee: l::1 avDens::0.080147 usedTrk::1567.395340 availTrk::19556.442928 sigTrk::1567.395340
[11/24 16:20:25    481s] eee: l::2 avDens::0.126919 usedTrk::1973.588399 availTrk::15549.965315 sigTrk::1973.588399
[11/24 16:20:25    481s] eee: l::3 avDens::0.145319 usedTrk::2044.304753 availTrk::14067.682269 sigTrk::2044.304753
[11/24 16:20:25    481s] eee: l::4 avDens::0.097972 usedTrk::1172.150791 availTrk::11964.135433 sigTrk::1172.150791
[11/24 16:20:25    481s] eee: l::5 avDens::0.091607 usedTrk::711.943752 availTrk::7771.711985 sigTrk::711.943752
[11/24 16:20:25    481s] eee: l::6 avDens::0.062684 usedTrk::600.807541 availTrk::9584.752737 sigTrk::600.807541
[11/24 16:20:25    481s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279432 uaWl=1.000000 uaWlH=0.315125 aWlH=0.000000 lMod=0 pMax=0.863000 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:20:25    481s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2379.3M)
[11/24 16:20:25    481s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for storing RC.
[11/24 16:20:25    481s] Extracted 10.0022% (CPU Time= 0:00:00.1  MEM= 2442.8M)
[11/24 16:20:25    481s] Extracted 20.0029% (CPU Time= 0:00:00.2  MEM= 2442.8M)
[11/24 16:20:25    482s] Extracted 30.0022% (CPU Time= 0:00:00.2  MEM= 2442.8M)
[11/24 16:20:25    482s] Extracted 40.0029% (CPU Time= 0:00:00.3  MEM= 2442.8M)
[11/24 16:20:25    482s] Extracted 50.0022% (CPU Time= 0:00:00.3  MEM= 2442.8M)
[11/24 16:20:25    482s] Extracted 60.0029% (CPU Time= 0:00:00.3  MEM= 2442.8M)
[11/24 16:20:25    482s] Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 2442.8M)
[11/24 16:20:25    482s] Extracted 80.0029% (CPU Time= 0:00:00.4  MEM= 2442.8M)
[11/24 16:20:25    482s] Extracted 90.0022% (CPU Time= 0:00:00.5  MEM= 2442.8M)
[11/24 16:20:26    482s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2442.8M)
[11/24 16:20:26    482s] Number of Extracted Resistors     : 114644
[11/24 16:20:26    482s] Number of Extracted Ground Cap.   : 120975
[11/24 16:20:26    482s] Number of Extracted Coupling Cap. : 219780
[11/24 16:20:26    482s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2411.512M)
[11/24 16:20:26    482s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/24 16:20:26    482s]  Corner: dtmf_rc_corner
[11/24 16:20:26    482s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2411.5M)
[11/24 16:20:26    482s] Creating parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb_Filter.rcdb.d' for storing RC.
[11/24 16:20:26    482s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 6486 access done (mem: 2411.512M)
[11/24 16:20:26    482s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2411.512M)
[11/24 16:20:26    482s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2411.512M)
[11/24 16:20:26    482s] processing rcdb (/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d) for hinst (top) of cell (DTMF_CHIP);
[11/24 16:20:26    482s] Closing parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d': 0 access done (mem: 2411.512M)
[11/24 16:20:26    482s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2411.512M)
[11/24 16:20:26    482s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2411.512M)
[11/24 16:20:26    482s] **optDesign ... cpu = 0:00:29, real = 0:00:41, mem = 1670.0M, totSessionCpu=0:08:03 **
[11/24 16:20:26    482s] Starting delay calculation for Setup views
[11/24 16:20:26    482s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:20:26    482s] AAE_INFO: resetNetProps viewIdx 0 
[11/24 16:20:26    482s] Starting SI iteration 1 using Infinite Timing Windows
[11/24 16:20:26    482s] #################################################################################
[11/24 16:20:26    482s] # Design Stage: PostRoute
[11/24 16:20:26    482s] # Design Name: DTMF_CHIP
[11/24 16:20:26    482s] # Design Mode: 180nm
[11/24 16:20:26    482s] # Analysis Mode: MMMC OCV 
[11/24 16:20:26    482s] # Parasitics Mode: SPEF/RCDB 
[11/24 16:20:26    482s] # Signoff Settings: SI On 
[11/24 16:20:26    482s] #################################################################################
[11/24 16:20:27    483s] AAE_INFO: 1 threads acquired from CTE.
[11/24 16:20:27    483s] Setting infinite Tws ...
[11/24 16:20:27    483s] First Iteration Infinite Tw... 
[11/24 16:20:27    483s] Calculate early delays in OCV mode...
[11/24 16:20:27    483s] Calculate late delays in OCV mode...
[11/24 16:20:27    483s] Topological Sorting (REAL = 0:00:00.0, MEM = 2390.1M, InitMEM = 2390.1M)
[11/24 16:20:27    483s] Start delay calculation (fullDC) (1 T). (MEM=2390.05)
[11/24 16:20:27    483s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/24 16:20:27    483s] 
[11/24 16:20:27    483s] Trim Metal Layers:
[11/24 16:20:27    483s] LayerId::1 widthSet size::4
[11/24 16:20:27    483s] LayerId::2 widthSet size::4
[11/24 16:20:27    483s] LayerId::3 widthSet size::4
[11/24 16:20:27    483s] LayerId::4 widthSet size::4
[11/24 16:20:27    483s] LayerId::5 widthSet size::4
[11/24 16:20:27    483s] LayerId::6 widthSet size::3
[11/24 16:20:27    483s] eee: pegSigSF::1.070000
[11/24 16:20:27    483s] Initializing multi-corner capacitance tables ... 
[11/24 16:20:27    483s] Initializing multi-corner resistance tables ...
[11/24 16:20:27    483s] eee: l::1 avDens::0.080147 usedTrk::1567.395340 availTrk::19556.442928 sigTrk::1567.395340
[11/24 16:20:27    483s] eee: l::2 avDens::0.126919 usedTrk::1973.588399 availTrk::15549.965315 sigTrk::1973.588399
[11/24 16:20:27    483s] eee: l::3 avDens::0.145319 usedTrk::2044.304753 availTrk::14067.682269 sigTrk::2044.304753
[11/24 16:20:27    483s] eee: l::4 avDens::0.097972 usedTrk::1172.150791 availTrk::11964.135433 sigTrk::1172.150791
[11/24 16:20:27    483s] eee: l::5 avDens::0.091607 usedTrk::711.943752 availTrk::7771.711985 sigTrk::711.943752
[11/24 16:20:27    483s] eee: l::6 avDens::0.062684 usedTrk::600.807541 availTrk::9584.752737 sigTrk::600.807541
[11/24 16:20:27    483s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279432 uaWl=1.000000 uaWlH=0.315125 aWlH=0.000000 lMod=0 pMax=0.863000 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/24 16:20:27    483s] End AAE Lib Interpolated Model. (MEM=2401.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:27    483s] Opening parasitic data file '/tmp/innovus_temp_28037_ra01_shadab_DC8NHb/DTMF_CHIP_28037_v5Kf3G.rcdb.d' for reading (mem: 2401.660M)
[11/24 16:20:27    483s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2401.7M)
[11/24 16:20:28    484s] Total number of fetched objects 6731
[11/24 16:20:28    484s] AAE_INFO-618: Total number of nets in the design is 6863,  98.1 percent of the nets selected for SI analysis
[11/24 16:20:28    484s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:28    484s] End delay calculation. (MEM=2417.34 CPU=0:00:01.3 REAL=0:00:01.0)
[11/24 16:20:28    484s] End delay calculation (fullDC). (MEM=2417.34 CPU=0:00:01.5 REAL=0:00:01.0)
[11/24 16:20:28    484s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2417.3M) ***
[11/24 16:20:28    484s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2417.3M)
[11/24 16:20:28    484s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/24 16:20:28    484s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2417.3M)
[11/24 16:20:28    484s] Starting SI iteration 2
[11/24 16:20:28    484s] Calculate early delays in OCV mode...
[11/24 16:20:28    484s] Calculate late delays in OCV mode...
[11/24 16:20:28    484s] Start delay calculation (fullDC) (1 T). (MEM=2382.46)
[11/24 16:20:28    484s] End AAE Lib Interpolated Model. (MEM=2382.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:28    484s] Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Skipped = 0. 
[11/24 16:20:28    484s] Glitch Analysis: View dtmf_view_setup -- Total Number of Nets Analyzed = 6731. 
[11/24 16:20:28    484s] Total number of fetched objects 6731
[11/24 16:20:28    484s] AAE_INFO-618: Total number of nets in the design is 6863,  1.2 percent of the nets selected for SI analysis
[11/24 16:20:28    484s] End delay calculation. (MEM=2425.14 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 16:20:28    484s] End delay calculation (fullDC). (MEM=2425.14 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 16:20:28    484s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2425.1M) ***
[11/24 16:20:29    485s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:08:05 mem=2425.1M)
[11/24 16:20:29    485s] End AAE Lib Interpolated Model. (MEM=2425.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:29    485s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2425.1M, EPOCH TIME: 1763981429.181169
[11/24 16:20:29    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] 
[11/24 16:20:29    485s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:29    485s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2425.1M, EPOCH TIME: 1763981429.191682
[11/24 16:20:29    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:29    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.079  |
|           TNS (ns):| -0.034  | -0.034  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2459.5M, EPOCH TIME: 1763981429.283251
[11/24 16:20:29    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] 
[11/24 16:20:29    485s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:29    485s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2459.5M, EPOCH TIME: 1763981429.293912
[11/24 16:20:29    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:29    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] Density: 52.710%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:44, mem = 1716.3M, totSessionCpu=0:08:05 **
[11/24 16:20:29    485s] Executing marking Critical Nets1
[11/24 16:20:29    485s] **INFO: flowCheckPoint #7 OptimizationRecovery
[11/24 16:20:29    485s] *** Timing NOT met, worst failing slack is -0.034
[11/24 16:20:29    485s] *** Check timing (0:00:00.0)
[11/24 16:20:29    485s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[11/24 16:20:29    485s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[11/24 16:20:29    485s] Info: 57 io nets excluded
[11/24 16:20:29    485s] Info: 18 clock nets excluded from IPO operation.
[11/24 16:20:29    485s] End AAE Lib Interpolated Model. (MEM=2427.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:29    485s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:08:05.3/0:49:33.9 (0.2), mem = 2427.1M
[11/24 16:20:29    485s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28037.4
[11/24 16:20:29    485s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/24 16:20:29    485s] ### Creating PhyDesignMc. totSessionCpu=0:08:05 mem=2427.1M
[11/24 16:20:29    485s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 16:20:29    485s] OPERPROF: Starting DPlace-Init at level 1, MEM:2427.1M, EPOCH TIME: 1763981429.318261
[11/24 16:20:29    485s] Processing tracks to init pin-track alignment.
[11/24 16:20:29    485s] z: 2, totalTracks: 1
[11/24 16:20:29    485s] z: 4, totalTracks: 1
[11/24 16:20:29    485s] z: 6, totalTracks: 1
[11/24 16:20:29    485s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 16:20:29    485s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2427.1M, EPOCH TIME: 1763981429.323304
[11/24 16:20:29    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:29    485s] 
[11/24 16:20:29    485s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:29    485s] 
[11/24 16:20:29    485s]  Skipping Bad Lib Cell Checking (CMU) !
[11/24 16:20:29    485s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2427.1M, EPOCH TIME: 1763981429.333582
[11/24 16:20:29    485s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2427.1M, EPOCH TIME: 1763981429.333633
[11/24 16:20:29    485s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2427.1M, EPOCH TIME: 1763981429.333675
[11/24 16:20:29    485s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2427.1MB).
[11/24 16:20:29    485s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2427.1M, EPOCH TIME: 1763981429.334362
[11/24 16:20:29    485s] TotalInstCnt at PhyDesignMc Initialization: 6118
[11/24 16:20:29    485s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:05 mem=2427.1M
[11/24 16:20:29    485s] #optDebug: Start CG creation (mem=2427.1M)
[11/24 16:20:29    485s]  ...initializing CG  maxDriveDist 2443.075500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 244.307500 
[11/24 16:20:29    485s] (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s]  ...processing cgPrt (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s]  ...processing cgEgp (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s]  ...processing cgPbk (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s]  ...processing cgNrb(cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s]  ...processing cgObs (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s]  ...processing cgCon (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s]  ...processing cgPdm (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2505.2M)
[11/24 16:20:29    485s] ### Creating RouteCongInterface, started
[11/24 16:20:29    485s] ### Creating RouteCongInterface, finished
[11/24 16:20:29    485s] *info: 57 io nets excluded
[11/24 16:20:29    485s] *info: 18 clock nets excluded
[11/24 16:20:29    485s] *info: 375 no-driver nets excluded.
[11/24 16:20:29    485s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28037.2
[11/24 16:20:29    485s] PathGroup :  reg2reg  TargetSlack : 0 
[11/24 16:20:29    485s] ** GigaOpt Optimizer WNS Slack -0.034 TNS Slack -0.034 Density 52.71
[11/24 16:20:29    485s] Optimizer TNS Opt
[11/24 16:20:29    485s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-0.034|-0.034|
|HEPG      |-0.034|-0.034|
|All Paths |-0.034|-0.034|
+----------+------+------+

[11/24 16:20:29    485s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2559.4M, EPOCH TIME: 1763981429.839684
[11/24 16:20:29    485s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2559.4M, EPOCH TIME: 1763981429.839818
[11/24 16:20:29    485s] Active Path Group: reg2reg  
[11/24 16:20:29    485s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:29    485s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/24 16:20:29    485s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:29    485s] |  -0.034|   -0.034|  -0.034|   -0.034|   52.71%|   0:00:00.0| 2559.4M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:29    485s] |  -0.034|   -0.034|  -0.034|   -0.034|   52.71%|   0:00:00.0| 2559.4M|dtmf_view_setup|  reg2reg| DTMF_INST/RESULTS_CONV_INST/gt_reg/D               |
[11/24 16:20:29    485s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/24 16:20:29    485s] 
[11/24 16:20:29    485s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2559.4M) ***
[11/24 16:20:30    486s]   Timing Snapshot: (TGT)
[11/24 16:20:30    486s]      Weighted WNS: -0.034
[11/24 16:20:30    486s]       All  PG WNS: -0.034
[11/24 16:20:30    486s]       High PG WNS: -0.034
[11/24 16:20:30    486s]       All  PG TNS: -0.034
[11/24 16:20:30    486s]       High PG TNS: -0.034
[11/24 16:20:30    486s]       Low  PG TNS: 0.000
[11/24 16:20:30    486s]    Category Slack: { [L, -0.034] [H, -0.034] }
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] Checking setup slack degradation ...
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] Recovery Manager:
[11/24 16:20:30    486s]   Low  Effort WNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 0.150) - Skip
[11/24 16:20:30    486s]   High Effort WNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 0.075) - Skip
[11/24 16:20:30    486s]   Low  Effort TNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 50.000) - Skip
[11/24 16:20:30    486s]   High Effort TNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 25.000) - Skip
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=2559.4M) ***
[11/24 16:20:30    486s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-0.034|-0.034|
|HEPG      |-0.034|-0.034|
|All Paths |-0.034|-0.034|
+----------+------+------+

[11/24 16:20:30    486s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.079| 0.000|
|reg2reg   |-0.034|-0.034|
|HEPG      |-0.034|-0.034|
|All Paths |-0.034|-0.034|
+----------+------+------+

[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2559.4M) ***
[11/24 16:20:30    486s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28037.2
[11/24 16:20:30    486s] Total-nets :: 6486, Stn-nets :: 57, ratio :: 0.878816 %, Total-len 333400, Stn-len 0
[11/24 16:20:30    486s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2540.3M, EPOCH TIME: 1763981430.042454
[11/24 16:20:30    486s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6454).
[11/24 16:20:30    486s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:30    486s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:30    486s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:30    486s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:2481.3M, EPOCH TIME: 1763981430.057578
[11/24 16:20:30    486s] TotalInstCnt at PhyDesignMc Destruction: 6118
[11/24 16:20:30    486s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28037.4
[11/24 16:20:30    486s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:08:06.0/0:49:34.7 (0.2), mem = 2481.3M
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] =============================================================================================
[11/24 16:20:30    486s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     21.15-s110_1
[11/24 16:20:30    486s] =============================================================================================
[11/24 16:20:30    486s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:30    486s] ---------------------------------------------------------------------------------------------
[11/24 16:20:30    486s] [ SlackTraversorInit     ]      2   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:30    486s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.1    1.2
[11/24 16:20:30    486s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/24 16:20:30    486s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/24 16:20:30    486s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  17.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:30    486s] [ TransformInit          ]      1   0:00:00.3  (  34.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/24 16:20:30    486s] [ OptimizationStep       ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/24 16:20:30    486s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 16:20:30    486s] [ MISC                   ]          0:00:00.2  (  25.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/24 16:20:30    486s] ---------------------------------------------------------------------------------------------
[11/24 16:20:30    486s]  TnsOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/24 16:20:30    486s] ---------------------------------------------------------------------------------------------
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] End: GigaOpt Optimization in post-eco TNS mode
[11/24 16:20:30    486s] Running postRoute recovery in postEcoRoute mode
[11/24 16:20:30    486s] **optDesign ... cpu = 0:00:32, real = 0:00:45, mem = 1763.6M, totSessionCpu=0:08:06 **
[11/24 16:20:30    486s]   Timing/DRV Snapshot: (TGT)
[11/24 16:20:30    486s]      Weighted WNS: -0.034
[11/24 16:20:30    486s]       All  PG WNS: -0.034
[11/24 16:20:30    486s]       High PG WNS: -0.034
[11/24 16:20:30    486s]       All  PG TNS: -0.034
[11/24 16:20:30    486s]       High PG TNS: -0.034
[11/24 16:20:30    486s]       Low  PG TNS: 0.000
[11/24 16:20:30    486s]          Tran DRV: 0 (0)
[11/24 16:20:30    486s]           Cap DRV: 0 (0)
[11/24 16:20:30    486s]        Fanout DRV: 0 (0)
[11/24 16:20:30    486s]            Glitch: 0 (0)
[11/24 16:20:30    486s]    Category Slack: { [L, -0.034] [H, -0.034] }
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] Checking setup slack degradation ...
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] Recovery Manager:
[11/24 16:20:30    486s]   Low  Effort WNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 0.150) - Skip
[11/24 16:20:30    486s]   High Effort WNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 0.075) - Skip
[11/24 16:20:30    486s]   Low  Effort TNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 50.000) - Skip
[11/24 16:20:30    486s]   High Effort TNS Jump: 0.034 (REF: 0.000, TGT: -0.034, Threshold: 25.000) - Skip
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] Checking DRV degradation...
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] Recovery Manager:
[11/24 16:20:30    486s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/24 16:20:30    486s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/24 16:20:30    486s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/24 16:20:30    486s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/24 16:20:30    486s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2452.92M, totSessionCpu=0:08:06).
[11/24 16:20:30    486s] **optDesign ... cpu = 0:00:32, real = 0:00:45, mem = 1763.8M, totSessionCpu=0:08:06 **
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] Latch borrow mode reset to max_borrow
[11/24 16:20:30    486s] **INFO: flowCheckPoint #8 FinalSummary
[11/24 16:20:30    486s] Reported timing to dir ./timingReports
[11/24 16:20:30    486s] **optDesign ... cpu = 0:00:32, real = 0:00:45, mem = 1763.9M, totSessionCpu=0:08:06 **
[11/24 16:20:30    486s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2452.9M, EPOCH TIME: 1763981430.278200
[11/24 16:20:30    486s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:30    486s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:30    486s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:2452.9M, EPOCH TIME: 1763981430.291949
[11/24 16:20:30    486s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:30    486s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:30    486s] Saving timing graph ...
[11/24 16:20:30    486s] Done save timing graph
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:30    486s] 
[11/24 16:20:30    486s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:30    486s] Starting delay calculation for Hold views
[11/24 16:20:30    486s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/24 16:20:30    486s] AAE_INFO: resetNetProps viewIdx 1 
[11/24 16:20:30    486s] Starting SI iteration 1 using Infinite Timing Windows
[11/24 16:20:30    486s] #################################################################################
[11/24 16:20:30    486s] # Design Stage: PostRoute
[11/24 16:20:30    486s] # Design Name: DTMF_CHIP
[11/24 16:20:30    486s] # Design Mode: 180nm
[11/24 16:20:30    486s] # Analysis Mode: MMMC OCV 
[11/24 16:20:30    486s] # Parasitics Mode: SPEF/RCDB 
[11/24 16:20:30    486s] # Signoff Settings: SI On 
[11/24 16:20:30    486s] #################################################################################
[11/24 16:20:31    486s] AAE_INFO: 1 threads acquired from CTE.
[11/24 16:20:31    486s] Setting infinite Tws ...
[11/24 16:20:31    486s] First Iteration Infinite Tw... 
[11/24 16:20:31    486s] Calculate late delays in OCV mode...
[11/24 16:20:31    486s] Calculate early delays in OCV mode...
[11/24 16:20:31    486s] Topological Sorting (REAL = 0:00:00.0, MEM = 2463.7M, InitMEM = 2463.7M)
[11/24 16:20:31    486s] Start delay calculation (fullDC) (1 T). (MEM=2463.73)
[11/24 16:20:31    486s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/24 16:20:31    487s] End AAE Lib Interpolated Model. (MEM=2475.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:32    488s] Total number of fetched objects 6731
[11/24 16:20:32    488s] AAE_INFO-618: Total number of nets in the design is 6863,  98.1 percent of the nets selected for SI analysis
[11/24 16:20:32    488s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:32    488s] End delay calculation. (MEM=2463.14 CPU=0:00:01.3 REAL=0:00:01.0)
[11/24 16:20:32    488s] End delay calculation (fullDC). (MEM=2463.14 CPU=0:00:01.4 REAL=0:00:01.0)
[11/24 16:20:32    488s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2463.1M) ***
[11/24 16:20:32    488s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.1M)
[11/24 16:20:32    488s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/24 16:20:32    488s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.1M)
[11/24 16:20:32    488s] Starting SI iteration 2
[11/24 16:20:32    488s] Calculate late delays in OCV mode...
[11/24 16:20:32    488s] Calculate early delays in OCV mode...
[11/24 16:20:32    488s] Start delay calculation (fullDC) (1 T). (MEM=2420.26)
[11/24 16:20:32    488s] End AAE Lib Interpolated Model. (MEM=2420.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 16:20:32    488s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Skipped = 0. 
[11/24 16:20:32    488s] Glitch Analysis: View dtmf_view_hold -- Total Number of Nets Analyzed = 6731. 
[11/24 16:20:32    488s] Total number of fetched objects 6731
[11/24 16:20:32    488s] AAE_INFO-618: Total number of nets in the design is 6863,  1.3 percent of the nets selected for SI analysis
[11/24 16:20:32    488s] End delay calculation. (MEM=2463.94 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 16:20:32    488s] End delay calculation (fullDC). (MEM=2463.94 CPU=0:00:00.1 REAL=0:00:00.0)
[11/24 16:20:32    488s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2463.9M) ***
[11/24 16:20:33    488s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:08:09 mem=2463.9M)
[11/24 16:20:33    489s] Restoring timing graph ...
[11/24 16:20:33    489s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/24 16:20:33    489s] Done restore timing graph
[11/24 16:20:34    489s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |  0.079  |
|           TNS (ns):| -0.034  | -0.034  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  4.553  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 16:20:34    489s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2474.1M, EPOCH TIME: 1763981434.873810
[11/24 16:20:34    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] 
[11/24 16:20:34    490s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:34    490s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2474.1M, EPOCH TIME: 1763981434.884880
[11/24 16:20:34    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:34    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] Density: 52.710%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2474.1M, EPOCH TIME: 1763981434.893083
[11/24 16:20:34    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] 
[11/24 16:20:34    490s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:34    490s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2474.1M, EPOCH TIME: 1763981434.903144
[11/24 16:20:34    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:34    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2474.1M, EPOCH TIME: 1763981434.911186
[11/24 16:20:34    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] 
[11/24 16:20:34    490s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 16:20:34    490s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2474.1M, EPOCH TIME: 1763981434.921214
[11/24 16:20:34    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:34    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:34    490s] *** Final Summary (holdfix) CPU=0:00:03.8, REAL=0:00:04.0, MEM=2474.1M
[11/24 16:20:34    490s] **optDesign ... cpu = 0:00:36, real = 0:00:49, mem = 1805.1M, totSessionCpu=0:08:10 **
[11/24 16:20:34    490s]  ReSet Options after AAE Based Opt flow 
[11/24 16:20:34    490s] *** Finished optDesign ***
[11/24 16:20:35    490s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/24 16:20:35    490s] UM:*                                      -0.034 ns         -0.034 ns  final
[11/24 16:20:35    490s] UM: Running design category ...
[11/24 16:20:35    490s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2474.1M, EPOCH TIME: 1763981435.048858
[11/24 16:20:35    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:35    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:35    490s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2474.1M, EPOCH TIME: 1763981435.057971
[11/24 16:20:35    490s] All LLGs are deleted
[11/24 16:20:35    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 16:20:35    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:35    490s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2474.1M, EPOCH TIME: 1763981435.071948
[11/24 16:20:35    490s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2474.1M, EPOCH TIME: 1763981435.072141
[11/24 16:20:35    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:35    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:35    490s] 
[11/24 16:20:35    490s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:20:35    490s] Summary for sequential cells identification: 
[11/24 16:20:35    490s]   Identified SBFF number: 116
[11/24 16:20:35    490s]   Identified MBFF number: 0
[11/24 16:20:35    490s]   Identified SB Latch number: 0
[11/24 16:20:35    490s]   Identified MB Latch number: 0
[11/24 16:20:35    490s]   Not identified SBFF number: 24
[11/24 16:20:35    490s]   Not identified MBFF number: 0
[11/24 16:20:35    490s]   Not identified SB Latch number: 0
[11/24 16:20:35    490s]   Not identified MB Latch number: 0
[11/24 16:20:35    490s]   Number of sequential cells which are not FFs: 38
[11/24 16:20:35    490s]  Visiting view : dtmf_view_setup
[11/24 16:20:35    490s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:20:35    490s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:20:35    490s]  Visiting view : dtmf_view_hold
[11/24 16:20:35    490s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:20:35    490s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:20:35    490s] TLC MultiMap info (StdDelay):
[11/24 16:20:35    490s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/24 16:20:35    490s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/24 16:20:35    490s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/24 16:20:35    490s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/24 16:20:35    490s]  Setting StdDelay to: 52.5ps
[11/24 16:20:35    490s] 
[11/24 16:20:35    490s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] 	Current design flip-flop statistics
[11/24 16:20:35    490s] 
[11/24 16:20:35    490s] Single-Bit FF Count          :          543
[11/24 16:20:35    490s] Multi-Bit FF Count           :            0
[11/24 16:20:35    490s] Total Bit Count              :          543
[11/24 16:20:35    490s] Total FF Count               :          543
[11/24 16:20:35    490s] Bits Per Flop                :        1.000
[11/24 16:20:35    490s] Total Clock Pin Cap(FF)      :     1510.251
[11/24 16:20:35    490s] Multibit Conversion Ratio(%) :         0.00
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s]             Multi-bit cell usage statistics
[11/24 16:20:35    490s] 
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] ============================================================
[11/24 16:20:35    490s] Sequential Multibit cells usage statistics
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] -FlipFlops              543                    0        0.00                    1.00
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] 
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] Seq_Mbit libcell              Bitwidth        Count
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] Total 0
[11/24 16:20:35    490s] ============================================================
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] Category            Num of Insts Rejected     Reasons
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:35    490s] ------------------------------------------------------------
[11/24 16:20:36    490s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/24 16:20:36    490s] UM:         490.36           2989         -0.034 ns         -0.034 ns  opt_design_postroute
[11/24 16:20:36    490s] Info: Destroy the CCOpt slew target map.
[11/24 16:20:36    490s] clean pInstBBox. size 0
[11/24 16:20:36    490s] All LLGs are deleted
[11/24 16:20:36    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:36    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 16:20:36    490s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2478.1M, EPOCH TIME: 1763981436.881549
[11/24 16:20:36    490s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2478.1M, EPOCH TIME: 1763981436.881612
[11/24 16:20:36    490s] Info: pop threads available for lower-level modules during optimization.
[11/24 16:20:36    490s] *** optDesign #1 [finish] : cpu/real = 0:00:36.8/0:00:51.1 (0.7), totSession cpu/real = 0:08:10.9/0:49:41.5 (0.2), mem = 2478.1M
[11/24 16:20:36    490s] 
[11/24 16:20:36    490s] =============================================================================================
[11/24 16:20:36    490s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[11/24 16:20:36    490s] =============================================================================================
[11/24 16:20:36    490s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 16:20:36    490s] ---------------------------------------------------------------------------------------------
[11/24 16:20:36    490s] [ InitOpt                ]      1   0:00:02.8  (   5.6 % )     0:00:03.0 /  0:00:01.8    0.6
[11/24 16:20:36    490s] [ WnsOpt                 ]      1   0:00:02.7  (   5.3 % )     0:00:02.7 /  0:00:02.1    0.8
[11/24 16:20:36    490s] [ TnsOpt                 ]      1   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/24 16:20:36    490s] [ DrvOpt                 ]      1   0:00:03.4  (   6.6 % )     0:00:03.4 /  0:00:02.0    0.6
[11/24 16:20:36    490s] [ HoldOpt                ]      1   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:00.4    0.4
[11/24 16:20:36    490s] [ ViewPruning            ]     22   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.6
[11/24 16:20:36    490s] [ LayerAssignment        ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/24 16:20:36    490s] [ BuildHoldData          ]      2   0:00:03.4  (   6.7 % )     0:00:09.6 /  0:00:08.9    0.9
[11/24 16:20:36    490s] [ OptSummaryReport       ]      8   0:00:01.4  (   2.7 % )     0:00:05.3 /  0:00:04.5    0.8
[11/24 16:20:36    490s] [ DrvReport              ]     10   0:00:01.6  (   3.0 % )     0:00:01.6 /  0:00:00.7    0.5
[11/24 16:20:36    490s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/24 16:20:36    490s] [ CellServerInit         ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/24 16:20:36    490s] [ LibAnalyzerInit        ]      3   0:00:03.2  (   6.2 % )     0:00:03.2 /  0:00:03.2    1.0
[11/24 16:20:36    490s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.6
[11/24 16:20:36    490s] [ RefinePlace            ]      1   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.3    0.4
[11/24 16:20:36    490s] [ ClockDrv               ]      1   0:00:06.8  (  13.3 % )     0:00:06.8 /  0:00:01.6    0.2
[11/24 16:20:36    490s] [ EcoRoute               ]      1   0:00:06.0  (  11.8 % )     0:00:06.0 /  0:00:05.3    0.9
[11/24 16:20:36    490s] [ ExtractRC              ]      2   0:00:02.6  (   5.1 % )     0:00:02.6 /  0:00:01.9    0.7
[11/24 16:20:36    490s] [ TimingUpdate           ]     31   0:00:03.2  (   6.3 % )     0:00:10.8 /  0:00:10.7    1.0
[11/24 16:20:36    490s] [ FullDelayCalc          ]     11   0:00:07.5  (  14.6 % )     0:00:07.5 /  0:00:07.5    1.0
[11/24 16:20:36    490s] [ TimingReport           ]     10   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.1
[11/24 16:20:36    490s] [ GenerateReports        ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/24 16:20:36    490s] [ MISC                   ]          0:00:03.2  (   6.3 % )     0:00:03.2 /  0:00:01.2    0.4
[11/24 16:20:36    490s] ---------------------------------------------------------------------------------------------
[11/24 16:20:36    490s]  optDesign #1 TOTAL                 0:00:51.1  ( 100.0 % )     0:00:51.1 /  0:00:36.8    0.7
[11/24 16:20:36    490s] ---------------------------------------------------------------------------------------------
[11/24 16:20:36    490s] 
[11/24 16:20:36    490s] 
[11/24 16:20:36    490s] TimeStamp Deleting Cell Server Begin ...
[11/24 16:20:36    490s] 
[11/24 16:20:36    490s] TimeStamp Deleting Cell Server End ...
[11/24 16:20:37    490s] <CMD> fit
[11/24 16:20:43    491s] <CMD> zoomBox -41.79500 47.70150 1537.52950 1461.53400
[11/24 16:20:43    491s] <CMD> zoomBox 165.14600 239.90150 1306.20850 1261.39600
[11/24 16:20:44    491s] <CMD> zoomBox 420.56850 474.15700 1016.21100 1007.38400
[11/24 16:20:45    491s] <CMD> zoomBox 553.90100 596.43950 864.83050 874.78800
[11/24 16:20:46    491s] <CMD> zoomBox 637.81100 648.57600 775.77250 772.08100
[11/24 16:20:47    491s] <CMD> zoomBox 663.63650 664.62200 748.36250 740.47000
[11/24 16:20:49    492s] <CMD> zoomBox 673.39150 703.53250 679.96800 699.80600
[11/24 16:20:51    492s] <CMD> zoomBox 674.64850 699.56550 678.68800 703.18150
[11/24 16:20:51    492s] <CMD> zoomBox 674.94850 699.76550 678.38250 702.83950
[11/24 16:20:53    492s] <CMD> zoomBox 675.72200 700.70800 677.01800 701.86800
[11/24 16:20:54    492s] <CMD> zoomBox 675.90100 700.95950 676.69750 701.67250
[11/24 16:20:58    492s] <CMD> zoomBox 675.85300 700.88300 676.79000 701.72200
[11/24 16:20:58    492s] <CMD> zoomBox 675.79650 700.79300 676.89900 701.78000
[11/24 16:20:59    492s] <CMD> zoomBox 675.65150 700.56300 677.17750 701.92900
[11/24 16:21:00    493s] <CMD> fit
[11/24 16:21:11    494s] <CMD> report_timing
[11/24 16:21:45    498s] <CMD> report_timing -nworst 1 -max_paths 2
[11/24 16:22:08    501s] <CMD> report_timing -max_paths 2 -retime path_slew_propagation 
[11/24 16:22:09    501s] INFO: Path Based Analysis (PBA) performed on total '2' paths
[11/24 16:23:37    512s] <CMD> report_timing -max_paths 2 -retime path_slew_propagation -derate_summary
[11/24 16:23:37    512s] **WARN: (TCLCMD-612):	Option '-derate_summary' requires option '-locv'. Ignoring option.
[11/24 16:23:37    512s] INFO: Path Based Analysis (PBA) performed on total '2' paths
[11/24 16:27:12    538s] <CMD> report_analysis_summary
[11/24 16:27:50    542s] <CMD> report_power
[11/24 16:27:50    542s] env CDS_WORKAREA is set to /home/shadab/shadab/FPR/work
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Power Net Detected:
[11/24 16:27:51    542s]         Voltage	    Name
[11/24 16:27:51    542s]              0V	    VSS
[11/24 16:27:51    542s]           1.62V	    VDD
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Begin Power Analysis
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s]              0V	    VSS
[11/24 16:27:51    542s]           1.62V	    VDD
[11/24 16:27:51    542s] Begin Processing Timing Library for Power Calculation
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Begin Processing Timing Library for Power Calculation
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Begin Processing Power Net/Grid for Power Calculation
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1805.99MB/4027.36MB/1809.00MB)
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Begin Processing Timing Window Data for Power Calculation
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] vclk1(142.857MHz) vclk2(71.4286MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1806.66MB/4027.36MB/1809.00MB)
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Begin Processing User Attributes
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1806.73MB/4027.36MB/1809.00MB)
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Begin Processing Signal Activity
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1807.31MB/4027.36MB/1809.00MB)
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] Begin Power Computation
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s]       ----------------------------------------------------------
[11/24 16:27:51    542s]       # of cell(s) missing both power/leakage table: 0
[11/24 16:27:51    542s]       # of cell(s) missing power table: 3
[11/24 16:27:51    542s]       # of cell(s) missing leakage table: 4
[11/24 16:27:51    542s]       ----------------------------------------------------------
[11/24 16:27:51    542s] CellName                                  Missing Table(s)
[11/24 16:27:51    542s] PDIDGZ                                    leakage power, 
[11/24 16:27:51    542s] PDO04CDG                                  leakage power, 
[11/24 16:27:51    542s] PVDD1DGZ                                  internal power, leakage power, 
[11/24 16:27:51    542s] PVSS1DGZ                                  internal power, leakage power, 
[11/24 16:27:51    542s] pllclk                                    internal power, 
[11/24 16:27:51    542s] 
[11/24 16:27:51    542s] 
[11/24 16:27:52    542s]       # of MSMV cell(s) missing power_level: 0
[11/24 16:27:52    542s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1807.84MB/4027.36MB/1809.00MB)
[11/24 16:27:52    542s] 
[11/24 16:27:52    542s] Begin Processing User Attributes
[11/24 16:27:52    542s] 
[11/24 16:27:52    542s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1807.84MB/4027.36MB/1809.00MB)
[11/24 16:27:52    542s] 
[11/24 16:27:52    542s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1807.91MB/4027.36MB/1809.00MB)
[11/24 16:27:52    542s] 
[11/24 16:27:52    542s] *



[11/24 16:27:52    542s] Total Power
[11/24 16:27:52    542s] -----------------------------------------------------------------------------------------
[11/24 16:27:52    542s] Total Internal Power:       76.52618274 	   91.9996%
[11/24 16:27:52    542s] Total Switching Power:       6.65026724 	    7.9949%
[11/24 16:27:52    542s] Total Leakage Power:         0.00457444 	    0.0055%
[11/24 16:27:52    542s] Total Power:                83.18102442
[11/24 16:27:52    542s] -----------------------------------------------------------------------------------------
[11/24 16:27:52    542s] Processing average sequential pin duty cycle 
[11/24 16:27:52    542s] 
[11/24 16:27:52    542s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/24 16:27:52    542s] Summary for sequential cells identification: 
[11/24 16:27:52    542s]   Identified SBFF number: 116
[11/24 16:27:52    542s]   Identified MBFF number: 0
[11/24 16:27:52    542s]   Identified SB Latch number: 0
[11/24 16:27:52    542s]   Identified MB Latch number: 0
[11/24 16:27:52    542s]   Not identified SBFF number: 24
[11/24 16:27:52    542s]   Not identified MBFF number: 0
[11/24 16:27:52    542s]   Not identified SB Latch number: 0
[11/24 16:27:52    542s]   Not identified MB Latch number: 0
[11/24 16:27:52    542s]   Number of sequential cells which are not FFs: 38
[11/24 16:27:52    542s]  Visiting view : dtmf_view_setup
[11/24 16:27:52    542s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/24 16:27:52    542s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 16:27:52    542s]  Visiting view : dtmf_view_hold
[11/24 16:27:52    542s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/24 16:27:52    542s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 16:27:52    542s] TLC MultiMap info (StdDelay):
[11/24 16:27:52    542s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/24 16:27:52    542s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/24 16:27:52    542s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/24 16:27:52    542s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/24 16:27:52    542s]  Setting StdDelay to: 52.5ps
[11/24 16:27:52    542s] 
[11/24 16:27:52    542s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/24 16:28:16    546s] <CMD> report_analysis_coverage
[11/24 16:28:33    548s] <CMD> report_tracks
[11/24 16:28:33    548s] TRACKS Y 560 DO 2700 STEP 1120 LAYER  Metal2 Metal1 ;   
[11/24 16:28:33    548s] TRACKS X 660 DO 2291 STEP 1320 LAYER  Metal3 Metal2 Metal1 ;   
[11/24 16:28:33    548s] TRACKS Y 560 DO 2700 STEP 1120 LAYER  Metal4 Metal3 Metal2 ;   
[11/24 16:28:33    548s] TRACKS X 660 DO 2291 STEP 1320 LAYER  Metal5 Metal4 Metal3 ;   
[11/24 16:28:33    548s] TRACKS Y 1680 DO 1350 STEP 2240 LAYER  Metal6 Metal5 Metal4 ;   
[11/24 16:28:33    548s] TRACKS X 660 DO 1146 STEP 2640 LAYER  Metal6 Metal5 ;   
[11/24 16:28:41    548s] <CMD> report_socv_library
[11/24 16:28:41    548s] 
[11/24 16:28:41    548s] Usage: report_socv_library [-help] [-categories <string>] [-coverage_verbose] [-list_not_annotated] [ -libset <string> | { -delay_corner <string> [ -power_domain <string>] }| { -view <string> [-power_domain <string>]}] [ -libs <string> | -lib_cells <string> ] { -coverage }
[11/24 16:28:41    548s] 
[11/24 16:28:41    548s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "report_socv_library".

[11/24 16:28:48    549s] <CMD> report_wire_load
[11/24 16:28:48    549s] **WARN: (TCLCMD-616):	No wire load model has been associated with top level design . Use command 'set_wire_load_model' first.
[11/24 16:28:59    550s] <CMD> report_noise
[11/24 16:28:59    550s] Output report file name prefix is (null) 
[11/24 16:28:59    550s] **WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
[11/24 16:29:19    553s] invalid command name "set_si_mode"
[11/24 16:29:37    555s] <CMD> report_noise
[11/24 16:29:37    555s] Output report file name prefix is (null) 
[11/24 16:29:37    555s] **WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
[11/24 16:29:58    557s] invalid command name "set_si_mode"
[11/24 16:30:11    558s] 
[11/24 16:30:11    558s] Usage: set_db [-help] <start> [<chain>] <value> [-dbu] [-index <index_list>] [-quiet] [-verbose]
[11/24 16:30:11    558s] 
[11/24 16:30:11    558s] **ERROR: (IMPTCM-46):	Argument "<value>" is required for command "set_db", either this option is not specified or an option prior to it is not specified correctly.

[11/24 16:30:52    563s] <CMD> report_noise
[11/24 16:30:52    563s] Output report file name prefix is (null) 
[11/24 16:30:52    563s] **WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
[11/24 16:31:27    567s] <CMD> setSIMode -enable_glitch_report true
[11/24 16:31:30    568s] <CMD> report_noise
[11/24 16:31:30    568s] Output report file name prefix is (null) 
[11/24 16:31:30    568s] **ERROR: (IMPESI-2109):	Glitch results are not available for reporting. Ensure that parasitics are correctly annotated for all active RC corners, and glitch analysis has also been performed before running report_noise.
<CMD> report_aocv_derate
[11/24 16:32:00    571s] 
[11/24 16:32:00    571s] Usage: report_aocv_derate [-help] [-check_global_derating] [-clock] [-data] -file <string>
[11/24 16:32:00    571s]                           [-list_cell_not_annotated] [-mesh] [-voltage <float>] [ -design  | -cell <string> ] [ { -delay_corner <string>  [-power_domain <string>] } | -max  | -min  ] [ -early  | -late  ] [ -rise  | -fall  ]
[11/24 16:32:00    571s] 
[11/24 16:32:00    571s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "report_aocv_derate".

[11/24 16:32:07    572s] <CMD> report_aocv_derate -help
[11/24 16:32:07    572s] 
[11/24 16:32:07    572s] Usage: report_aocv_derate [-help] [-check_global_derating] [-clock] [-data] -file <string>
[11/24 16:32:07    572s]                           [-list_cell_not_annotated] [-mesh] [-voltage <float>] [ -design  | -cell <string> ] [ { -delay_corner <string>  [-power_domain <string>] } | -max  | -min  ] [ -early  | -late  ] [ -rise  | -fall  ]
[11/24 16:32:07    572s] 
[11/24 16:32:07    572s] -help                      # Prints out the command usage
[11/24 16:32:07    572s] -cell <string>             # Report the table for the specified [libraryname/cellname]. User can specify list
[11/24 16:32:07    572s]                            # of cells (string, optional)
[11/24 16:32:07    572s] -check_global_derating     # Report the  list of cells for which derating table or global derating table was
[11/24 16:32:07    572s]                            # not specified. (bool, optional)
[11/24 16:32:07    572s] -clock                     # Report the derate table(s) read for clock. (bool, optional)
[11/24 16:32:07    572s] -data                      # Report the derate table(s) read for data. (bool, optional)
[11/24 16:32:07    572s] -delay_corner <string>     # Report the derating table(s) from the specified delay corner.. (string, optional)
[11/24 16:32:07    572s] -design                    # Report the default Cell/Net derating table(s). (bool, optional)
[11/24 16:32:07    572s] -early                     # Report the early derating table(s). (bool, optional)
[11/24 16:32:07    572s] -fall                      # Report the fall transition derate table(s). (bool, optional)
[11/24 16:32:07    572s] -file <string>             # Name of the output file. When only this option is specified, all the derate tables
[11/24 16:32:07    572s]                            # will be reported. (string, required)
[11/24 16:32:07    572s] -late                      # Report the late derating table(s). (bool, optional)
[11/24 16:32:07    572s] -list_cell_not_annotated   # Report the  list of cells for which derating table was not specified.
[11/24 16:32:07    572s]                            # (bool, optional)
[11/24 16:32:07    572s] -max                       # Report the derate table(s) from min aocv libraries. (bool, optional)
[11/24 16:32:07    572s] -mesh                      # Report the derate table(s) read for mesh. (bool, optional)
[11/24 16:32:07    572s] -min                       # Report the derate table(s) from max aocv libraries. (bool, optional)
[11/24 16:32:07    572s] -power_domain <string>     # Derate tables from specific power domain. This option should always be specified
[11/24 16:32:07    572s]                            # with delay corner. (string, optional)
[11/24 16:32:07    572s] -rise                      # Report the rise transition derate table(s). (bool, optional)
[11/24 16:32:07    572s] -voltage <float>           #  All the derating tables for the specified voltage will be reported.
[11/24 16:32:07    572s]                            # (float, optional)
[11/24 16:32:07    572s] 
[11/24 16:32:07    572s] 
[11/24 16:32:29    574s] <CMD> selectWire 428.2200 1218.6200 457.5100 1277.4200 4 VSS
[11/24 16:33:28    581s] <CMD> saveDesign DTMF_detailrouted.inv
[11/24 16:33:28    581s] The in-memory database contained RC information but was not saved. To save 
[11/24 16:33:28    581s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/24 16:33:28    581s] so it should only be saved when it is really desired.
[11/24 16:33:28    581s] #% Begin save design ... (date=11/24 16:33:28, mem=1662.1M)
[11/24 16:33:28    581s] % Begin Save ccopt configuration ... (date=11/24 16:33:28, mem=1662.1M)
[11/24 16:33:29    581s] % End Save ccopt configuration ... (date=11/24 16:33:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1665.0M, current mem=1665.0M)
[11/24 16:33:29    581s] % Begin Save netlist data ... (date=11/24 16:33:29, mem=1665.0M)
[11/24 16:33:29    581s] Writing Binary DB to DTMF_detailrouted.inv.dat/DTMF_CHIP.v.bin in single-threaded mode...
[11/24 16:33:29    581s] % End Save netlist data ... (date=11/24 16:33:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.2M, current mem=1665.2M)
[11/24 16:33:29    581s] Saving symbol-table file ...
[11/24 16:33:30    581s] Saving congestion map file DTMF_detailrouted.inv.dat/DTMF_CHIP.route.congmap.gz ...
[11/24 16:33:30    581s] % Begin Save AAE data ... (date=11/24 16:33:30, mem=1665.6M)
[11/24 16:33:30    581s] Saving AAE Data ...
[11/24 16:33:30    581s] % End Save AAE data ... (date=11/24 16:33:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.7M, current mem=1665.7M)
[11/24 16:33:30    581s] Saving preference file DTMF_detailrouted.inv.dat/gui.pref.tcl ...
[11/24 16:33:31    581s] Saving mode setting ...
[11/24 16:33:31    581s] Saving global file ...
[11/24 16:33:31    581s] % Begin Save floorplan data ... (date=11/24 16:33:31, mem=1704.0M)
[11/24 16:33:31    581s] Saving floorplan file ...
[11/24 16:33:32    581s] Convert 0 swires and 0 svias from compressed groups
[11/24 16:33:32    581s] % End Save floorplan data ... (date=11/24 16:33:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=1704.7M, current mem=1704.7M)
[11/24 16:33:32    581s] Saving PG file DTMF_detailrouted.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 24 16:33:32 2025)
[11/24 16:33:32    581s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2379.1M) ***
[11/24 16:33:32    581s] Saving Drc markers ...
[11/24 16:33:32    581s] ... 41 markers are saved ...
[11/24 16:33:32    581s] ... 2 geometry drc markers are saved ...
[11/24 16:33:32    581s] ... 37 antenna drc markers are saved ...
[11/24 16:33:32    582s] % Begin Save placement data ... (date=11/24 16:33:32, mem=1704.8M)
[11/24 16:33:32    582s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/24 16:33:32    582s] Save Adaptive View Pruning View Names to Binary file
[11/24 16:33:32    582s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2382.1M) ***
[11/24 16:33:32    582s] % End Save placement data ... (date=11/24 16:33:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1704.9M, current mem=1704.9M)
[11/24 16:33:32    582s] % Begin Save routing data ... (date=11/24 16:33:32, mem=1704.9M)
[11/24 16:33:32    582s] Saving route file ...
[11/24 16:33:32    582s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2379.1M) ***
[11/24 16:33:32    582s] % End Save routing data ... (date=11/24 16:33:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1705.0M, current mem=1705.0M)
[11/24 16:33:32    582s] Saving SCANDEF file ...
[11/24 16:33:32    582s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/24 16:33:32    582s] Successfully traced 2 scan chains (total 540 scan bits).
[11/24 16:33:32    582s] Start applying DEF ordered sections ...
[11/24 16:33:32    582s] Successfully applied all DEF ordered sections.
[11/24 16:33:32    582s] *** Scan Sanity Check Summary:
[11/24 16:33:32    582s] *** 2 scan chains passed sanity check.
[11/24 16:33:33    582s] Saving property file DTMF_detailrouted.inv.dat/DTMF_CHIP.prop
[11/24 16:33:33    582s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2579.1M) ***
[11/24 16:33:33    582s] #Saving pin access data to file DTMF_detailrouted.inv.dat/DTMF_CHIP.apa ...
[11/24 16:33:33    582s] #
[11/24 16:33:34    582s] % Begin Save power constraints data ... (date=11/24 16:33:34, mem=1709.8M)
[11/24 16:33:34    582s] % End Save power constraints data ... (date=11/24 16:33:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1709.9M, current mem=1709.9M)
[11/24 16:33:35    582s] Generated self-contained design DTMF_detailrouted.inv.dat
[11/24 16:33:35    582s] #% End save design ... (date=11/24 16:33:35, total cpu=0:00:01.5, real=0:00:07.0, peak res=1709.9M, current mem=1707.9M)
[11/24 16:33:35    582s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 16:33:35    582s] 
[11/24 16:33:58    585s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Nov 24 16:33:58 2025
  Total CPU time:     0:09:54
  Total real time:    1:03:14
  Peak memory (main): 1810.41MB

[11/24 16:33:58    585s] 
[11/24 16:33:58    585s] *** Memory Usage v#1 (Current mem = 2437.613M, initial mem = 476.027M) ***
[11/24 16:33:58    585s] 
[11/24 16:33:58    585s] *** Summary of all messages that are not suppressed in this session:
[11/24 16:33:58    585s] Severity  ID               Count  Summary                                  
[11/24 16:33:58    585s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/24 16:33:58    585s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/24 16:33:58    585s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/24 16:33:58    585s] WARNING   IMPMSMV-1810      1584  Net %s, driver %s (cell %s) voltage %g d...
[11/24 16:33:58    585s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/24 16:33:58    585s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/24 16:33:58    585s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/24 16:33:58    585s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/24 16:33:58    585s] WARNING   IMPESI-3086         76  The cell '%s' does not have characterize...
[11/24 16:33:58    585s] ERROR     IMPESI-2109          1  Glitch results are not available for rep...
[11/24 16:33:58    585s] WARNING   IMPESI-2121          3  SI delay analysis results are not saved ...
[11/24 16:33:58    585s] WARNING   IMPESI-3311      53824  Pin %s of Cell %s for timing library %s ...
[11/24 16:33:58    585s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[11/24 16:33:58    585s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[11/24 16:33:58    585s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[11/24 16:33:58    585s] WARNING   IMPCCOPT-2332        3  The property %s is deprecated. It still ...
[11/24 16:33:58    585s] WARNING   IMPCCOPT-1182        6  The clock_gating_cells property has no u...
[11/24 16:33:58    585s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/24 16:33:58    585s] ERROR     IMPTCM-32            2  Wrong number of arguments specified for ...
[11/24 16:33:58    585s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[11/24 16:33:58    585s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/24 16:33:58    585s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/24 16:33:58    585s] WARNING   TCLCMD-612           1  Option '%s' requires option '%s'. Ignori...
[11/24 16:33:58    585s] WARNING   TCLCMD-616           1  No wire load model has been associated w...
[11/24 16:33:58    585s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/24 16:33:58    585s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/24 16:33:58    585s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/24 16:33:58    585s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/24 16:33:58    585s] *** Message Summary: 56528 warning(s), 4 error(s)
[11/24 16:33:58    585s] 
[11/24 16:33:58    585s] --- Ending "Innovus" (totcpu=0:09:46, real=1:03:11, mem=2437.6M) ---
