-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv1_lif_top is
port (
    in_r_dout : IN STD_LOGIC_VECTOR (2 downto 0);
    in_r_empty_n : IN STD_LOGIC;
    in_r_read : OUT STD_LOGIC;
    out_r_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_full_n : IN STD_LOGIC;
    out_r_write : OUT STD_LOGIC;
    numReps : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of conv1_lif_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "conv1_lif_top_conv1_lif_top,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.170000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3849,HLS_SYN_LUT=8149,HLS_VERSION=2023_1}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_start : STD_LOGIC;
    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_done : STD_LOGIC;
    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_continue : STD_LOGIC;
    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_idle : STD_LOGIC;
    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready : STD_LOGIC;
    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_in_r_read : STD_LOGIC;
    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_din : STD_LOGIC_VECTOR (2 downto 0);
    signal ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_write : STD_LOGIC;
    signal Block_entry13_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry13_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry13_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry13_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry13_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry13_proc_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln125_loc_channel_full_n : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_convInp_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_out_r_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_out_r_write : STD_LOGIC;
    signal convInp_full_n : STD_LOGIC;
    signal convInp_dout : STD_LOGIC_VECTOR (2 downto 0);
    signal convInp_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal convInp_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal convInp_empty_n : STD_LOGIC;
    signal mul_ln125_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln125_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln125_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln125_loc_channel_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry13_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry13_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_dout : IN STD_LOGIC_VECTOR (2 downto 0);
        in_r_empty_n : IN STD_LOGIC;
        in_r_read : OUT STD_LOGIC;
        convInp_i_din : OUT STD_LOGIC_VECTOR (2 downto 0);
        convInp_i_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        convInp_i_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        convInp_i_full_n : IN STD_LOGIC;
        convInp_i_write : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv1_lif_top_Block_entry13_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numReps : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv1_lif_top_Matrix_Vector_Activate_Batch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        convInp_dout : IN STD_LOGIC_VECTOR (2 downto 0);
        convInp_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        convInp_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        convInp_empty_n : IN STD_LOGIC;
        convInp_read : OUT STD_LOGIC;
        out_r_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_r_full_n : IN STD_LOGIC;
        out_r_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv1_lif_top_fifo_w3_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component conv1_lif_top_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0 : component conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_start,
        ap_done => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_done,
        ap_continue => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_continue,
        ap_idle => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_idle,
        ap_ready => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready,
        in_r_dout => in_r_dout,
        in_r_empty_n => in_r_empty_n,
        in_r_read => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_in_r_read,
        convInp_i_din => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_din,
        convInp_i_num_data_valid => convInp_num_data_valid,
        convInp_i_fifo_cap => convInp_fifo_cap,
        convInp_i_full_n => convInp_full_n,
        convInp_i_write => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_write,
        numReps => numReps);

    Block_entry13_proc_U0 : component conv1_lif_top_Block_entry13_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_entry13_proc_U0_ap_start,
        ap_done => Block_entry13_proc_U0_ap_done,
        ap_continue => Block_entry13_proc_U0_ap_continue,
        ap_idle => Block_entry13_proc_U0_ap_idle,
        ap_ready => Block_entry13_proc_U0_ap_ready,
        numReps => numReps,
        ap_return => Block_entry13_proc_U0_ap_return);

    Matrix_Vector_Activate_Batch_U0 : component conv1_lif_top_Matrix_Vector_Activate_Batch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_U0_ap_start,
        ap_done => Matrix_Vector_Activate_Batch_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_U0_ap_ready,
        convInp_dout => convInp_dout,
        convInp_num_data_valid => convInp_num_data_valid,
        convInp_fifo_cap => convInp_fifo_cap,
        convInp_empty_n => convInp_empty_n,
        convInp_read => Matrix_Vector_Activate_Batch_U0_convInp_read,
        out_r_din => Matrix_Vector_Activate_Batch_U0_out_r_din,
        out_r_full_n => out_r_full_n,
        out_r_write => Matrix_Vector_Activate_Batch_U0_out_r_write,
        p_read => mul_ln125_loc_channel_dout);

    convInp_U : component conv1_lif_top_fifo_w3_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_din,
        if_full_n => convInp_full_n,
        if_write => ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_write,
        if_dout => convInp_dout,
        if_num_data_valid => convInp_num_data_valid,
        if_fifo_cap => convInp_fifo_cap,
        if_empty_n => convInp_empty_n,
        if_read => Matrix_Vector_Activate_Batch_U0_convInp_read);

    mul_ln125_loc_channel_U : component conv1_lif_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry13_proc_U0_ap_return,
        if_full_n => mul_ln125_loc_channel_full_n,
        if_write => Block_entry13_proc_U0_ap_done,
        if_dout => mul_ln125_loc_channel_dout,
        if_num_data_valid => mul_ln125_loc_channel_num_data_valid,
        if_fifo_cap => mul_ln125_loc_channel_fifo_cap,
        if_empty_n => mul_ln125_loc_channel_empty_n,
        if_read => Matrix_Vector_Activate_Batch_U0_ap_ready);





    ap_sync_reg_Block_entry13_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_entry13_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry13_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry13_proc_U0_ap_ready <= ap_sync_Block_entry13_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready <= ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Block_entry13_proc_U0_ap_continue <= mul_ln125_loc_channel_full_n;
    Block_entry13_proc_U0_ap_start <= ((ap_sync_reg_Block_entry13_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_continue <= ap_const_logic_1;
    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_start <= ((ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Matrix_Vector_Activate_Batch_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_U0_ap_start <= mul_ln125_loc_channel_empty_n;
    ap_done <= Matrix_Vector_Activate_Batch_U0_ap_done;
    ap_idle <= ((mul_ln125_loc_channel_empty_n xor ap_const_logic_1) and Matrix_Vector_Activate_Batch_U0_ap_idle and ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_idle and Block_entry13_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Block_entry13_proc_U0_ap_ready <= (ap_sync_reg_Block_entry13_proc_U0_ap_ready or Block_entry13_proc_U0_ap_ready);
    ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready <= (ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready or ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready);
    ap_sync_ready <= (ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready and ap_sync_Block_entry13_proc_U0_ap_ready);
    in_r_read <= ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_in_r_read;
    out_r_din <= Matrix_Vector_Activate_Batch_U0_out_r_din;
    out_r_write <= Matrix_Vector_Activate_Batch_U0_out_r_write;
end behav;
