##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for IMU_IntClock
		4.6::Critical Path Report for PWM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ClockBlock/clk_bus  | N/A                   | Target: 33.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 2.06 MHz   | 
Clock: ClockBlock/dclk_1   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_2   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_3   | N/A                   | Target: 1.60 MHz   | 
Clock: ClockBlock/dclk_4   | N/A                   | Target: 0.92 MHz   | 
Clock: Clock_1             | Frequency: 32.03 MHz  | Target: 6.60 MHz   | 
Clock: Clock_2             | Frequency: 32.50 MHz  | Target: 6.60 MHz   | 
Clock: CyBUS_CLK           | Frequency: 38.07 MHz  | Target: 33.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 33.00 MHz  | 
Clock: CyXTAL              | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_IntClock        | Frequency: 25.55 MHz  | Target: 1.65 MHz   | 
Clock: IMU_IntClock        | Frequency: 41.70 MHz  | Target: 0.94 MHz   | 
Clock: PWM_Clock           | Frequency: 41.36 MHz  | Target: 2.06 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        151515           120290      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        151515           120743      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        30303            4038        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        30303            4462        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     I2C_IntClock   30303            20742       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     IMU_IntClock   30303            20690       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PWM_Clock      30303            20979       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock  I2C_IntClock   606061           566928      N/A              N/A         N/A              N/A         N/A              N/A         
IMU_IntClock  IMU_IntClock   1.06061e+006     1036628     N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock     PWM_Clock      484848           460671      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  27514         I2C_IntClock:R    
SDA_1(0)_PAD:out  29286         I2C_IntClock:R    
Servo0(0)_PAD     23716         PWM_Clock:R       
Servo1(0)_PAD     24809         PWM_Clock:R       
Tx_1(0)_PAD       35154         IMU_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 32.03 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120290p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26135
-------------------------------------   ----- 
End-of-path arrival time (ps)           26135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4992  10272  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  13622  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  16425  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  26135  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  26135  120290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 32.50 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120743p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25682
-------------------------------------   ----- 
End-of-path arrival time (ps)           25682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3676   8956  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12306  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   3666  15972  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  25682  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  25682  120743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.07 MHz | Target: 33.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4038p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21175
-------------------------------------   ----- 
End-of-path arrival time (ps)           21175
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2312   4892   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8242   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3223  11465   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21175   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21175   4038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 25.55 MHz | Target: 1.65 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 566928p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32843
-------------------------------------   ----- 
End-of-path arrival time (ps)           32843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q              macrocell30     1250   1250  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_6          macrocell8     10102  11352  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell8      3350  14702  566928  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     8506  23208  566928  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  26558  566928  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6285  32843  566928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for IMU_IntClock
******************************************
Clock: IMU_IntClock
Frequency: 41.70 MHz | Target: 0.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1036628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q                       macrocell57     1250   1250  1036628  RISE       1
\IMU:BUART:counter_load_not\/main_3           macrocell42     4939   6189  1036628  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell42     3350   9539  1036628  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2919  12458  1036628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 41.36 MHz | Target: 2.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19087
-------------------------------------   ----- 
End-of-path arrival time (ps)           19087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4097   9377  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19087  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19087  460671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19087
-------------------------------------   ----- 
End-of-path arrival time (ps)           19087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4097   9377  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19087  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19087  460671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120290p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26135
-------------------------------------   ----- 
End-of-path arrival time (ps)           26135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4992  10272  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  13622  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  16425  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  26135  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  26135  120290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120743p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25682
-------------------------------------   ----- 
End-of-path arrival time (ps)           25682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3676   8956  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12306  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   3666  15972  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  25682  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  25682  120743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 566928p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32843
-------------------------------------   ----- 
End-of-path arrival time (ps)           32843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q              macrocell30     1250   1250  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_6          macrocell8     10102  11352  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell8      3350  14702  566928  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     8506  23208  566928  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  26558  566928  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6285  32843  566928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1036628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q                       macrocell57     1250   1250  1036628  RISE       1
\IMU:BUART:counter_load_not\/main_3           macrocell42     4939   6189  1036628  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell42     3350   9539  1036628  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2919  12458  1036628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 20979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  20979  RISE       1
Net_112/main_0                                      macrocell1     3234   5814  20979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4038p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21175
-------------------------------------   ----- 
End-of-path arrival time (ps)           21175
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2312   4892   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8242   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3223  11465   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21175   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21175   4038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20751
-------------------------------------   ----- 
End-of-path arrival time (ps)           20751
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2314   4894   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8244   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2797  11041   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20751   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20751   4462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 20742p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1480   1480  20742  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell33   4571   6051  20742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell33         0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
***************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 20690p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  20690  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell48   4623   6103  20690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4038p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21175
-------------------------------------   ----- 
End-of-path arrival time (ps)           21175
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2312   4892   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8242   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3223  11465   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21175   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21175   4038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20751
-------------------------------------   ----- 
End-of-path arrival time (ps)           20751
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2314   4894   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8244   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2797  11041   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20751   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20751   4462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7314p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11469
-------------------------------------   ----- 
End-of-path arrival time (ps)           11469
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2312   4892   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8242   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell7   3227  11469   7314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7318p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11465
-------------------------------------   ----- 
End-of-path arrival time (ps)           11465
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2312   4892   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8242   4038  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3223  11465   7318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7742p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2314   4894   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8244   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2797  11041   7742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7768p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11015
-------------------------------------   ----- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2314   4894   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8244   4462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell9   2770  11015   7768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(0)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 19496p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(0)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(0)_SYNC/out                    synccell      1480   1480  19496  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell83   5817   7297  19496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell83         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 20690p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  20690  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell48   4623   6103  20690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell48         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 20742p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1480   1480  20742  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell33   4571   6051  20742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 20979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  20979  RISE       1
Net_112/main_0                                      macrocell1     3234   5814  20979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_113/main_0
Capture Clock  : Net_113/clock_0
Path slack     : 20979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  20979  RISE       1
Net_113/main_0                                      macrocell2     3234   5814  20979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(0)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 20982p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(0)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(0)_SYNC/out                    synccell       1480   1480  20982  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell111   4331   5811  20982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell111        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_state_2\/main_9
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 21268p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1480   1480  20690  RISE       1
\IMU:BUART:rx_state_2\/main_9  macrocell51   4045   5525  21268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:control_reg_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_2\/clock_0
Path slack     : 21316p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  21316  RISE       1
\I2C:bI2C_UDB:control_reg_2\/main_0        macrocell9     2897   5477  21316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:control_reg_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_4\/clock_0
Path slack     : 21325p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  21325  RISE       1
\I2C:bI2C_UDB:control_reg_4\/main_0        macrocell10    2888   5468  21325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 21617p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out               synccell      1480   1480  20742  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell35   3696   5176  21617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(1)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 21735p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(1)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(1)_SYNC/out                    synccell       1480   1480  21735  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell115   3578   5058  21735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell115        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7
Path End       : \I2C:bI2C_UDB:control_reg_7\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_7\/clock_0
Path slack     : 21884p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  21884  RISE       1
\I2C:bI2C_UDB:control_reg_7\/main_0        macrocell13    2329   4909  21884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_7\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:control_reg_6\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_6\/clock_0
Path slack     : 21885p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  21885  RISE       1
\I2C:bI2C_UDB:control_reg_6\/main_0        macrocell12    2328   4908  21885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:control_reg_5\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_5\/clock_0
Path slack     : 21900p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  21900  RISE       1
\I2C:bI2C_UDB:control_reg_5\/main_0        macrocell11    2313   4893  21900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 21907p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  20979  RISE       1
\Servo:PWMUDB:runmode_enable\/main_0                macrocell124   2306   4886  21907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 21909p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  21909  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0              macrocell19    2304   4884  21909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 22999p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22999  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell5    2314   3794  22999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell5          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 22999p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22999  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell30   2314   3794  22999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_0\/main_4
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 23069p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3724
-------------------------------------   ---- 
End-of-path arrival time (ps)           3724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  20690  RISE       1
\IMU:BUART:pollcount_0\/main_4  macrocell43   2244   3724  23069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_1\/main_5
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 23069p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3724
-------------------------------------   ---- 
End-of-path arrival time (ps)           3724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  20690  RISE       1
\IMU:BUART:pollcount_1\/main_5  macrocell44   2244   3724  23069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(1)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 23080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(1)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(1)_SYNC/out                    synccell      1480   1480  23080  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell87   2234   3714  23080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell87         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 123474p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16521
-------------------------------------   ----- 
End-of-path arrival time (ps)           16521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3676   8956  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12306  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   4215  16521  123474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 123556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16439
-------------------------------------   ----- 
End-of-path arrival time (ps)           16439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4992  10272  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  13622  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   2818  16439  123556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 123570p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16425
-------------------------------------   ----- 
End-of-path arrival time (ps)           16425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4992  10272  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  13622  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  16425  123570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 124023p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15972
-------------------------------------   ----- 
End-of-path arrival time (ps)           15972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3676   8956  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12306  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   3666  15972  124023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 128179p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21767
-------------------------------------   ----- 
End-of-path arrival time (ps)           21767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell100    6558  11838  128179  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell100    3350  15188  128179  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell6    6579  21767  128179  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_5
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 130113p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17892
-------------------------------------   ----- 
End-of-path arrival time (ps)           17892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell90   1250   1250  130113  RISE       1
\Left_Encoder:Net_1203_split\/main_3   macrocell75  10977  12227  130113  RISE       1
\Left_Encoder:Net_1203_split\/q        macrocell75   3350  15577  130113  RISE       1
\Left_Encoder:Net_1203\/main_5         macrocell74   2314  17892  130113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_7
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 131263p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16742
-------------------------------------   ----- 
End-of-path arrival time (ps)           16742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  131263  RISE       1
\Left_Encoder:Net_1251_split\/main_2   macrocell78   9858  11108  131263  RISE       1
\Left_Encoder:Net_1251_split\/q        macrocell78   3350  14458  131263  RISE       1
\Left_Encoder:Net_1251\/main_7         macrocell77   2284  16742  131263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1203\/main_5
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 132131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15874
-------------------------------------   ----- 
End-of-path arrival time (ps)           15874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q       macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:Net_1203_split\/main_4  macrocell103   8976  10226  132131  RISE       1
\Right_Encoder:Net_1203_split\/q       macrocell103   3350  13576  132131  RISE       1
\Right_Encoder:Net_1203\/main_5        macrocell102   2298  15874  132131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 133417p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16529
-------------------------------------   ----- 
End-of-path arrival time (ps)           16529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell6   3510   3510  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell7      0   3510  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell7   2950   6460  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell70     3821  10281  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell70     3350  13631  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell4    2897  16529  133417  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1251\/main_7
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 134352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13653
-------------------------------------   ----- 
End-of-path arrival time (ps)           13653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q             macrocell107   1250   1250  122761  RISE       1
\Right_Encoder:Net_1251_split\/main_1  macrocell106   6756   8006  134352  RISE       1
\Right_Encoder:Net_1251_split\/q       macrocell106   3350  11356  134352  RISE       1
\Right_Encoder:Net_1251\/main_7        macrocell105   2297  13653  134352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1203\/main_2
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 134368p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13637
-------------------------------------   ----- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:Net_1203\/main_2   macrocell102  12387  13637  134368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1260\/main_1
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 134368p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13637
-------------------------------------   ----- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:Net_1260\/main_1   macrocell107  12387  13637  134368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 134368p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13637
-------------------------------------   ----- 
End-of-path arrival time (ps)           13637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_3  macrocell119  12387  13637  134368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 134417p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell105    1250   1250  131137  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4328   5578  134417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 134584p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15361
-------------------------------------   ----- 
End-of-path arrival time (ps)           15361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell105   1250   1250  131137  RISE       1
\Right_Encoder:Net_530\/main_1            macrocell108   7885   9135  134584  RISE       1
\Right_Encoder:Net_530\/q                 macrocell108   3350  12485  134584  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_0  statusicell7   2876  15361  134584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 134586p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15359
-------------------------------------   ----- 
End-of-path arrival time (ps)           15359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell105   1250   1250  131137  RISE       1
\Right_Encoder:Net_611\/main_1            macrocell109   7885   9135  134586  RISE       1
\Right_Encoder:Net_611\/q                 macrocell109   3350  12485  134586  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_1  statusicell7   2874  15359  134586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 134614p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15331
-------------------------------------   ----- 
End-of-path arrival time (ps)           15331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell6   2730   2730  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell7      0   2730  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell7   2960   5690  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell71     3392   9082  134614  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell71     3350  12432  134614  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell4    2900  15331  134614  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 134905p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell77     1250   1250  131628  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   3840   5090  134905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 134908p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell77     1250   1250  131628  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   3837   5087  134908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 135054p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell90   1250   1250  130113  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_2  macrocell92  11701  12951  135054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 135057p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell105    1250   1250  131137  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   3689   4939  135057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135059p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14886
-------------------------------------   ----- 
End-of-path arrival time (ps)           14886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell72     3939   9219  135059  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell72     3350  12569  135059  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell4    2317  14886  135059  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_1
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 135069p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell90   1250   1250  130113  RISE       1
\Left_Encoder:Net_1203\/main_1         macrocell74  11686  12936  135069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 135069p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell90   1250   1250  130113  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_2  macrocell91  11686  12936  135069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135195p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14751
-------------------------------------   ----- 
End-of-path arrival time (ps)           14751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell8   3510   3510  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell9      0   3510  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell9   2950   6460  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell98     2617   9077  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell98     3350  12427  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell6    2323  14751  135195  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135990p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell8   2730   2730  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell9      0   2730  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell9   2960   5690  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell99     2596   8286  135990  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell99     3350  11636  135990  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell6    2318  13955  135990  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 136327p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13619
-------------------------------------   ----- 
End-of-path arrival time (ps)           13619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q          macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_3  statusicell7  12369  13619  136327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_2
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 136336p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  131263  RISE       1
\Left_Encoder:Net_1251\/main_2         macrocell77  10419  11669  136336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 136336p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  131263  RISE       1
\Left_Encoder:bQuadDec:error\/main_1   macrocell82  10419  11669  136336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 137172p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10833
-------------------------------------   ----- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  133417  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell68     4373  10833  137172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell68         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 137530p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  131263  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_1  macrocell92   9225  10475  137530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_0
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 137542p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  131263  RISE       1
\Left_Encoder:Net_1203\/main_0         macrocell74   9214  10464  137542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 137542p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  131263  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_1  macrocell91   9214  10464  137542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Net_1210\/main_1
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 137734p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10272
-------------------------------------   ----- 
End-of-path arrival time (ps)           10272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Net_1210\/main_1                             macrocell76     4992  10272  137734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 137908p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell73     4817  10097  137908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell73         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_3
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 137918p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell90   1250   1250  130113  RISE       1
\Left_Encoder:Net_1251\/main_3         macrocell77   8838  10088  137918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 137918p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell90   1250   1250  130113  RISE       1
\Left_Encoder:bQuadDec:error\/main_2   macrocell82   8838  10088  137918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 138141p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9864
-------------------------------------   ---- 
End-of-path arrival time (ps)           9864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   3510   3510  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   3510  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2950   6460  135195  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell96     3404   9864  138141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell96         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 138236p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  120290  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell4    6429  11709  138236  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 138544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell101    4181   9461  138544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell101        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Net_1210\/main_1
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 139049p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8956
-------------------------------------   ---- 
End-of-path arrival time (ps)           8956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Net_1210\/main_1                             macrocell104    3676   8956  139049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 139138p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8868
-------------------------------------   ---- 
End-of-path arrival time (ps)           8868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell115        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell115   1250   1250  139138  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell116   7618   8868  139138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell116        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 139138p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8868
-------------------------------------   ---- 
End-of-path arrival time (ps)           8868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell115   1250   1250  139138  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell118   7618   8868  139138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 139213p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell77    1250   1250  131628  RISE       1
\Left_Encoder:Net_611\/main_1            macrocell81    3812   5062  139213  RISE       1
\Left_Encoder:Net_611\/q                 macrocell81    3350   8412  139213  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_1  statusicell5   2320  10732  139213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 139220p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell77    1250   1250  131628  RISE       1
\Left_Encoder:Net_530\/main_1            macrocell80    3812   5062  139220  RISE       1
\Left_Encoder:Net_530\/q                 macrocell80    3350   8412  139220  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_0  statusicell5   2313  10725  139220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1203\/main_2
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 139346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell82   1250   1250  135212  RISE       1
\Left_Encoder:Net_1203\/main_2   macrocell74   7409   8659  139346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1260\/main_1
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 139346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell82   1250   1250  135212  RISE       1
\Left_Encoder:Net_1260\/main_1   macrocell79   7409   8659  139346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 139346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell82   1250   1250  135212  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_3  macrocell91   7409   8659  139346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139692p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell67     2623   8313  139692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell67         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Net_1210\/main_0
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 139692p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  122248  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  122248  RISE       1
\Left_Encoder:Net_1210\/main_0                             macrocell76     2623   8313  139692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139710p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell95     2605   8295  139710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell95         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Net_1210\/main_0
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 139710p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  121404  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  121404  RISE       1
\Right_Encoder:Net_1210\/main_0                             macrocell104    2605   8295  139710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 139746p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell82   1250   1250  135212  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_3  macrocell92   7009   8259  139746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1251\/main_1
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 139980p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell107   1250   1250  122761  RISE       1
\Right_Encoder:Net_1251\/main_1  macrocell105   6775   8025  139980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 139980p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q             macrocell107   1250   1250  122761  RISE       1
\Right_Encoder:bQuadDec:error\/main_0  macrocell110   6775   8025  139980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1203\/main_3
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 140325p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell120   1250   1250  135250  RISE       1
\Right_Encoder:Net_1203\/main_3     macrocell102   6430   7680  140325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1260\/main_2
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 140325p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell120   1250   1250  135250  RISE       1
\Right_Encoder:Net_1260\/main_2     macrocell107   6430   7680  140325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 140325p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell120   1250   1250  135250  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_4  macrocell119   6430   7680  140325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 140403p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9542
-------------------------------------   ---- 
End-of-path arrival time (ps)           9542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  120743  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell6    4262   9542  140403  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 140518p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell83   1250   1250  140518  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell84   6237   7487  140518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell84         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 140518p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell83         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell83   1250   1250  140518  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell86   6237   7487  140518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1251\/main_6
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 140691p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell119   1250   1250  135065  RISE       1
\Right_Encoder:Net_1251\/main_6     macrocell105   6064   7314  140691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 140691p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q     macrocell119   1250   1250  135065  RISE       1
\Right_Encoder:bQuadDec:error\/main_5  macrocell110   6064   7314  140691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1251\/main_1
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 140715p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell79   1250   1250  125325  RISE       1
\Left_Encoder:Net_1251\/main_1  macrocell77   6040   7290  140715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 140715p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q             macrocell79   1250   1250  125325  RISE       1
\Left_Encoder:bQuadDec:error\/main_0  macrocell82   6040   7290  140715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 140729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9216
-------------------------------------   ---- 
End-of-path arrival time (ps)           9216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q          macrocell82    1250   1250  135212  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_3  statusicell5   7966   9216  140729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1251\/main_6
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 140808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell91   1250   1250  135739  RISE       1
\Left_Encoder:Net_1251\/main_6     macrocell77   5947   7197  140808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 140808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q     macrocell91   1250   1250  135739  RISE       1
\Left_Encoder:bQuadDec:error\/main_5  macrocell82   5947   7197  140808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_2
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 140848p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell114   1250   1250  135758  RISE       1
\Right_Encoder:Net_1251\/main_2         macrocell105   5907   7157  140848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 140848p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell114   1250   1250  135758  RISE       1
\Right_Encoder:bQuadDec:error\/main_1   macrocell110   5907   7157  140848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141067p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell107   1250   1250  122761  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_0  macrocell120   5688   6938  141067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1203\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 141172p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1203\/q                              macrocell102   1250   1250  122824  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell94    5583   6833  141172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell94         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1251\/main_5
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 141377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell92   1250   1250  136309  RISE       1
\Left_Encoder:Net_1251\/main_5     macrocell77   5378   6628  141377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 141377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q     macrocell92   1250   1250  136309  RISE       1
\Left_Encoder:bQuadDec:error\/main_4  macrocell82   5378   6628  141377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_1
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 141395p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  135738  RISE       1
\Right_Encoder:Net_1203\/main_1         macrocell102   5360   6610  141395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 141395p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell118   1250   1250  135738  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_2  macrocell119   5360   6610  141395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_3
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 141620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  135738  RISE       1
\Right_Encoder:Net_1251\/main_3         macrocell105   5135   6385  141620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 141620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  135738  RISE       1
\Right_Encoder:bQuadDec:error\/main_2   macrocell110   5135   6385  141620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1251\/main_5
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 141773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell120   1250   1250  135250  RISE       1
\Right_Encoder:Net_1251\/main_5     macrocell105   4982   6232  141773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 141773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q     macrocell120   1250   1250  135250  RISE       1
\Right_Encoder:bQuadDec:error\/main_4  macrocell110   4982   6232  141773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141781p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell119   1250   1250  135065  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_5  macrocell120   4974   6224  141781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1203\/main_4
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 142277p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell91   1250   1250  135739  RISE       1
\Left_Encoder:Net_1203\/main_4     macrocell74   4478   5728  142277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1260\/main_3
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 142277p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell91   1250   1250  135739  RISE       1
\Left_Encoder:Net_1260\/main_3     macrocell79   4478   5728  142277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142277p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell91   1250   1250  135739  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_5  macrocell91   4478   5728  142277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_0
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 142412p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell114   1250   1250  135758  RISE       1
\Right_Encoder:Net_1203\/main_0         macrocell102   4343   5593  142412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142412p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell114   1250   1250  135758  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_1  macrocell119   4343   5593  142412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell79   1250   1250  125325  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_0  macrocell92   3986   5236  142769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_3  macrocell120   3842   5092  142913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1203\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 143219p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1203\/q                              macrocell74   1250   1250  125346  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell66   3536   4786  143219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell66         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143224p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell114   1250   1250  135758  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_1  macrocell120   3531   4781  143224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143253p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell91   1250   1250  135739  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_5  macrocell92   3502   4752  143253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 143326p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q       macrocell86   1250   1250  131263  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell86   3429   4679  143326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1260\/main_0
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell79   1250   1250  125325  RISE       1
\Left_Encoder:Net_1260\/main_0  macrocell79   3402   4652  143353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell79   1250   1250  125325  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_0  macrocell91   3402   4652  143353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 143418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q       macrocell90   1250   1250  130113  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell90   3337   4587  143418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1260\/main_0
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell107   1250   1250  122761  RISE       1
\Right_Encoder:Net_1260\/main_0  macrocell107   3270   4520  143485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell107   1250   1250  122761  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_0  macrocell119   3270   4520  143485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell92   1250   1250  136309  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_4  macrocell92   3096   4346  143660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1203\/main_3
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 143661p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell92   1250   1250  136309  RISE       1
\Left_Encoder:Net_1203\/main_3     macrocell74   3094   4344  143661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1260\/main_2
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143661p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell92   1250   1250  136309  RISE       1
\Left_Encoder:Net_1260\/main_2     macrocell79   3094   4344  143661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143661p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell92   1250   1250  136309  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_4  macrocell91   3094   4344  143661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 143736p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q                macrocell79    1250   1250  125325  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_2  statusicell5   4959   6209  143736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1251\/main_4
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 143839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:Net_1251\/main_4   macrocell105   2917   4167  143839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 143839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q       macrocell110   1250   1250  132131  RISE       1
\Right_Encoder:bQuadDec:error\/main_3  macrocell110   2917   4167  143839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1251\/main_4
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 143957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell82   1250   1250  135212  RISE       1
\Left_Encoder:Net_1251\/main_4   macrocell77   2798   4048  143957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 143957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q       macrocell82   1250   1250  135212  RISE       1
\Left_Encoder:bQuadDec:error\/main_3  macrocell82   2798   4048  143957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Net_1251\/main_0
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 143970p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q       macrocell105   1250   1250  131137  RISE       1
\Right_Encoder:Net_1251\/main_0  macrocell105   2785   4035  143970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143978p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell118   1250   1250  135738  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_2  macrocell120   2777   4027  143978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 143983p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q       macrocell118   1250   1250  135738  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell118   2773   4023  143983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144125p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q       macrocell114   1250   1250  135758  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell114   2630   3880  144125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 144146p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell120   1250   1250  135250  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_4  macrocell120   2609   3859  144146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1203\/main_4
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 144170p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell119   1250   1250  135065  RISE       1
\Right_Encoder:Net_1203\/main_4     macrocell102   2586   3836  144170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1260\/main_3
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 144170p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell119   1250   1250  135065  RISE       1
\Right_Encoder:Net_1260\/main_3     macrocell107   2586   3836  144170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 144170p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell119   1250   1250  135065  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_5  macrocell119   2586   3836  144170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Net_1251\/main_0
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 144174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q       macrocell77   1250   1250  131628  RISE       1
\Left_Encoder:Net_1251\/main_0  macrocell77   2581   3831  144174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144444p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell117   1250   1250  144444  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell118   2311   3561  144444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 144445p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell111   1250   1250  144445  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell112   2310   3560  144445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell112        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144445p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell111   1250   1250  144445  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell114   2310   3560  144445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell116        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell116   1250   1250  144449  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell117   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell117        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell116        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell116   1250   1250  144449  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell118   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell85   1250   1250  144449  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell86   2306   3556  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144452p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell113   1250   1250  144452  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell114   2303   3553  144452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell84         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell84   1250   1250  144460  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell85   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell85         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell84         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell84   1250   1250  144460  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell86   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell112   1250   1250  144461  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell113   2294   3544  144461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell113        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell112   1250   1250  144461  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell114   2294   3544  144461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 144504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell87   1250   1250  144504  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell88   2251   3501  144504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell88         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell87         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell87   1250   1250  144504  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell90   2251   3501  144504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144511p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell88   1250   1250  144511  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell89   2245   3495  144511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell89         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144511p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell88   1250   1250  144511  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell90   2245   3495  144511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144516p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell89   1250   1250  144516  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell90   2239   3489  144516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 145397p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                macrocell107   1250   1250  122761  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_2  statusicell7   3298   4548  145397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19087
-------------------------------------   ----- 
End-of-path arrival time (ps)           19087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4097   9377  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19087  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19087  460671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 463951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4097   9377  463951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 464786p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   3263   8543  464786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 468989p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell124     1250   1250  465709  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   3089   4339  468989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 468992p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell124     1250   1250  465709  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   3087   4337  468992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_113/main_1
Capture Clock  : Net_113/clock_0
Path slack     : 469692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  469692  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  469692  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  469692  RISE       1
Net_113/main_1                         macrocell2       3677  11647  469692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare2\/clock_0
Path slack     : 469692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  469692  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  469692  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  469692  RISE       1
\Servo:PWMUDB:prevCompare2\/main_0     macrocell123     3677  11647  469692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_112/main_1
Capture Clock  : Net_112/clock_0
Path slack     : 470476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470476  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470476  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470476  RISE       1
Net_112/main_1                         macrocell1       3682  10862  470476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 470476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470476  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470476  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470476  RISE       1
\Servo:PWMUDB:prevCompare1\/main_0     macrocell122     3682  10862  470476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo:PWMUDB:status_1\/main_0
Capture Clock  : \Servo:PWMUDB:status_1\/clock_0
Path slack     : 470482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10857
-------------------------------------   ----- 
End-of-path arrival time (ps)           10857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  469692  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  469692  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  469692  RISE       1
\Servo:PWMUDB:status_1\/main_0         macrocell126     2887  10857  470482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:status_0\/main_0
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 470500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10838
-------------------------------------   ----- 
End-of-path arrival time (ps)           10838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470476  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470476  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470476  RISE       1
\Servo:PWMUDB:status_0\/main_0         macrocell125     3658  10838  470500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 473345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell10   2320   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell11      0   2320  460671  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell11   2960   5280  460671  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell8     4653   9933  473345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:final_kill_reg\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 473446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:final_kill_reg\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:final_kill_reg\/q                 macrocell121   1250   1250  473446  RISE       1
\Servo:PWMUDB:status_5\/main_0                  macrocell127   2307   3557  473446  RISE       1
\Servo:PWMUDB:status_5\/q                       macrocell127   3350   6907  473446  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell8   2925   9833  473446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare1\/q
Path End       : \Servo:PWMUDB:status_0\/main_1
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 474940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare1\/q   macrocell122   1250   1250  474940  RISE       1
\Servo:PWMUDB:status_0\/main_1  macrocell125   5148   6398  474940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare2\/q
Path End       : \Servo:PWMUDB:status_1\/main_1
Capture Clock  : \Servo:PWMUDB:status_1\/clock_0
Path slack     : 475691p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare2\/q   macrocell123   1250   1250  475691  RISE       1
\Servo:PWMUDB:status_1\/main_1  macrocell126   4397   5647  475691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_0\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 476780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_0\/q                       macrocell125   1250   1250  476780  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell8   5249   6499  476780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_1\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479131p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_1\/q                       macrocell126   1250   1250  479131  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell8   2898   4148  479131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 566928p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32843
-------------------------------------   ----- 
End-of-path arrival time (ps)           32843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q              macrocell30     1250   1250  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_6          macrocell8     10102  11352  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell8      3350  14702  566928  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     8506  23208  566928  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  26558  566928  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6285  32843  566928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 571880p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28870
-------------------------------------   ----- 
End-of-path arrival time (ps)           28870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q                macrocell30     1250   1250  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_6            macrocell8     10102  11352  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell8      3350  14702  566928  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell15     8506  23208  571880  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell15     3350  26558  571880  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   2312  28870  571880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 575772p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26778
-------------------------------------   ----- 
End-of-path arrival time (ps)           26778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_7  macrocell21  14624  15874  575772  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell21   3350  19224  575772  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell20   7555  26778  575772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 578307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22444
-------------------------------------   ----- 
End-of-path arrival time (ps)           22444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q                 macrocell22     1250   1250  569334  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell14    15549  16799  578307  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell14     3350  20149  578307  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell1   2294  22444  578307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:scl_x_wire\/main_8
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 578787p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23763
-------------------------------------   ----- 
End-of-path arrival time (ps)           23763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q      macrocell30   1250   1250  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_6  macrocell8   10102  11352  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell8    3350  14702  566928  RISE       1
\I2C:scl_x_wire\/main_8          macrocell40   9062  23763  578787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 580709p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19062
-------------------------------------   ----- 
End-of-path arrival time (ps)           19062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell22     1250   1250  569334  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell17    11550  12800  580709  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell17     3350  16150  580709  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell2   2912  19062  580709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 581993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20558
-------------------------------------   ----- 
End-of-path arrival time (ps)           20558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_7  macrocell27  13030  14280  581993  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q       macrocell27   3350  17630  581993  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6        macrocell26   2928  20558  581993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 582565p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19985
-------------------------------------   ----- 
End-of-path arrival time (ps)           19985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell17  11550  12800  580709  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell17   3350  16150  580709  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell18   3835  19985  582565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 582565p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19985
-------------------------------------   ----- 
End-of-path arrival time (ps)           19985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell17  11550  12800  580709  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell17   3350  16150  580709  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell34   3835  19985  582565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 582565p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19985
-------------------------------------   ----- 
End-of-path arrival time (ps)           19985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell17  11550  12800  580709  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell17   3350  16150  580709  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell37   3835  19985  582565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 583307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19243
-------------------------------------   ----- 
End-of-path arrival time (ps)           19243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q               macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_9  macrocell24  11015  12265  583307  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell24   3350  15615  583307  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell23   3628  19243  583307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 584067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18483
-------------------------------------   ----- 
End-of-path arrival time (ps)           18483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q           macrocell30   1250   1250  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_6       macrocell8   10102  11352  566928  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell8    3350  14702  566928  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell6    3782  18483  584067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:scl_x_wire\/main_4
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 585751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16799
-------------------------------------   ----- 
End-of-path arrival time (ps)           16799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell22   1250   1250  569334  RISE       1
\I2C:scl_x_wire\/main_4     macrocell40  15549  16799  585751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 586263p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -1570
------------------------------------------------------   ------ 
End-of-path required time (ps)                           604491

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18228
-------------------------------------   ----- 
End-of-path arrival time (ps)           18228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell30    1250   1250  566928  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell39   10765  12015  586263  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell39    3350  15365  586263  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell1   2863  18228  586263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 586477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16074
-------------------------------------   ----- 
End-of-path arrival time (ps)           16074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581078  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell22    10794  16074  586477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 587704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell4   13596  14846  587704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 587704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell23  13596  14846  587704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 587710p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14841
-------------------------------------   ----- 
End-of-path arrival time (ps)           14841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell36  13591  14841  587710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 588768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13782
-------------------------------------   ----- 
End-of-path arrival time (ps)           13782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell20  12532  13782  588768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 588768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13782
-------------------------------------   ----- 
End-of-path arrival time (ps)           13782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell35  12532  13782  588768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 588775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13776
-------------------------------------   ----- 
End-of-path arrival time (ps)           13776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell6   12526  13776  588775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 588775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13776
-------------------------------------   ----- 
End-of-path arrival time (ps)           13776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell18  12526  13776  588775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 588775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13776
-------------------------------------   ----- 
End-of-path arrival time (ps)           13776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell34  12526  13776  588775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 588775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13776
-------------------------------------   ----- 
End-of-path arrival time (ps)           13776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell37  12526  13776  588775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 589751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12800
-------------------------------------   ----- 
End-of-path arrival time (ps)           12800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell25  11550  12800  589751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_3
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 589983p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell23   1250   1250  571285  RISE       1
\I2C:scl_x_wire\/main_3     macrocell40  11317  12567  589983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 590461p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell22  10840  12090  590461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 590536p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12015
-------------------------------------   ----- 
End-of-path arrival time (ps)           12015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell30   1250   1250  566928  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell4   10765  12015  590536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 590544p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12006
-------------------------------------   ----- 
End-of-path arrival time (ps)           12006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell30   1250   1250  566928  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell29  10756  12006  590544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 590549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell26  10751  12001  590549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 590549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell19   1250   1250  583307  RISE       1
\I2C:sda_x_wire\/main_8   macrocell41  10751  12001  590549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 590614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11937
-------------------------------------   ----- 
End-of-path arrival time (ps)           11937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell25  10687  11937  590614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 590657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell22  10644  11894  590657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 590989p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell26  10312  11562  590989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 590989p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell22   1250   1250  569334  RISE       1
\I2C:sda_x_wire\/main_6     macrocell41  10312  11562  590989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 591051p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  573548  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell22  10250  11500  591051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:scl_x_wire\/main_7
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 591262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11289
-------------------------------------   ----- 
End-of-path arrival time (ps)           11289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  571726  RISE       1
\I2C:scl_x_wire\/main_7          macrocell40  10039  11289  591262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 591507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11044
-------------------------------------   ----- 
End-of-path arrival time (ps)           11044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  582469  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell6      7194  11044  591507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 591580p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell22   9721  10971  591580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 591808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  573548  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell25   9493  10743  591808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 591876p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q   macrocell10   1250   1250  584911  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0  macrocell26   9425  10675  591876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 591876p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q  macrocell10   1250   1250  584911  RISE       1
\I2C:sda_x_wire\/main_2         macrocell41   9425  10675  591876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 591987p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell6    1250   1250  571726  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell7    9314  10564  591987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 592023p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10527
-------------------------------------   ----- 
End-of-path arrival time (ps)           10527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell7    9277  10527  592023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 592310p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10240
-------------------------------------   ----- 
End-of-path arrival time (ps)           10240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell20   8990  10240  592310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 592310p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10240
-------------------------------------   ----- 
End-of-path arrival time (ps)           10240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell35   8990  10240  592310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 592315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell23   8986  10236  592315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:scl_x_wire\/main_5
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 592687p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9864
-------------------------------------   ---- 
End-of-path arrival time (ps)           9864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell20   1250   1250  573548  RISE       1
\I2C:scl_x_wire\/main_5     macrocell40   8614   9864  592687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:scl_x_wire\/main_2
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 592699p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell25   1250   1250  570383  RISE       1
\I2C:scl_x_wire\/main_2     macrocell40   8601   9851  592699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9813
-------------------------------------   ---- 
End-of-path arrival time (ps)           9813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell25   8563   9813  592737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581078  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0             macrocell25     4498   9778  592773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 592818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  571726  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell22   8483   9733  592818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 592857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  573548  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell26   8444   9694  592857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 592857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell20   1250   1250  573548  RISE       1
\I2C:sda_x_wire\/main_7     macrocell41   8444   9694  592857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9687
-------------------------------------   ---- 
End-of-path arrival time (ps)           9687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_2\/q   macrocell9    1250   1250  587172  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3  macrocell25   8437   9687  592864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 592913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581078  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell20     4358   9638  592913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593000p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9550
-------------------------------------   ---- 
End-of-path arrival time (ps)           9550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell6    1250   1250  571726  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell25   8300   9550  593000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:scl_x_wire\/main_1
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 593044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  569369  RISE       1
\I2C:scl_x_wire\/main_1     macrocell40   8257   9507  593044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 593353p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell26   7947   9197  593353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 593353p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell23   1250   1250  571285  RISE       1
\I2C:sda_x_wire\/main_5     macrocell41   7947   9197  593353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 593381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9169
-------------------------------------   ---- 
End-of-path arrival time (ps)           9169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell34   7919   9169  593381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 593381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9169
-------------------------------------   ---- 
End-of-path arrival time (ps)           9169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell37   7919   9169  593381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 593386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell20   7914   9164  593386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 593386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell35   7914   9164  593386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 593606p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell36   7695   8945  593606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 593640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell36   7661   8911  593640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_6\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593982p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_6\/q   macrocell12   1250   1250  586405  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1  macrocell25   7319   8569  593982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 594072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell20   7229   8479  594072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 594072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell35   7229   8479  594072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6770
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599291

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell33     1250   1250  594131  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   3910   5160  594131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_5\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594292p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_5\/q   macrocell11   1250   1250  586388  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2  macrocell25   7009   8259  594292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 594357p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell23   6943   8193  594357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 594475p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  571726  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell23   6825   8075  594475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 594642p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7908
-------------------------------------   ---- 
End-of-path arrival time (ps)           7908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell23   6658   7908  594642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 594654p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell36   6647   7897  594654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594988p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell26   6313   7563  594988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594988p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  569369  RISE       1
\I2C:sda_x_wire\/main_3     macrocell41   6313   7563  594988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 595158p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell18   1250   1250  582293  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell25   6142   7392  595158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 595352p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  571726  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell20   5949   7199  595352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 595352p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  571726  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell35   5949   7199  595352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:scl_x_wire\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 595426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:scl_x_wire\/q                macrocell40   1250   1250  569392  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell5    5875   7125  595426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell5          0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 595556p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell36   5745   6995  595556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 595597p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  583307  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell22   5704   6954  595597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell34   5687   6937  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell37   5687   6937  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 595657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  569369  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell25   5643   6893  595657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595664p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  595664  RISE       1
\I2C:sda_x_wire\/main_1            macrocell41     2337   6887  595664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 595704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell20   5597   6847  595704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 595704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell35   5597   6847  595704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595717p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell34   5583   6833  595717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595717p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell37   5583   6833  595717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell34   5549   6799  595751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  571285  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell37   5549   6799  595751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 596257p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell18   1250   1250  582293  RISE       1
\I2C:sda_x_wire\/main_9        macrocell41   5043   6293  596257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 596802p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell25   1250   1250  570383  RISE       1
\I2C:sda_x_wire\/main_4     macrocell41   4498   5748  596802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:scl_x_wire\/main_6
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 597233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell19   1250   1250  583307  RISE       1
\I2C:scl_x_wire\/main_6   macrocell40   4068   5318  597233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 597287p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell29   1250   1250  573560  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell4    4013   5263  597287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 597287p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell29   1250   1250  573560  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell28   4013   5263  597287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 597293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell4    1250   1250  597293  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell4    4008   5258  597293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 597397p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell35   1250   1250  597397  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell35   3904   5154  597397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 597820p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell20   1250   1250  573548  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell36   3481   4731  597820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 597867p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell18   1250   1250  582293  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell18   3434   4684  597867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 598126p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  569334  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell22   3174   4424  598126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 598370p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell7    1250   1250  598370  RISE       1
\I2C:sda_x_wire\/main_10         macrocell41   2931   4181  598370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 598488p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell34   1250   1250  598488  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell34   2813   4063  598488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 598684p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  570383  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell25   2617   3867  598684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598698p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell37   1250   1250  598698  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell37   2603   3853  598698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 598703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  573548  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell20   2598   3848  598703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 598703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell20   1250   1250  573548  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell35   2598   3848  598703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598705p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell20   1250   1250  573548  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell37   2596   3846  598705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 598752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell32   1250   1250  594483  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell31   2549   3799  598752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell32   1250   1250  594483  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell4    2544   3794  598756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 598767p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell36   1250   1250  598767  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell36   2534   3784  598767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 598994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell41   1250   1250  598994  RISE       1
\I2C:sda_x_wire\/main_0  macrocell41   2307   3557  598994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 599055p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell28   1250   1250  594782  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell4    2245   3495  599055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 599060p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell33   1250   1250  594131  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell32   2241   3491  599060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 599067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell31   1250   1250  594794  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell4    2234   3484  599067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1036628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q                       macrocell57     1250   1250  1036628  RISE       1
\IMU:BUART:counter_load_not\/main_3           macrocell42     4939   6189  1036628  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell42     3350   9539  1036628  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2919  12458  1036628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1038476p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15840
-------------------------------------   ----- 
End-of-path arrival time (ps)           15840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1038476  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell58     2302   7982  1038476  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell58     3350  11332  1038476  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   4509  15840  1038476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sRX:RxSts\/status_4
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1040886p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18150
-------------------------------------   ----- 
End-of-path arrival time (ps)           18150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1040886  RISE       1
\IMU:BUART:rx_status_4\/main_1                 macrocell55     5126  10406  1040886  RISE       1
\IMU:BUART:rx_status_4\/q                      macrocell55     3350  13756  1040886  RISE       1
\IMU:BUART:sRX:RxSts\/status_4                 statusicell2    4394  18150  1040886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU:BUART:sRX:RxBitCounter\/clock
Path slack     : 1043898p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1056386

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12488
-------------------------------------   ----- 
End-of-path arrival time (ps)           12488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q   macrocell45   1250   1250  1043898  RISE       1
\IMU:BUART:rx_counter_load\/main_0  macrocell47   5575   6825  1043898  RISE       1
\IMU:BUART:rx_counter_load\/q       macrocell47   3350  10175  1043898  RISE       1
\IMU:BUART:sRX:RxBitCounter\/load   count7cell    2313  12488  1043898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sTX:TxSts\/status_0
Capture Clock  : \IMU:BUART:sTX:TxSts\/clock
Path slack     : 1044280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14756
-------------------------------------   ----- 
End-of-path arrival time (ps)           14756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1044280  RISE       1
\IMU:BUART:tx_status_0\/main_2                 macrocell62     3188   8468  1044280  RISE       1
\IMU:BUART:tx_status_0\/q                      macrocell62     3350  11818  1044280  RISE       1
\IMU:BUART:sTX:TxSts\/status_0                 statusicell3    2937  14756  1044280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxSts\/clock                                statusicell3        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1046036p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q       macrocell45     1250   1250  1043898  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7020   8270  1046036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1047135p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q          macrocell46     1250   1250  1047135  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5921   7171  1047135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \IMU:BUART:txn\/main_3
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1047513p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1047513  RISE       1
\IMU:BUART:txn\/main_3                macrocell64     2303   9583  1047513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:tx_bitclk\/main_0
Capture Clock  : \IMU:BUART:tx_bitclk\/clock_0
Path slack     : 1048221p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1038476  RISE       1
\IMU:BUART:tx_bitclk\/main_0                 macrocell57     3195   8875  1048221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1048233p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                macrocell59     1250   1250  1036750  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4833   6083  1048233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_0
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1048278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1043898  RISE       1
\IMU:BUART:rx_load_fifo\/main_0    macrocell49   7568   8818  1048278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_0\/main_0
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1048278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1043898  RISE       1
\IMU:BUART:rx_state_0\/main_0      macrocell50   7568   8818  1048278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_2\/main_0
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1048278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1043898  RISE       1
\IMU:BUART:rx_state_2\/main_0      macrocell51   7568   8818  1048278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_3\/main_0
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1048278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1043898  RISE       1
\IMU:BUART:rx_state_3\/main_0      macrocell52   7568   8818  1048278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1048284p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                macrocell60     1250   1250  1037347  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4782   6032  1048284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:tx_state_0\/main_2
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1048628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8468
-------------------------------------   ---- 
End-of-path arrival time (ps)           8468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1044280  RISE       1
\IMU:BUART:tx_state_0\/main_2                  macrocell59     3188   8468  1048628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1049465p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1055396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q              macrocell44     1250   1250  1049465  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4681   5931  1049465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_2\/main_3
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1049551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell57   1250   1250  1036628  RISE       1
\IMU:BUART:tx_state_2\/main_3  macrocell61   6295   7545  1049551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_state_0\/main_8
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1049664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q      macrocell44   1250   1250  1049465  RISE       1
\IMU:BUART:rx_state_0\/main_8  macrocell50   6182   7432  1049664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1049984p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q                macrocell50     1250   1250  1046406  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3072   4322  1049984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1050271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q      macrocell45   1250   1250  1043898  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_0  macrocell53   5575   6825  1050271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_status_3\/main_0
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1050271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1043898  RISE       1
\IMU:BUART:rx_status_3\/main_0     macrocell54   5575   6825  1050271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_1\/main_1
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1050460p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell59   1250   1250  1036750  RISE       1
\IMU:BUART:tx_state_1\/main_1  macrocell60   5386   6636  1050460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:txn\/main_2
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1050460p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q  macrocell59   1250   1250  1036750  RISE       1
\IMU:BUART:txn\/main_2    macrocell64   5386   6636  1050460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_2\/main_1
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1050466p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell59   1250   1250  1036750  RISE       1
\IMU:BUART:tx_state_2\/main_1  macrocell61   5380   6630  1050466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_1\/main_3
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1050892p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell57   1250   1250  1036628  RISE       1
\IMU:BUART:tx_state_1\/main_3  macrocell60   4954   6204  1050892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:txn\/main_5
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1050892p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q  macrocell57   1250   1250  1036628  RISE       1
\IMU:BUART:txn\/main_5   macrocell64   4954   6204  1050892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_0\/main_4
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1050907p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell57   1250   1250  1036628  RISE       1
\IMU:BUART:tx_state_0\/main_4  macrocell59   4939   6189  1050907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_status_3\/main_2
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1050987p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1047135  RISE       1
\IMU:BUART:rx_status_3\/main_2  macrocell54   4859   6109  1050987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_2
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1050996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q   macrocell46   1250   1250  1047135  RISE       1
\IMU:BUART:rx_load_fifo\/main_2  macrocell49   4850   6100  1050996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_0\/main_2
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1050996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1047135  RISE       1
\IMU:BUART:rx_state_0\/main_2   macrocell50   4850   6100  1050996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_2\/main_2
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1050996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1047135  RISE       1
\IMU:BUART:rx_state_2\/main_2   macrocell51   4850   6100  1050996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_3\/main_2
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1050996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1047135  RISE       1
\IMU:BUART:rx_state_3\/main_2   macrocell52   4850   6100  1050996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_0\/main_1
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1051029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell59   1250   1250  1036750  RISE       1
\IMU:BUART:tx_state_0\/main_1  macrocell59   4817   6067  1051029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_status_3\/main_5
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1051250p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell44   1250   1250  1049465  RISE       1
\IMU:BUART:rx_status_3\/main_5  macrocell54   4596   5846  1051250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_0\/main_0
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1051626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell60   1250   1250  1037347  RISE       1
\IMU:BUART:tx_state_0\/main_0  macrocell59   4220   5470  1051626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1051769p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1051769  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_2   macrocell46   3217   5327  1051769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_0\/main_2
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1051777p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1051769  RISE       1
\IMU:BUART:pollcount_0\/main_2        macrocell43   3209   5319  1051777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_1\/main_2
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1051777p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1051769  RISE       1
\IMU:BUART:pollcount_1\/main_2        macrocell44   3209   5319  1051777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_2\/main_0
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1052030p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell60   1250   1250  1037347  RISE       1
\IMU:BUART:tx_state_2\/main_0  macrocell61   3816   5066  1052030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_1\/main_0
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052042p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell60   1250   1250  1037347  RISE       1
\IMU:BUART:tx_state_1\/main_0  macrocell60   3804   5054  1052042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:txn\/main_1
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052042p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q  macrocell60   1250   1250  1037347  RISE       1
\IMU:BUART:txn\/main_1    macrocell64   3804   5054  1052042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1052073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1052073  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_0   macrocell46   2913   5023  1052073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_0\/main_0
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1052080p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1052073  RISE       1
\IMU:BUART:pollcount_0\/main_0        macrocell43   2906   5016  1052080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_1\/main_0
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1052080p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1052073  RISE       1
\IMU:BUART:pollcount_1\/main_0        macrocell44   2906   5016  1052080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1052092p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1052092  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_1   macrocell46   2894   5004  1052092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_0\/main_1
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1052099p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1052092  RISE       1
\IMU:BUART:pollcount_0\/main_1        macrocell43   2887   4997  1052099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_1\/main_1
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1052099p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1052092  RISE       1
\IMU:BUART:pollcount_1\/main_1        macrocell44   2887   4997  1052099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_load_fifo\/main_5
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052669p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052669  RISE       1
\IMU:BUART:rx_load_fifo\/main_5       macrocell49   2318   4428  1052669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_0\/main_5
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052669p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052669  RISE       1
\IMU:BUART:rx_state_0\/main_5         macrocell50   2318   4428  1052669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_2\/main_5
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052669p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052669  RISE       1
\IMU:BUART:rx_state_2\/main_5         macrocell51   2318   4428  1052669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_3\/main_5
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052669p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052669  RISE       1
\IMU:BUART:rx_state_3\/main_5         macrocell52   2318   4428  1052669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_load_fifo\/main_7
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_load_fifo\/main_7       macrocell49   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_0\/main_7
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_state_0\/main_7         macrocell50   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_2\/main_7
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_state_2\/main_7         macrocell51   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_3\/main_7
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_state_3\/main_7         macrocell52   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_load_fifo\/main_6
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052673p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052673  RISE       1
\IMU:BUART:rx_load_fifo\/main_6       macrocell49   2313   4423  1052673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_0\/main_6
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052673p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052673  RISE       1
\IMU:BUART:rx_state_0\/main_6         macrocell50   2313   4423  1052673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_2\/main_6
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052673p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052673  RISE       1
\IMU:BUART:rx_state_2\/main_6         macrocell51   2313   4423  1052673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_3\/main_6
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052673p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052673  RISE       1
\IMU:BUART:rx_state_3\/main_6         macrocell52   2313   4423  1052673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_0\/main_3
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1052770p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell61   1250   1250  1038490  RISE       1
\IMU:BUART:tx_state_0\/main_3  macrocell59   3076   4326  1052770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_2\/main_2
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1052771p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell61   1250   1250  1038490  RISE       1
\IMU:BUART:tx_state_2\/main_2  macrocell61   3075   4325  1052771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1052779p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q               macrocell50   1250   1250  1046406  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_1  macrocell53   3067   4317  1052779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_status_3\/main_1
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1052779p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q        macrocell50   1250   1250  1046406  RISE       1
\IMU:BUART:rx_status_3\/main_1  macrocell54   3067   4317  1052779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_1\/main_2
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell61   1250   1250  1038490  RISE       1
\IMU:BUART:tx_state_1\/main_2  macrocell60   2964   4214  1052882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:txn\/main_4
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q  macrocell61   1250   1250  1038490  RISE       1
\IMU:BUART:txn\/main_4    macrocell64   2964   4214  1052882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_1
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052897p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q         macrocell50   1250   1250  1046406  RISE       1
\IMU:BUART:rx_load_fifo\/main_1  macrocell49   2949   4199  1052897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_0\/main_1
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052897p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell50   1250   1250  1046406  RISE       1
\IMU:BUART:rx_state_0\/main_1  macrocell50   2949   4199  1052897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_2\/main_1
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052897p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell50   1250   1250  1046406  RISE       1
\IMU:BUART:rx_state_2\/main_1  macrocell51   2949   4199  1052897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_3\/main_1
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052897p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell50   1250   1250  1046406  RISE       1
\IMU:BUART:rx_state_3\/main_1  macrocell52   2949   4199  1052897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:txn\/q
Path End       : \IMU:BUART:txn\/main_0
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1053065p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:txn\/q       macrocell64   1250   1250  1053065  RISE       1
\IMU:BUART:txn\/main_0  macrocell64   2781   4031  1053065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_4
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053258p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q         macrocell51   1250   1250  1046887  RISE       1
\IMU:BUART:rx_load_fifo\/main_4  macrocell49   2588   3838  1053258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_0\/main_4
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053258p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell51   1250   1250  1046887  RISE       1
\IMU:BUART:rx_state_0\/main_4  macrocell50   2588   3838  1053258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_2\/main_4
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053258p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell51   1250   1250  1046887  RISE       1
\IMU:BUART:rx_state_2\/main_4  macrocell51   2588   3838  1053258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_3\/main_4
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053258p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell51   1250   1250  1046887  RISE       1
\IMU:BUART:rx_state_3\/main_4  macrocell52   2588   3838  1053258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053260p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q               macrocell51   1250   1250  1046887  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_3  macrocell53   2586   3836  1053260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_status_3\/main_4
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053260p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q        macrocell51   1250   1250  1046887  RISE       1
\IMU:BUART:rx_status_3\/main_4  macrocell54   2586   3836  1053260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_3
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q         macrocell52   1250   1250  1046893  RISE       1
\IMU:BUART:rx_load_fifo\/main_3  macrocell49   2581   3831  1053265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_0\/main_3
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell52   1250   1250  1046893  RISE       1
\IMU:BUART:rx_state_0\/main_3  macrocell50   2581   3831  1053265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_2\/main_3
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell52   1250   1250  1046893  RISE       1
\IMU:BUART:rx_state_2\/main_3  macrocell51   2581   3831  1053265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_3\/main_3
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell52   1250   1250  1046893  RISE       1
\IMU:BUART:rx_state_3\/main_3  macrocell52   2581   3831  1053265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053266p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q               macrocell52   1250   1250  1046893  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_2  macrocell53   2580   3830  1053266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_status_3\/main_3
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053266p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q        macrocell52   1250   1250  1046893  RISE       1
\IMU:BUART:rx_status_3\/main_3  macrocell54   2580   3830  1053266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:pollcount_1\/main_3
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053326p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell44   1250   1250  1049465  RISE       1
\IMU:BUART:pollcount_1\/main_3  macrocell44   2520   3770  1053326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_last\/q
Path End       : \IMU:BUART:rx_state_2\/main_8
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053559p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_last\/q          macrocell48   1250   1250  1053559  RISE       1
\IMU:BUART:rx_state_2\/main_8  macrocell51   2287   3537  1053559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_0\/main_3
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1053618p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell43   1250   1250  1053618  RISE       1
\IMU:BUART:pollcount_0\/main_3  macrocell43   2228   3478  1053618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_1\/main_4
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053618p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell43   1250   1250  1053618  RISE       1
\IMU:BUART:pollcount_1\/main_4  macrocell44   2228   3478  1053618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_status_3\/q
Path End       : \IMU:BUART:sRX:RxSts\/status_3
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1054854p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_status_3\/q       macrocell54    1250   1250  1054854  RISE       1
\IMU:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  1054854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_load_fifo\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1055137p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1058676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_load_fifo\/q            macrocell49     1250   1250  1044611  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2289   3539  1055137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

