{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 13:08:06 2015 " "Info: Processing started: Thu Dec 10 13:08:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IT -c IT " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off IT -c IT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "IT EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"IT\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "Warning: No exact pin location assignment(s) for 53 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Halt " "Info: Pin Halt not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Halt } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 6 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Halt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[0\] " "Info: Pin Output\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[1\] " "Info: Pin Output\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[2\] " "Info: Pin Output\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[3\] " "Info: Pin Output\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[4\] " "Info: Pin Output\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[5\] " "Info: Pin Output\[5\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[5] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[6\] " "Info: Pin Output\[6\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[6] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[7\] " "Info: Pin Output\[7\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Output[7] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[0\] " "Info: Pin RAMout\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[1\] " "Info: Pin RAMout\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[2\] " "Info: Pin RAMout\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[3\] " "Info: Pin RAMout\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[4\] " "Info: Pin RAMout\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[5\] " "Info: Pin RAMout\[5\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[5] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[6\] " "Info: Pin RAMout\[6\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[6] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[7\] " "Info: Pin RAMout\[7\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { RAMout[7] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrIn\[0\] " "Info: Pin AddrIn\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrIn[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrIn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrIn\[1\] " "Info: Pin AddrIn\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrIn[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrIn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrIn\[2\] " "Info: Pin AddrIn\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrIn[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrIn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrIn\[3\] " "Info: Pin AddrIn\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrIn[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrIn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrIn\[4\] " "Info: Pin AddrIn\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrIn[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrIn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[0\] " "Info: Pin Din\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[1\] " "Info: Pin Din\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[2\] " "Info: Pin Din\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[3\] " "Info: Pin Din\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[4\] " "Info: Pin Din\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[5\] " "Info: Pin Din\[5\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[5] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[6\] " "Info: Pin Din\[6\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[6] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[7\] " "Info: Pin Din\[7\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Din[7] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 9 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outState\[0\] " "Info: Pin outState\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { outState[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 11 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { outState[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outState\[1\] " "Info: Pin outState\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { outState[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 11 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { outState[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outState\[2\] " "Info: Pin outState\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { outState[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 11 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { outState[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outState\[3\] " "Info: Pin outState\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { outState[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 11 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { outState[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "programEn " "Info: Pin programEn not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { programEn } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { programEn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Clock } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Reset } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[0\] " "Info: Pin Input\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[1\] " "Info: Pin Input\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[2\] " "Info: Pin Input\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[3\] " "Info: Pin Input\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[4\] " "Info: Pin Input\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[5\] " "Info: Pin Input\[5\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[5] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[6\] " "Info: Pin Input\[6\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[6] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[7\] " "Info: Pin Input\[7\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Input[7] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[0\] " "Info: Pin AddrSel\[0\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[0] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRload " "Info: Pin PRload not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { PRload } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRload } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[1\] " "Info: Pin AddrSel\[1\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[1] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[2\] " "Info: Pin AddrSel\[2\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[2] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[3\] " "Info: Pin AddrSel\[3\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[3] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AddrSel\[4\] " "Info: Pin AddrSel\[4\] not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { AddrSel[4] } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addrload " "Info: Pin Addrload not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Addrload } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addrload } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enter " "Info: Pin Enter not assigned to an exact location on the device" {  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Enter } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Clock } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node Reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/js/quartus ii/quartus/bin/pin_planner.ppl" { Reset } } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 17 34 0 " "Info: Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 17 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.579 ns memory register " "Info: Estimated most critical path is memory to register delay of 7.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a4~portb_address_reg4 1 MEM M4K_X17_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y14; Fanout = 1; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a4~portb_address_reg4'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a4~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[4\] 2 MEM M4K_X17_Y14 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y14; Fanout = 4; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[4\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a4~portb_address_reg4 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.322 ns) 4.612 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~341 3 COMB LAB_X18_Y16 2 " "Info: 3: + IC(0.916 ns) + CELL(0.322 ns) = 4.612 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~341'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[4] DP:dp1|SubOrAdd:SubAdd|Add0~341 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.517 ns) 6.189 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~343 4 COMB LAB_X18_Y14 2 " "Info: 4: + IC(1.060 ns) + CELL(0.517 ns) = 6.189 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~343'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~341 DP:dp1|SubOrAdd:SubAdd|Add0~343 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.269 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~346 5 COMB LAB_X18_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.269 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~346'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~346 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.349 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~349 6 COMB LAB_X18_Y14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 6.349 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~349'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~346 DP:dp1|SubOrAdd:SubAdd|Add0~349 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.807 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~351 7 COMB LAB_X18_Y14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.807 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~351'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~349 DP:dp1|SubOrAdd:SubAdd|Add0~351 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 7.483 ns DP:dp1\|nBitsRegister:Areg\|Q\[7\]~79 8 COMB LAB_X18_Y14 1 " "Info: 8: + IC(0.131 ns) + CELL(0.545 ns) = 7.483 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[7\]~79'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~351 DP:dp1|nBitsRegister:Areg|Q[7]~79 } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.579 ns DP:dp1\|nBitsRegister:Areg\|Q\[7\] 9 REG LAB_X18_Y14 5 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.579 ns; Loc. = LAB_X18_Y14; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[7\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp1|nBitsRegister:Areg|Q[7]~79 DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.472 ns ( 72.20 % ) " "Info: Total cell delay = 5.472 ns ( 72.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 27.80 % ) " "Info: Total interconnect delay = 2.107 ns ( 27.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.579 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a4~portb_address_reg4 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[4] DP:dp1|SubOrAdd:SubAdd|Add0~341 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~346 DP:dp1|SubOrAdd:SubAdd|Add0~349 DP:dp1|SubOrAdd:SubAdd|Add0~351 DP:dp1|nBitsRegister:Areg|Q[7]~79 DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Warning: Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Halt 0 " "Info: Pin \"Halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[0\] 0 " "Info: Pin \"Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[1\] 0 " "Info: Pin \"Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[2\] 0 " "Info: Pin \"Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[3\] 0 " "Info: Pin \"Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[4\] 0 " "Info: Pin \"Output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[5\] 0 " "Info: Pin \"Output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[6\] 0 " "Info: Pin \"Output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[7\] 0 " "Info: Pin \"Output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[0\] 0 " "Info: Pin \"RAMout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[1\] 0 " "Info: Pin \"RAMout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[2\] 0 " "Info: Pin \"RAMout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[3\] 0 " "Info: Pin \"RAMout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[4\] 0 " "Info: Pin \"RAMout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[5\] 0 " "Info: Pin \"RAMout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[6\] 0 " "Info: Pin \"RAMout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[7\] 0 " "Info: Pin \"RAMout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrIn\[0\] 0 " "Info: Pin \"AddrIn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrIn\[1\] 0 " "Info: Pin \"AddrIn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrIn\[2\] 0 " "Info: Pin \"AddrIn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrIn\[3\] 0 " "Info: Pin \"AddrIn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AddrIn\[4\] 0 " "Info: Pin \"AddrIn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[0\] 0 " "Info: Pin \"Din\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[1\] 0 " "Info: Pin \"Din\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[2\] 0 " "Info: Pin \"Din\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[3\] 0 " "Info: Pin \"Din\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[4\] 0 " "Info: Pin \"Din\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[5\] 0 " "Info: Pin \"Din\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[6\] 0 " "Info: Pin \"Din\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Din\[7\] 0 " "Info: Pin \"Din\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outState\[0\] 0 " "Info: Pin \"outState\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outState\[1\] 0 " "Info: Pin \"outState\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outState\[2\] 0 " "Info: Pin \"outState\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outState\[3\] 0 " "Info: Pin \"outState\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 13:08:11 2015 " "Info: Processing ended: Thu Dec 10 13:08:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
