0.6
2019.1
May 24 2019
14:51:52
/home/hs/Desktop/Lecture_chapter/chapter_10/matbi_dma_ip/matbi_axis_adder.v,1677605890,verilog,,,,matbi_axis_adder,,,,,,,,
/home/hs/Desktop/Lecture_chapter/chapter_10/matbi_dma_ip/matbi_dma_ip_control_s_axi.v,1677605890,verilog,,,,matbi_dma_ip_control_s_axi,,,,,,,,
/home/hs/Desktop/Lecture_chapter/chapter_10/matbi_dma_ip/matbi_dma_ip_top.v,1677605890,verilog,,,,matbi_dma_ip_top,,,,,,,,
/home/hs/Desktop/Lecture_chapter/chapter_10/matbi_dma_ip/matbi_dma_wrapper.v,1677605890,verilog,,,,matbi_dma_wrapper,,,,,,,,
/home/hs/Desktop/Lecture_chapter/chapter_10/matbi_peri_ip/matbi_skid_buffer.v,1677605890,verilog,,,,matbi_skid_buffer,,,,,,,,
/home/hs/Desktop/Lecture_chapter/chapter_10/matbi_peri_ip/matbi_sync_fifo.v,1677605890,verilog,,,,matbi_sync_fifo,,,,,,,,
/home/hs/Desktop/axi_prj/design_srcs/module_top.sv,1699349314,systemVerilog,,,,benes_top,,,,,,,,
/home/hs/Desktop/vivado_archieve/ip_repo/AXI4_stream_DMA_to_Module_1.0/hdl/AXI4_stream_DMA_to_Module_v1_0.v,1699379858,verilog,,,,AXI4_stream_DMA_to_Module_v1_0,,,,,,,,
/home/hs/Desktop/vivado_archieve/ip_repo/AXI4_stream_DMA_to_Module_1.0/hdl/AXI4_stream_DMA_to_Module_v1_0_S00_AXIS.v,1699380051,verilog,,,,AXI4_stream_DMA_to_Module_v1_0_S00_AXIS,,,,,,,,
