{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719347205414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719347205415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:26:45 2024 " "Processing started: Tue Jun 25 17:26:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719347205415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347205415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32 -c rv32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32 -c rv32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347205415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719347208703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719347208704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/controlador/main_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/controlador/main_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_control-arch_1 " "Found design unit 1: main_control-arch_1" {  } { { "hdl/controlador/main_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/main_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234699 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Found entity 1: main_control" {  } { { "hdl/controlador/main_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/main_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/controlador/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/controlador/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-arch_1 " "Found design unit 1: alu_control-arch_1" {  } { { "hdl/controlador/alu_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/alu_control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234718 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "hdl/controlador/alu_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/alu_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left-behavioral " "Found design unit 1: shift_left-behavioral" {  } { { "hdl/datapath/shift_left.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/shift_left.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234721 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "hdl/datapath/shift_left.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/shift_left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_1 " "Found design unit 1: reg-arch_1" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234725 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234725 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux hdl/datapath/mux.vhd " "Entity \"mux\" obtained from \"hdl/datapath/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "hdl/datapath/mux.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1719347234734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arq1 " "Found design unit 1: mux-arq1" {  } { { "hdl/datapath/mux.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234734 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "hdl/datapath/mux.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-arq_1 " "Found design unit 1: instruction_memory-arq_1" {  } { { "hdl/datapath/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/instruction_memory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234738 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "hdl/datapath/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-arch_1 " "Found design unit 1: imm_gen-arch_1" {  } { { "hdl/datapath/imm_gen.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/imm_gen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234743 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "hdl/datapath/imm_gen.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-arch_1 " "Found design unit 1: data_memory-arch_1" {  } { { "hdl/datapath/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/data_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234747 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "hdl/datapath/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_1 " "Found design unit 1: ula-arq_1" {  } { { "hdl/datapath/ula/ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "hdl/datapath/ula/ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/seletor_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/seletor_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_ula-arq_1 " "Found design unit 1: seletor_ula-arq_1" {  } { { "hdl/datapath/ula/seletor_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/seletor_ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234757 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_ula " "Found entity 1: seletor_ula" {  } { { "hdl/datapath/ula/seletor_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/seletor_ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_32bits-arq_1 " "Found design unit 1: slt_32bits-arq_1" {  } { { "hdl/datapath/ula/slt.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/slt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234760 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_32bits " "Found entity 1: slt_32bits" {  } { { "hdl/datapath/ula/slt.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/slt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bits-arq_1 " "Found design unit 1: or_32bits-arq_1" {  } { { "hdl/datapath/ula/or.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/or.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234764 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bits " "Found entity 1: or_32bits" {  } { { "hdl/datapath/ula/or.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/nor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/nor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bits-arq_1 " "Found design unit 1: nor_32bits-arq_1" {  } { { "hdl/datapath/ula/nor.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/nor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234768 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bits " "Found entity 1: nor_32bits" {  } { { "hdl/datapath/ula/nor.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/nor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bits-arq_1 " "Found design unit 1: and_32bits-arq_1" {  } { { "hdl/datapath/ula/and.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234772 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bits " "Found entity 1: and_32bits" {  } { { "hdl/datapath/ula/and.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arq_1 " "Found design unit 1: subtrator-arq_1" {  } { { "hdl/datapath/ula/subtrator.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234777 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "hdl/datapath/ula/subtrator.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arq_1 " "Found design unit 1: somador-arq_1" {  } { { "hdl/datapath/somador.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234782 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "hdl/datapath/somador.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch_1 " "Found design unit 1: reg_file-arch_1" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234787 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/mux32_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/mux32_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_32bit-Behavioral " "Found design unit 1: mux32_32bit-Behavioral" {  } { { "hdl/datapath/banco-de-registradores/mux32_32bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/mux32_32bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_32bit " "Found entity 1: mux32_32bit" {  } { { "hdl/datapath/banco-de-registradores/mux32_32bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/mux32_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-arch_1 " "Found design unit 1: decoder5to32-arch_1" {  } { { "hdl/datapath/banco-de-registradores/decoder5to32.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/decoder5to32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234801 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "hdl/datapath/banco-de-registradores/decoder5to32.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/decoder5to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/rv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_top-arch_1 " "Found design unit 1: rv32_top-arch_1" {  } { { "hdl/rv32_top.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234806 ""} { "Info" "ISGN_ENTITY_NAME" "1 rv32_top " "Found entity 1: rv32_top" {  } { { "hdl/rv32_top.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_rv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_rv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_rv32_top-arch_1 " "Found design unit 1: tb_rv32_top-arch_1" {  } { { "hdl/tb_rv32_top.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/tb_rv32_top.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234810 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_rv32_top " "Found entity 1: tb_rv32_top" {  } { { "hdl/tb_rv32_top.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/tb_rv32_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719347234810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347234810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32_top " "Elaborating entity \"rv32_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719347236215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:u_PC " "Elaborating entity \"reg\" for hierarchy \"reg:u_PC\"" {  } { { "hdl/rv32_top.vhd" "u_PC" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347238125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:u_INSTRUCTION " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:u_INSTRUCTION\"" {  } { { "hdl/rv32_top.vhd" "u_INSTRUCTION" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347238387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_control main_control:u_MAINCTRL " "Elaborating entity \"main_control\" for hierarchy \"main_control:u_MAINCTRL\"" {  } { { "hdl/rv32_top.vhd" "u_MAINCTRL" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347238572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:u_REGFILE " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:u_REGFILE\"" {  } { { "hdl/rv32_top.vhd" "u_REGFILE" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347238592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 reg_file:u_REGFILE\|decoder5to32:u_DEC " "Elaborating entity \"decoder5to32\" for hierarchy \"reg_file:u_REGFILE\|decoder5to32:u_DEC\"" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "u_DEC" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/reg_file.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347238836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_32bit reg_file:u_REGFILE\|mux32_32bit:u_MUX_READ_DATA1 " "Elaborating entity \"mux32_32bit\" for hierarchy \"reg_file:u_REGFILE\|mux32_32bit:u_MUX_READ_DATA1\"" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "u_MUX_READ_DATA1" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/reg_file.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347238928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:u_IMMGEN " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:u_IMMGEN\"" {  } { { "hdl/rv32_top.vhd" "u_IMMGEN" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:u_MUX_IMM " "Elaborating entity \"mux\" for hierarchy \"mux:u_MUX_IMM\"" {  } { { "hdl/rv32_top.vhd" "u_MUX_IMM" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:u_ALUCTRL " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:u_ALUCTRL\"" {  } { { "hdl/rv32_top.vhd" "u_ALUCTRL" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:u_ALU " "Elaborating entity \"ula\" for hierarchy \"ula:u_ALU\"" {  } { { "hdl/rv32_top.vhd" "u_ALU" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bits ula:u_ALU\|and_32bits:u_AND " "Elaborating entity \"and_32bits\" for hierarchy \"ula:u_ALU\|and_32bits:u_AND\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_AND" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bits ula:u_ALU\|or_32bits:u_OR " "Elaborating entity \"or_32bits\" for hierarchy \"ula:u_ALU\|or_32bits:u_OR\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_OR" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ula:u_ALU\|somador:u_SOMA " "Elaborating entity \"somador\" for hierarchy \"ula:u_ALU\|somador:u_SOMA\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_SOMA" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ula:u_ALU\|subtrator:u_SUB " "Elaborating entity \"subtrator\" for hierarchy \"ula:u_ALU\|subtrator:u_SUB\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_SUB" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_32bits ula:u_ALU\|slt_32bits:u_SLT " "Elaborating entity \"slt_32bits\" for hierarchy \"ula:u_ALU\|slt_32bits:u_SLT\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_SLT" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bits ula:u_ALU\|nor_32bits:u_NOR " "Elaborating entity \"nor_32bits\" for hierarchy \"ula:u_ALU\|nor_32bits:u_NOR\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_NOR" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_ula ula:u_ALU\|seletor_ula:u_SELETOR " "Elaborating entity \"seletor_ula\" for hierarchy \"ula:u_ALU\|seletor_ula:u_SELETOR\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_SELETOR" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:u_DATA " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:u_DATA\"" {  } { { "hdl/rv32_top.vhd" "u_DATA" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:u_SHIFT " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:u_SHIFT\"" {  } { { "hdl/rv32_top.vhd" "u_SHIFT" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347239500 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:u_DATA\|memory " "RAM logic \"data_memory:u_DATA\|memory\" is uninferred due to asynchronous read logic" {  } { { "hdl/datapath/data_memory.vhd" "memory" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/data_memory.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719347243153 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719347243153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719347303275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719347326223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719347363907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719347363907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24483 " "Implemented 24483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719347391400 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719347391400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24449 " "Implemented 24449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719347391400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719347391400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719347391671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:29:51 2024 " "Processing ended: Tue Jun 25 17:29:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719347391671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719347391671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719347391671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719347391671 ""}
