{"sha": "7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzcwNmYyZjMxMmE4N2IwYzg1MDljY2NjOTg2ZDYzNzJkY2QyZmJjZg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-09-18T19:50:45Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-09-18T19:50:45Z"}, "message": "i386: Restore Skylake SImode hard register store cost\n\nOn Skylake, we should move integer register to SSE register without\ngoing through memory.  This patch restores Skylake SImode hard register\nstore cost to 6.\n\ngcc/\n\n\tPR target/90878\n\t* config/i386/x86-tune-costs.h (skylake_cost): Restore SImode\n\thard register store cost to 6.\n\ngcc/testsuite/\n\n\tPR target/90878\n\t* gcc.target/i386/pr90878.c: New test.\n\nFrom-SVN: r275906", "tree": {"sha": "788bd7394248161c4b427da2b17af48c521508e8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/788bd7394248161c4b427da2b17af48c521508e8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "101a0841b6fad201172e90f716d6c1866d7b0a36", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/101a0841b6fad201172e90f716d6c1866d7b0a36", "html_url": "https://github.com/Rust-GCC/gccrs/commit/101a0841b6fad201172e90f716d6c1866d7b0a36"}], "stats": {"total": 38, "additions": 37, "deletions": 1}, "files": [{"sha": "0a20e8644dba130168b5aa63d2a429f73f48def1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "patch": "@@ -1,3 +1,9 @@\n+2019-09-18  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/90878\n+\t* config/i386/x86-tune-costs.h (skylake_cost): Restore SImode\n+\thard register store cost to 6.\n+\n 2019-09-18  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/91446"}, {"sha": "8e6f4b5d3ea500a2a02f4d628fc8fdf71d78039c", "filename": "gcc/config/i386/x86-tune-costs.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h?ref=7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "patch": "@@ -1594,7 +1594,7 @@ struct processor_costs skylake_cost = {\n   {4, 4, 4},\t\t\t\t/* cost of loading integer registers\n \t\t\t\t\t   in QImode, HImode and SImode.\n \t\t\t\t\t   Relative to reg-reg move (2).  */\n-  {6, 6, 3},\t\t\t\t/* cost of storing integer registers */\n+  {6, 6, 6},\t\t\t\t/* cost of storing integer registers */\n   2,\t\t\t\t\t/* cost of reg,reg fld/fst */\n   {6, 6, 8},\t\t\t\t/* cost of loading fp registers\n \t\t\t\t\t   in SFmode, DFmode and XFmode */"}, {"sha": "48e91d9f8ca7a51c8dbc92d1073bc39d488aece8", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "patch": "@@ -1,3 +1,8 @@\n+2019-09-18  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/90878\n+\t* gcc.target/i386/pr90878.c: New test.\n+\n 2019-09-18  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/91446"}, {"sha": "18dd64bdaa7a75bf112105bbe3f40ed8825d9e1a", "filename": "gcc/testsuite/gcc.target/i386/pr90878.c", "status": "added", "additions": 25, "deletions": 0, "changes": 25, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr90878.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7706f2f312a87b0c8509cccc986d6372dcd2fbcf/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr90878.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr90878.c?ref=7706f2f312a87b0c8509cccc986d6372dcd2fbcf", "patch": "@@ -0,0 +1,25 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-O2 -march=skylake\" } */\n+\n+union ieee754_float\n+  {\n+    float f;\n+\n+    struct\n+      {\n+\tunsigned int mantissa:23;\n+\tunsigned int exponent:8;\n+\tunsigned int negative:1;\n+      } ieee;\n+};\n+\n+double\n+foo (float f)\n+{\n+  union ieee754_float u;\n+  u.f = f;\n+  u.ieee.negative = 0;\n+  return u.f;\n+}\n+\n+/* { dg-final { scan-assembler-not \"vcvtss2sd\\[^\\\\n\\]*\\\\\\(%.sp\\\\\\)\" } } */"}]}