







.version 5.0
.target sm_61
.address_size 64

.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];
.global .align 1 .b8 $str[1];
.global .align 1 .b8 $str1[73] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 115, 105, 110, 103, 108, 101, 95, 105, 110, 116, 101, 114, 95, 98, 108, 111, 99, 107, 95, 114, 101, 100, 117, 99, 101, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};
.global .align 1 .b8 $str2[59] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 105, 110, 116, 114, 97, 95, 98, 108, 111, 99, 107, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0[104]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<49>;
.reg .b16 %rs<4>;
.reg .b32 %r<208>;
.reg .f64 %fd<53>;
.reg .b64 %rd<145>;


mov.u64 %rd144, __local_depot0;
cvta.local.u64 %SP, %rd144;
ld.param.v2.u32 {%r43, %r44}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+40];
ld.param.u64 %rd26, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+96];
ld.param.u64 %rd24, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+80];
ld.param.u64 %rd23, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+64];
ld.param.u64 %rd19, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+8];
ld.param.u64 %rd25, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+88];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_3MaxIdSA_EESH_EEEEvT__param_0+72];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r207, %tid.y;
shl.b32 %r48, %r207, 1;
mul.wide.u32 %rd27, %r48, 4;
mov.u64 %rd28, sh;
add.s64 %rd29, %rd28, %rd27;
mov.u64 %rd30, -4503599627370497;
st.shared.u64 [%rd29], %rd30;
mov.u32 %r49, %nctaid.x;
setp.eq.s32	%p3, %r49, 0;
mov.u32 %r200, 0;
mov.u32 %r199, %r200;
@%p3 bra BB0_2;

mov.u32 %r50, %ctaid.x;
not.b32 %r51, %r45;
add.s32 %r52, %r46, %r51;
add.s32 %r54, %r52, %r49;
div.s32 %r55, %r54, %r49;
add.s32 %r56, %r55, %r44;
not.b32 %r57, %r44;
and.b32 %r58, %r56, %r57;
mad.lo.s32 %r59, %r58, %r50, %r45;
add.s32 %r60, %r59, %r58;
min.s32 %r199, %r46, %r59;
min.s32 %r200, %r46, %r60;

BB0_2:
add.s32 %r201, %r199, %r207;
mov.f64 %fd49, 0dFFEFFFFFFFFFFFFF;
setp.ge.s32	%p4, %r201, %r200;
@%p4 bra BB0_7;

cvta.to.global.u64 %rd2, %rd19;
mov.f64 %fd50, 0dFFEFFFFFFFFFFFFF;

BB0_4:
mov.f64 %fd46, %fd50;
mov.f64 %fd1, %fd46;
mul.wide.s32 %rd31, %r201, 8;
add.s64 %rd32, %rd2, %rd31;
ld.global.f64 %fd11, [%rd32];
abs.f64 %fd2, %fd11;
setp.leu.f64	%p5, %fd2, %fd1;
mov.f64 %fd51, %fd1;
@%p5 bra BB0_6;

mov.u32 %r62, %tid.y;
shl.b32 %r63, %r62, 1;
mul.wide.u32 %rd33, %r63, 4;
add.s64 %rd35, %rd28, %rd33;
st.shared.f64 [%rd35], %fd2;
mov.f64 %fd51, %fd2;

BB0_6:
mov.f64 %fd50, %fd51;
mov.u32 %r64, %ntid.y;
add.s32 %r201, %r64, %r201;
setp.lt.s32	%p6, %r201, %r200;
mov.f64 %fd49, %fd50;
@%p6 bra BB0_4;

BB0_7:
add.u64 %rd36, %SP, 0;
cvta.to.local.u64 %rd37, %rd36;
st.local.f64 [%rd37], %fd49;
bar.sync 0;
mov.u32 %r202, %ntid.x;
mul.lo.s32 %r66, %r202, %r207;
cvt.u64.u32	%rd38, %r66;
mov.u32 %r67, %tid.x;
cvt.u64.u32	%rd39, %r67;
add.s64 %rd40, %rd38, %rd39;
shl.b64 %rd41, %rd40, 3;
add.s64 %rd3, %rd28, %rd41;
st.shared.f64 [%rd3], %fd49;
add.s32 %r9, %r66, %r67;
and.b32 %r10, %r9, 31;
setp.gt.s32	%p7, %r202, 31;
@%p7 bra BB0_12;

BB0_8:
add.s32 %r68, %r202, %r10;
setp.gt.s32	%p8, %r68, 31;
@%p8 bra BB0_11;

cvt.s64.s32	%rd43, %r202;
mov.u32 %r70, %ntid.x;
mul.lo.s32 %r71, %r70, %r207;
cvt.u64.u32	%rd44, %r71;
add.s64 %rd46, %rd44, %rd39;
add.s64 %rd47, %rd43, %rd46;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd50, %rd28, %rd48;
ld.volatile.shared.f64 %fd12, [%rd3];
ld.volatile.shared.f64 %fd13, [%rd50];
setp.leu.f64	%p9, %fd13, %fd12;
@%p9 bra BB0_11;

ld.volatile.shared.f64 %fd14, [%rd50];
st.volatile.shared.f64 [%rd3], %fd14;

BB0_11:
membar.cta;
shl.b32 %r202, %r202, 1;
setp.lt.s32	%p10, %r202, 32;
@%p10 bra BB0_8;

BB0_12:
neg.s32 %r77, %r10;
cvt.s64.s32	%rd59, %r77;
mov.u32 %r79, %ntid.x;
mul.lo.s32 %r13, %r79, %r207;
cvt.u64.u32	%rd60, %r13;
add.s64 %rd62, %rd60, %rd39;
add.s64 %rd63, %rd59, %rd62;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd66, %rd28, %rd64;
ld.shared.f64 %fd15, [%rd66];
st.shared.f64 [%rd3], %fd15;
bar.sync 0;
setp.gt.u32	%p11, %r13, 31;
@%p11 bra BB0_22;

mov.u32 %r82, %tid.y;
mad.lo.s32 %r84, %r79, %r82, %r67;
shl.b32 %r85, %r84, 5;
mov.u32 %r86, %ntid.y;
mul.lo.s32 %r87, %r86, %r79;
setp.ge.u32	%p12, %r85, %r87;
@%p12 bra BB0_15;

mul.wide.u32 %rd67, %r85, 8;
add.s64 %rd69, %rd28, %rd67;
ld.shared.f64 %fd16, [%rd69];
st.shared.f64 [%rd3], %fd16;

BB0_15:
membar.cta;
mov.u32 %r203, 1;
setp.lt.u32	%p13, %r87, 64;
@%p13 bra BB0_20;

BB0_16:
add.s32 %r97, %r203, %r10;
setp.gt.s32	%p14, %r97, 31;
@%p14 bra BB0_19;

cvt.s64.s32	%rd70, %r203;
mul.lo.s32 %r100, %r79, %r82;
cvt.u64.u32	%rd71, %r100;
add.s64 %rd73, %rd71, %rd39;
add.s64 %rd74, %rd70, %rd73;
shl.b64 %rd75, %rd74, 3;
add.s64 %rd77, %rd28, %rd75;
ld.volatile.shared.f64 %fd17, [%rd3];
ld.volatile.shared.f64 %fd18, [%rd77];
setp.leu.f64	%p15, %fd18, %fd17;
@%p15 bra BB0_19;

ld.volatile.shared.f64 %fd19, [%rd77];
st.volatile.shared.f64 [%rd3], %fd19;

BB0_19:
membar.cta;
shr.u32 %r109, %r87, 5;
shl.b32 %r203, %r203, 1;
setp.lt.s32	%p16, %r203, %r109;
@%p16 bra BB0_16;

BB0_20:
mul.lo.s32 %r113, %r79, %r82;
add.s32 %r114, %r113, %r67;
and.b32 %r115, %r114, 31;
neg.s32 %r116, %r115;
cvt.s64.s32	%rd86, %r116;
cvt.u64.u32	%rd87, %r113;
add.s64 %rd89, %rd87, %rd39;
add.s64 %rd90, %rd86, %rd89;
shl.b64 %rd91, %rd90, 3;
add.s64 %rd93, %rd28, %rd91;
ld.shared.f64 %fd20, [%rd93];
st.shared.f64 [%rd3], %fd20;
neg.s32 %r117, %r82;
setp.ne.s32	%p17, %r67, %r117;
@%p17 bra BB0_22;

ld.shared.f64 %fd21, [sh];
mov.u32 %r118, %ctaid.x;
cvta.to.global.u64 %rd94, %rd24;
mul.wide.u32 %rd95, %r118, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.f64 [%rd96], %fd21;

BB0_22:
neg.s32 %r17, %r207;
bar.sync 0;
mov.u32 %r204, 0;
setp.ne.s32	%p18, %r67, %r17;
@%p18 bra BB0_24;

membar.gl;
atom.global.add.u32 %r122, [%rd1], 1;
add.s32 %r204, %r122, 1;

BB0_24:
setp.eq.s32	%p19, %r204, %r49;
selp.u32	%r20, 1, 0, %p19;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r20, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r21, 1, 0, %p2; 
}
setp.eq.s32	%p21, %r21, 0;
mov.pred %p48, -1;
@%p21 bra BB0_55;

mov.u32 %r124, 0;
st.global.u32 [%rd1], %r124;
st.local.u64 [%rd37], %rd30;
mad.lo.s32 %r128, %r79, %r207, %r67;
mov.f64 %fd52, 0dFFEFFFFFFFFFFFFF;
setp.ge.s32	%p22, %r128, %r49;
@%p22 bra BB0_30;

mov.u32 %r130, %ntid.y;
mul.lo.s32 %r22, %r130, %r79;
mov.u32 %r205, %r128;

BB0_27:
mov.u32 %r24, %r205;
cvta.to.global.u64 %rd100, %rd24;
mul.wide.s32 %rd101, %r24, 8;
add.s64 %rd7, %rd100, %rd101;
ld.local.f64 %fd52, [%rd37];
ld.volatile.global.f64 %fd23, [%rd7];
setp.leu.f64	%p23, %fd23, %fd52;
@%p23 bra BB0_29;

ld.volatile.global.f64 %fd52, [%rd7];
st.local.f64 [%rd37], %fd52;

BB0_29:
add.s32 %r25, %r22, %r24;
setp.lt.s32	%p24, %r25, %r49;
mov.u32 %r205, %r25;
@%p24 bra BB0_27;

BB0_30:
mov.u32 %r26, %ntid.y;
st.shared.f64 [%rd3], %fd52;
and.b32 %r27, %r128, 31;
add.s32 %r139, %r27, 1;
setp.gt.u32	%p25, %r139, 31;
@%p25 bra BB0_33;

ld.volatile.shared.f64 %fd24, [%rd3];
ld.volatile.shared.f64 %fd25, [%rd3+8];
setp.leu.f64	%p26, %fd25, %fd24;
@%p26 bra BB0_33;

ld.volatile.shared.f64 %fd26, [%rd3+8];
st.volatile.shared.f64 [%rd3], %fd26;

BB0_33:
membar.cta;
add.s32 %r145, %r27, 2;
setp.gt.u32	%p27, %r145, 31;
@%p27 bra BB0_36;

ld.volatile.shared.f64 %fd27, [%rd3];
ld.volatile.shared.f64 %fd28, [%rd3+16];
setp.leu.f64	%p28, %fd28, %fd27;
@%p28 bra BB0_36;

ld.volatile.shared.f64 %fd29, [%rd3+16];
st.volatile.shared.f64 [%rd3], %fd29;

BB0_36:
membar.cta;
add.s32 %r151, %r27, 4;
setp.gt.u32	%p29, %r151, 31;
@%p29 bra BB0_39;

ld.volatile.shared.f64 %fd30, [%rd3];
ld.volatile.shared.f64 %fd31, [%rd3+32];
setp.leu.f64	%p30, %fd31, %fd30;
@%p30 bra BB0_39;

ld.volatile.shared.f64 %fd32, [%rd3+32];
st.volatile.shared.f64 [%rd3], %fd32;

BB0_39:
membar.cta;
add.s32 %r157, %r27, 8;
setp.gt.u32	%p31, %r157, 31;
@%p31 bra BB0_42;

ld.volatile.shared.f64 %fd33, [%rd3];
ld.volatile.shared.f64 %fd34, [%rd3+64];
setp.leu.f64	%p32, %fd34, %fd33;
@%p32 bra BB0_42;

ld.volatile.shared.f64 %fd35, [%rd3+64];
st.volatile.shared.f64 [%rd3], %fd35;

BB0_42:
membar.cta;
add.s32 %r163, %r27, 16;
setp.gt.u32	%p33, %r163, 31;
@%p33 bra BB0_45;

ld.volatile.shared.f64 %fd36, [%rd3];
ld.volatile.shared.f64 %fd37, [%rd3+128];
setp.leu.f64	%p34, %fd37, %fd36;
@%p34 bra BB0_45;

ld.volatile.shared.f64 %fd38, [%rd3+128];
st.volatile.shared.f64 [%rd3], %fd38;

BB0_45:
setp.lt.u32	%p1, %r13, 32;
membar.cta;
add.s32 %r168, %r13, %r67;
and.b32 %r169, %r168, 31;
neg.s32 %r170, %r169;
cvt.s64.s32	%rd106, %r170;
add.s64 %rd110, %rd106, %rd62;
shl.b64 %rd111, %rd110, 3;
add.s64 %rd113, %rd28, %rd111;
ld.shared.f64 %fd39, [%rd113];
st.shared.f64 [%rd3], %fd39;
bar.sync 0;
mov.pred %p48, 0;
@!%p1 bra BB0_55;
bra.uni BB0_46;

BB0_46:
mul.lo.s32 %r28, %r26, %r79;
shl.b32 %r175, %r128, 5;
setp.ge.u32	%p36, %r175, %r28;
@%p36 bra BB0_48;

mul.wide.u32 %rd114, %r175, 8;
add.s64 %rd116, %rd28, %rd114;
ld.shared.f64 %fd40, [%rd116];
st.shared.f64 [%rd3], %fd40;

BB0_48:
membar.cta;
shr.u32 %r29, %r28, 5;
mov.u32 %r206, 1;
setp.lt.u32	%p37, %r28, 64;
@%p37 bra BB0_53;

BB0_49:
add.s32 %r182, %r206, %r27;
setp.gt.s32	%p38, %r182, 31;
@%p38 bra BB0_52;

cvt.s64.s32	%rd117, %r206;
add.s64 %rd121, %rd117, %rd62;
shl.b64 %rd122, %rd121, 3;
add.s64 %rd13, %rd28, %rd122;
ld.volatile.shared.f64 %fd41, [%rd3];
ld.volatile.shared.f64 %fd42, [%rd13];
setp.leu.f64	%p39, %fd42, %fd41;
@%p39 bra BB0_52;

ld.volatile.shared.f64 %fd43, [%rd13];
st.volatile.shared.f64 [%rd3], %fd43;

BB0_52:
membar.cta;
shl.b32 %r206, %r206, 1;
setp.lt.s32	%p40, %r206, %r29;
@%p40 bra BB0_49;

BB0_53:
ld.shared.f64 %fd44, [%rd113];
st.shared.f64 [%rd3], %fd44;
@%p18 bra BB0_55;

add.s32 %r195, %r26, -1;
mul.wide.u32 %rd132, %r195, 8;
add.s64 %rd134, %rd28, %rd132;
ld.shared.f64 %fd45, [sh];
st.shared.f64 [%rd134], %fd45;

BB0_55:
@%p48 bra BB0_61;

mov.u32 %r32, %ntid.y;
setp.eq.s16	%p44, %rs2, 0;
@%p44 bra BB0_58;

cvta.to.global.u64 %rd143, %rd23;
bra.uni BB0_59;

BB0_58:
setp.eq.s64	%p45, %rd26, 0;
selp.b64	%rd135, %rd24, %rd26, %p45;
cvta.to.global.u64 %rd143, %rd135;

BB0_59:
add.s32 %r196, %r32, 2147483647;
shl.b32 %r197, %r196, 1;
cvt.u64.u32	%rd17, %r197;
setp.gt.u32	%p46, %r207, 1;
@%p46 bra BB0_61;

BB0_60:
cvt.u64.u32	%rd136, %r207;
add.s64 %rd137, %rd136, %rd17;
shl.b64 %rd138, %rd137, 2;
add.s64 %rd140, %rd28, %rd138;
ld.shared.u32 %r198, [%rd140];
mul.wide.u32 %rd141, %r207, 4;
add.s64 %rd142, %rd143, %rd141;
st.global.u32 [%rd142], %r198;
add.s32 %r207, %r207, %r32;
setp.lt.u32	%p47, %r207, 2;
@%p47 bra BB0_60;

BB0_61:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl29MV_NrmInf_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl29MV_NrmInf_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0[128]
)
{
.local .align 1 .b8 __local_depot1[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<129>;
.reg .b16 %rs<4>;
.reg .b32 %r<396>;
.reg .f64 %fd<67>;
.reg .b64 %rd<267>;


mov.u64 %rd266, __local_depot1;
cvta.local.u64 %SP, %rd266;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl29MV_NrmInf_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd129, [%rd1+104];
cvta.to.global.u64 %rd2, %rd129;
ld.param.u32 %r1, [%rd1];
shl.b32 %r88, %r1, 1;
and.b32 %r2, %r88, 1073741822;
mov.u32 %r378, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB1_3;

mul.lo.s32 %r92, %r378, %r2;
mul.wide.u32 %rd130, %r92, 4;
mov.u64 %rd131, sh;
add.s64 %rd239, %rd131, %rd130;
mov.u32 %r361, 0;

BB1_2:
mov.u64 %rd132, -4503599627370497;
st.shared.u64 [%rd239], %rd132;
add.s64 %rd239, %rd239, 8;
add.s32 %r361, %r361, 1;
setp.lt.s32	%p3, %r361, %r1;
@%p3 bra BB1_2;

BB1_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r363, 0;
mov.u32 %r362, %r363;
@%p4 bra BB1_5;

ld.param.v2.u32 {%r95, %r96}, [%rd1+64];
ld.param.u32 %r99, [%rd1+76];
mov.u32 %r100, %ctaid.x;
not.b32 %r101, %r95;
add.s32 %r102, %r96, %r101;
add.s32 %r103, %r102, %r6;
div.s32 %r104, %r103, %r6;
add.s32 %r105, %r104, %r99;
not.b32 %r106, %r99;
and.b32 %r107, %r105, %r106;
mad.lo.s32 %r108, %r107, %r100, %r95;
add.s32 %r109, %r108, %r107;
min.s32 %r362, %r96, %r108;
min.s32 %r363, %r96, %r109;

BB1_5:
add.s32 %r364, %r362, %r378;
setp.ge.s32	%p5, %r364, %r363;
@%p5 bra BB1_12;

ld.param.u64 %rd133, [%rd1+16];
cvta.to.global.u64 %rd6, %rd133;
ld.param.u64 %rd134, [%rd1+40];
add.s32 %r12, %r378, %r362;
shl.b64 %rd7, %rd134, 3;
mov.u32 %r110, 0;
mov.u32 %r367, %r110;

BB1_7:
mov.u32 %r114, %tid.y;
mul.lo.s32 %r115, %r114, %r2;
mul.wide.u32 %rd135, %r115, 4;
mov.u64 %rd136, sh;
add.s64 %rd240, %rd136, %rd135;
mov.u32 %r116, %ntid.y;
mad.lo.s32 %r117, %r116, %r367, %r12;
mul.wide.s32 %rd137, %r117, 8;
add.s64 %rd241, %rd6, %rd137;
mov.u32 %r366, %r110;
@%p2 bra BB1_11;

BB1_8:
mov.u32 %r15, %r366;
ld.global.f64 %fd2, [%rd241];
abs.f64 %fd1, %fd2;
ld.shared.f64 %fd3, [%rd240];
setp.leu.f64	%p7, %fd1, %fd3;
@%p7 bra BB1_10;

st.shared.f64 [%rd240], %fd1;

BB1_10:
add.s64 %rd241, %rd241, %rd7;
add.s64 %rd240, %rd240, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p8, %r16, %r1;
mov.u32 %r366, %r16;
@%p8 bra BB1_8;

BB1_11:
add.s32 %r364, %r116, %r364;
setp.lt.s32	%p9, %r364, %r363;
add.s32 %r367, %r367, 1;
@%p9 bra BB1_7;

BB1_12:
mov.u32 %r119, %ntid.y;
neg.s32 %r120, %r119;
and.b32 %r121, %r119, %r120;
clz.b32 %r19, %r121;
add.s32 %r20, %r119, -1;
and.b32 %r122, %r20, %r119;
setp.eq.s32	%p10, %r122, 0;
@%p10 bra BB1_14;

add.u64 %rd138, %SP, 0;
cvta.to.local.u64 %rd139, %rd138;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd139], %rs1;
mov.u64 %rd140, $str1;
cvta.global.u64 %rd141, %rd140;
mov.u32 %r123, 0;
mov.u64 %rd142, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd141;
.param .b64 param1;
st.param.b64	[param1+0], %rd138;
.param .b32 param2;
st.param.b32	[param2+0], %r123;
.param .b64 param3;
st.param.b64	[param3+0], %rd138;
.param .b64 param4;
st.param.b64	[param4+0], %rd142;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd139], %rs1;
mov.u64 %rd143, $str2;
cvta.global.u64 %rd144, %rd143;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd144;
.param .b64 param1;
st.param.b64	[param1+0], %rd138;
.param .b32 param2;
st.param.b32	[param2+0], %r123;
.param .b64 param3;
st.param.b64	[param3+0], %rd138;
.param .b64 param4;
st.param.b64	[param4+0], %rd142;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_14:
xor.b32 %r21, %r20, %r378;
membar.cta;
and.b32 %r125, %r378, 1;
setp.eq.b32	%p11, %r125, 1;
and.b32 %r126, %r20, 1;
setp.eq.b32	%p12, %r126, 1;
xor.pred %p13, %p12, %p11;
@%p13 bra BB1_20;

@%p2 bra BB1_20;

mov.u32 %r128, %tid.y;
mul.lo.s32 %r129, %r1, %r128;
mul.wide.u32 %rd145, %r129, 8;
mov.u64 %rd146, sh;
add.s64 %rd242, %rd146, %rd145;
mul.wide.u32 %rd147, %r1, 8;
neg.s64 %rd15, %rd147;
mov.u32 %r368, 0;

BB1_17:
add.s64 %rd17, %rd242, %rd15;
ld.volatile.shared.f64 %fd4, [%rd17];
ld.volatile.shared.f64 %fd5, [%rd242];
setp.geu.f64	%p15, %fd5, %fd4;
@%p15 bra BB1_19;

ld.volatile.shared.f64 %fd6, [%rd17];
st.volatile.shared.f64 [%rd242], %fd6;

BB1_19:
add.s32 %r368, %r368, 1;
add.s64 %rd242, %rd242, 8;
setp.lt.s32	%p16, %r368, %r1;
@%p16 bra BB1_17;

BB1_20:
membar.cta;
and.b32 %r130, %r21, 3;
setp.ne.s32	%p17, %r130, 0;
@%p17 bra BB1_26;

@%p2 bra BB1_26;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd148, %r133, 8;
mov.u64 %rd149, sh;
add.s64 %rd243, %rd149, %rd148;
mul.wide.u32 %rd150, %r88, 8;
neg.s64 %rd20, %rd150;
mov.u32 %r369, 0;

BB1_23:
add.s64 %rd22, %rd243, %rd20;
ld.volatile.shared.f64 %fd7, [%rd22];
ld.volatile.shared.f64 %fd8, [%rd243];
setp.geu.f64	%p19, %fd8, %fd7;
@%p19 bra BB1_25;

ld.volatile.shared.f64 %fd9, [%rd22];
st.volatile.shared.f64 [%rd243], %fd9;

BB1_25:
add.s32 %r369, %r369, 1;
add.s64 %rd243, %rd243, 8;
setp.lt.s32	%p20, %r369, %r1;
@%p20 bra BB1_23;

BB1_26:
membar.cta;
and.b32 %r135, %r21, 7;
setp.ne.s32	%p21, %r135, 0;
@%p21 bra BB1_32;

@%p2 bra BB1_32;

mov.u32 %r137, %tid.y;
mul.lo.s32 %r138, %r1, %r137;
mul.wide.u32 %rd151, %r138, 8;
mov.u64 %rd152, sh;
add.s64 %rd244, %rd152, %rd151;
mov.u32 %r370, 0;

BB1_29:
shl.b32 %r139, %r1, 2;
mul.wide.u32 %rd153, %r139, 8;
sub.s64 %rd26, %rd244, %rd153;
ld.volatile.shared.f64 %fd10, [%rd26];
ld.volatile.shared.f64 %fd11, [%rd244];
setp.geu.f64	%p23, %fd11, %fd10;
@%p23 bra BB1_31;

ld.volatile.shared.f64 %fd12, [%rd26];
st.volatile.shared.f64 [%rd244], %fd12;

BB1_31:
add.s32 %r370, %r370, 1;
add.s64 %rd244, %rd244, 8;
setp.lt.s32	%p24, %r370, %r1;
@%p24 bra BB1_29;

BB1_32:
membar.cta;
and.b32 %r144, %r21, 15;
setp.ne.s32	%p25, %r144, 0;
@%p25 bra BB1_38;

@%p2 bra BB1_38;

mov.u32 %r146, %tid.y;
mul.lo.s32 %r147, %r1, %r146;
mul.wide.u32 %rd154, %r147, 8;
mov.u64 %rd155, sh;
add.s64 %rd245, %rd155, %rd154;
mov.u32 %r371, 0;

BB1_35:
shl.b32 %r148, %r1, 3;
mul.wide.u32 %rd156, %r148, 8;
sub.s64 %rd30, %rd245, %rd156;
ld.volatile.shared.f64 %fd13, [%rd30];
ld.volatile.shared.f64 %fd14, [%rd245];
setp.geu.f64	%p27, %fd14, %fd13;
@%p27 bra BB1_37;

ld.volatile.shared.f64 %fd15, [%rd30];
st.volatile.shared.f64 [%rd245], %fd15;

BB1_37:
add.s32 %r371, %r371, 1;
add.s64 %rd245, %rd245, 8;
setp.lt.s32	%p28, %r371, %r1;
@%p28 bra BB1_35;

BB1_38:
membar.cta;
and.b32 %r153, %r21, 31;
setp.ne.s32	%p29, %r153, 0;
@%p29 bra BB1_44;

@%p2 bra BB1_44;

mov.u32 %r155, %tid.y;
mul.lo.s32 %r156, %r1, %r155;
mul.wide.u32 %rd157, %r156, 8;
mov.u64 %rd158, sh;
add.s64 %rd246, %rd158, %rd157;
mov.u32 %r372, 0;

BB1_41:
shl.b32 %r157, %r1, 4;
mul.wide.u32 %rd159, %r157, 8;
sub.s64 %rd34, %rd246, %rd159;
ld.volatile.shared.f64 %fd16, [%rd34];
ld.volatile.shared.f64 %fd17, [%rd246];
setp.geu.f64	%p31, %fd17, %fd16;
@%p31 bra BB1_43;

ld.volatile.shared.f64 %fd18, [%rd34];
st.volatile.shared.f64 [%rd246], %fd18;

BB1_43:
add.s32 %r372, %r372, 1;
add.s64 %rd246, %rd246, 8;
setp.lt.s32	%p32, %r372, %r1;
@%p32 bra BB1_41;

BB1_44:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p33, %r32, %r119;
@%p33 bra BB1_80;

setp.lt.u32	%p34, %r20, 33;
@%p34 bra BB1_52;

mov.u32 %r165, %tid.y;
membar.cta;
and.b32 %r166, %r165, 1;
setp.eq.b32	%p35, %r166, 1;
setp.eq.b32	%p36, %r126, 1;
xor.pred %p37, %p36, %p35;
@%p37 bra BB1_52;

@%p2 bra BB1_52;

xor.b32 %r169, %r32, %r20;
mul.lo.s32 %r170, %r1, %r169;
mul.wide.u32 %rd160, %r170, 8;
mov.u64 %rd161, sh;
add.s64 %rd247, %rd161, %rd160;
shl.b32 %r171, %r1, 5;
mul.wide.u32 %rd162, %r171, 8;
neg.s64 %rd37, %rd162;
mov.u32 %r373, 0;

BB1_49:
add.s64 %rd39, %rd247, %rd37;
ld.volatile.shared.f64 %fd19, [%rd39];
ld.volatile.shared.f64 %fd20, [%rd247];
setp.geu.f64	%p39, %fd20, %fd19;
@%p39 bra BB1_51;

ld.volatile.shared.f64 %fd21, [%rd39];
st.volatile.shared.f64 [%rd247], %fd21;

BB1_51:
add.s32 %r373, %r373, 1;
add.s64 %rd247, %rd247, 8;
setp.lt.s32	%p40, %r373, %r1;
@%p40 bra BB1_49;

BB1_52:
setp.lt.u32	%p41, %r20, 65;
@%p41 bra BB1_59;

mov.u32 %r176, %tid.y;
xor.b32 %r177, %r20, %r176;
and.b32 %r178, %r177, 3;
membar.cta;
setp.ne.s32	%p42, %r178, 0;
@%p42 bra BB1_59;

@%p2 bra BB1_59;

xor.b32 %r182, %r32, %r20;
mul.lo.s32 %r183, %r1, %r182;
mul.wide.u32 %rd163, %r183, 8;
mov.u64 %rd164, sh;
add.s64 %rd248, %rd164, %rd163;
shl.b32 %r184, %r1, 6;
mul.wide.u32 %rd165, %r184, 8;
neg.s64 %rd42, %rd165;
mov.u32 %r374, 0;

BB1_56:
add.s64 %rd44, %rd248, %rd42;
ld.volatile.shared.f64 %fd22, [%rd44];
ld.volatile.shared.f64 %fd23, [%rd248];
setp.geu.f64	%p44, %fd23, %fd22;
@%p44 bra BB1_58;

ld.volatile.shared.f64 %fd24, [%rd44];
st.volatile.shared.f64 [%rd248], %fd24;

BB1_58:
add.s32 %r374, %r374, 1;
add.s64 %rd248, %rd248, 8;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB1_56;

BB1_59:
setp.lt.u32	%p46, %r20, 129;
@%p46 bra BB1_66;

mov.u32 %r189, %tid.y;
xor.b32 %r190, %r20, %r189;
and.b32 %r191, %r190, 7;
membar.cta;
setp.ne.s32	%p47, %r191, 0;
@%p47 bra BB1_66;

@%p2 bra BB1_66;

xor.b32 %r195, %r32, %r20;
mul.lo.s32 %r196, %r1, %r195;
mul.wide.u32 %rd166, %r196, 8;
mov.u64 %rd167, sh;
add.s64 %rd249, %rd167, %rd166;
shl.b32 %r197, %r1, 7;
mul.wide.u32 %rd168, %r197, 8;
neg.s64 %rd47, %rd168;
mov.u32 %r375, 0;

BB1_63:
add.s64 %rd49, %rd249, %rd47;
ld.volatile.shared.f64 %fd25, [%rd49];
ld.volatile.shared.f64 %fd26, [%rd249];
setp.geu.f64	%p49, %fd26, %fd25;
@%p49 bra BB1_65;

ld.volatile.shared.f64 %fd27, [%rd49];
st.volatile.shared.f64 [%rd249], %fd27;

BB1_65:
add.s32 %r375, %r375, 1;
add.s64 %rd249, %rd249, 8;
setp.lt.s32	%p50, %r375, %r1;
@%p50 bra BB1_63;

BB1_66:
setp.lt.u32	%p51, %r20, 257;
@%p51 bra BB1_73;

mov.u32 %r202, %tid.y;
xor.b32 %r203, %r20, %r202;
and.b32 %r204, %r203, 15;
membar.cta;
setp.ne.s32	%p52, %r204, 0;
@%p52 bra BB1_73;

@%p2 bra BB1_73;

xor.b32 %r208, %r32, %r20;
mul.lo.s32 %r209, %r1, %r208;
mul.wide.u32 %rd169, %r209, 8;
mov.u64 %rd170, sh;
add.s64 %rd250, %rd170, %rd169;
shl.b32 %r210, %r1, 8;
mul.wide.u32 %rd171, %r210, 8;
neg.s64 %rd52, %rd171;
mov.u32 %r376, 0;

BB1_70:
add.s64 %rd54, %rd250, %rd52;
ld.volatile.shared.f64 %fd28, [%rd54];
ld.volatile.shared.f64 %fd29, [%rd250];
setp.geu.f64	%p54, %fd29, %fd28;
@%p54 bra BB1_72;

ld.volatile.shared.f64 %fd30, [%rd54];
st.volatile.shared.f64 [%rd250], %fd30;

BB1_72:
add.s32 %r376, %r376, 1;
add.s64 %rd250, %rd250, 8;
setp.lt.s32	%p55, %r376, %r1;
@%p55 bra BB1_70;

BB1_73:
setp.lt.u32	%p56, %r20, 513;
@%p56 bra BB1_80;

mov.u32 %r215, %tid.y;
xor.b32 %r216, %r20, %r215;
and.b32 %r217, %r216, 31;
membar.cta;
setp.ne.s32	%p57, %r217, 0;
@%p57 bra BB1_80;

@%p2 bra BB1_80;

xor.b32 %r221, %r32, %r20;
mul.lo.s32 %r222, %r1, %r221;
mul.wide.u32 %rd172, %r222, 8;
mov.u64 %rd173, sh;
add.s64 %rd251, %rd173, %rd172;
shl.b32 %r223, %r1, 9;
mul.wide.u32 %rd174, %r223, 8;
neg.s64 %rd57, %rd174;
mov.u32 %r377, 0;

BB1_77:
add.s64 %rd59, %rd251, %rd57;
ld.volatile.shared.f64 %fd31, [%rd59];
ld.volatile.shared.f64 %fd32, [%rd251];
setp.geu.f64	%p59, %fd32, %fd31;
@%p59 bra BB1_79;

ld.volatile.shared.f64 %fd33, [%rd59];
st.volatile.shared.f64 [%rd251], %fd33;

BB1_79:
add.s32 %r377, %r377, 1;
add.s64 %rd251, %rd251, 8;
setp.lt.s32	%p60, %r377, %r1;
@%p60 bra BB1_77;

BB1_80:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd61, %r45;
mov.u32 %r225, %ctaid.x;
mul.lo.s32 %r226, %r225, %r2;
cvt.u64.u32	%rd62, %r226;
setp.ge.s32	%p61, %r378, %r2;
@%p61 bra BB1_82;

BB1_81:
cvt.s64.s32	%rd175, %r378;
add.s64 %rd176, %rd175, %rd61;
shl.b64 %rd177, %rd176, 2;
mov.u64 %rd178, sh;
add.s64 %rd179, %rd178, %rd177;
ld.shared.u32 %r227, [%rd179];
add.s64 %rd180, %rd175, %rd62;
shl.b64 %rd181, %rd180, 2;
add.s64 %rd182, %rd2, %rd181;
st.global.u32 [%rd182], %r227;
add.s32 %r378, %r378, %r119;
setp.lt.s32	%p62, %r378, %r2;
@%p62 bra BB1_81;

BB1_82:
mov.u32 %r395, %tid.y;
mov.u32 %r379, 0;
setp.ne.s32	%p63, %r395, 0;
@%p63 bra BB1_84;

ld.param.u64 %rd183, [%rd1+112];
cvta.to.global.u64 %rd184, %rd183;
add.s32 %r231, %r6, -1;
atom.global.inc.u32 %r232, [%rd184], %r231;
add.s32 %r233, %r232, 1;
setp.lt.u32	%p64, %r233, %r6;
selp.u32	%r379, 1, 0, %p64;

BB1_84:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r379, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p65, %r51, 0;
@%p65 bra BB1_164;

mov.u32 %r234, 31;
sub.s32 %r235, %r234, %r19;
mov.u32 %r237, %tid.y;
mul.wide.u32 %rd185, %r6, %r237;
shr.u64 %rd63, %rd185, %r235;
cvt.u32.u64	%r381, %rd63;
add.s32 %r238, %r237, 1;
mul.wide.u32 %rd186, %r6, %r238;
shr.u64 %rd187, %rd186, %r235;
cvt.u32.u64	%r53, %rd187;
@%p2 bra BB1_88;

mul.lo.s32 %r243, %r237, %r2;
mul.wide.u32 %rd188, %r243, 4;
mov.u64 %rd189, sh;
add.s64 %rd252, %rd189, %rd188;
mov.u32 %r380, 0;

BB1_87:
mov.u64 %rd190, -4503599627370497;
st.shared.u64 [%rd252], %rd190;
add.s64 %rd252, %rd252, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p67, %r380, %r1;
@%p67 bra BB1_87;

BB1_88:
setp.ge.u32	%p68, %r381, %r53;
@%p68 bra BB1_95;

cvt.u32.u64	%r247, %rd63;
mul.lo.s32 %r56, %r2, %r247;
mov.u32 %r244, 0;
mov.u32 %r384, %r244;

BB1_90:
mul.lo.s32 %r252, %r237, %r2;
mul.wide.u32 %rd191, %r252, 4;
mov.u64 %rd192, sh;
add.s64 %rd253, %rd192, %rd191;
mad.lo.s32 %r253, %r2, %r384, %r56;
mul.wide.u32 %rd193, %r253, 4;
add.s64 %rd254, %rd2, %rd193;
mov.u32 %r383, %r244;
@%p2 bra BB1_94;

BB1_91:
mov.u32 %r59, %r383;
ld.volatile.global.f64 %fd34, [%rd254];
ld.volatile.shared.f64 %fd35, [%rd253];
setp.geu.f64	%p70, %fd35, %fd34;
@%p70 bra BB1_93;

ld.volatile.global.f64 %fd36, [%rd254];
st.volatile.shared.f64 [%rd253], %fd36;

BB1_93:
add.s32 %r60, %r59, 1;
add.s64 %rd254, %rd254, 8;
add.s64 %rd253, %rd253, 8;
setp.lt.s32	%p71, %r60, %r1;
mov.u32 %r383, %r60;
@%p71 bra BB1_91;

BB1_94:
add.s32 %r381, %r381, 1;
setp.lt.u32	%p72, %r381, %r53;
add.s32 %r384, %r384, 1;
@%p72 bra BB1_90;

BB1_95:
@%p10 bra BB1_97;

add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd195, %rd194;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd195], %rs2;
mov.u64 %rd196, $str2;
cvta.global.u64 %rd197, %rd196;
mov.u32 %r257, 0;
mov.u64 %rd198, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd197;
.param .b64 param1;
st.param.b64	[param1+0], %rd194;
.param .b32 param2;
st.param.b32	[param2+0], %r257;
.param .b64 param3;
st.param.b64	[param3+0], %rd194;
.param .b64 param4;
st.param.b64	[param4+0], %rd198;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_97:
membar.cta;
and.b32 %r261, %r237, 1;
setp.eq.b32	%p74, %r261, 1;
setp.eq.b32	%p75, %r126, 1;
xor.pred %p76, %p75, %p74;
@%p76 bra BB1_103;

@%p2 bra BB1_103;

mul.lo.s32 %r265, %r1, %r237;
mul.wide.u32 %rd199, %r265, 8;
mov.u64 %rd200, sh;
add.s64 %rd255, %rd200, %rd199;
mul.wide.u32 %rd201, %r1, 8;
neg.s64 %rd74, %rd201;
mov.u32 %r385, 0;

BB1_100:
add.s64 %rd76, %rd255, %rd74;
ld.volatile.shared.f64 %fd37, [%rd76];
ld.volatile.shared.f64 %fd38, [%rd255];
setp.geu.f64	%p78, %fd38, %fd37;
@%p78 bra BB1_102;

ld.volatile.shared.f64 %fd39, [%rd76];
st.volatile.shared.f64 [%rd255], %fd39;

BB1_102:
add.s32 %r385, %r385, 1;
add.s64 %rd255, %rd255, 8;
setp.lt.s32	%p79, %r385, %r1;
@%p79 bra BB1_100;

BB1_103:
xor.b32 %r269, %r20, %r237;
and.b32 %r270, %r269, 3;
membar.cta;
setp.ne.s32	%p80, %r270, 0;
@%p80 bra BB1_109;

@%p2 bra BB1_109;

mul.lo.s32 %r273, %r1, %r237;
mul.wide.u32 %rd202, %r273, 8;
mov.u64 %rd203, sh;
add.s64 %rd256, %rd203, %rd202;
mul.wide.u32 %rd204, %r88, 8;
neg.s64 %rd79, %rd204;
mov.u32 %r386, 0;

BB1_106:
add.s64 %rd81, %rd256, %rd79;
ld.volatile.shared.f64 %fd40, [%rd81];
ld.volatile.shared.f64 %fd41, [%rd256];
setp.geu.f64	%p82, %fd41, %fd40;
@%p82 bra BB1_108;

ld.volatile.shared.f64 %fd42, [%rd81];
st.volatile.shared.f64 [%rd256], %fd42;

BB1_108:
add.s32 %r386, %r386, 1;
add.s64 %rd256, %rd256, 8;
setp.lt.s32	%p83, %r386, %r1;
@%p83 bra BB1_106;

BB1_109:
and.b32 %r279, %r269, 7;
membar.cta;
setp.ne.s32	%p84, %r279, 0;
@%p84 bra BB1_115;

@%p2 bra BB1_115;

mul.lo.s32 %r282, %r1, %r237;
mul.wide.u32 %rd205, %r282, 8;
mov.u64 %rd206, sh;
add.s64 %rd257, %rd206, %rd205;
shl.b32 %r283, %r1, 2;
mul.wide.u32 %rd207, %r283, 8;
neg.s64 %rd84, %rd207;
mov.u32 %r387, 0;

BB1_112:
add.s64 %rd86, %rd257, %rd84;
ld.volatile.shared.f64 %fd43, [%rd86];
ld.volatile.shared.f64 %fd44, [%rd257];
setp.geu.f64	%p86, %fd44, %fd43;
@%p86 bra BB1_114;

ld.volatile.shared.f64 %fd45, [%rd86];
st.volatile.shared.f64 [%rd257], %fd45;

BB1_114:
add.s32 %r387, %r387, 1;
add.s64 %rd257, %rd257, 8;
setp.lt.s32	%p87, %r387, %r1;
@%p87 bra BB1_112;

BB1_115:
and.b32 %r288, %r269, 15;
membar.cta;
setp.ne.s32	%p88, %r288, 0;
@%p88 bra BB1_121;

@%p2 bra BB1_121;

mul.lo.s32 %r291, %r1, %r237;
mul.wide.u32 %rd208, %r291, 8;
mov.u64 %rd209, sh;
add.s64 %rd258, %rd209, %rd208;
shl.b32 %r292, %r1, 3;
mul.wide.u32 %rd210, %r292, 8;
neg.s64 %rd89, %rd210;
mov.u32 %r388, 0;

BB1_118:
add.s64 %rd91, %rd258, %rd89;
ld.volatile.shared.f64 %fd46, [%rd91];
ld.volatile.shared.f64 %fd47, [%rd258];
setp.geu.f64	%p90, %fd47, %fd46;
@%p90 bra BB1_120;

ld.volatile.shared.f64 %fd48, [%rd91];
st.volatile.shared.f64 [%rd258], %fd48;

BB1_120:
add.s32 %r388, %r388, 1;
add.s64 %rd258, %rd258, 8;
setp.lt.s32	%p91, %r388, %r1;
@%p91 bra BB1_118;

BB1_121:
and.b32 %r297, %r269, 31;
membar.cta;
setp.ne.s32	%p92, %r297, 0;
@%p92 bra BB1_127;

@%p2 bra BB1_127;

mul.lo.s32 %r300, %r1, %r237;
mul.wide.u32 %rd211, %r300, 8;
mov.u64 %rd212, sh;
add.s64 %rd259, %rd212, %rd211;
shl.b32 %r301, %r1, 4;
mul.wide.u32 %rd213, %r301, 8;
neg.s64 %rd94, %rd213;
mov.u32 %r389, 0;

BB1_124:
add.s64 %rd96, %rd259, %rd94;
ld.volatile.shared.f64 %fd49, [%rd96];
ld.volatile.shared.f64 %fd50, [%rd259];
setp.geu.f64	%p94, %fd50, %fd49;
@%p94 bra BB1_126;

ld.volatile.shared.f64 %fd51, [%rd96];
st.volatile.shared.f64 [%rd259], %fd51;

BB1_126:
add.s32 %r389, %r389, 1;
add.s64 %rd259, %rd259, 8;
setp.lt.s32	%p95, %r389, %r1;
@%p95 bra BB1_124;

BB1_127:
shl.b32 %r306, %r269, 5;
setp.lt.u32	%p1, %r306, %r119;
membar.cta;
bar.sync 0;
@!%p1 bra BB1_163;
bra.uni BB1_128;

BB1_128:
xor.b32 %r73, %r306, %r20;
setp.lt.u32	%p96, %r20, 33;
@%p96 bra BB1_135;

membar.cta;
setp.eq.b32	%p97, %r261, 1;
setp.eq.b32	%p98, %r126, 1;
xor.pred %p99, %p98, %p97;
@%p99 bra BB1_135;

@%p2 bra BB1_135;

mul.lo.s32 %r318, %r1, %r73;
mul.wide.u32 %rd214, %r318, 8;
mov.u64 %rd215, sh;
add.s64 %rd260, %rd215, %rd214;
shl.b32 %r319, %r1, 5;
mul.wide.u32 %rd216, %r319, 8;
neg.s64 %rd99, %rd216;
mov.u32 %r390, 0;

BB1_132:
add.s64 %rd101, %rd260, %rd99;
ld.volatile.shared.f64 %fd52, [%rd101];
ld.volatile.shared.f64 %fd53, [%rd260];
setp.geu.f64	%p101, %fd53, %fd52;
@%p101 bra BB1_134;

ld.volatile.shared.f64 %fd54, [%rd101];
st.volatile.shared.f64 [%rd260], %fd54;

BB1_134:
add.s32 %r390, %r390, 1;
add.s64 %rd260, %rd260, 8;
setp.lt.s32	%p102, %r390, %r1;
@%p102 bra BB1_132;

BB1_135:
setp.lt.u32	%p103, %r20, 65;
@%p103 bra BB1_142;

membar.cta;
@%p80 bra BB1_142;

@%p2 bra BB1_142;

mul.lo.s32 %r328, %r1, %r73;
mul.wide.u32 %rd217, %r328, 8;
mov.u64 %rd218, sh;
add.s64 %rd261, %rd218, %rd217;
shl.b32 %r329, %r1, 6;
mul.wide.u32 %rd219, %r329, 8;
neg.s64 %rd104, %rd219;
mov.u32 %r391, 0;

BB1_139:
add.s64 %rd106, %rd261, %rd104;
ld.volatile.shared.f64 %fd55, [%rd106];
ld.volatile.shared.f64 %fd56, [%rd261];
setp.geu.f64	%p106, %fd56, %fd55;
@%p106 bra BB1_141;

ld.volatile.shared.f64 %fd57, [%rd106];
st.volatile.shared.f64 [%rd261], %fd57;

BB1_141:
add.s32 %r391, %r391, 1;
add.s64 %rd261, %rd261, 8;
setp.lt.s32	%p107, %r391, %r1;
@%p107 bra BB1_139;

BB1_142:
setp.lt.u32	%p108, %r20, 129;
@%p108 bra BB1_149;

membar.cta;
@%p84 bra BB1_149;

@%p2 bra BB1_149;

mul.lo.s32 %r338, %r1, %r73;
mul.wide.u32 %rd220, %r338, 8;
mov.u64 %rd221, sh;
add.s64 %rd262, %rd221, %rd220;
shl.b32 %r339, %r1, 7;
mul.wide.u32 %rd222, %r339, 8;
neg.s64 %rd109, %rd222;
mov.u32 %r392, 0;

BB1_146:
add.s64 %rd111, %rd262, %rd109;
ld.volatile.shared.f64 %fd58, [%rd111];
ld.volatile.shared.f64 %fd59, [%rd262];
setp.geu.f64	%p111, %fd59, %fd58;
@%p111 bra BB1_148;

ld.volatile.shared.f64 %fd60, [%rd111];
st.volatile.shared.f64 [%rd262], %fd60;

BB1_148:
add.s32 %r392, %r392, 1;
add.s64 %rd262, %rd262, 8;
setp.lt.s32	%p112, %r392, %r1;
@%p112 bra BB1_146;

BB1_149:
setp.lt.u32	%p113, %r20, 257;
@%p113 bra BB1_156;

membar.cta;
@%p88 bra BB1_156;

@%p2 bra BB1_156;

mul.lo.s32 %r348, %r1, %r73;
mul.wide.u32 %rd223, %r348, 8;
mov.u64 %rd224, sh;
add.s64 %rd263, %rd224, %rd223;
shl.b32 %r349, %r1, 8;
mul.wide.u32 %rd225, %r349, 8;
neg.s64 %rd114, %rd225;
mov.u32 %r393, 0;

BB1_153:
add.s64 %rd116, %rd263, %rd114;
ld.volatile.shared.f64 %fd61, [%rd116];
ld.volatile.shared.f64 %fd62, [%rd263];
setp.geu.f64	%p116, %fd62, %fd61;
@%p116 bra BB1_155;

ld.volatile.shared.f64 %fd63, [%rd116];
st.volatile.shared.f64 [%rd263], %fd63;

BB1_155:
add.s32 %r393, %r393, 1;
add.s64 %rd263, %rd263, 8;
setp.lt.s32	%p117, %r393, %r1;
@%p117 bra BB1_153;

BB1_156:
setp.lt.u32	%p118, %r20, 513;
@%p118 bra BB1_163;

membar.cta;
@%p92 bra BB1_163;

@%p2 bra BB1_163;

mul.lo.s32 %r358, %r1, %r73;
mul.wide.u32 %rd226, %r358, 8;
mov.u64 %rd227, sh;
add.s64 %rd264, %rd227, %rd226;
shl.b32 %r359, %r1, 9;
mul.wide.u32 %rd228, %r359, 8;
neg.s64 %rd120, %rd228;
mov.u32 %r394, 0;

BB1_160:
add.s64 %rd122, %rd264, %rd120;
ld.volatile.shared.f64 %fd64, [%rd122];
ld.volatile.shared.f64 %fd65, [%rd264];
setp.geu.f64	%p121, %fd65, %fd64;
@%p121 bra BB1_162;

ld.volatile.shared.f64 %fd66, [%rd122];
st.volatile.shared.f64 [%rd264], %fd66;

BB1_162:
add.s32 %r394, %r394, 1;
add.s64 %rd264, %rd264, 8;
setp.lt.s32	%p122, %r394, %r1;
@%p122 bra BB1_160;

BB1_163:
bar.sync 0;

BB1_164:
@%p65 bra BB1_172;

ld.param.u8 %rs3, [%rd1+96];
setp.eq.s16	%p124, %rs3, 0;
@%p124 bra BB1_167;

ld.param.u64 %rd229, [%rd1+88];
cvta.to.global.u64 %rd265, %rd229;
bra.uni BB1_168;

BB1_167:
ld.param.u64 %rd230, [%rd1+120];
setp.eq.s64	%p125, %rd230, 0;
cvta.to.global.u64 %rd231, %rd230;
selp.b64	%rd265, %rd2, %rd231, %p125;

BB1_168:
setp.lt.u32	%p126, %r2, 33;
@%p126 bra BB1_170;

bar.sync 0;

BB1_170:
setp.ge.u32	%p127, %r395, %r2;
@%p127 bra BB1_172;

BB1_171:
cvt.u64.u32	%rd232, %r395;
add.s64 %rd233, %rd232, %rd61;
shl.b64 %rd234, %rd233, 2;
mov.u64 %rd235, sh;
add.s64 %rd236, %rd235, %rd234;
ld.shared.u32 %r360, [%rd236];
mul.wide.u32 %rd237, %r395, 4;
add.s64 %rd238, %rd265, %rd237;
st.global.u32 [%rd238], %r360;
add.s32 %r395, %r395, %r119;
setp.lt.u32	%p128, %r395, %r2;
@%p128 bra BB1_171;

BB1_172:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0[120]
)
{
.local .align 8 .b8 __local_depot2[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<50>;
.reg .b16 %rs<4>;
.reg .b32 %r<160>;
.reg .f64 %fd<53>;
.reg .b64 %rd<188>;


mov.u64 %rd187, __local_depot2;
cvta.local.u64 %SP, %rd187;
ld.param.u64 %rd43, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+112];
ld.param.u64 %rd41, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+96];
ld.param.u64 %rd40, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+80];
ld.param.u64 %rd38, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+64];
ld.param.u64 %rd36, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+48];
ld.param.u64 %rd35, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+40];
ld.param.u64 %rd32, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+8];
ld.param.u64 %rd42, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+104];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl16V_NrmInf_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_3MaxIdSA_EESH_EEEEvT__param_0+88];
cvta.to.global.u64 %rd1, %rd42;
mov.u32 %r159, %tid.y;
shl.b32 %r27, %r159, 1;
mul.wide.u32 %rd46, %r27, 4;
mov.u64 %rd47, sh;
add.s64 %rd48, %rd47, %rd46;
mov.u64 %rd49, -4503599627370497;
st.shared.u64 [%rd48], %rd49;
mov.u32 %r28, %nctaid.x;
setp.eq.s32	%p3, %r28, 0;
mov.u64 %rd184, 0;
mov.u64 %rd183, %rd184;
@%p3 bra BB2_5;

sub.s64 %rd50, %rd36, %rd35;
add.s32 %r30, %r28, -1;
cvt.s64.s32	%rd51, %r30;
add.s64 %rd52, %rd50, %rd51;
cvt.s64.s32	%rd53, %r28;
or.b64 %rd54, %rd52, %rd53;
and.b64 %rd55, %rd54, -4294967296;
setp.eq.s64	%p4, %rd55, 0;
@%p4 bra BB2_3;

div.s64 %rd182, %rd52, %rd53;
bra.uni BB2_4;

BB2_3:
cvt.u64.u32	%rd60, %r30;
add.s64 %rd62, %rd50, %rd60;
cvt.u32.u64	%r35, %rd62;
div.u32 %r36, %r35, %r28;
cvt.u64.u32	%rd182, %r36;

BB2_4:
not.b64 %rd63, %rd38;
add.s64 %rd64, %rd182, %rd38;
and.b64 %rd65, %rd64, %rd63;
mov.u32 %r37, %ctaid.x;
cvt.s64.s32	%rd66, %r37;
mul.lo.s64 %rd67, %rd65, %rd66;
add.s64 %rd68, %rd67, %rd35;
add.s64 %rd69, %rd68, %rd65;
min.s64 %rd183, %rd36, %rd68;
min.s64 %rd184, %rd36, %rd69;

BB2_5:
cvt.u64.u32	%rd70, %r159;
add.s64 %rd185, %rd183, %rd70;
mov.f64 %fd49, 0dFFEFFFFFFFFFFFFF;
setp.ge.s64	%p5, %rd185, %rd184;
@%p5 bra BB2_10;

cvta.to.global.u64 %rd12, %rd32;
mov.f64 %fd50, 0dFFEFFFFFFFFFFFFF;

BB2_7:
mov.f64 %fd46, %fd50;
mov.f64 %fd1, %fd46;
shl.b64 %rd71, %rd185, 3;
add.s64 %rd72, %rd12, %rd71;
ld.global.f64 %fd11, [%rd72];
abs.f64 %fd2, %fd11;
setp.leu.f64	%p6, %fd2, %fd1;
mov.f64 %fd51, %fd1;
@%p6 bra BB2_9;

mov.u32 %r39, %tid.y;
shl.b32 %r40, %r39, 1;
mul.wide.u32 %rd73, %r40, 4;
add.s64 %rd75, %rd47, %rd73;
st.shared.f64 [%rd75], %fd2;
mov.f64 %fd51, %fd2;

BB2_9:
mov.f64 %fd50, %fd51;
mov.u32 %r41, %ntid.y;
cvt.u64.u32	%rd76, %r41;
add.s64 %rd185, %rd76, %rd185;
setp.lt.s64	%p7, %rd185, %rd184;
mov.f64 %fd49, %fd50;
@%p7 bra BB2_7;

BB2_10:
add.u64 %rd77, %SP, 0;
cvta.to.local.u64 %rd78, %rd77;
st.local.f64 [%rd78], %fd49;
bar.sync 0;
mov.u32 %r154, %ntid.x;
mul.lo.s32 %r43, %r154, %r159;
cvt.u64.u32	%rd79, %r43;
mov.u32 %r44, %tid.x;
cvt.u64.u32	%rd80, %r44;
add.s64 %rd81, %rd79, %rd80;
shl.b64 %rd82, %rd81, 3;
add.s64 %rd15, %rd47, %rd82;
st.shared.f64 [%rd15], %fd49;
add.s32 %r45, %r43, %r44;
and.b32 %r2, %r45, 31;
setp.gt.s32	%p8, %r154, 31;
@%p8 bra BB2_15;

BB2_11:
add.s32 %r46, %r154, %r2;
setp.gt.s32	%p9, %r46, 31;
@%p9 bra BB2_14;

cvt.s64.s32	%rd84, %r154;
mov.u32 %r48, %ntid.x;
mul.lo.s32 %r49, %r48, %r159;
cvt.u64.u32	%rd85, %r49;
add.s64 %rd87, %rd85, %rd80;
add.s64 %rd88, %rd84, %rd87;
shl.b64 %rd89, %rd88, 3;
add.s64 %rd91, %rd47, %rd89;
ld.volatile.shared.f64 %fd12, [%rd15];
ld.volatile.shared.f64 %fd13, [%rd91];
setp.leu.f64	%p10, %fd13, %fd12;
@%p10 bra BB2_14;

ld.volatile.shared.f64 %fd14, [%rd91];
st.volatile.shared.f64 [%rd15], %fd14;

BB2_14:
membar.cta;
shl.b32 %r154, %r154, 1;
setp.lt.s32	%p11, %r154, 32;
@%p11 bra BB2_11;

BB2_15:
neg.s32 %r55, %r2;
cvt.s64.s32	%rd100, %r55;
mov.u32 %r57, %ntid.x;
mul.lo.s32 %r5, %r57, %r159;
cvt.u64.u32	%rd101, %r5;
add.s64 %rd103, %rd101, %rd80;
add.s64 %rd104, %rd100, %rd103;
shl.b64 %rd105, %rd104, 3;
add.s64 %rd107, %rd47, %rd105;
ld.shared.f64 %fd15, [%rd107];
st.shared.f64 [%rd15], %fd15;
bar.sync 0;
setp.gt.u32	%p12, %r5, 31;
@%p12 bra BB2_25;

mov.u32 %r60, %tid.y;
mad.lo.s32 %r62, %r57, %r60, %r44;
shl.b32 %r63, %r62, 5;
mov.u32 %r64, %ntid.y;
mul.lo.s32 %r65, %r64, %r57;
setp.ge.u32	%p13, %r63, %r65;
@%p13 bra BB2_18;

mul.wide.u32 %rd108, %r63, 8;
add.s64 %rd110, %rd47, %rd108;
ld.shared.f64 %fd16, [%rd110];
st.shared.f64 [%rd15], %fd16;

BB2_18:
membar.cta;
mov.u32 %r155, 1;
setp.lt.u32	%p14, %r65, 64;
@%p14 bra BB2_23;

BB2_19:
add.s32 %r75, %r155, %r2;
setp.gt.s32	%p15, %r75, 31;
@%p15 bra BB2_22;

cvt.s64.s32	%rd111, %r155;
mul.lo.s32 %r78, %r57, %r60;
cvt.u64.u32	%rd112, %r78;
add.s64 %rd114, %rd112, %rd80;
add.s64 %rd115, %rd111, %rd114;
shl.b64 %rd116, %rd115, 3;
add.s64 %rd118, %rd47, %rd116;
ld.volatile.shared.f64 %fd17, [%rd15];
ld.volatile.shared.f64 %fd18, [%rd118];
setp.leu.f64	%p16, %fd18, %fd17;
@%p16 bra BB2_22;

ld.volatile.shared.f64 %fd19, [%rd118];
st.volatile.shared.f64 [%rd15], %fd19;

BB2_22:
membar.cta;
shr.u32 %r87, %r65, 5;
shl.b32 %r155, %r155, 1;
setp.lt.s32	%p17, %r155, %r87;
@%p17 bra BB2_19;

BB2_23:
mul.lo.s32 %r91, %r57, %r60;
add.s32 %r92, %r91, %r44;
and.b32 %r93, %r92, 31;
neg.s32 %r94, %r93;
cvt.s64.s32	%rd127, %r94;
cvt.u64.u32	%rd128, %r91;
add.s64 %rd130, %rd128, %rd80;
add.s64 %rd131, %rd127, %rd130;
shl.b64 %rd132, %rd131, 3;
add.s64 %rd134, %rd47, %rd132;
ld.shared.f64 %fd20, [%rd134];
st.shared.f64 [%rd15], %fd20;
neg.s32 %r95, %r60;
setp.ne.s32	%p18, %r44, %r95;
@%p18 bra BB2_25;

ld.shared.f64 %fd21, [sh];
mov.u32 %r96, %ctaid.x;
cvta.to.global.u64 %rd135, %rd41;
mul.wide.u32 %rd136, %r96, 8;
add.s64 %rd137, %rd135, %rd136;
st.global.f64 [%rd137], %fd21;

BB2_25:
neg.s32 %r8, %r159;
bar.sync 0;
mov.u32 %r156, 0;
setp.ne.s32	%p19, %r44, %r8;
@%p19 bra BB2_27;

membar.gl;
atom.global.add.u32 %r100, [%rd1], 1;
add.s32 %r156, %r100, 1;

BB2_27:
setp.eq.s32	%p20, %r156, %r28;
selp.u32	%r11, 1, 0, %p20;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r11, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r12, 1, 0, %p2; 
}
setp.eq.s32	%p22, %r12, 0;
mov.pred %p49, -1;
@%p22 bra BB2_58;

mov.u32 %r102, 0;
st.global.u32 [%rd1], %r102;
st.local.u64 [%rd78], %rd49;
mad.lo.s32 %r106, %r57, %r159, %r44;
mov.f64 %fd52, 0dFFEFFFFFFFFFFFFF;
setp.ge.s32	%p23, %r106, %r28;
@%p23 bra BB2_33;

mov.u32 %r157, %r106;

BB2_30:
mov.u32 %r14, %r157;
cvta.to.global.u64 %rd141, %rd41;
mul.wide.s32 %rd142, %r14, 8;
add.s64 %rd19, %rd141, %rd142;
ld.local.f64 %fd52, [%rd78];
ld.volatile.global.f64 %fd23, [%rd19];
setp.leu.f64	%p24, %fd23, %fd52;
@%p24 bra BB2_32;

ld.volatile.global.f64 %fd52, [%rd19];
st.local.f64 [%rd78], %fd52;

BB2_32:
mov.u32 %r112, %ntid.y;
mad.lo.s32 %r15, %r112, %r57, %r14;
setp.lt.s32	%p25, %r15, %r28;
mov.u32 %r157, %r15;
@%p25 bra BB2_30;

BB2_33:
mov.u32 %r16, %ntid.y;
st.shared.f64 [%rd15], %fd52;
add.s32 %r114, %r2, 1;
setp.gt.u32	%p26, %r114, 31;
@%p26 bra BB2_36;

ld.volatile.shared.f64 %fd24, [%rd15];
ld.volatile.shared.f64 %fd25, [%rd15+8];
setp.leu.f64	%p27, %fd25, %fd24;
@%p27 bra BB2_36;

ld.volatile.shared.f64 %fd26, [%rd15+8];
st.volatile.shared.f64 [%rd15], %fd26;

BB2_36:
membar.cta;
add.s32 %r115, %r2, 2;
setp.gt.u32	%p28, %r115, 31;
@%p28 bra BB2_39;

ld.volatile.shared.f64 %fd27, [%rd15];
ld.volatile.shared.f64 %fd28, [%rd15+16];
setp.leu.f64	%p29, %fd28, %fd27;
@%p29 bra BB2_39;

ld.volatile.shared.f64 %fd29, [%rd15+16];
st.volatile.shared.f64 [%rd15], %fd29;

BB2_39:
membar.cta;
add.s32 %r116, %r2, 4;
setp.gt.u32	%p30, %r116, 31;
@%p30 bra BB2_42;

ld.volatile.shared.f64 %fd30, [%rd15];
ld.volatile.shared.f64 %fd31, [%rd15+32];
setp.leu.f64	%p31, %fd31, %fd30;
@%p31 bra BB2_42;

ld.volatile.shared.f64 %fd32, [%rd15+32];
st.volatile.shared.f64 [%rd15], %fd32;

BB2_42:
membar.cta;
add.s32 %r117, %r2, 8;
setp.gt.u32	%p32, %r117, 31;
@%p32 bra BB2_45;

ld.volatile.shared.f64 %fd33, [%rd15];
ld.volatile.shared.f64 %fd34, [%rd15+64];
setp.leu.f64	%p33, %fd34, %fd33;
@%p33 bra BB2_45;

ld.volatile.shared.f64 %fd35, [%rd15+64];
st.volatile.shared.f64 [%rd15], %fd35;

BB2_45:
membar.cta;
add.s32 %r118, %r2, 16;
setp.gt.u32	%p34, %r118, 31;
@%p34 bra BB2_48;

ld.volatile.shared.f64 %fd36, [%rd15];
ld.volatile.shared.f64 %fd37, [%rd15+128];
setp.leu.f64	%p35, %fd37, %fd36;
@%p35 bra BB2_48;

ld.volatile.shared.f64 %fd38, [%rd15+128];
st.volatile.shared.f64 [%rd15], %fd38;

BB2_48:
add.s32 %r119, %r16, -1;
setp.lt.u32	%p1, %r5, 32;
membar.cta;
mul.wide.u32 %rd147, %r119, 8;
add.s64 %rd25, %rd47, %rd147;
add.s32 %r124, %r5, %r44;
and.b32 %r125, %r124, 31;
neg.s32 %r126, %r125;
cvt.s64.s32	%rd149, %r126;
add.s64 %rd153, %rd149, %rd103;
shl.b64 %rd154, %rd153, 3;
add.s64 %rd155, %rd47, %rd154;
ld.shared.f64 %fd39, [%rd155];
st.shared.f64 [%rd15], %fd39;
bar.sync 0;
mov.pred %p49, 0;
@!%p1 bra BB2_58;
bra.uni BB2_49;

BB2_49:
mul.lo.s32 %r17, %r16, %r57;
shl.b32 %r131, %r106, 5;
setp.ge.u32	%p37, %r131, %r17;
@%p37 bra BB2_51;

mul.wide.u32 %rd156, %r131, 8;
add.s64 %rd158, %rd47, %rd156;
ld.shared.f64 %fd40, [%rd158];
st.shared.f64 [%rd15], %fd40;

BB2_51:
membar.cta;
shr.u32 %r18, %r17, 5;
mov.u32 %r158, 1;
setp.lt.u32	%p38, %r17, 64;
@%p38 bra BB2_56;

BB2_52:
add.s32 %r138, %r158, %r2;
setp.gt.s32	%p39, %r138, 31;
@%p39 bra BB2_55;

cvt.s64.s32	%rd159, %r158;
add.s64 %rd163, %rd159, %rd103;
shl.b64 %rd164, %rd163, 3;
add.s64 %rd26, %rd47, %rd164;
ld.volatile.shared.f64 %fd41, [%rd15];
ld.volatile.shared.f64 %fd42, [%rd26];
setp.leu.f64	%p40, %fd42, %fd41;
@%p40 bra BB2_55;

ld.volatile.shared.f64 %fd43, [%rd26];
st.volatile.shared.f64 [%rd15], %fd43;

BB2_55:
membar.cta;
shl.b32 %r158, %r158, 1;
setp.lt.s32	%p41, %r158, %r18;
@%p41 bra BB2_52;

BB2_56:
ld.shared.f64 %fd44, [%rd155];
st.shared.f64 [%rd15], %fd44;
@%p19 bra BB2_58;

ld.shared.f64 %fd45, [sh];
st.shared.f64 [%rd25], %fd45;

BB2_58:
@%p49 bra BB2_64;

mov.u32 %r21, %ntid.y;
setp.eq.s16	%p45, %rs2, 0;
@%p45 bra BB2_61;

cvta.to.global.u64 %rd186, %rd40;
bra.uni BB2_62;

BB2_61:
setp.eq.s64	%p46, %rd43, 0;
selp.b64	%rd174, %rd41, %rd43, %p46;
cvta.to.global.u64 %rd186, %rd174;

BB2_62:
add.s32 %r151, %r21, 2147483647;
shl.b32 %r152, %r151, 1;
cvt.u64.u32	%rd30, %r152;
setp.gt.u32	%p47, %r159, 1;
@%p47 bra BB2_64;

BB2_63:
cvt.u64.u32	%rd175, %r159;
add.s64 %rd176, %rd175, %rd30;
shl.b64 %rd177, %rd176, 2;
add.s64 %rd179, %rd47, %rd177;
ld.shared.u32 %r153, [%rd179];
mul.wide.u32 %rd180, %r159, 4;
add.s64 %rd181, %rd186, %rd180;
st.global.u32 [%rd181], %r153;
add.s32 %r159, %r159, %r21;
setp.lt.u32	%p48, %r159, 2;
@%p48 bra BB2_63;

BB2_64:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl29MV_NrmInf_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl29MV_NrmInf_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0[144]
)
{
.local .align 1 .b8 __local_depot3[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<131>;
.reg .b16 %rs<5>;
.reg .b32 %r<272>;
.reg .f64 %fd<67>;
.reg .b64 %rd<538>;


mov.u64 %rd537, __local_depot3;
cvta.local.u64 %SP, %rd537;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl29MV_NrmInf_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd220, [%rd1+120];
cvta.to.global.u64 %rd2, %rd220;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd221, %rd3, 536870911;
shl.b64 %rd222, %rd221, 1;
cvt.u32.u64	%r1, %rd222;
mov.u32 %r267, %tid.y;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB3_3;

cvt.u32.u64	%r30, %rd3;
and.b32 %r31, %r30, 536870911;
mul.lo.s32 %r32, %r267, %r31;
shl.b32 %r33, %r32, 1;
mul.wide.u32 %rd224, %r33, 4;
mov.u64 %rd225, sh;
add.s64 %rd460, %rd225, %rd224;
mov.u64 %rd461, 0;

BB3_2:
mov.u64 %rd226, -4503599627370497;
st.shared.u64 [%rd460], %rd226;
add.s64 %rd460, %rd460, 8;
add.s64 %rd461, %rd461, 1;
setp.lt.s64	%p3, %rd461, %rd3;
@%p3 bra BB3_2;

BB3_3:
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd464, 0;
mov.u64 %rd463, %rd464;
@%p4 bra BB3_8;

ld.param.u64 %rd9, [%rd1+64];
ld.param.u64 %rd10, [%rd1+72];
add.s32 %r34, %r3, -1;
cvt.s64.s32	%rd229, %r34;
sub.s64 %rd230, %rd10, %rd9;
add.s64 %rd11, %rd230, %rd229;
cvt.s64.s32	%rd12, %r3;
or.b64 %rd231, %rd11, %rd12;
and.b64 %rd232, %rd231, -4294967296;
setp.eq.s64	%p5, %rd232, 0;
@%p5 bra BB3_6;

div.s64 %rd462, %rd11, %rd12;
bra.uni BB3_7;

BB3_6:
cvt.u32.u64	%r35, %rd12;
cvt.u32.u64	%r36, %rd11;
div.u32 %r37, %r36, %r35;
cvt.u64.u32	%rd462, %r37;

BB3_7:
ld.param.u64 %rd233, [%rd1+88];
mov.u32 %r38, %ctaid.x;
not.b64 %rd234, %rd233;
add.s64 %rd235, %rd462, %rd233;
and.b64 %rd236, %rd235, %rd234;
cvt.s64.s32	%rd237, %r38;
mul.lo.s64 %rd238, %rd236, %rd237;
add.s64 %rd239, %rd238, %rd9;
add.s64 %rd240, %rd239, %rd236;
min.s64 %rd463, %rd10, %rd239;
min.s64 %rd464, %rd10, %rd240;

BB3_8:
cvt.u64.u32	%rd241, %r267;
add.s64 %rd465, %rd463, %rd241;
setp.ge.s64	%p6, %rd465, %rd464;
@%p6 bra BB3_15;

ld.param.u64 %rd243, [%rd1+16];
cvta.to.global.u64 %rd21, %rd243;
ld.param.u64 %rd244, [%rd1+40];
add.s64 %rd22, %rd463, %rd241;
shl.b64 %rd23, %rd244, 3;
mov.u64 %rd242, 0;
mov.u64 %rd470, %rd242;

BB3_10:
cvt.u32.u64	%r39, %rd3;
and.b32 %r40, %r39, 536870911;
mov.u32 %r41, %tid.y;
mul.lo.s32 %r42, %r41, %r40;
shl.b32 %r43, %r42, 1;
mul.wide.u32 %rd247, %r43, 4;
mov.u64 %rd248, sh;
add.s64 %rd467, %rd248, %rd247;
mov.u32 %r44, %ntid.y;
cvt.u64.u32	%rd249, %r44;
mul.lo.s64 %rd250, %rd249, %rd470;
add.s64 %rd251, %rd22, %rd250;
shl.b64 %rd252, %rd251, 3;
add.s64 %rd466, %rd21, %rd252;
mov.u64 %rd469, %rd242;
@%p2 bra BB3_14;

BB3_11:
mov.u64 %rd30, %rd469;
ld.global.f64 %fd2, [%rd466];
abs.f64 %fd1, %fd2;
ld.shared.f64 %fd3, [%rd467];
setp.leu.f64	%p8, %fd1, %fd3;
@%p8 bra BB3_13;

st.shared.f64 [%rd467], %fd1;

BB3_13:
add.s64 %rd467, %rd467, 8;
add.s64 %rd466, %rd466, %rd23;
add.s64 %rd33, %rd30, 1;
setp.lt.s64	%p9, %rd33, %rd3;
mov.u64 %rd469, %rd33;
@%p9 bra BB3_11;

BB3_14:
add.s64 %rd465, %rd249, %rd465;
setp.lt.s64	%p10, %rd465, %rd464;
add.s64 %rd470, %rd470, 1;
@%p10 bra BB3_10;

BB3_15:
mov.u32 %r46, %ntid.y;
neg.s32 %r47, %r46;
and.b32 %r48, %r46, %r47;
clz.b32 %r4, %r48;
add.s32 %r5, %r46, -1;
and.b32 %r6, %r5, %r46;
setp.eq.s32	%p11, %r6, 0;
@%p11 bra BB3_17;

add.u64 %rd254, %SP, 0;
cvta.to.local.u64 %rd255, %rd254;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd255], %rs1;
mov.u64 %rd256, $str1;
cvta.global.u64 %rd257, %rd256;
mov.u32 %r49, 0;
mov.u64 %rd258, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd257;
.param .b64 param1;
st.param.b64	[param1+0], %rd254;
.param .b32 param2;
st.param.b32	[param2+0], %r49;
.param .b64 param3;
st.param.b64	[param3+0], %rd254;
.param .b64 param4;
st.param.b64	[param4+0], %rd258;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_17:
@%p11 bra BB3_19;

add.u64 %rd259, %SP, 0;
cvta.to.local.u64 %rd260, %rd259;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd260], %rs2;
mov.u64 %rd261, $str2;
cvta.global.u64 %rd262, %rd261;
mov.u32 %r50, 0;
mov.u64 %rd263, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd262;
.param .b64 param1;
st.param.b64	[param1+0], %rd259;
.param .b32 param2;
st.param.b32	[param2+0], %r50;
.param .b64 param3;
st.param.b64	[param3+0], %rd259;
.param .b64 param4;
st.param.b64	[param4+0], %rd263;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_19:
xor.b32 %r7, %r5, %r267;
membar.cta;
and.b32 %r52, %r267, 1;
setp.eq.b32	%p13, %r52, 1;
and.b32 %r53, %r5, 1;
setp.eq.b32	%p14, %r53, 1;
xor.pred %p15, %p14, %p13;
@%p15 bra BB3_25;

@%p2 bra BB3_25;

cvt.u32.u64	%r54, %rd3;
mov.u32 %r55, %tid.y;
mul.lo.s32 %r56, %r55, %r54;
mul.wide.u32 %rd265, %r56, 2;
and.b64 %rd266, %rd3, 4294967295;
shl.b64 %rd267, %rd266, 1;
sub.s64 %rd268, %rd265, %rd267;
shl.b64 %rd269, %rd268, 2;
mov.u64 %rd270, sh;
add.s64 %rd472, %rd270, %rd269;
mul.wide.u32 %rd271, %r56, 8;
add.s64 %rd471, %rd270, %rd271;
mov.u64 %rd473, 0;

BB3_22:
ld.volatile.shared.f64 %fd4, [%rd472];
ld.volatile.shared.f64 %fd5, [%rd471];
setp.geu.f64	%p17, %fd5, %fd4;
@%p17 bra BB3_24;

ld.volatile.shared.f64 %fd6, [%rd472];
st.volatile.shared.f64 [%rd471], %fd6;

BB3_24:
add.s64 %rd473, %rd473, 1;
add.s64 %rd472, %rd472, 8;
add.s64 %rd471, %rd471, 8;
setp.lt.s64	%p18, %rd473, %rd3;
@%p18 bra BB3_22;

BB3_25:
membar.cta;
and.b32 %r57, %r7, 3;
setp.ne.s32	%p19, %r57, 0;
@%p19 bra BB3_31;

@%p2 bra BB3_31;

cvt.u32.u64	%r58, %rd3;
mov.u32 %r59, %tid.y;
mul.lo.s32 %r60, %r59, %r58;
mul.wide.u32 %rd273, %r60, 2;
shl.b64 %rd274, %rd3, 2;
and.b64 %rd275, %rd274, 8589934588;
sub.s64 %rd276, %rd273, %rd275;
shl.b64 %rd277, %rd276, 2;
mov.u64 %rd278, sh;
add.s64 %rd475, %rd278, %rd277;
mul.wide.u32 %rd279, %r60, 8;
add.s64 %rd474, %rd278, %rd279;
mov.u64 %rd476, 0;

BB3_28:
ld.volatile.shared.f64 %fd7, [%rd475];
ld.volatile.shared.f64 %fd8, [%rd474];
setp.geu.f64	%p21, %fd8, %fd7;
@%p21 bra BB3_30;

ld.volatile.shared.f64 %fd9, [%rd475];
st.volatile.shared.f64 [%rd474], %fd9;

BB3_30:
add.s64 %rd476, %rd476, 1;
add.s64 %rd475, %rd475, 8;
add.s64 %rd474, %rd474, 8;
setp.lt.s64	%p22, %rd476, %rd3;
@%p22 bra BB3_28;

BB3_31:
membar.cta;
and.b32 %r61, %r7, 7;
setp.ne.s32	%p23, %r61, 0;
@%p23 bra BB3_37;

@%p2 bra BB3_37;

cvt.u32.u64	%r62, %rd3;
mov.u32 %r63, %tid.y;
mul.lo.s32 %r64, %r63, %r62;
mul.wide.u32 %rd281, %r64, 2;
shl.b64 %rd282, %rd3, 3;
and.b64 %rd283, %rd282, 8589934584;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd478, %rd286, %rd285;
mul.wide.u32 %rd287, %r64, 8;
add.s64 %rd477, %rd286, %rd287;
mov.u64 %rd479, 0;

BB3_34:
ld.volatile.shared.f64 %fd10, [%rd478];
ld.volatile.shared.f64 %fd11, [%rd477];
setp.geu.f64	%p25, %fd11, %fd10;
@%p25 bra BB3_36;

ld.volatile.shared.f64 %fd12, [%rd478];
st.volatile.shared.f64 [%rd477], %fd12;

BB3_36:
add.s64 %rd479, %rd479, 1;
add.s64 %rd478, %rd478, 8;
add.s64 %rd477, %rd477, 8;
setp.lt.s64	%p26, %rd479, %rd3;
@%p26 bra BB3_34;

BB3_37:
membar.cta;
and.b32 %r65, %r7, 15;
setp.ne.s32	%p27, %r65, 0;
@%p27 bra BB3_43;

@%p2 bra BB3_43;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 4;
and.b64 %rd291, %rd290, 8589934576;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd481, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd480, %rd294, %rd295;
mov.u64 %rd482, 0;

BB3_40:
ld.volatile.shared.f64 %fd13, [%rd481];
ld.volatile.shared.f64 %fd14, [%rd480];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB3_42;

ld.volatile.shared.f64 %fd15, [%rd481];
st.volatile.shared.f64 [%rd480], %fd15;

BB3_42:
add.s64 %rd482, %rd482, 1;
add.s64 %rd481, %rd481, 8;
add.s64 %rd480, %rd480, 8;
setp.lt.s64	%p30, %rd482, %rd3;
@%p30 bra BB3_40;

BB3_43:
membar.cta;
and.b32 %r71, %r7, 31;
setp.ne.s32	%p31, %r71, 0;
@%p31 bra BB3_49;

@%p2 bra BB3_49;

cvt.u32.u64	%r72, %rd3;
mov.u32 %r73, %tid.y;
mul.lo.s32 %r74, %r73, %r72;
mul.wide.u32 %rd297, %r74, 2;
shl.b64 %rd298, %rd3, 5;
and.b64 %rd299, %rd298, 8589934560;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd484, %rd302, %rd301;
mul.wide.u32 %rd303, %r74, 8;
add.s64 %rd483, %rd302, %rd303;
mov.u64 %rd485, 0;

BB3_46:
ld.volatile.shared.f64 %fd16, [%rd484];
ld.volatile.shared.f64 %fd17, [%rd483];
setp.geu.f64	%p33, %fd17, %fd16;
@%p33 bra BB3_48;

ld.volatile.shared.f64 %fd18, [%rd484];
st.volatile.shared.f64 [%rd483], %fd18;

BB3_48:
add.s64 %rd485, %rd485, 1;
add.s64 %rd484, %rd484, 8;
add.s64 %rd483, %rd483, 8;
setp.lt.s64	%p34, %rd485, %rd3;
@%p34 bra BB3_46;

BB3_49:
membar.cta;
bar.sync 0;
shl.b32 %r8, %r7, 5;
setp.ge.u32	%p35, %r8, %r46;
@%p35 bra BB3_85;

setp.lt.u32	%p36, %r5, 33;
@%p36 bra BB3_57;

mov.u32 %r82, %tid.y;
membar.cta;
and.b32 %r83, %r82, 1;
setp.eq.b32	%p37, %r83, 1;
setp.eq.b32	%p38, %r53, 1;
xor.pred %p39, %p38, %p37;
@%p39 bra BB3_57;

@%p2 bra BB3_57;

xor.b32 %r85, %r8, %r5;
cvt.u32.u64	%r86, %rd3;
mul.lo.s32 %r87, %r85, %r86;
mul.wide.u32 %rd305, %r87, 2;
shl.b64 %rd306, %rd3, 6;
and.b64 %rd307, %rd306, 8589934528;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd487, %rd310, %rd309;
mul.wide.u32 %rd311, %r87, 8;
add.s64 %rd486, %rd310, %rd311;
mov.u64 %rd488, 0;

BB3_54:
ld.volatile.shared.f64 %fd19, [%rd487];
ld.volatile.shared.f64 %fd20, [%rd486];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB3_56;

ld.volatile.shared.f64 %fd21, [%rd487];
st.volatile.shared.f64 [%rd486], %fd21;

BB3_56:
add.s64 %rd488, %rd488, 1;
add.s64 %rd487, %rd487, 8;
add.s64 %rd486, %rd486, 8;
setp.lt.s64	%p42, %rd488, %rd3;
@%p42 bra BB3_54;

BB3_57:
setp.lt.u32	%p43, %r5, 65;
@%p43 bra BB3_64;

mov.u32 %r92, %tid.y;
xor.b32 %r93, %r5, %r92;
and.b32 %r94, %r93, 3;
membar.cta;
setp.ne.s32	%p44, %r94, 0;
@%p44 bra BB3_64;

@%p2 bra BB3_64;

cvt.u32.u64	%r95, %rd3;
xor.b32 %r98, %r8, %r5;
mul.lo.s32 %r99, %r98, %r95;
mul.wide.u32 %rd313, %r99, 2;
shl.b64 %rd314, %rd3, 7;
and.b64 %rd315, %rd314, 8589934464;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd490, %rd318, %rd317;
mul.wide.u32 %rd319, %r99, 8;
add.s64 %rd489, %rd318, %rd319;
mov.u64 %rd491, 0;

BB3_61:
ld.volatile.shared.f64 %fd22, [%rd490];
ld.volatile.shared.f64 %fd23, [%rd489];
setp.geu.f64	%p46, %fd23, %fd22;
@%p46 bra BB3_63;

ld.volatile.shared.f64 %fd24, [%rd490];
st.volatile.shared.f64 [%rd489], %fd24;

BB3_63:
add.s64 %rd491, %rd491, 1;
add.s64 %rd490, %rd490, 8;
add.s64 %rd489, %rd489, 8;
setp.lt.s64	%p47, %rd491, %rd3;
@%p47 bra BB3_61;

BB3_64:
setp.lt.u32	%p48, %r5, 129;
@%p48 bra BB3_71;

mov.u32 %r104, %tid.y;
xor.b32 %r105, %r5, %r104;
and.b32 %r106, %r105, 7;
membar.cta;
setp.ne.s32	%p49, %r106, 0;
@%p49 bra BB3_71;

@%p2 bra BB3_71;

cvt.u32.u64	%r107, %rd3;
xor.b32 %r110, %r8, %r5;
mul.lo.s32 %r111, %r110, %r107;
mul.wide.u32 %rd321, %r111, 2;
shl.b64 %rd322, %rd3, 8;
and.b64 %rd323, %rd322, 8589934336;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd493, %rd326, %rd325;
mul.wide.u32 %rd327, %r111, 8;
add.s64 %rd492, %rd326, %rd327;
mov.u64 %rd494, 0;

BB3_68:
ld.volatile.shared.f64 %fd25, [%rd493];
ld.volatile.shared.f64 %fd26, [%rd492];
setp.geu.f64	%p51, %fd26, %fd25;
@%p51 bra BB3_70;

ld.volatile.shared.f64 %fd27, [%rd493];
st.volatile.shared.f64 [%rd492], %fd27;

BB3_70:
add.s64 %rd494, %rd494, 1;
add.s64 %rd493, %rd493, 8;
add.s64 %rd492, %rd492, 8;
setp.lt.s64	%p52, %rd494, %rd3;
@%p52 bra BB3_68;

BB3_71:
setp.lt.u32	%p53, %r5, 257;
@%p53 bra BB3_78;

mov.u32 %r116, %tid.y;
xor.b32 %r117, %r5, %r116;
and.b32 %r118, %r117, 15;
membar.cta;
setp.ne.s32	%p54, %r118, 0;
@%p54 bra BB3_78;

@%p2 bra BB3_78;

cvt.u32.u64	%r119, %rd3;
xor.b32 %r122, %r8, %r5;
mul.lo.s32 %r123, %r122, %r119;
mul.wide.u32 %rd329, %r123, 2;
shl.b64 %rd330, %rd3, 9;
and.b64 %rd331, %rd330, 8589934080;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd496, %rd334, %rd333;
mul.wide.u32 %rd335, %r123, 8;
add.s64 %rd495, %rd334, %rd335;
mov.u64 %rd497, 0;

BB3_75:
ld.volatile.shared.f64 %fd28, [%rd496];
ld.volatile.shared.f64 %fd29, [%rd495];
setp.geu.f64	%p56, %fd29, %fd28;
@%p56 bra BB3_77;

ld.volatile.shared.f64 %fd30, [%rd496];
st.volatile.shared.f64 [%rd495], %fd30;

BB3_77:
add.s64 %rd497, %rd497, 1;
add.s64 %rd496, %rd496, 8;
add.s64 %rd495, %rd495, 8;
setp.lt.s64	%p57, %rd497, %rd3;
@%p57 bra BB3_75;

BB3_78:
setp.lt.u32	%p58, %r5, 513;
@%p58 bra BB3_85;

mov.u32 %r128, %tid.y;
xor.b32 %r129, %r5, %r128;
and.b32 %r130, %r129, 31;
membar.cta;
setp.ne.s32	%p59, %r130, 0;
@%p59 bra BB3_85;

@%p2 bra BB3_85;

cvt.u32.u64	%r131, %rd3;
xor.b32 %r134, %r8, %r5;
mul.lo.s32 %r135, %r134, %r131;
mul.wide.u32 %rd337, %r135, 2;
shl.b64 %rd338, %rd3, 10;
and.b64 %rd339, %rd338, 8589933568;
sub.s64 %rd340, %rd337, %rd339;
shl.b64 %rd341, %rd340, 2;
mov.u64 %rd342, sh;
add.s64 %rd499, %rd342, %rd341;
mul.wide.u32 %rd343, %r135, 8;
add.s64 %rd498, %rd342, %rd343;
mov.u64 %rd500, 0;

BB3_82:
ld.volatile.shared.f64 %fd31, [%rd499];
ld.volatile.shared.f64 %fd32, [%rd498];
setp.geu.f64	%p61, %fd32, %fd31;
@%p61 bra BB3_84;

ld.volatile.shared.f64 %fd33, [%rd499];
st.volatile.shared.f64 [%rd498], %fd33;

BB3_84:
add.s64 %rd500, %rd500, 1;
add.s64 %rd499, %rd499, 8;
add.s64 %rd498, %rd498, 8;
setp.lt.s64	%p62, %rd500, %rd3;
@%p62 bra BB3_82;

BB3_85:
bar.sync 0;
mul.lo.s32 %r11, %r5, %r1;
cvt.u64.u32	%rd116, %r11;
mov.u32 %r137, %ctaid.x;
mul.lo.s32 %r138, %r137, %r1;
cvt.u64.u32	%rd117, %r138;
setp.ge.s32	%p63, %r267, %r1;
@%p63 bra BB3_87;

BB3_86:
cvt.s64.s32	%rd344, %r267;
add.s64 %rd345, %rd344, %rd116;
shl.b64 %rd346, %rd345, 2;
mov.u64 %rd347, sh;
add.s64 %rd348, %rd347, %rd346;
ld.shared.u32 %r139, [%rd348];
add.s64 %rd349, %rd344, %rd117;
shl.b64 %rd350, %rd349, 2;
add.s64 %rd351, %rd2, %rd350;
st.global.u32 [%rd351], %r139;
add.s32 %r267, %r267, %r46;
setp.lt.s32	%p64, %r267, %r1;
@%p64 bra BB3_86;

BB3_87:
mov.u32 %r271, %tid.y;
mov.u32 %r268, 0;
setp.ne.s32	%p65, %r271, 0;
@%p65 bra BB3_89;

ld.param.u64 %rd352, [%rd1+128];
cvta.to.global.u64 %rd353, %rd352;
add.s32 %r143, %r3, -1;
atom.global.inc.u32 %r144, [%rd353], %r143;
add.s32 %r145, %r144, 1;
setp.lt.u32	%p66, %r145, %r3;
selp.u32	%r268, 1, 0, %p66;

BB3_89:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r268, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r17, 1, 0, %p2; 
}
setp.ne.s32	%p67, %r17, 0;
@%p67 bra BB3_169;

mov.u32 %r146, 31;
sub.s32 %r147, %r146, %r4;
mov.u32 %r149, %tid.y;
mul.wide.u32 %rd354, %r3, %r149;
shr.u64 %rd118, %rd354, %r147;
cvt.u32.u64	%r270, %rd118;
add.s32 %r150, %r149, 1;
mul.wide.u32 %rd355, %r3, %r150;
shr.u64 %rd356, %rd355, %r147;
cvt.u32.u64	%r19, %rd356;
@%p2 bra BB3_93;

cvt.u32.u64	%r151, %rd3;
and.b32 %r152, %r151, 536870911;
mul.lo.s32 %r154, %r149, %r152;
shl.b32 %r155, %r154, 1;
mul.wide.u32 %rd358, %r155, 4;
mov.u64 %rd359, sh;
add.s64 %rd501, %rd359, %rd358;
mov.u64 %rd502, 0;

BB3_92:
mov.u64 %rd360, -4503599627370497;
st.shared.u64 [%rd501], %rd360;
add.s64 %rd501, %rd501, 8;
add.s64 %rd502, %rd502, 1;
setp.lt.s64	%p69, %rd502, %rd3;
@%p69 bra BB3_92;

BB3_93:
setp.ge.u32	%p70, %r270, %r19;
@%p70 bra BB3_100;

cvt.u32.u64	%r157, %rd3;
and.b32 %r158, %r157, 536870911;
cvt.u32.u64	%r159, %rd118;
mul.lo.s32 %r160, %r158, %r159;
shl.b32 %r20, %r160, 1;
mov.u32 %r269, 0;

BB3_95:
mul.lo.s32 %r164, %r149, %r158;
shl.b32 %r165, %r164, 1;
mul.wide.u32 %rd362, %r165, 4;
mov.u64 %rd363, sh;
add.s64 %rd504, %rd363, %rd362;
shl.b32 %r166, %r157, 1;
and.b32 %r167, %r166, 1073741822;
mad.lo.s32 %r168, %r167, %r269, %r20;
mul.wide.u32 %rd364, %r168, 4;
add.s64 %rd503, %rd2, %rd364;
mov.u64 %rd505, 0;
@%p2 bra BB3_99;

BB3_96:
ld.volatile.global.f64 %fd34, [%rd503];
ld.volatile.shared.f64 %fd35, [%rd504];
setp.geu.f64	%p72, %fd35, %fd34;
@%p72 bra BB3_98;

ld.volatile.global.f64 %fd36, [%rd503];
st.volatile.shared.f64 [%rd504], %fd36;

BB3_98:
add.s64 %rd505, %rd505, 1;
add.s64 %rd504, %rd504, 8;
add.s64 %rd503, %rd503, 8;
setp.lt.s64	%p73, %rd505, %rd3;
@%p73 bra BB3_96;

BB3_99:
add.s32 %r270, %r270, 1;
setp.lt.u32	%p74, %r270, %r19;
add.s32 %r269, %r269, 1;
@%p74 bra BB3_95;

BB3_100:
@%p11 bra BB3_102;

add.u64 %rd365, %SP, 0;
cvta.to.local.u64 %rd366, %rd365;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd366], %rs3;
mov.u64 %rd367, $str2;
cvta.global.u64 %rd368, %rd367;
mov.u32 %r172, 0;
mov.u64 %rd369, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd368;
.param .b64 param1;
st.param.b64	[param1+0], %rd365;
.param .b32 param2;
st.param.b32	[param2+0], %r172;
.param .b64 param3;
st.param.b64	[param3+0], %rd365;
.param .b64 param4;
st.param.b64	[param4+0], %rd369;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_102:
membar.cta;
and.b32 %r176, %r149, 1;
setp.eq.b32	%p76, %r176, 1;
setp.eq.b32	%p77, %r53, 1;
xor.pred %p78, %p77, %p76;
@%p78 bra BB3_108;

@%p2 bra BB3_108;

cvt.u32.u64	%r178, %rd3;
mul.lo.s32 %r180, %r149, %r178;
mul.wide.u32 %rd371, %r180, 2;
and.b64 %rd372, %rd3, 4294967295;
shl.b64 %rd373, %rd372, 1;
sub.s64 %rd374, %rd371, %rd373;
shl.b64 %rd375, %rd374, 2;
mov.u64 %rd376, sh;
add.s64 %rd507, %rd376, %rd375;
mul.wide.u32 %rd377, %r180, 8;
add.s64 %rd506, %rd376, %rd377;
mov.u64 %rd508, 0;

BB3_105:
ld.volatile.shared.f64 %fd37, [%rd507];
ld.volatile.shared.f64 %fd38, [%rd506];
setp.geu.f64	%p80, %fd38, %fd37;
@%p80 bra BB3_107;

ld.volatile.shared.f64 %fd39, [%rd507];
st.volatile.shared.f64 [%rd506], %fd39;

BB3_107:
add.s64 %rd508, %rd508, 1;
add.s64 %rd507, %rd507, 8;
add.s64 %rd506, %rd506, 8;
setp.lt.s64	%p81, %rd508, %rd3;
@%p81 bra BB3_105;

BB3_108:
xor.b32 %r184, %r5, %r149;
and.b32 %r185, %r184, 3;
membar.cta;
setp.ne.s32	%p82, %r185, 0;
@%p82 bra BB3_114;

@%p2 bra BB3_114;

cvt.u32.u64	%r186, %rd3;
mul.lo.s32 %r188, %r149, %r186;
mul.wide.u32 %rd379, %r188, 2;
shl.b64 %rd380, %rd3, 2;
and.b64 %rd381, %rd380, 8589934588;
sub.s64 %rd382, %rd379, %rd381;
shl.b64 %rd383, %rd382, 2;
mov.u64 %rd384, sh;
add.s64 %rd510, %rd384, %rd383;
mul.wide.u32 %rd385, %r188, 8;
add.s64 %rd509, %rd384, %rd385;
mov.u64 %rd511, 0;

BB3_111:
ld.volatile.shared.f64 %fd40, [%rd510];
ld.volatile.shared.f64 %fd41, [%rd509];
setp.geu.f64	%p84, %fd41, %fd40;
@%p84 bra BB3_113;

ld.volatile.shared.f64 %fd42, [%rd510];
st.volatile.shared.f64 [%rd509], %fd42;

BB3_113:
add.s64 %rd511, %rd511, 1;
add.s64 %rd510, %rd510, 8;
add.s64 %rd509, %rd509, 8;
setp.lt.s64	%p85, %rd511, %rd3;
@%p85 bra BB3_111;

BB3_114:
and.b32 %r193, %r184, 7;
membar.cta;
setp.ne.s32	%p86, %r193, 0;
@%p86 bra BB3_120;

@%p2 bra BB3_120;

cvt.u32.u64	%r194, %rd3;
mul.lo.s32 %r196, %r149, %r194;
mul.wide.u32 %rd387, %r196, 2;
shl.b64 %rd388, %rd3, 3;
and.b64 %rd389, %rd388, 8589934584;
sub.s64 %rd390, %rd387, %rd389;
shl.b64 %rd391, %rd390, 2;
mov.u64 %rd392, sh;
add.s64 %rd513, %rd392, %rd391;
mul.wide.u32 %rd393, %r196, 8;
add.s64 %rd512, %rd392, %rd393;
mov.u64 %rd514, 0;

BB3_117:
ld.volatile.shared.f64 %fd43, [%rd513];
ld.volatile.shared.f64 %fd44, [%rd512];
setp.geu.f64	%p88, %fd44, %fd43;
@%p88 bra BB3_119;

ld.volatile.shared.f64 %fd45, [%rd513];
st.volatile.shared.f64 [%rd512], %fd45;

BB3_119:
add.s64 %rd514, %rd514, 1;
add.s64 %rd513, %rd513, 8;
add.s64 %rd512, %rd512, 8;
setp.lt.s64	%p89, %rd514, %rd3;
@%p89 bra BB3_117;

BB3_120:
and.b32 %r201, %r184, 15;
membar.cta;
setp.ne.s32	%p90, %r201, 0;
@%p90 bra BB3_126;

@%p2 bra BB3_126;

cvt.u32.u64	%r202, %rd3;
mul.lo.s32 %r204, %r149, %r202;
mul.wide.u32 %rd395, %r204, 2;
shl.b64 %rd396, %rd3, 4;
and.b64 %rd397, %rd396, 8589934576;
sub.s64 %rd398, %rd395, %rd397;
shl.b64 %rd399, %rd398, 2;
mov.u64 %rd400, sh;
add.s64 %rd516, %rd400, %rd399;
mul.wide.u32 %rd401, %r204, 8;
add.s64 %rd515, %rd400, %rd401;
mov.u64 %rd517, 0;

BB3_123:
ld.volatile.shared.f64 %fd46, [%rd516];
ld.volatile.shared.f64 %fd47, [%rd515];
setp.geu.f64	%p92, %fd47, %fd46;
@%p92 bra BB3_125;

ld.volatile.shared.f64 %fd48, [%rd516];
st.volatile.shared.f64 [%rd515], %fd48;

BB3_125:
add.s64 %rd517, %rd517, 1;
add.s64 %rd516, %rd516, 8;
add.s64 %rd515, %rd515, 8;
setp.lt.s64	%p93, %rd517, %rd3;
@%p93 bra BB3_123;

BB3_126:
and.b32 %r209, %r184, 31;
membar.cta;
setp.ne.s32	%p94, %r209, 0;
@%p94 bra BB3_132;

@%p2 bra BB3_132;

cvt.u32.u64	%r210, %rd3;
mul.lo.s32 %r212, %r149, %r210;
mul.wide.u32 %rd403, %r212, 2;
shl.b64 %rd404, %rd3, 5;
and.b64 %rd405, %rd404, 8589934560;
sub.s64 %rd406, %rd403, %rd405;
shl.b64 %rd407, %rd406, 2;
mov.u64 %rd408, sh;
add.s64 %rd519, %rd408, %rd407;
mul.wide.u32 %rd409, %r212, 8;
add.s64 %rd518, %rd408, %rd409;
mov.u64 %rd520, 0;

BB3_129:
ld.volatile.shared.f64 %fd49, [%rd519];
ld.volatile.shared.f64 %fd50, [%rd518];
setp.geu.f64	%p96, %fd50, %fd49;
@%p96 bra BB3_131;

ld.volatile.shared.f64 %fd51, [%rd519];
st.volatile.shared.f64 [%rd518], %fd51;

BB3_131:
add.s64 %rd520, %rd520, 1;
add.s64 %rd519, %rd519, 8;
add.s64 %rd518, %rd518, 8;
setp.lt.s64	%p97, %rd520, %rd3;
@%p97 bra BB3_129;

BB3_132:
shl.b32 %r217, %r184, 5;
setp.lt.u32	%p1, %r217, %r46;
membar.cta;
bar.sync 0;
@!%p1 bra BB3_168;
bra.uni BB3_133;

BB3_133:
xor.b32 %r25, %r217, %r5;
setp.lt.u32	%p98, %r5, 33;
@%p98 bra BB3_140;

membar.cta;
setp.eq.b32	%p99, %r176, 1;
setp.eq.b32	%p100, %r53, 1;
xor.pred %p101, %p100, %p99;
@%p101 bra BB3_140;

@%p2 bra BB3_140;

cvt.u32.u64	%r228, %rd3;
mul.lo.s32 %r229, %r25, %r228;
mul.wide.u32 %rd411, %r229, 2;
shl.b64 %rd412, %rd3, 6;
and.b64 %rd413, %rd412, 8589934528;
sub.s64 %rd414, %rd411, %rd413;
shl.b64 %rd415, %rd414, 2;
mov.u64 %rd416, sh;
add.s64 %rd522, %rd416, %rd415;
mul.wide.u32 %rd417, %r229, 8;
add.s64 %rd521, %rd416, %rd417;
mov.u64 %rd523, 0;

BB3_137:
ld.volatile.shared.f64 %fd52, [%rd522];
ld.volatile.shared.f64 %fd53, [%rd521];
setp.geu.f64	%p103, %fd53, %fd52;
@%p103 bra BB3_139;

ld.volatile.shared.f64 %fd54, [%rd522];
st.volatile.shared.f64 [%rd521], %fd54;

BB3_139:
add.s64 %rd523, %rd523, 1;
add.s64 %rd522, %rd522, 8;
add.s64 %rd521, %rd521, 8;
setp.lt.s64	%p104, %rd523, %rd3;
@%p104 bra BB3_137;

BB3_140:
setp.lt.u32	%p105, %r5, 65;
@%p105 bra BB3_147;

membar.cta;
@%p82 bra BB3_147;

@%p2 bra BB3_147;

cvt.u32.u64	%r237, %rd3;
mul.lo.s32 %r238, %r25, %r237;
mul.wide.u32 %rd419, %r238, 2;
shl.b64 %rd420, %rd3, 7;
and.b64 %rd421, %rd420, 8589934464;
sub.s64 %rd422, %rd419, %rd421;
shl.b64 %rd423, %rd422, 2;
mov.u64 %rd424, sh;
add.s64 %rd525, %rd424, %rd423;
mul.wide.u32 %rd425, %r238, 8;
add.s64 %rd524, %rd424, %rd425;
mov.u64 %rd526, 0;

BB3_144:
ld.volatile.shared.f64 %fd55, [%rd525];
ld.volatile.shared.f64 %fd56, [%rd524];
setp.geu.f64	%p108, %fd56, %fd55;
@%p108 bra BB3_146;

ld.volatile.shared.f64 %fd57, [%rd525];
st.volatile.shared.f64 [%rd524], %fd57;

BB3_146:
add.s64 %rd526, %rd526, 1;
add.s64 %rd525, %rd525, 8;
add.s64 %rd524, %rd524, 8;
setp.lt.s64	%p109, %rd526, %rd3;
@%p109 bra BB3_144;

BB3_147:
setp.lt.u32	%p110, %r5, 129;
@%p110 bra BB3_154;

membar.cta;
@%p86 bra BB3_154;

@%p2 bra BB3_154;

cvt.u32.u64	%r246, %rd3;
mul.lo.s32 %r247, %r25, %r246;
mul.wide.u32 %rd427, %r247, 2;
shl.b64 %rd428, %rd3, 8;
and.b64 %rd429, %rd428, 8589934336;
sub.s64 %rd430, %rd427, %rd429;
shl.b64 %rd431, %rd430, 2;
mov.u64 %rd432, sh;
add.s64 %rd528, %rd432, %rd431;
mul.wide.u32 %rd433, %r247, 8;
add.s64 %rd527, %rd432, %rd433;
mov.u64 %rd529, 0;

BB3_151:
ld.volatile.shared.f64 %fd58, [%rd528];
ld.volatile.shared.f64 %fd59, [%rd527];
setp.geu.f64	%p113, %fd59, %fd58;
@%p113 bra BB3_153;

ld.volatile.shared.f64 %fd60, [%rd528];
st.volatile.shared.f64 [%rd527], %fd60;

BB3_153:
add.s64 %rd529, %rd529, 1;
add.s64 %rd528, %rd528, 8;
add.s64 %rd527, %rd527, 8;
setp.lt.s64	%p114, %rd529, %rd3;
@%p114 bra BB3_151;

BB3_154:
setp.lt.u32	%p115, %r5, 257;
@%p115 bra BB3_161;

membar.cta;
@%p90 bra BB3_161;

@%p2 bra BB3_161;

cvt.u32.u64	%r255, %rd3;
mul.lo.s32 %r256, %r25, %r255;
mul.wide.u32 %rd435, %r256, 2;
shl.b64 %rd436, %rd3, 9;
and.b64 %rd437, %rd436, 8589934080;
sub.s64 %rd438, %rd435, %rd437;
shl.b64 %rd439, %rd438, 2;
mov.u64 %rd440, sh;
add.s64 %rd531, %rd440, %rd439;
mul.wide.u32 %rd441, %r256, 8;
add.s64 %rd530, %rd440, %rd441;
mov.u64 %rd532, 0;

BB3_158:
ld.volatile.shared.f64 %fd61, [%rd531];
ld.volatile.shared.f64 %fd62, [%rd530];
setp.geu.f64	%p118, %fd62, %fd61;
@%p118 bra BB3_160;

ld.volatile.shared.f64 %fd63, [%rd531];
st.volatile.shared.f64 [%rd530], %fd63;

BB3_160:
add.s64 %rd532, %rd532, 1;
add.s64 %rd531, %rd531, 8;
add.s64 %rd530, %rd530, 8;
setp.lt.s64	%p119, %rd532, %rd3;
@%p119 bra BB3_158;

BB3_161:
setp.lt.u32	%p120, %r5, 513;
@%p120 bra BB3_168;

membar.cta;
@%p94 bra BB3_168;

@%p2 bra BB3_168;

cvt.u32.u64	%r264, %rd3;
mul.lo.s32 %r265, %r25, %r264;
mul.wide.u32 %rd443, %r265, 2;
shl.b64 %rd444, %rd3, 10;
and.b64 %rd445, %rd444, 8589933568;
sub.s64 %rd446, %rd443, %rd445;
shl.b64 %rd447, %rd446, 2;
mov.u64 %rd448, sh;
add.s64 %rd534, %rd448, %rd447;
mul.wide.u32 %rd449, %r265, 8;
add.s64 %rd533, %rd448, %rd449;
mov.u64 %rd535, 0;

BB3_165:
ld.volatile.shared.f64 %fd64, [%rd534];
ld.volatile.shared.f64 %fd65, [%rd533];
setp.geu.f64	%p123, %fd65, %fd64;
@%p123 bra BB3_167;

ld.volatile.shared.f64 %fd66, [%rd534];
st.volatile.shared.f64 [%rd533], %fd66;

BB3_167:
add.s64 %rd535, %rd535, 1;
add.s64 %rd534, %rd534, 8;
add.s64 %rd533, %rd533, 8;
setp.lt.s64	%p124, %rd535, %rd3;
@%p124 bra BB3_165;

BB3_168:
bar.sync 0;

BB3_169:
@%p67 bra BB3_177;

ld.param.u8 %rs4, [%rd1+112];
setp.eq.s16	%p126, %rs4, 0;
@%p126 bra BB3_172;

ld.param.u64 %rd450, [%rd1+104];
cvta.to.global.u64 %rd536, %rd450;
bra.uni BB3_173;

BB3_172:
ld.param.u64 %rd451, [%rd1+136];
setp.eq.s64	%p127, %rd451, 0;
cvta.to.global.u64 %rd452, %rd451;
selp.b64	%rd536, %rd2, %rd452, %p127;

BB3_173:
setp.lt.u32	%p128, %r1, 33;
@%p128 bra BB3_175;

bar.sync 0;

BB3_175:
setp.ge.u32	%p129, %r271, %r1;
@%p129 bra BB3_177;

BB3_176:
cvt.u64.u32	%rd453, %r271;
add.s64 %rd454, %rd453, %rd116;
shl.b64 %rd455, %rd454, 2;
mov.u64 %rd456, sh;
add.s64 %rd457, %rd456, %rd455;
ld.shared.u32 %r266, [%rd457];
mul.wide.u32 %rd458, %r271, 4;
add.s64 %rd459, %rd536, %rd458;
st.global.u32 [%rd459], %r266;
add.s32 %r271, %r271, %r46;
setp.lt.u32	%p130, %r271, %r1;
@%p130 bra BB3_176;

BB3_177:
ret;
}


