{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Full Version " "Info: Version 6.1 Build 201 11/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 28 23:39:21 2007 " "Info: Processing started: Tue Aug 28 23:39:21 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pacman -c pacman " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pacman -c pacman" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_wa1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_wa1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_din1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_din1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_din1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_din1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_wa1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_wa1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_din1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_din1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25MHz " "Info: Assuming node \"clk_25MHz\" is an undefined clock" {  } { { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_pacman\|count\[1\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_pacman\|count\[1\]\" as buffer" {  } { { "clk_div.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_pacman\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector158~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector158~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector158~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector158~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector158~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector158~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector205~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector205~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector205~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector205~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector205~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector205~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector64~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector64~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector64~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector64~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector64~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector64~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector111~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector111~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector111~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector111~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector111~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector111~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_3\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[21\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_3\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[21\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_3\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[3\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[3\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1283 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[3\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[3\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[3\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[3\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[2\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[2\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1283 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[2\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[2\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[2\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[2\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[0\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[0\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[0\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[0\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[0\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1283 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[0\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[1\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[1\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[1\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[1\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[1\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1283 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[1\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25MHz register pacman_core:core_0\|VGA_SYNC:vga_sync_0\|pixel_row\[4\] register pacman_core:core_0\|bitmap_address\[8\] 10.87 MHz 92.0 ns Internal " "Info: Clock \"clk_25MHz\" has Internal fmax of 10.87 MHz between source register \"pacman_core:core_0\|VGA_SYNC:vga_sync_0\|pixel_row\[4\]\" and destination register \"pacman_core:core_0\|bitmap_address\[8\]\" (period= 92.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "88.000 ns + Longest register register " "Info: + Longest register to register delay is 88.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|VGA_SYNC:vga_sync_0\|pixel_row\[4\] 1 REG LC2_H29 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_H29; Fanout = 37; REG Node = 'pacman_core:core_0\|VGA_SYNC:vga_sync_0\|pixel_row\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } "NODE_NAME" } } { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~83 2 COMB LC1_H29 2 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC1_H29; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~83'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~83 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~89 3 COMB LC3_H29 2 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC3_H29; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~89'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~83 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~95 4 COMB LC7_H29 2 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC7_H29; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~95'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 13.800 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~101 5 COMB LC2_H28 2 " "Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 13.800 ns; Loc. = LC2_H28; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~101'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.700 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~111 6 COMB LC1_H28 2 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 16.700 ns; Loc. = LC1_H28; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~111'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~111 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 21.800 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~103 7 COMB LC3_H27 2 " "Info: 7: + IC(2.700 ns) + CELL(2.400 ns) = 21.800 ns; Loc. = LC3_H27; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~103'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~111 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~103 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.000 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~69 8 COMB LC1_H27 2 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 25.000 ns; Loc. = LC1_H27; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~69'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~103 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 27.900 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~77 9 COMB LC4_H27 2 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 27.900 ns; Loc. = LC4_H27; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~77'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 30.800 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~85 10 COMB LC7_H27 1 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 30.800 ns; Loc. = LC7_H27; Fanout = 1; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~85'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 34.000 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|unreg_res_node\[4\] 11 COMB LC5_H27 1 " "Info: 11: + IC(0.500 ns) + CELL(2.700 ns) = 34.000 ns; Loc. = LC5_H27; Fanout = 1; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|unreg_res_node\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 95 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 39.100 ns pacman_core:core_0\|lpm_add_sub:Add6\|addcore:adder\|unreg_res_node\[8\] 12 COMB LC5_H26 1 " "Info: 12: + IC(2.700 ns) + CELL(2.400 ns) = 39.100 ns; Loc. = LC5_H26; Fanout = 1; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add6\|addcore:adder\|unreg_res_node\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 95 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 42.300 ns pacman_core:core_0\|ram_address\[9\]~39 13 COMB LC6_H26 9 " "Info: 13: + IC(0.500 ns) + CELL(2.700 ns) = 42.300 ns; Loc. = LC6_H26; Fanout = 9; COMB Node = 'pacman_core:core_0\|ram_address\[9\]~39'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 57.700 ns pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa0 14 MEM EC1_H 1 " "Info: 14: + IC(2.800 ns) + CELL(12.600 ns) = 57.700 ns; Loc. = EC1_H; Fanout = 1; MEM Node = 'pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 60.200 ns pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\] 15 MEM EC1_H 31 " "Info: 15: + IC(0.000 ns) + CELL(2.500 ns) = 60.200 ns; Loc. = EC1_H; Fanout = 31; MEM Node = 'pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.600 ns) + CELL(2.700 ns) 70.500 ns pacman_core:core_0\|Equal3~28 16 COMB LC2_I25 1 " "Info: 16: + IC(7.600 ns) + CELL(2.700 ns) = 70.500 ns; Loc. = LC2_I25; Fanout = 1; COMB Node = 'pacman_core:core_0\|Equal3~28'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|Equal3~28 } "NODE_NAME" } } { "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 73.700 ns pacman_core:core_0\|bitmap_address~14330 17 COMB LC8_I25 1 " "Info: 17: + IC(0.500 ns) + CELL(2.700 ns) = 73.700 ns; Loc. = LC8_I25; Fanout = 1; COMB Node = 'pacman_core:core_0\|bitmap_address~14330'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|Equal3~28 pacman_core:core_0|bitmap_address~14330 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 76.900 ns pacman_core:core_0\|bitmap_address~14331 18 COMB LC1_I25 1 " "Info: 18: + IC(0.500 ns) + CELL(2.700 ns) = 76.900 ns; Loc. = LC1_I25; Fanout = 1; COMB Node = 'pacman_core:core_0\|bitmap_address~14331'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|bitmap_address~14330 pacman_core:core_0|bitmap_address~14331 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 82.300 ns pacman_core:core_0\|bitmap_address~14334 19 COMB LC5_I24 1 " "Info: 19: + IC(2.700 ns) + CELL(2.700 ns) = 82.300 ns; Loc. = LC5_I24; Fanout = 1; COMB Node = 'pacman_core:core_0\|bitmap_address~14334'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { pacman_core:core_0|bitmap_address~14331 pacman_core:core_0|bitmap_address~14334 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 85.500 ns pacman_core:core_0\|bitmap_address~14338 20 COMB LC6_I24 1 " "Info: 20: + IC(0.500 ns) + CELL(2.700 ns) = 85.500 ns; Loc. = LC6_I24; Fanout = 1; COMB Node = 'pacman_core:core_0\|bitmap_address~14338'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|bitmap_address~14334 pacman_core:core_0|bitmap_address~14338 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 88.000 ns pacman_core:core_0\|bitmap_address\[8\] 21 REG LC2_I24 13 " "Info: 21: + IC(0.500 ns) + CELL(2.000 ns) = 88.000 ns; Loc. = LC2_I24; Fanout = 13; REG Node = 'pacman_core:core_0\|bitmap_address\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pacman_core:core_0|bitmap_address~14338 pacman_core:core_0|bitmap_address[8] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "60.300 ns ( 68.52 % ) " "Info: Total cell delay = 60.300 ns ( 68.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "27.700 ns ( 31.48 % ) " "Info: Total interconnect delay = 27.700 ns ( 31.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "88.000 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~83 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~111 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~103 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|Equal3~28 pacman_core:core_0|bitmap_address~14330 pacman_core:core_0|bitmap_address~14331 pacman_core:core_0|bitmap_address~14334 pacman_core:core_0|bitmap_address~14338 pacman_core:core_0|bitmap_address[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "88.000 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~83 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~111 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~103 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|Equal3~28 pacman_core:core_0|bitmap_address~14330 pacman_core:core_0|bitmap_address~14331 pacman_core:core_0|bitmap_address~14334 pacman_core:core_0|bitmap_address~14338 pacman_core:core_0|bitmap_address[8] } { 0.000ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns 2.800ns 0.000ns 7.600ns 0.500ns 0.500ns 2.700ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25MHz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 272 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 272; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|bitmap_address\[8\] 2 REG LC2_I24 13 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I24; Fanout = 13; REG Node = 'pacman_core:core_0\|bitmap_address\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25MHz pacman_core:core_0|bitmap_address[8] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|bitmap_address[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|bitmap_address[8] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_25MHz\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 272 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 272; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|VGA_SYNC:vga_sync_0\|pixel_row\[4\] 2 REG LC2_H29 37 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_H29; Fanout = 37; REG Node = 'pacman_core:core_0\|VGA_SYNC:vga_sync_0\|pixel_row\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25MHz pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } "NODE_NAME" } } { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|bitmap_address[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|bitmap_address[8] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 397 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "88.000 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~83 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~111 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~103 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|Equal3~28 pacman_core:core_0|bitmap_address~14330 pacman_core:core_0|bitmap_address~14331 pacman_core:core_0|bitmap_address~14334 pacman_core:core_0|bitmap_address~14338 pacman_core:core_0|bitmap_address[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "88.000 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~83 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~111 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~103 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|Equal3~28 pacman_core:core_0|bitmap_address~14330 pacman_core:core_0|bitmap_address~14331 pacman_core:core_0|bitmap_address~14334 pacman_core:core_0|bitmap_address~14338 pacman_core:core_0|bitmap_address[8] } { 0.000ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns 2.800ns 0.000ns 7.600ns 0.500ns 0.500ns 2.700ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|bitmap_address[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|bitmap_address[8] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|VGA_SYNC:vga_sync_0|pixel_row[4] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_25MHz 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_25MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pacman_core:core_0\|ghost_direction\[0\].left pacman_core:core_0\|ghost_next_c_signal\[0\]\[0\] clk_25MHz 23.4 ns " "Info: Found hold time violation between source  pin or register \"pacman_core:core_0\|ghost_direction\[0\].left\" and destination pin or register \"pacman_core:core_0\|ghost_next_c_signal\[0\]\[0\]\" for clock \"clk_25MHz\" (Hold time is 23.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "29.800 ns + Largest " "Info: + Largest clock skew is 29.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 44.100 ns + Longest register " "Info: + Longest clock path from clock \"clk_25MHz\" to destination register is 44.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 272 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 272; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_E6 501 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_E6; Fanout = 501; REG Node = 'pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(1.400 ns) 18.200 ns pacman_core:core_0\|ghost_health\[0\].weak 3 REG LC5_C25 10 " "Info: 3: + IC(8.400 ns) + CELL(1.400 ns) = 18.200 ns; Loc. = LC5_C25; Fanout = 10; REG Node = 'pacman_core:core_0\|ghost_health\[0\].weak'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_health[0].weak } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(2.400 ns) 26.500 ns pacman_core:core_0\|Selector64~83 4 COMB LC2_G5 1 " "Info: 4: + IC(5.900 ns) + CELL(2.400 ns) = 26.500 ns; Loc. = LC2_G5; Fanout = 1; COMB Node = 'pacman_core:core_0\|Selector64~83'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { pacman_core:core_0|ghost_health[0].weak pacman_core:core_0|Selector64~83 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.700 ns pacman_core:core_0\|Selector64~84 5 COMB LC7_G5 60 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 29.700 ns; Loc. = LC7_G5; Fanout = 60; COMB Node = 'pacman_core:core_0\|Selector64~84'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|Selector64~83 pacman_core:core_0|Selector64~84 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 721 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(14.400 ns) + CELL(0.000 ns) 44.100 ns pacman_core:core_0\|ghost_next_c_signal\[0\]\[0\] 6 REG LC6_A47 1 " "Info: 6: + IC(14.400 ns) + CELL(0.000 ns) = 44.100 ns; Loc. = LC6_A47; Fanout = 1; REG Node = 'pacman_core:core_0\|ghost_next_c_signal\[0\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { pacman_core:core_0|Selector64~84 pacman_core:core_0|ghost_next_c_signal[0][0] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 24.49 % ) " "Info: Total cell delay = 10.800 ns ( 24.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "33.300 ns ( 75.51 % ) " "Info: Total interconnect delay = 33.300 ns ( 75.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "44.100 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_health[0].weak pacman_core:core_0|Selector64~83 pacman_core:core_0|Selector64~84 pacman_core:core_0|ghost_next_c_signal[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "44.100 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_health[0].weak pacman_core:core_0|Selector64~83 pacman_core:core_0|Selector64~84 pacman_core:core_0|ghost_next_c_signal[0][0] } { 0.000ns 0.000ns 4.100ns 8.400ns 5.900ns 0.500ns 14.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns 2.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz source 14.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_25MHz\" to source register is 14.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 272 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 272; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_E6 501 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_E6; Fanout = 501; REG Node = 'pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 14.300 ns pacman_core:core_0\|ghost_direction\[0\].left 3 REG LC1_A10 9 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 14.300 ns; Loc. = LC1_A10; Fanout = 9; REG Node = 'pacman_core:core_0\|ghost_direction\[0\].left'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_direction[0].left } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.07 % ) " "Info: Total cell delay = 4.300 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 69.93 % ) " "Info: Total interconnect delay = 10.000 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_direction[0].left } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_direction[0].left } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "44.100 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_health[0].weak pacman_core:core_0|Selector64~83 pacman_core:core_0|Selector64~84 pacman_core:core_0|ghost_next_c_signal[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "44.100 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_health[0].weak pacman_core:core_0|Selector64~83 pacman_core:core_0|Selector64~84 pacman_core:core_0|ghost_next_c_signal[0][0] } { 0.000ns 0.000ns 4.100ns 8.400ns 5.900ns 0.500ns 14.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns 2.700ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_direction[0].left } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_direction[0].left } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.100 ns - Shortest register register " "Info: - Shortest register to register delay is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|ghost_direction\[0\].left 1 REG LC1_A10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A10; Fanout = 9; REG Node = 'pacman_core:core_0\|ghost_direction\[0\].left'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|ghost_direction[0].left } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(1.700 ns) 8.100 ns pacman_core:core_0\|ghost_next_c_signal\[0\]\[0\] 2 REG LC6_A47 1 " "Info: 2: + IC(6.400 ns) + CELL(1.700 ns) = 8.100 ns; Loc. = LC6_A47; Fanout = 1; REG Node = 'pacman_core:core_0\|ghost_next_c_signal\[0\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { pacman_core:core_0|ghost_direction[0].left pacman_core:core_0|ghost_next_c_signal[0][0] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 20.99 % ) " "Info: Total cell delay = 1.700 ns ( 20.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 79.01 % ) " "Info: Total interconnect delay = 6.400 ns ( 79.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { pacman_core:core_0|ghost_direction[0].left pacman_core:core_0|ghost_next_c_signal[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { pacman_core:core_0|ghost_direction[0].left pacman_core:core_0|ghost_next_c_signal[0][0] } { 0.000ns 6.400ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 727 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "44.100 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_health[0].weak pacman_core:core_0|Selector64~83 pacman_core:core_0|Selector64~84 pacman_core:core_0|ghost_next_c_signal[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "44.100 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_health[0].weak pacman_core:core_0|Selector64~83 pacman_core:core_0|Selector64~84 pacman_core:core_0|ghost_next_c_signal[0][0] } { 0.000ns 0.000ns 4.100ns 8.400ns 5.900ns 0.500ns 14.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns 2.700ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_direction[0].left } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_direction[0].left } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { pacman_core:core_0|ghost_direction[0].left pacman_core:core_0|ghost_next_c_signal[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { pacman_core:core_0|ghost_direction[0].left pacman_core:core_0|ghost_next_c_signal[0][0] } { 0.000ns 6.400ns } { 0.000ns 1.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\] game_controls\[3\] clk_25MHz 16.300 ns register " "Info: tsu for register \"debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\]\" (data pin = \"game_controls\[3\]\", clock pin = \"clk_25MHz\") is 16.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.700 ns + Longest pin register " "Info: + Longest pin to register delay is 20.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns game_controls\[3\] 1 PIN PIN_46 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_46; Fanout = 1; PIN Node = 'game_controls\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_controls[3] } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(1.700 ns) 20.700 ns debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\] 2 REG LC5_C30 3 " "Info: 2: + IC(8.700 ns) + CELL(1.700 ns) = 20.700 ns; Loc. = LC5_C30; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { game_controls[3] debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 57.97 % ) " "Info: Total cell delay = 12.000 ns ( 57.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 42.03 % ) " "Info: Total interconnect delay = 8.700 ns ( 42.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { game_controls[3] debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { game_controls[3] game_controls[3]~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 8.700ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_25MHz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 272 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 272; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\] 2 REG LC5_C30 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C30; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { game_controls[3] debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { game_controls[3] game_controls[3]~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 8.700ns } { 0.000ns 10.300ns 1.700ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25MHz vert_sync pacman_core:core_0\|VGA_SYNC:vga_sync_0\|vert_sync_out 16.500 ns register " "Info: tco from clock \"clk_25MHz\" to destination pin \"vert_sync\" through register \"pacman_core:core_0\|VGA_SYNC:vga_sync_0\|vert_sync_out\" is 16.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_25MHz\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 272 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 272; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|VGA_SYNC:vga_sync_0\|vert_sync_out 2 REG LC3_H51 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_H51; Fanout = 1; REG Node = 'pacman_core:core_0\|VGA_SYNC:vga_sync_0\|vert_sync_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25MHz pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out } "NODE_NAME" } } { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.100 ns + Longest register pin " "Info: + Longest register to pin delay is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|VGA_SYNC:vga_sync_0\|vert_sync_out 1 REG LC3_H51 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_H51; Fanout = 1; REG Node = 'pacman_core:core_0\|VGA_SYNC:vga_sync_0\|vert_sync_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out } "NODE_NAME" } } { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(5.000 ns) 8.100 ns vert_sync 2 PIN PIN_239 0 " "Info: 2: + IC(3.100 ns) + CELL(5.000 ns) = 8.100 ns; Loc. = PIN_239; Fanout = 0; PIN Node = 'vert_sync'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out vert_sync } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 61.73 % ) " "Info: Total cell delay = 5.000 ns ( 61.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 38.27 % ) " "Info: Total interconnect delay = 3.100 ns ( 38.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out vert_sync } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out vert_sync } { 0.000ns 3.100ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out vert_sync } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { pacman_core:core_0|VGA_SYNC:vga_sync_0|vert_sync_out vert_sync } { 0.000ns 3.100ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "debouncer:debouncer_0\|debouncer_fifo\[0\]\[0\] reset_n clk_25MHz -4.600 ns register " "Info: th for register \"debouncer:debouncer_0\|debouncer_fifo\[0\]\[0\]\" (data pin = \"reset_n\", clock pin = \"clk_25MHz\") is -4.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_25MHz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 272 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 272; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns debouncer:debouncer_0\|debouncer_fifo\[0\]\[0\] 2 REG LC5_D48 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_D48; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[0\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[0][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out debouncer:debouncer_0|debouncer_fifo[0][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns reset_n 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'reset_n'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 14.700 ns debouncer:debouncer_0\|debouncer_fifo\[0\]\[0\] 2 REG LC5_D48 3 " "Info: 2: + IC(2.700 ns) + CELL(1.700 ns) = 14.700 ns; Loc. = LC5_D48; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[0\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { reset_n debouncer:debouncer_0|debouncer_fifo[0][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 81.63 % ) " "Info: Total cell delay = 12.000 ns ( 81.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 18.37 % ) " "Info: Total interconnect delay = 2.700 ns ( 18.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { reset_n debouncer:debouncer_0|debouncer_fifo[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { reset_n reset_n~out debouncer:debouncer_0|debouncer_fifo[0][0] } { 0.000ns 0.000ns 2.700ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out debouncer:debouncer_0|debouncer_fifo[0][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { reset_n debouncer:debouncer_0|debouncer_fifo[0][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { reset_n reset_n~out debouncer:debouncer_0|debouncer_fifo[0][0] } { 0.000ns 0.000ns 2.700ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "114 " "Info: Allocated 114 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 28 23:40:19 2007 " "Info: Processing ended: Tue Aug 28 23:40:19 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Info: Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
