$date
	Thu Jun 08 20:49:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module exclusive_or_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! f $end
$var wire 1 $ t1 $end
$var wire 1 % t2 $end
$var wire 1 & t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
x$
0#
0"
x!
$end
#5
0&
0%
1$
#10
1!
1#
#15
1&
#20
0!
0#
1"
#25
0&
1%
#30
1#
#35
0$
1&
#40
0%
0&
#45
1!
