============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  11:48:54 am
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9124 ps) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D
          Group: I2C
     Startpoint: (F) ram_data[17]
          Clock: (R) clock
       Endpoint: (F) U5_mem_MEM_data_ecr_reg[17]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     140                  
     Required Time:=    9860                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     536                  
             Slack:=    9124                  

#---------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                    (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------
  ram_data[17]                  -       -     F     (arrival)      1 20.5     3     0     200 
  g2675/Q                       -       A->Q  F     AND2X1         3 24.2   136   285     485 
  g2493/Q                       -       A->Q  R     AN22X1         1  9.8   316   172     658 
  g2327/Q                       -       A->Q  F     NO2X1          1  9.7   108    78     735 
  U5_mem_MEM_data_ecr_reg[17]/D -       -     F     DFRQX1         1    -     -     0     736 
#---------------------------------------------------------------------------------------------

