$date
	Sun Feb 20 13:34:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 4 ! icode [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 " valE [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 # valA [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 64 $ valP [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 % instr_valid $end
$upscope $end
$scope module testbench $end
$var wire 64 & valM [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 ' clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
bx &
x%
bx $
b0 #
b10000 "
b100 !
$end
#10
0'
#20
1'
b1 #
b10001 "
#30
0'
#40
1'
b10 #
b10010 "
#50
0'
#60
1'
b11 #
b10011 "
#70
0'
#80
1'
#90
