<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIe API Manual: Ioctl.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<div class="nav">
<a class="el" href="dir_000002.html">include</a>&nbsp;/&nbsp;<a class="el" href="dir_000005.html">lscdma</a></div>
<h1>lscdma/Ioctl.h</h1><a href="lscdma_2_ioctl_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment">00001 <span class="comment">/*  COPYRIGHT (c) 2008 by Lattice Semiconductor Corporation</span>
00002 <span class="comment"> *</span>
00003 <span class="comment"> * All rights reserved. All use of this software and documentation is</span>
00004 <span class="comment"> * subject to the License Agreement located in the file LICENSE.</span>
00005 <span class="comment"> */</span>
00006 
00020 <span class="preprocessor">#ifndef LATTICE_SEMI_DMA_IOCTL_H</span>
00021 <span class="preprocessor"></span><span class="preprocessor">#define LATTICE_SEMI_DMA_IOCTL_H</span>
00022 <span class="preprocessor"></span>
00023 <span class="preprocessor">#include "<a class="code" href="lscpcie_2_ioctl_8h.html">lscpcie/Ioctl.h</a>"</span>
00024 
00025 
00026 
<a name="l00032"></a><a class="code" href="struct_d_m_a_resource_info__t.html">00032</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
00033 <span class="keyword"></span>{
00034     <span class="comment">// Instance and device location info </span>
00035     ULONG devID;
00036 
<a name="l00037"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o1">00037</a>     ULONG  busNum;         
<a name="l00038"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o2">00038</a>     USHORT deviceNum;      
<a name="l00039"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o3">00039</a>     USHORT functionNum;    
<a name="l00040"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o4">00040</a>     ULONG   UINumber;      
00042     <span class="comment">// Device DMA Common buffer memory info</span>
<a name="l00043"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o5">00043</a>     <span class="keywordtype">bool</span> hasDmaBuf;        
<a name="l00044"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o6">00044</a>     ULONG DmaBufSize;      
<a name="l00045"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o7">00045</a>     <span class="keywordtype">bool</span> DmaAddr64;        
<a name="l00046"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o8">00046</a>     ULONG DmaPhyAddrHi;    
<a name="l00047"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o9">00047</a>     ULONG DmaPhyAddrLo;    
00049     <span class="comment">// PCIe Link properties needed for DMA construct of TLPs</span>
<a name="l00050"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o10">00050</a>     ULONG MaxPayloadSize;  
<a name="l00051"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o11">00051</a>     ULONG MaxReadReqSize;  
<a name="l00052"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o12">00052</a>     ULONG RCBSize;         
<a name="l00053"></a><a class="code" href="struct_d_m_a_resource_info__t.html#o13">00053</a>     ULONG LinkWidth;       
00056 } <a class="code" href="struct_d_m_a_resource_info__t.html">DMAResourceInfo_t</a>;
00057 
00058 
<a name="l00063"></a><a class="code" href="struct_d_m_a_timers__t.html">00063</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
00064 <span class="keyword"></span>{
00065     __u32 Write;
00066     __u32 Read;
00067 }
00068 <a class="code" href="struct_d_m_a_timers__t.html">DMATimers_t</a>;
00069 
00070 
<a name="l00074"></a><a class="code" href="struct_d_m_a_burst_sizes__t.html">00074</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
00075 <span class="keyword"></span>{
00076     __u32 Write;
00077     __u32 Read;
00078 }
00079 <a class="code" href="struct_d_m_a_burst_sizes__t.html">DMABurstSizes_t</a>;
00080 
00081 
<a name="l00087"></a><a class="code" href="lscdma_2_ioctl_8h.html#a0">00087</a> <span class="preprocessor">#define LSCPCIE_MAGIC 'L'</span>
00088 <span class="preprocessor"></span>
00089 
00090 <span class="comment">//============================================================================</span>
00091 <span class="comment">// These IOCTL codes are for SGDMA Fucntionality</span>
00092 <span class="comment">// start at 6 cause 4 and 5 used in LSCPCIe2</span>
00093 <span class="comment">//============================================================================</span>
00094 
<a name="l00100"></a><a class="code" href="lscdma_2_ioctl_8h.html#a1">00100</a> <span class="preprocessor">#define IOCTL_LSCDMA_READ_SYSDMABUF     _IOR(LSCPCIE_MAGIC, 6, int)</span>
00101 <span class="preprocessor"></span>
00102 
<a name="l00108"></a><a class="code" href="lscdma_2_ioctl_8h.html#a2">00108</a> <span class="preprocessor">#define IOCTL_LSCDMA_WRITE_SYSDMABUF     _IOW(LSCPCIE_MAGIC, 7, int) </span>
00109 <span class="preprocessor"></span>
00110 
<a name="l00115"></a><a class="code" href="lscdma_2_ioctl_8h.html#a3">00115</a> <span class="preprocessor">#define IOCTL_LSCDMA_GET_DMA_TIMERS      _IOR(LSCPCIE_MAGIC, 8, DMATimers_t)</span>
00116 <span class="preprocessor"></span>
00117 
<a name="l00122"></a><a class="code" href="lscdma_2_ioctl_8h.html#a4">00122</a> <span class="preprocessor">#define IOCTL_LSCDMA_SET_BURST_SIZES      _IOW(LSCPCIE_MAGIC, 9, DMABurstSizes_t) </span>
00123 <span class="preprocessor"></span>
00124 
<a name="l00131"></a><a class="code" href="lscdma_2_ioctl_8h.html#a5">00131</a> <span class="preprocessor">#define IOCTL_LSCDMA_GET_DMA_INFO       _IOR(LSCPCIE_MAGIC, 10, DMAResourceInfo_t)</span>
00132 <span class="preprocessor"></span>
00133 
00134 
00135 <span class="preprocessor">#define IOCTL_LSCDMA_MAX_NR  10   // ^^^^^^must match last entry above^^^^^^^</span>
00136 <span class="preprocessor"></span>
00137 
00138 <span class="preprocessor">#endif</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:26 2008 for Lattice PCIe API Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
