#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27736e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2773360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x279b620 .functor NOT 1, L_0x27c6780, C4<0>, C4<0>, C4<0>;
L_0x27c6560 .functor XOR 2, L_0x27c6420, L_0x27c64c0, C4<00>, C4<00>;
L_0x27c6670 .functor XOR 2, L_0x27c6560, L_0x27c65d0, C4<00>, C4<00>;
v0x27c2f30_0 .net "Y1_dut", 0 0, L_0x27c5340;  1 drivers
v0x27c2ff0_0 .net "Y1_ref", 0 0, L_0x2777a50;  1 drivers
v0x27c3090_0 .net "Y3_dut", 0 0, L_0x27c6220;  1 drivers
v0x27c3160_0 .net "Y3_ref", 0 0, L_0x27c45c0;  1 drivers
v0x27c3230_0 .net *"_ivl_10", 1 0, L_0x27c65d0;  1 drivers
v0x27c3320_0 .net *"_ivl_12", 1 0, L_0x27c6670;  1 drivers
v0x27c33c0_0 .net *"_ivl_2", 1 0, L_0x27c6380;  1 drivers
v0x27c3480_0 .net *"_ivl_4", 1 0, L_0x27c6420;  1 drivers
v0x27c3560_0 .net *"_ivl_6", 1 0, L_0x27c64c0;  1 drivers
v0x27c3640_0 .net *"_ivl_8", 1 0, L_0x27c6560;  1 drivers
v0x27c3720_0 .var "clk", 0 0;
v0x27c37c0_0 .var/2u "stats1", 223 0;
v0x27c3880_0 .var/2u "strobe", 0 0;
v0x27c3940_0 .net "tb_match", 0 0, L_0x27c6780;  1 drivers
v0x27c3a10_0 .net "tb_mismatch", 0 0, L_0x279b620;  1 drivers
v0x27c3ab0_0 .net "w", 0 0, v0x27c0e50_0;  1 drivers
v0x27c3b50_0 .net "y", 5 0, v0x27c0ef0_0;  1 drivers
L_0x27c6380 .concat [ 1 1 0 0], L_0x27c45c0, L_0x2777a50;
L_0x27c6420 .concat [ 1 1 0 0], L_0x27c45c0, L_0x2777a50;
L_0x27c64c0 .concat [ 1 1 0 0], L_0x27c6220, L_0x27c5340;
L_0x27c65d0 .concat [ 1 1 0 0], L_0x27c45c0, L_0x2777a50;
L_0x27c6780 .cmp/eeq 2, L_0x27c6380, L_0x27c6670;
S_0x278c200 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2773360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x2777a50 .functor AND 1, L_0x27c3d70, v0x27c0e50_0, C4<1>, C4<1>;
L_0x278ced0 .functor OR 1, L_0x27c3f30, L_0x27c3fd0, C4<0>, C4<0>;
L_0x279b690 .functor OR 1, L_0x278ced0, L_0x27c40f0, C4<0>, C4<0>;
L_0x27c4410 .functor OR 1, L_0x279b690, L_0x27c4260, C4<0>, C4<0>;
L_0x27c4550 .functor NOT 1, v0x27c0e50_0, C4<0>, C4<0>, C4<0>;
L_0x27c45c0 .functor AND 1, L_0x27c4410, L_0x27c4550, C4<1>, C4<1>;
v0x279b790_0 .net "Y1", 0 0, L_0x2777a50;  alias, 1 drivers
v0x279b830_0 .net "Y3", 0 0, L_0x27c45c0;  alias, 1 drivers
v0x2777b60_0 .net *"_ivl_1", 0 0, L_0x27c3d70;  1 drivers
v0x2777c30_0 .net *"_ivl_11", 0 0, L_0x27c40f0;  1 drivers
v0x27bfe60_0 .net *"_ivl_12", 0 0, L_0x279b690;  1 drivers
v0x27bff90_0 .net *"_ivl_15", 0 0, L_0x27c4260;  1 drivers
v0x27c0070_0 .net *"_ivl_16", 0 0, L_0x27c4410;  1 drivers
v0x27c0150_0 .net *"_ivl_18", 0 0, L_0x27c4550;  1 drivers
v0x27c0230_0 .net *"_ivl_5", 0 0, L_0x27c3f30;  1 drivers
v0x27c03a0_0 .net *"_ivl_7", 0 0, L_0x27c3fd0;  1 drivers
v0x27c0480_0 .net *"_ivl_8", 0 0, L_0x278ced0;  1 drivers
v0x27c0560_0 .net "w", 0 0, v0x27c0e50_0;  alias, 1 drivers
v0x27c0620_0 .net "y", 5 0, v0x27c0ef0_0;  alias, 1 drivers
L_0x27c3d70 .part v0x27c0ef0_0, 0, 1;
L_0x27c3f30 .part v0x27c0ef0_0, 1, 1;
L_0x27c3fd0 .part v0x27c0ef0_0, 2, 1;
L_0x27c40f0 .part v0x27c0ef0_0, 4, 1;
L_0x27c4260 .part v0x27c0ef0_0, 5, 1;
S_0x27c0780 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2773360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x27c09e0_0 .net "clk", 0 0, v0x27c3720_0;  1 drivers
v0x27c0ac0_0 .var/2s "errored1", 31 0;
v0x27c0ba0_0 .var/2s "onehot_error", 31 0;
v0x27c0c60_0 .net "tb_match", 0 0, L_0x27c6780;  alias, 1 drivers
v0x27c0d20_0 .var/2s "temp", 31 0;
v0x27c0e50_0 .var "w", 0 0;
v0x27c0ef0_0 .var "y", 5 0;
E_0x2786750/0 .event negedge, v0x27c09e0_0;
E_0x2786750/1 .event posedge, v0x27c09e0_0;
E_0x2786750 .event/or E_0x2786750/0, E_0x2786750/1;
S_0x27c0ff0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2773360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x27c4800 .functor NOT 1, v0x27c0e50_0, C4<0>, C4<0>, C4<0>;
L_0x27c4870 .functor AND 1, L_0x27c4760, L_0x27c4800, C4<1>, C4<1>;
L_0x27c4a20 .functor NOT 1, v0x27c0e50_0, C4<0>, C4<0>, C4<0>;
L_0x27c4a90 .functor AND 1, L_0x27c4980, L_0x27c4a20, C4<1>, C4<1>;
L_0x27c4bd0 .functor OR 1, L_0x27c4870, L_0x27c4a90, C4<0>, C4<0>;
L_0x27c4d80 .functor AND 1, L_0x27c4ce0, v0x27c0e50_0, C4<1>, C4<1>;
L_0x27c4f90 .functor OR 1, L_0x27c4bd0, L_0x27c4d80, C4<0>, C4<0>;
L_0x27c5170 .functor NOT 1, v0x27c0e50_0, C4<0>, C4<0>, C4<0>;
L_0x27c5230 .functor AND 1, L_0x27c50a0, L_0x27c5170, C4<1>, C4<1>;
L_0x27c5340 .functor OR 1, L_0x27c4f90, L_0x27c5230, C4<0>, C4<0>;
L_0x27c55a0 .functor AND 1, L_0x27c5500, v0x27c0e50_0, C4<1>, C4<1>;
L_0x27c56f0 .functor NOT 1, v0x27c0e50_0, C4<0>, C4<0>, C4<0>;
L_0x27c57d0 .functor AND 1, L_0x27c5610, L_0x27c56f0, C4<1>, C4<1>;
L_0x27c58e0 .functor OR 1, L_0x27c55a0, L_0x27c57d0, C4<0>, C4<0>;
L_0x27c5760 .functor NOT 1, v0x27c0e50_0, C4<0>, C4<0>, C4<0>;
L_0x27c5b10 .functor AND 1, L_0x27c5a70, L_0x27c5760, C4<1>, C4<1>;
L_0x27c5cb0 .functor OR 1, L_0x27c58e0, L_0x27c5b10, C4<0>, C4<0>;
L_0x27c60c0 .functor AND 1, L_0x27c5dc0, v0x27c0e50_0, C4<1>, C4<1>;
L_0x27c6220 .functor OR 1, L_0x27c5cb0, L_0x27c60c0, C4<0>, C4<0>;
v0x27c1290_0 .net "Y1", 0 0, L_0x27c5340;  alias, 1 drivers
v0x27c1350_0 .net "Y3", 0 0, L_0x27c6220;  alias, 1 drivers
v0x27c1410_0 .net *"_ivl_1", 0 0, L_0x27c4760;  1 drivers
v0x27c1500_0 .net *"_ivl_10", 0 0, L_0x27c4a90;  1 drivers
v0x27c15e0_0 .net *"_ivl_12", 0 0, L_0x27c4bd0;  1 drivers
v0x27c1710_0 .net *"_ivl_15", 0 0, L_0x27c4ce0;  1 drivers
v0x27c17f0_0 .net *"_ivl_16", 0 0, L_0x27c4d80;  1 drivers
v0x27c18d0_0 .net *"_ivl_18", 0 0, L_0x27c4f90;  1 drivers
v0x27c19b0_0 .net *"_ivl_2", 0 0, L_0x27c4800;  1 drivers
v0x27c1b20_0 .net *"_ivl_21", 0 0, L_0x27c50a0;  1 drivers
v0x27c1c00_0 .net *"_ivl_22", 0 0, L_0x27c5170;  1 drivers
v0x27c1ce0_0 .net *"_ivl_24", 0 0, L_0x27c5230;  1 drivers
v0x27c1dc0_0 .net *"_ivl_29", 0 0, L_0x27c5500;  1 drivers
v0x27c1ea0_0 .net *"_ivl_30", 0 0, L_0x27c55a0;  1 drivers
v0x27c1f80_0 .net *"_ivl_33", 0 0, L_0x27c5610;  1 drivers
v0x27c2060_0 .net *"_ivl_34", 0 0, L_0x27c56f0;  1 drivers
v0x27c2140_0 .net *"_ivl_36", 0 0, L_0x27c57d0;  1 drivers
v0x27c2220_0 .net *"_ivl_38", 0 0, L_0x27c58e0;  1 drivers
v0x27c2300_0 .net *"_ivl_4", 0 0, L_0x27c4870;  1 drivers
v0x27c23e0_0 .net *"_ivl_41", 0 0, L_0x27c5a70;  1 drivers
v0x27c24c0_0 .net *"_ivl_42", 0 0, L_0x27c5760;  1 drivers
v0x27c25a0_0 .net *"_ivl_44", 0 0, L_0x27c5b10;  1 drivers
v0x27c2680_0 .net *"_ivl_46", 0 0, L_0x27c5cb0;  1 drivers
v0x27c2760_0 .net *"_ivl_49", 0 0, L_0x27c5dc0;  1 drivers
v0x27c2840_0 .net *"_ivl_50", 0 0, L_0x27c60c0;  1 drivers
v0x27c2920_0 .net *"_ivl_7", 0 0, L_0x27c4980;  1 drivers
v0x27c2a00_0 .net *"_ivl_8", 0 0, L_0x27c4a20;  1 drivers
v0x27c2ae0_0 .net "w", 0 0, v0x27c0e50_0;  alias, 1 drivers
v0x27c2b80_0 .net "y", 5 0, v0x27c0ef0_0;  alias, 1 drivers
L_0x27c4760 .part v0x27c0ef0_0, 0, 1;
L_0x27c4980 .part v0x27c0ef0_0, 1, 1;
L_0x27c4ce0 .part v0x27c0ef0_0, 3, 1;
L_0x27c50a0 .part v0x27c0ef0_0, 4, 1;
L_0x27c5500 .part v0x27c0ef0_0, 1, 1;
L_0x27c5610 .part v0x27c0ef0_0, 2, 1;
L_0x27c5a70 .part v0x27c0ef0_0, 3, 1;
L_0x27c5dc0 .part v0x27c0ef0_0, 5, 1;
S_0x27c2d10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2773360;
 .timescale -12 -12;
E_0x27862a0 .event anyedge, v0x27c3880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c3880_0;
    %nor/r;
    %assign/vec4 v0x27c3880_0, 0;
    %wait E_0x27862a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c0780;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c0ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c0ba0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x27c0780;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2786750;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27c0ef0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27c0e50_0, 0;
    %load/vec4 v0x27c0c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c0ba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c0ba0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c0ac0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2786750;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x27c0d20_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x27c0d20_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x27c0d20_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x27c0d20_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x27c0d20_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x27c0d20_0;
    %pad/s 6;
    %assign/vec4 v0x27c0ef0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27c0e50_0, 0;
    %load/vec4 v0x27c0c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c0ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c0ac0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x27c0ba0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x27c0ac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x27c0ba0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x27c0ac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2773360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c3880_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2773360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c3720_0;
    %inv;
    %store/vec4 v0x27c3720_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2773360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c09e0_0, v0x27c3a10_0, v0x27c3b50_0, v0x27c3ab0_0, v0x27c2ff0_0, v0x27c2f30_0, v0x27c3160_0, v0x27c3090_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2773360;
T_6 ;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2773360;
T_7 ;
    %wait E_0x2786750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c37c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c37c0_0, 4, 32;
    %load/vec4 v0x27c3940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c37c0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c37c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c37c0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27c2ff0_0;
    %load/vec4 v0x27c2ff0_0;
    %load/vec4 v0x27c2f30_0;
    %xor;
    %load/vec4 v0x27c2ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c37c0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c37c0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x27c3160_0;
    %load/vec4 v0x27c3160_0;
    %load/vec4 v0x27c3090_0;
    %xor;
    %load/vec4 v0x27c3160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c37c0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x27c37c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c37c0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q2b/iter0/response43/top_module.sv";
