//===-- EVMISelDAGToDAG.cpp - A dag to dag inst selector for EVM ------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the EVM target.
//
//===----------------------------------------------------------------------===//

#include "MCTargetDesc/EVMMCTargetDesc.h"
#include "EVM.h"
#include "EVMTargetMachine.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/MathExtras.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;

#define DEBUG_TYPE "evm-isel"

// EVM-specific code to select EVM machine instructions for
// SelectionDAG operations.
namespace {
class EVMDAGToDAGISel final : public SelectionDAGISel {
  const EVMSubtarget *Subtarget;

public:
  explicit EVMDAGToDAGISel(EVMTargetMachine &TargetMachine)
      : SelectionDAGISel(TargetMachine) {
      }

  StringRef getPassName() const override {
    return "EVM DAG->DAG Pattern Instruction Selection";
  }

  bool runOnMachineFunction(MachineFunction &MF) override {
    Subtarget = &MF.getSubtarget<EVMSubtarget>();
    return SelectionDAGISel::runOnMachineFunction(MF);
  }

  void PostprocessISelDAG() override;
  void PreprocessISelDAG() override;

  void Select(SDNode *Node) override;

  bool SelectLOAD(SDNode *Node);

  // custom selecting
  bool SelectSETCC(SDNode *Node);
  bool SelectSIGNEXTEND(SDNode *Node);

// Include the pieces autogenerated from the target description.
#include "EVMGenDAGISel.inc"

private:
  void MutateReturnChain();
};
}

void EVMDAGToDAGISel::MutateReturnChain() {
  DenseMap<const Function*, SDNode*> Fn2RetAddr;

  std::set<SDNode *> AlteredReturnNodes;

  // first iteration: find the return address
  for (SelectionDAG::allnodes_iterator I = CurDAG->allnodes_begin(),
                                       E = CurDAG->allnodes_end();
       I != E;) {
    SDNode *Node = &*I++;

    unsigned Opcode = Node->getOpcode();
    if (Opcode == EVMISD::STACKARG) {
      unsigned idx =Node->getConstantOperandVal(0);
      if (idx != 0) continue;
      Fn2RetAddr[FuncInfo->Fn] = Node;
    }
  }

  // second iteration: find return instructions and add the return
  // address to the end of the return node
  for (SelectionDAG::allnodes_iterator I = CurDAG->allnodes_begin(),
                                       E = CurDAG->allnodes_end();
       I != E;) {
    SDNode *Node = &*I++;

    unsigned Opcode = Node->getOpcode();
    if (Opcode == EVMISD::RET_FLAG) {
      // skip already altered return nodes
      if (AlteredReturnNodes.find(Node) !=
          AlteredReturnNodes.end())
        continue;

      SDNode *ArgNode = Fn2RetAddr[FuncInfo->Fn];

      SmallVector<SDValue, 4> RetOps;

      RetOps.append(Node->op_begin(), Node->op_end());
      RetOps.push_back(SDValue(ArgNode, 0));


      SDValue NewNode = CurDAG->getNode(EVMISD::RET_FLAG,
          SDLoc(Node),
          MVT::Other, RetOps);

      --I;
      CurDAG->ReplaceAllUsesWith(Node, &NewNode);
      ++I;
      CurDAG->DeleteNode(Node);
      AlteredReturnNodes.insert(NewNode.getNode());
    }
  }

}

void EVMDAGToDAGISel::PreprocessISelDAG() {
  // disable it since it is not working.
  //this->MutateReturnChain();
}

void EVMDAGToDAGISel::PostprocessISelDAG() {

}

bool EVMDAGToDAGISel::SelectLOAD(SDNode *Node) {
  const LoadSDNode *LD = cast<LoadSDNode>(Node);

  switch (LD->getExtensionType()) {
    case ISD::SEXTLOAD: {
      // MLOAD -> SIGNEXTEND
      SDValue Src = LD->getBasePtr();
      uint64_t bytesToShift = 32 - (LD->getMemoryVT().getSizeInBits() / 8);
      SDValue sval = CurDAG->getConstant(bytesToShift, SDLoc(Node), MVT::i256);
      SDValue shift = SDValue(CurDAG->getMachineNode(EVM::PUSH32_r, SDLoc(Node), MVT::i256, sval), 0);
      SDValue mload = SDValue(CurDAG->getMachineNode(EVM::MLOAD_r,
                              SDLoc(Node), MVT::i256, Src), 0);
      MachineSDNode * signextend = CurDAG->getMachineNode(EVM::SIGNEXTEND_r,
                  SDLoc(Node), MVT::i256, mload, shift);
      ReplaceNode(Node, signextend);
      return true;
    }
    case ISD::ZEXTLOAD: {
      // Load and then zsignextend.
      //  MLOAD > SLL > SRL
      SDValue Src = LD->getBasePtr();
      uint64_t bytesToFill = 256 - LD->getMemoryVT().getSizeInBits();
      SDValue multiplier =CurDAG->getConstant(1 << bytesToFill, SDLoc(Node), MVT::i256);
      SDValue mload = SDValue(CurDAG->getMachineNode(EVM::MLOAD_r,
                              SDLoc(Node), MVT::i256, Src), 0);
      SDValue mul = SDValue(CurDAG->getMachineNode(EVM::MUL_r, SDLoc(Node),
                                                   MVT::i256, mload, multiplier), 0);

      MachineSDNode * div = CurDAG->getMachineNode(EVM::DIV_r, SDLoc(Node),
                                                   MVT::i256, mul, multiplier);
      ReplaceNode(Node, div);
      return true;
    }
    case ISD::NON_EXTLOAD:
    case ISD::EXTLOAD:
      break;
  }
  return false;
}

bool EVMDAGToDAGISel::SelectSETCC(SDNode *Node) {
  ISD::CondCode cc = cast<CondCodeSDNode>(Node->getOperand(2))->get();


  unsigned firstOpcode;

  switch (cc) {
    case ISD::SETNE:
      // %temp = EQ_r lhs, rhs
      // %rv = NOT %temp
      firstOpcode = EVM::EQ_r;
      break;
    case ISD::SETUGE:
      // %temp = LT_r lhs, rhs
      // %rv = ISZERO %temp
      firstOpcode = EVM::LT_r;
      break;
    case ISD::SETGE:
      // %temp = SLT_r lhs, rhs
      // %rv = ISZERO %temp
      firstOpcode = EVM::SLT_r;
      break;
    case ISD::SETULE:
      // %temp = GT_r lhs, rhs
      // %rv = ISZERO %temp
      firstOpcode = EVM::GT_r;
      break;
    case ISD::SETLE:
      // %temp = SGT_r lhs, rhs
      // %rv = ISZERO %temp
      firstOpcode = EVM::SGT_r;
      break;
    default:
      // those will be handled by tablegen
      return false;
  }

  const SDValue &LHS = Node->getOperand(0);
  const SDValue &RHS = Node->getOperand(1);

  SDValue eq = SDValue(CurDAG->getMachineNode(firstOpcode, SDLoc(Node),
                                               MVT::i256, LHS, RHS), 0);
  MachineSDNode * ne = CurDAG->getMachineNode(EVM::ISZERO_r, SDLoc(Node),
                                              MVT::i256, eq);
  ReplaceNode(Node, ne);
  return true;
}

void EVMDAGToDAGISel::Select(SDNode *Node) {
  unsigned Opcode = Node->getOpcode();

  // If we have a custom node, we already have selected!
  if (Node->isMachineOpcode()) {
    LLVM_DEBUG(dbgs() << "== "; Node->dump(CurDAG); dbgs() << '\n');
    return;
  }

  switch (Opcode) {
    case ISD::LOAD: {
      if (SelectLOAD(Node)) return;
      break;
    }
    case ISD::SETCC:
      if (SelectSETCC(Node)) return;
      break;
  }

  SelectCode(Node);
}

// This pass converts a legalized DAG into a EVM-specific DAG, ready
// for instruction scheduling.
FunctionPass *llvm::createEVMISelDag(EVMTargetMachine &TM) {
  return new EVMDAGToDAGISel(TM);
}
