#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec  1 14:05:55 2024
# Process ID: 20324
# Current directory: E:/vivado_project/tixijiegou-lab3/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21344 E:\vivado_project\tixijiegou-lab3\lab3\lab3.xpr
# Log file: E:/vivado_project/tixijiegou-lab3/lab3/vivado.log
# Journal file: E:/vivado_project/tixijiegou-lab3/lab3\vivado.jou
# Running On: PC-202307112002, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 6, Host memory: 16897 MB
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/tixijiegou-lab3/lab3/lab3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ma_river_core/ma_river_core.srcs/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_project/lab3_src_try/cache.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_project/lab3_src_try/icache_tagv_table.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_bus' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_bus' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'ma_river_core_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'lcd_controller_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'mr_bram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'mr_bram' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'axi' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cache_trace' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cache_trace' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1609.660 ; gain = 317.203
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vitis/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/axi.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/cache_checker.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rden' [F:/lab3_src_try/cache.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [F:/lab3_src_try/cache.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [F:/lab3_src_try/cache.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_awvalid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:562]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 's_axi_wlast' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:567]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_wvalid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:568]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_bready' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'addra' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/cache_checker.v:118]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 17 for port 'addrb' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/cache_checker.v:119]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/vivado_project/tixijiegou-lab3/lab3/lab3.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rden' [F:/lab3_src_try/cache.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[0].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[1].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[2].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.u_axi.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker.ct.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1683.758 ; gain = 45.840
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vitis/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/axi.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim/cache_checker.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rden' [F:/lab3_src_try/cache.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [F:/lab3_src_try/cache.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [F:/lab3_src_try/cache.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_awvalid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:562]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 's_axi_wlast' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:567]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_wvalid' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:568]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_bready' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/soc_top.v:574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'addra' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/cache_checker.v:118]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 17 for port 'addrb' [E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/cache_checker.v:119]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/vivado_project/tixijiegou-lab3/lab3/lab3.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rden' [F:/lab3_src_try/cache.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/tixijiegou-lab3/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[0].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[1].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[2].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat0 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.\genblk1[3].icdat1 .bs.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[0].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[1].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.\genblk1[2].dcache_data .bt.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.u_axi.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker.ct.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.441 ; gain = 0.000
run all
blk_mem_gen_v8_4_4 collision detected at time: 185000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 185000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 355000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9, B  read address: 9
blk_mem_gen_v8_4_4 collision detected at time: 355000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9, B  read address: 9
blk_mem_gen_v8_4_4 collision detected at time: 535000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 12, B  read address: 12
blk_mem_gen_v8_4_4 collision detected at time: 535000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 12, B  read address: 12
blk_mem_gen_v8_4_4 collision detected at time: 845000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: e3, B  read address: e3
blk_mem_gen_v8_4_4 collision detected at time: 845000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: e3, B  read address: e3
blk_mem_gen_v8_4_4 collision detected at time: 1135000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 1135000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 1385000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 1385000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 1825000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 1825000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 2005000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 2005000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
-blk_mem_gen_v8_4_4 collision detected at time: 5735000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 43, B  read address: 43
blk_mem_gen_v8_4_4 collision detected at time: 5735000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 43, B  read address: 43
-blk_mem_gen_v8_4_4 collision detected at time: 6295000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9c, B  read address: 9c
blk_mem_gen_v8_4_4 collision detected at time: 6295000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9c, B  read address: 9c
-blk_mem_gen_v8_4_4 collision detected at time: 7005000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 224, B  read address: 224
blk_mem_gen_v8_4_4 collision detected at time: 7005000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 224, B  read address: 224
-blk_mem_gen_v8_4_4 collision detected at time: 7645000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 384, B  read address: 384
blk_mem_gen_v8_4_4 collision detected at time: 7645000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 384, B  read address: 384
-blk_mem_gen_v8_4_4 collision detected at time: 7775000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38b, B  read address: 38b
blk_mem_gen_v8_4_4 collision detected at time: 7775000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38b, B  read address: 38b
---blk_mem_gen_v8_4_4 collision detected at time: 9655000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b2, B  read address: 3b2
blk_mem_gen_v8_4_4 collision detected at time: 9655000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b2, B  read address: 3b2
blk_mem_gen_v8_4_4 collision detected at time: 10065000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3eb, B  read address: 3eb
blk_mem_gen_v8_4_4 collision detected at time: 10065000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3eb, B  read address: 3eb
--blk_mem_gen_v8_4_4 collision detected at time: 10505000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 72, B  read address: 72
blk_mem_gen_v8_4_4 collision detected at time: 10505000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 72, B  read address: 72
---------
blk_mem_gen_v8_4_4 collision detected at time: 13945000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 96, B  read address: 96
blk_mem_gen_v8_4_4 collision detected at time: 13945000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 96, B  read address: 96
   HIT COA Lab3    blk_mem_gen_v8_4_4 collision detected at time: 21605000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3cd, B  read address: 3cd
blk_mem_gen_v8_4_4 collision detected at time: 21605000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3cd, B  read address: 3cd

Iblk_mem_gen_v8_4_4 collision detected at time: 23275000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: ac, B  read address: ac
blk_mem_gen_v8_4_4 collision detected at time: 23275000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: ac, B  read address: ac
nsblk_mem_gen_v8_4_4 collision detected at time: 23785000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 26c, B  read address: 26c
blk_mem_gen_v8_4_4 collision detected at time: 23785000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 26c, B  read address: 26c
trublk_mem_gen_v8_4_4 collision detected at time: 25105000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 31c, B  read address: 31c
blk_mem_gen_v8_4_4 collision detected at time: 25105000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 31c, B  read address: 31c
cblk_mem_gen_v8_4_4 collision detected at time: 25685000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2b5, B  read address: 2b5
blk_mem_gen_v8_4_4 collision detected at time: 25685000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2b5, B  read address: 2b5
tiblk_mem_gen_v8_4_4 collision detected at time: 26395000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 315, B  read address: 315
blk_mem_gen_v8_4_4 collision detected at time: 26395000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 315, B  read address: 315
on Cache
-----------blk_mem_gen_v8_4_4 collision detected at time: 33665000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 361, B  read address: 361
blk_mem_gen_v8_4_4 collision detected at time: 33665000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 361, B  read address: 361
-blk_mem_gen_v8_4_4 collision detected at time: 33825000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 36b, B  read address: 36b
blk_mem_gen_v8_4_4 collision detected at time: 33825000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 36b, B  read address: 36b
-------
blk_mem_gen_v8_4_4 collision detected at time: 38985000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3d7, B  read address: 3d7
blk_mem_gen_v8_4_4 collision detected at time: 38985000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3d7, B  read address: 3d7
blk_mem_gen_v8_4_4 collision detected at time: 40145000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3f6, B  read address: 3f6
blk_mem_gen_v8_4_4 collision detected at time: 40145000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3f6, B  read address: 3f6
blk_mem_gen_v8_4_4 collision detected at time: 50435000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3ae, B  read address: 3ae
blk_mem_gen_v8_4_4 collision detected at time: 50435000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3ae, B  read address: 3ae
blk_mem_gen_v8_4_4 collision detected at time: 50475000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b1, B  read address: 3b1
blk_mem_gen_v8_4_4 collision detected at time: 50475000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b1, B  read address: 3b1
blk_mem_gen_v8_4_4 collision detected at time: 61045000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3a6, B  read address: 3a6
blk_mem_gen_v8_4_4 collision detected at time: 61045000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3a6, B  read address: 3a6
blk_mem_gen_v8_4_4 collision detected at time: 97345000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 27f, B  read address: 27f
blk_mem_gen_v8_4_4 collision detected at time: 97345000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 27f, B  read address: 27f
blk_mem_gen_v8_4_4 collision detected at time: 97685000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1ac, B  read address: 1ac
blk_mem_gen_v8_4_4 collision detected at time: 97685000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1ac, B  read address: 1ac
blk_mem_gen_v8_4_4 collision detected at time: 100355000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 221, B  read address: 221
blk_mem_gen_v8_4_4 collision detected at time: 100355000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 221, B  read address: 221
blk_mem_gen_v8_4_4 collision detected at time: 100545000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 256, B  read address: 256
blk_mem_gen_v8_4_4 collision detected at time: 100545000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 256, B  read address: 256
blk_mem_gen_v8_4_4 collision detected at time: 100805000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 23c, B  read address: 23c
blk_mem_gen_v8_4_4 collision detected at time: 100805000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 23c, B  read address: 23c
blk_mem_gen_v8_4_4 collision detected at time: 102375000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 27d, B  read address: 27d
blk_mem_gen_v8_4_4 collision detected at time: 102375000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 27d, B  read address: 27d
blk_mem_gen_v8_4_4 collision detected at time: 115985000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 285, B  read address: 285
blk_mem_gen_v8_4_4 collision detected at time: 115985000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 285, B  read address: 285
blk_mem_gen_v8_4_4 collision detected at time: 116225000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 116225000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 117395000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3a, B  read address: 3a
blk_mem_gen_v8_4_4 collision detected at time: 117395000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3a, B  read address: 3a
blk_mem_gen_v8_4_4 collision detected at time: 117705000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fc, B  read address: fc
blk_mem_gen_v8_4_4 collision detected at time: 117705000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fc, B  read address: fc
blk_mem_gen_v8_4_4 collision detected at time: 118125000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 111, B  read address: 111
blk_mem_gen_v8_4_4 collision detected at time: 118125000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 111, B  read address: 111
blk_mem_gen_v8_4_4 collision detected at time: 118275000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15f, B  read address: 15f
blk_mem_gen_v8_4_4 collision detected at time: 118275000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15f, B  read address: 15f
blk_mem_gen_v8_4_4 collision detected at time: 118455000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: f7, B  read address: f7
blk_mem_gen_v8_4_4 collision detected at time: 118455000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: f7, B  read address: f7
blk_mem_gen_v8_4_4 collision detected at time: 119305000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 119305000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 122485000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13e, B  read address: 13e
blk_mem_gen_v8_4_4 collision detected at time: 122485000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13e, B  read address: 13e
blk_mem_gen_v8_4_4 collision detected at time: 122525000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 141, B  read address: 141
blk_mem_gen_v8_4_4 collision detected at time: 122525000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 141, B  read address: 141
blk_mem_gen_v8_4_4 collision detected at time: 186055000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5e, B  read address: 5e
blk_mem_gen_v8_4_4 collision detected at time: 186055000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5e, B  read address: 5e
blk_mem_gen_v8_4_4 collision detected at time: 186095000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 186095000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 186455000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7b, B  read address: 7b
blk_mem_gen_v8_4_4 collision detected at time: 186455000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7b, B  read address: 7b
blk_mem_gen_v8_4_4 collision detected at time: 186895000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 186895000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 187325000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 187325000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 187505000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 187505000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 189445000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 43, B  read address: 43
blk_mem_gen_v8_4_4 collision detected at time: 189445000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 43, B  read address: 43
blk_mem_gen_v8_4_4 collision detected at time: 190055000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a7, B  read address: a7
blk_mem_gen_v8_4_4 collision detected at time: 190055000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a7, B  read address: a7
blk_mem_gen_v8_4_4 collision detected at time: 191345000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d2, B  read address: d2
blk_mem_gen_v8_4_4 collision detected at time: 191345000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d2, B  read address: d2
blk_mem_gen_v8_4_4 collision detected at time: 192275000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 192275000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 211135000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 239, B  read address: 239
blk_mem_gen_v8_4_4 collision detected at time: 211135000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 239, B  read address: 239
blk_mem_gen_v8_4_4 collision detected at time: 645065000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 185, B  read address: 185
blk_mem_gen_v8_4_4 collision detected at time: 645065000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 185, B  read address: 185
blk_mem_gen_v8_4_4 collision detected at time: 646105000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 646105000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 646485000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 646485000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 646775000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 334, B  read address: 334
blk_mem_gen_v8_4_4 collision detected at time: 646775000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 334, B  read address: 334
blk_mem_gen_v8_4_4 collision detected at time: 647085000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3c6, B  read address: 3c6
blk_mem_gen_v8_4_4 collision detected at time: 647085000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3c6, B  read address: 3c6
blk_mem_gen_v8_4_4 collision detected at time: 647375000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 346, B  read address: 346
blk_mem_gen_v8_4_4 collision detected at time: 647375000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 346, B  read address: 346
blk_mem_gen_v8_4_4 collision detected at time: 648565000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3fb, B  read address: 3fb
blk_mem_gen_v8_4_4 collision detected at time: 648565000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3fb, B  read address: 3fb
blk_mem_gen_v8_4_4 collision detected at time: 648855000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 37b, B  read address: 37b
blk_mem_gen_v8_4_4 collision detected at time: 648855000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 37b, B  read address: 37b
blk_mem_gen_v8_4_4 collision detected at time: 649165000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 649165000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 649455000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 649455000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 649765000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 649765000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 650035000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 650035000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 650545000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 41, B  read address: 41
blk_mem_gen_v8_4_4 collision detected at time: 650545000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 41, B  read address: 41
blk_mem_gen_v8_4_4 collision detected at time: 650895000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 650895000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 653695000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a6, B  read address: 1a6
blk_mem_gen_v8_4_4 collision detected at time: 653695000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a6, B  read address: 1a6
blk_mem_gen_v8_4_4 collision detected at time: 654805000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 654805000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 655705000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3f1, B  read address: 3f1
blk_mem_gen_v8_4_4 collision detected at time: 655705000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3f1, B  read address: 3f1
blk_mem_gen_v8_4_4 collision detected at time: 660755000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 660755000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 664355000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 664355000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 669095000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 669095000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 673845000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 673845000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 678545000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9c, B  read address: 9c
blk_mem_gen_v8_4_4 collision detected at time: 678545000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9c, B  read address: 9c
blk_mem_gen_v8_4_4 collision detected at time: 679475000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 679475000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 684125000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 12f, B  read address: 12f
blk_mem_gen_v8_4_4 collision detected at time: 684125000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 12f, B  read address: 12f
blk_mem_gen_v8_4_4 collision detected at time: 690745000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 690745000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 692295000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 692295000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 708095000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 708095000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 708585000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 708585000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 709095000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fd, B  read address: fd
blk_mem_gen_v8_4_4 collision detected at time: 709095000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: fd, B  read address: fd
blk_mem_gen_v8_4_4 collision detected at time: 709765000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 709765000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 711245000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 711245000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 711755000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 25b, B  read address: 25b
blk_mem_gen_v8_4_4 collision detected at time: 711755000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 25b, B  read address: 25b
blk_mem_gen_v8_4_4 collision detected at time: 711885000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 263, B  read address: 263
blk_mem_gen_v8_4_4 collision detected at time: 711885000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 263, B  read address: 263
blk_mem_gen_v8_4_4 collision detected at time: 718985000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2dc, B  read address: 2dc
blk_mem_gen_v8_4_4 collision detected at time: 718985000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2dc, B  read address: 2dc
blk_mem_gen_v8_4_4 collision detected at time: 719255000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2e9, B  read address: 2e9
blk_mem_gen_v8_4_4 collision detected at time: 719255000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2e9, B  read address: 2e9
blk_mem_gen_v8_4_4 collision detected at time: 734905000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 734905000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 735215000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: f4, B  read address: f4
blk_mem_gen_v8_4_4 collision detected at time: 735215000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: f4, B  read address: f4
blk_mem_gen_v8_4_4 collision detected at time: 736685000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 736685000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 737305000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 737305000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 804015000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 804015000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 805075000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6c, B  read address: 6c
blk_mem_gen_v8_4_4 collision detected at time: 805075000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6c, B  read address: 6c
blk_mem_gen_v8_4_4 collision detected at time: 818315000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3c, B  read address: 3c
blk_mem_gen_v8_4_4 collision detected at time: 818315000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3c, B  read address: 3c
blk_mem_gen_v8_4_4 collision detected at time: 819175000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 819175000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 819735000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 84, B  read address: 84
blk_mem_gen_v8_4_4 collision detected at time: 819735000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 84, B  read address: 84
blk_mem_gen_v8_4_4 collision detected at time: 821145000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: bf, B  read address: bf
blk_mem_gen_v8_4_4 collision detected at time: 821145000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: bf, B  read address: bf
blk_mem_gen_v8_4_4 collision detected at time: 821195000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 821195000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 932105000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 14a, B  read address: 14a
blk_mem_gen_v8_4_4 collision detected at time: 932105000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 14a, B  read address: 14a
blk_mem_gen_v8_4_4 collision detected at time: 933665000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 194, B  read address: 194
blk_mem_gen_v8_4_4 collision detected at time: 933665000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 194, B  read address: 194
blk_mem_gen_v8_4_4 collision detected at time: 950305000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 105, B  read address: 105
blk_mem_gen_v8_4_4 collision detected at time: 950305000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 105, B  read address: 105
blk_mem_gen_v8_4_4 collision detected at time: 950695000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 950695000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 951215000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: bb, B  read address: bb
blk_mem_gen_v8_4_4 collision detected at time: 951215000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: bb, B  read address: bb
blk_mem_gen_v8_4_4 collision detected at time: 952075000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e6, B  read address: 1e6
blk_mem_gen_v8_4_4 collision detected at time: 952075000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e6, B  read address: 1e6
blk_mem_gen_v8_4_4 collision detected at time: 952135000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1eb, B  read address: 1eb
blk_mem_gen_v8_4_4 collision detected at time: 952135000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1eb, B  read address: 1eb
blk_mem_gen_v8_4_4 collision detected at time: 957195000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: eb, B  read address: eb
blk_mem_gen_v8_4_4 collision detected at time: 957195000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: eb, B  read address: eb
blk_mem_gen_v8_4_4 collision detected at time: 958805000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9f, B  read address: 9f
blk_mem_gen_v8_4_4 collision detected at time: 958805000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9f, B  read address: 9f
blk_mem_gen_v8_4_4 collision detected at time: 959025000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3d, B  read address: 3d
blk_mem_gen_v8_4_4 collision detected at time: 959025000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3d, B  read address: 3d
blk_mem_gen_v8_4_4 collision detected at time: 959545000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 959545000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 960035000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 33d, B  read address: 33d
blk_mem_gen_v8_4_4 collision detected at time: 960035000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 33d, B  read address: 33d
blk_mem_gen_v8_4_4 collision detected at time: 960345000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3cf, B  read address: 3cf
blk_mem_gen_v8_4_4 collision detected at time: 960345000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 3cf, B  read address: 3cf
blk_mem_gen_v8_4_4 collision detected at time: 961915000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 961915000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 962675000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 962675000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 963975000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 963975000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 968615000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 12c, B  read address: 12c
blk_mem_gen_v8_4_4 collision detected at time: 968615000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 12c, B  read address: 12c
blk_mem_gen_v8_4_4 collision detected at time: 975435000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 975435000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 976505000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 976505000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 992305000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 992305000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 992695000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 992695000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 994755000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 994755000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 1016705000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 1016705000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 1018285000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 1018285000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 1018925000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 1018925000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 1055325000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: e5, B  read address: e5
blk_mem_gen_v8_4_4 collision detected at time: 1055325000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: e5, B  read address: e5
blk_mem_gen_v8_4_4 collision detected at time: 1055635000, Instance: tb.soc.your_cache.data_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1055635000, Instance: tb.soc.your_cache.data_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
Your cache is correct! In total 100011 requests:
Total 561 misses (miss rate: 0.56%)
Total 105558 cycles (1.05 cycles per request)

PASS! You have done well!
-------------------
$finish called at time : 1158215 ns : File "E:/vivado_project/tixijiegou-lab3/lab3/lab3.srcs/sources_1/new/cache_checker.v" Line 79
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1709.336 ; gain = 22.895
close_sim
INFO: xsimkernel Simulation Memory Usage: 35952 KB (Peak: 35952 KB), Simulation CPU Usage: 30608 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 15:16:50 2024...
