$date
	Sun Oct 23 03:01:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#618406
b10101 &
b10101 %
1$
b10101 !
1"
#618407
0"
#618410
b1000000 &
b1000000 %
#618414
b100000 &
b100000 %
#618418
b10000 &
b10000 %
#618422
b1000 &
b1000 %
#618426
b100 &
b100 %
#618430
b10 &
b10 %
#618434
b1 &
b1 %
1#
#618438
b0 &
0#
b0 %
0$
#1610424
b1100 !
1"
#1610426
b1100 &
b1100 %
1$
#1610427
0"
#1610430
b110 &
b110 %
#1610434
b11 &
b11 %
#1610438
b1010 &
b1010 %
#1610442
b101 &
b101 %
#1610446
b10000 &
b10000 %
#1610450
b1000 &
b1000 %
#1610454
b100 &
b100 %
#1610458
b10 &
b10 %
#1610462
b1 &
1#
b1 %
#1610466
b0 &
b0 %
0#
0$
#2539889
b10110 !
1"
#2539890
b10110 &
b10110 %
1$
#2539891
0"
#2539894
b1011 &
b1011 %
#2539898
b100010 &
b100010 %
#2539902
b10001 &
b10001 %
#2539906
b110100 &
b110100 %
#2539910
b11010 &
b11010 %
#2539914
b1101 &
b1101 %
#2539918
b101000 &
b101000 %
#2539922
b10100 &
b10100 %
#2539926
b1010 &
b1010 %
#2539930
b101 &
b101 %
#2539934
b10000 &
b10000 %
#2539938
b1000 &
b1000 %
#2539942
b100 &
b100 %
#2539946
b10 &
b10 %
#2539950
b1 &
1#
b1 %
#2539954
b0 &
b0 %
0#
0$
#4500012
