$comment
	File created using the following command:
		vcd file xor_vhdl.msim.vcd -direction
$end
$date
	Sun Apr 04 18:31:58 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module xor_vhdl_vlg_vec_tst $end
$var reg 1 ! IN_A $end
$var reg 1 " IN_B $end
$var wire 1 # OUT_C $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + IN_B~combout $end
$var wire 1 , IN_A~combout $end
$var wire 1 - OUT_C~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
$end
#40000
1!
1,
0$
1-
1#
#60000
1"
1+
1$
0-
0#
#90000
0!
0,
0$
1-
1#
#120000
0"
0+
1$
0-
0#
#170000
1"
1+
0$
1-
1#
#190000
1!
1,
1$
0-
0#
#210000
0!
0,
0$
1-
1#
#230000
0"
0+
1$
0-
0#
#300000
1!
1,
0$
1-
1#
#320000
1"
1+
1$
0-
0#
#330000
0!
0,
0$
1-
1#
#340000
1!
1,
1$
0-
0#
#350000
0"
0+
0$
1-
1#
#360000
1"
1+
1$
0-
0#
#380000
0"
0+
0$
1-
1#
#390000
1"
1+
1$
0-
0#
#400000
0!
0"
0,
0+
0$
#420000
1!
1"
1,
1+
1$
#430000
0!
0"
0,
0+
0$
#1000000
