// Seed: 2024299618
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge 1'b0 - 1) id_3)
  else $display(1, 1, id_4 == id_1, 1'b0);
  wire id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2
    , id_12,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10
);
  assign id_0 = id_5;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
