Classic Timing Analyzer report for de1_top
Wed Nov 23 21:26:53 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                     ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+---------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.207 ns                         ; clk_div1M:comb_5|o_clk   ; LEDG[2]                   ; CLOCK_50   ; --       ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 254.39 MHz ( period = 3.931 ns ) ; clk_div50M:comb_7|cnt[0] ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                          ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.721 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 261.71 MHz ( period = 3.821 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 262.47 MHz ( period = 3.810 ns )                    ; clk_div5M:comb_6|cnt[0]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 262.74 MHz ( period = 3.806 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; 263.85 MHz ( period = 3.790 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 263.85 MHz ( period = 3.790 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; clk_div1M:comb_5|cnt[16]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; clk_div5M:comb_6|cnt[1]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; clk_div1M:comb_5|cnt[12]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[8]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; clk_div50M:comb_7|cnt[3]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 268.96 MHz ( period = 3.718 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; clk_div1M:comb_5|cnt[19]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 270.05 MHz ( period = 3.703 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 271.74 MHz ( period = 3.680 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; clk_div1M:comb_5|cnt[16]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.63 MHz ( period = 3.668 ns )                    ; clk_div5M:comb_6|cnt[2]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 272.78 MHz ( period = 3.666 ns )                    ; clk_div1M:comb_5|cnt[16]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; clk_div1M:comb_5|cnt[13]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; clk_div1M:comb_5|cnt[12]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 274.35 MHz ( period = 3.645 ns )                    ; clk_div1M:comb_5|cnt[12]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 274.65 MHz ( period = 3.641 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; clk_div1M:comb_5|cnt[18]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; clk_div1M:comb_5|cnt[11]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[11]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 276.01 MHz ( period = 3.623 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 276.01 MHz ( period = 3.623 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; clk_div50M:comb_7|cnt[3]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 276.85 MHz ( period = 3.612 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; clk_div1M:comb_5|cnt[19]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; clk_div1M:comb_5|cnt[19]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.376 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; clk_div5M:comb_6|cnt[0]   ; clk_div5M:comb_6|cnt[22]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; clk_div1M:comb_5|cnt[10]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; clk_div50M:comb_7|cnt[3]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 281.06 MHz ( period = 3.558 ns )                    ; clk_div1M:comb_5|cnt[13]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 281.37 MHz ( period = 3.554 ns )                    ; clk_div1M:comb_5|cnt[13]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; clk_div5M:comb_6|cnt[0]   ; clk_div5M:comb_6|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; clk_div5M:comb_6|cnt[3]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; clk_div5M:comb_6|cnt[1]   ; clk_div5M:comb_6|cnt[22]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; clk_div1M:comb_5|cnt[18]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 284.01 MHz ( period = 3.521 ns )                    ; clk_div1M:comb_5|cnt[18]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 284.01 MHz ( period = 3.521 ns )                    ; clk_div1M:comb_5|cnt[11]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 284.01 MHz ( period = 3.521 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; clk_div1M:comb_5|cnt[11]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; clk_div5M:comb_6|cnt[9]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.301 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.98 MHz ( period = 3.509 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 285.23 MHz ( period = 3.506 ns )                    ; clk_div5M:comb_6|cnt[1]   ; clk_div5M:comb_6|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 286.45 MHz ( period = 3.491 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.281 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; clk_div1M:comb_5|cnt[17]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; clk_div50M:comb_7|cnt[5]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 287.60 MHz ( period = 3.477 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 287.69 MHz ( period = 3.476 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; clk_div1M:comb_5|cnt[10]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; clk_div5M:comb_6|cnt[16]  ; clk_div5M:comb_6|cnt[22]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; clk_div1M:comb_5|cnt[10]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; clk_div1M:comb_5|cnt[0]   ; clk_div1M:comb_5|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; clk_div5M:comb_6|cnt[2]   ; clk_div5M:comb_6|cnt[22]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; clk_div50M:comb_7|cnt[12] ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.215 ns                ;
; N/A                                     ; 291.63 MHz ( period = 3.429 ns )                    ; clk_div50M:comb_7|cnt[3]  ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; clk_div1M:comb_5|cnt[16]  ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 292.06 MHz ( period = 3.424 ns )                    ; clk_div1M:comb_5|cnt[16]  ; clk_div1M:comb_5|cnt[16]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; clk_div5M:comb_6|cnt[4]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.213 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; clk_div5M:comb_6|cnt[18]  ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; clk_div5M:comb_6|cnt[18]  ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; clk_div50M:comb_7|cnt[16] ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; clk_div5M:comb_6|cnt[2]   ; clk_div5M:comb_6|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; clk_div1M:comb_5|cnt[12]  ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; clk_div1M:comb_5|cnt[12]  ; clk_div1M:comb_5|cnt[16]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; clk_div5M:comb_6|cnt[5]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; clk_div5M:comb_6|cnt[0]   ; clk_div5M:comb_6|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 294.46 MHz ( period = 3.396 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; clk_div1M:comb_5|cnt[0]   ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; clk_div50M:comb_7|cnt[3]  ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; clk_div1M:comb_5|cnt[0]   ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[8]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; clk_div5M:comb_6|cnt[0]   ; clk_div5M:comb_6|cnt[11]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; clk_div1M:comb_5|cnt[17]  ; clk_div1M:comb_5|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; clk_div1M:comb_5|cnt[17]  ; clk_div1M:comb_5|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; clk_div50M:comb_7|cnt[5]  ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; clk_div50M:comb_7|cnt[3]  ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; clk_div50M:comb_7|cnt[17] ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; clk_div50M:comb_7|cnt[2]  ; clk_div50M:comb_7|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; clk_div1M:comb_5|cnt[19]  ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; clk_div1M:comb_5|cnt[19]  ; clk_div1M:comb_5|cnt[16]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; clk_div5M:comb_6|cnt[1]   ; clk_div5M:comb_6|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 298.69 MHz ( period = 3.348 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; clk_div50M:comb_7|cnt[16] ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; clk_div5M:comb_6|cnt[7]   ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; clk_div5M:comb_6|cnt[7]   ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; clk_div5M:comb_6|cnt[19]  ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; clk_div5M:comb_6|cnt[19]  ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 299.31 MHz ( period = 3.341 ns )                    ; clk_div1M:comb_5|cnt[1]   ; clk_div1M:comb_5|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 299.31 MHz ( period = 3.341 ns )                    ; clk_div50M:comb_7|cnt[5]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.131 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; clk_div5M:comb_6|cnt[1]   ; clk_div5M:comb_6|cnt[11]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.122 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; clk_div50M:comb_7|cnt[0]  ; clk_div50M:comb_7|cnt[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; clk_div5M:comb_6|cnt[3]   ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; clk_div5M:comb_6|cnt[3]   ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 300.57 MHz ( period = 3.327 ns )                    ; clk_div50M:comb_7|cnt[12] ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.57 MHz ( period = 3.327 ns )                    ; clk_div50M:comb_7|cnt[16] ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; clk_div50M:comb_7|cnt[16] ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; clk_div1M:comb_5|cnt[15]  ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; clk_div50M:comb_7|cnt[16] ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 301.02 MHz ( period = 3.322 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; clk_div50M:comb_7|cnt[15] ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; clk_div50M:comb_7|cnt[16] ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; clk_div5M:comb_6|cnt[18]  ; clk_div5M:comb_6|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; clk_div1M:comb_5|cnt[13]  ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 301.93 MHz ( period = 3.312 ns )                    ; clk_div1M:comb_5|cnt[13]  ; clk_div1M:comb_5|cnt[16]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; clk_div5M:comb_6|cnt[8]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; clk_div5M:comb_6|cnt[3]   ; clk_div5M:comb_6|cnt[22]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; clk_div50M:comb_7|cnt[17] ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; clk_div1M:comb_5|cnt[1]   ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; clk_div5M:comb_6|cnt[6]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; clk_div1M:comb_5|cnt[2]   ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; clk_div5M:comb_6|cnt[18]  ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; clk_div5M:comb_6|cnt[18]  ; clk_div5M:comb_6|cnt[8]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; clk_div50M:comb_7|cnt[1]  ; clk_div50M:comb_7|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 304.04 MHz ( period = 3.289 ns )                    ; clk_div1M:comb_5|cnt[1]   ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 304.04 MHz ( period = 3.289 ns )                    ; clk_div50M:comb_7|cnt[12] ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 304.23 MHz ( period = 3.287 ns )                    ; clk_div5M:comb_6|cnt[9]   ; clk_div5M:comb_6|cnt[22]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; clk_div50M:comb_7|cnt[17] ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; clk_div50M:comb_7|cnt[17] ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; clk_div50M:comb_7|cnt[17] ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; clk_div1M:comb_5|cnt[18]  ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 304.88 MHz ( period = 3.280 ns )                    ; clk_div5M:comb_6|cnt[4]   ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.88 MHz ( period = 3.280 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[11]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.88 MHz ( period = 3.280 ns )                    ; clk_div5M:comb_6|cnt[4]   ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; clk_div1M:comb_5|cnt[18]  ; clk_div1M:comb_5|cnt[16]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; clk_div5M:comb_6|cnt[15]  ; clk_div5M:comb_6|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; clk_div50M:comb_7|cnt[17] ; clk_div50M:comb_7|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 305.06 MHz ( period = 3.278 ns )                    ; clk_div5M:comb_6|cnt[3]   ; clk_div5M:comb_6|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; clk_div1M:comb_5|cnt[11]  ; clk_div1M:comb_5|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; clk_div1M:comb_5|cnt[11]  ; clk_div1M:comb_5|cnt[16]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; clk_div1M:comb_5|cnt[0]   ; clk_div1M:comb_5|cnt[17]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 305.34 MHz ( period = 3.275 ns )                    ; clk_div50M:comb_7|cnt[7]  ; clk_div50M:comb_7|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; clk_div1M:comb_5|cnt[7]   ; clk_div1M:comb_5|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 306.28 MHz ( period = 3.265 ns )                    ; clk_div50M:comb_7|cnt[4]  ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; clk_div5M:comb_6|cnt[9]   ; clk_div5M:comb_6|cnt[19]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; clk_div50M:comb_7|cnt[9]  ; clk_div50M:comb_7|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; clk_div5M:comb_6|cnt[2]   ; clk_div5M:comb_6|cnt[14]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; clk_div5M:comb_6|cnt[7]   ; clk_div5M:comb_6|cnt[18]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; clk_div5M:comb_6|cnt[10]  ; clk_div5M:comb_6|cnt[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; clk_div5M:comb_6|cnt[10]  ; clk_div5M:comb_6|cnt[6]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; clk_div50M:comb_7|cnt[15] ; clk_div50M:comb_7|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 307.69 MHz ( period = 3.250 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 307.79 MHz ( period = 3.249 ns )                    ; clk_div50M:comb_7|cnt[11] ; clk_div50M:comb_7|cnt[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; clk_div50M:comb_7|cnt[3]  ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.036 ns                ;
; N/A                                     ; 308.36 MHz ( period = 3.243 ns )                    ; clk_div5M:comb_6|cnt[2]   ; clk_div5M:comb_6|cnt[11]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.025 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; clk_div50M:comb_7|cnt[23] ; clk_div50M:comb_7|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 308.64 MHz ( period = 3.240 ns )                    ; clk_div5M:comb_6|cnt[7]   ; clk_div5M:comb_6|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; clk_div5M:comb_6|cnt[19]  ; clk_div5M:comb_6|cnt[9]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; clk_div50M:comb_7|cnt[8]  ; clk_div50M:comb_7|cnt[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; clk_div50M:comb_7|cnt[6]  ; clk_div50M:comb_7|cnt[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; clk_div50M:comb_7|cnt[15] ; clk_div50M:comb_7|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; clk_div50M:comb_7|cnt[15] ; clk_div50M:comb_7|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; clk_div50M:comb_7|cnt[15] ; clk_div50M:comb_7|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.015 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To      ; From Clock ;
+-------+--------------+------------+-------------------------+---------+------------+
; N/A   ; None         ; 9.207 ns   ; clk_div1M:comb_5|o_clk  ; LEDG[2] ; CLOCK_50   ;
; N/A   ; None         ; 8.184 ns   ; clk_div5M:comb_6|o_clk  ; LEDG[3] ; CLOCK_50   ;
; N/A   ; None         ; 6.958 ns   ; clk_div50M:comb_7|o_clk ; LEDG[4] ; CLOCK_50   ;
; N/A   ; None         ; 6.345 ns   ; clk_div10:comb_4|o_clk  ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 6.054 ns   ; clk_div2:comb_3|o_clk   ; LEDG[0] ; CLOCK_50   ;
+-------+--------------+------------+-------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Nov 23 21:26:53 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Info: Clock "CLOCK_50" has Internal fmax of 254.39 MHz between source register "clk_div50M:comb_7|cnt[0]" and destination register "clk_div50M:comb_7|cnt[25]" (period= 3.931 ns)
    Info: + Longest register to register delay is 3.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y5_N7; Fanout = 3; REG Node = 'clk_div50M:comb_7|cnt[0]'
        Info: 2: + IC(0.332 ns) + CELL(0.414 ns) = 0.746 ns; Loc. = LCCOMB_X33_Y5_N6; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.817 ns; Loc. = LCCOMB_X33_Y5_N8; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.888 ns; Loc. = LCCOMB_X33_Y5_N10; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.959 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.118 ns; Loc. = LCCOMB_X33_Y5_N14; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.189 ns; Loc. = LCCOMB_X33_Y5_N16; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.260 ns; Loc. = LCCOMB_X33_Y5_N18; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.331 ns; Loc. = LCCOMB_X33_Y5_N20; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.402 ns; Loc. = LCCOMB_X33_Y5_N22; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.473 ns; Loc. = LCCOMB_X33_Y5_N24; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.544 ns; Loc. = LCCOMB_X33_Y5_N26; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.615 ns; Loc. = LCCOMB_X33_Y5_N28; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.761 ns; Loc. = LCCOMB_X33_Y5_N30; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.832 ns; Loc. = LCCOMB_X33_Y4_N0; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.903 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.974 ns; Loc. = LCCOMB_X33_Y4_N4; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.045 ns; Loc. = LCCOMB_X33_Y4_N6; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.116 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.187 ns; Loc. = LCCOMB_X33_Y4_N10; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.258 ns; Loc. = LCCOMB_X33_Y4_N12; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.417 ns; Loc. = LCCOMB_X33_Y4_N14; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.488 ns; Loc. = LCCOMB_X33_Y4_N16; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.559 ns; Loc. = LCCOMB_X33_Y4_N18; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.630 ns; Loc. = LCCOMB_X33_Y4_N20; Fanout = 2; COMB Node = 'clk_div50M:comb_7|Add0~47'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.701 ns; Loc. = LCCOMB_X33_Y4_N22; Fanout = 1; COMB Node = 'clk_div50M:comb_7|Add0~49'
        Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.111 ns; Loc. = LCCOMB_X33_Y4_N24; Fanout = 1; COMB Node = 'clk_div50M:comb_7|Add0~50'
        Info: 28: + IC(0.251 ns) + CELL(0.275 ns) = 3.637 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 1; COMB Node = 'clk_div50M:comb_7|cnt~1'
        Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 3.721 ns; Loc. = LCFF_X33_Y4_N29; Fanout = 3; REG Node = 'clk_div50M:comb_7|cnt[25]'
        Info: Total cell delay = 3.138 ns ( 84.33 % )
        Info: Total interconnect delay = 0.583 ns ( 15.67 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.664 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 79; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.920 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X33_Y4_N29; Fanout = 3; REG Node = 'clk_div50M:comb_7|cnt[25]'
            Info: Total cell delay = 1.526 ns ( 57.28 % )
            Info: Total interconnect delay = 1.138 ns ( 42.72 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.660 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 79; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.916 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X33_Y5_N7; Fanout = 3; REG Node = 'clk_div50M:comb_7|cnt[0]'
            Info: Total cell delay = 1.526 ns ( 57.37 % )
            Info: Total interconnect delay = 1.134 ns ( 42.63 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLOCK_50" to destination pin "LEDG[2]" through register "clk_div1M:comb_5|o_clk" is 9.207 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 2.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 79; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.921 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X10_Y15_N9; Fanout = 1; REG Node = 'clk_div1M:comb_5|o_clk'
        Info: Total cell delay = 1.526 ns ( 57.26 % )
        Info: Total interconnect delay = 1.139 ns ( 42.74 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N9; Fanout = 1; REG Node = 'clk_div1M:comb_5|o_clk'
        Info: 2: + IC(3.650 ns) + CELL(2.642 ns) = 6.292 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'LEDG[2]'
        Info: Total cell delay = 2.642 ns ( 41.99 % )
        Info: Total interconnect delay = 3.650 ns ( 58.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed Nov 23 21:26:53 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


