<html><head><style>
span.c1 {
  background-color: #BFFFFF;
  font-family: "Courier New";
}
span.c2 {
  background-color: #FFBFFF;
  font-family: "Courier New";
}
span.c3 {
  background-color: #BFFFBF;
  font-family: "Courier New";
}
span.c4 {
  background-color: #FFFFBF;
  font-family: "Courier New";
}
span.fill {
  background-color: #FFFFFF;
  font-family: "Courier New";
}
span.r1 {
  background-color: #BFBFBF;
  font-family: "Courier New";
}
span.r2 {
  background-color: #FFFFFF;
  font-family: "Courier New";
}
span.attn {
  background-color: #FF0000;
  font-family: "Courier New";
}
</style></head><body><h1>Expression&nbsp;coverage&nbsp;for&nbsp;hdl_top.simple_spi_top_i</h1><h2>module&nbsp;simple_spi_top</h2><h3>..\rtl\verilog\simple_spi_top.v:115</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">cyc_i</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">stb_i</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">cyc_i&nbsp;</span></td><td><span class="c2">stb_i&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:116</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">we_i</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc&nbsp;</span></td><td><span class="c2">we_i&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:135</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">(adr_i&nbsp;==&nbsp;2'b10)</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c3">ack_o</span><span class="fill">&nbsp;&amp;&nbsp;&nbsp;</span><span class="c4">we_i</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc&nbsp;</span></td><td><span class="c2">(adr_i&nbsp;==&nbsp;2'b10)&nbsp;</span></td><td><span class="c3">ack_o&nbsp;</span></td><td><span class="c4">we_i&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:136</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wfwe</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">wffull</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wfwe&nbsp;</span></td><td><span class="c2">wffull&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:148</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">(adr_i&nbsp;==&nbsp;2'b10)</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c3">ack_o</span><span class="fill">&nbsp;&amp;&nbsp;~</span><span class="c4">we_i</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc&nbsp;</span></td><td><span class="c2">(adr_i&nbsp;==&nbsp;2'b10)&nbsp;</span></td><td><span class="c3">ack_o&nbsp;</span></td><td><span class="c4">we_i&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:155</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc</span><span class="fill">&nbsp;&amp;&nbsp;!</span><span class="c2">ack_o</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_acc&nbsp;</span></td><td><span class="c2">ack_o&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">&nbsp;205&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">&nbsp;204&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">&nbsp;204&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:173</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_wr</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">(adr_i&nbsp;==&nbsp;2'b01)</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wb_wr&nbsp;</span></td><td><span class="c2">(adr_i&nbsp;==&nbsp;2'b01)&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:180</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">tirq</span><span class="fill">&nbsp;|&nbsp;</span><span class="c2">spif</span><span class="fill">)&nbsp;&amp;&nbsp;~(</span><span class="c3">wr_spsr</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c4">dat_i[7]</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">tirq&nbsp;</span></td><td><span class="c2">spif&nbsp;</span></td><td><span class="c3">wr_spsr&nbsp;</span></td><td><span class="c4">dat_i[7]&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:187</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wfov</span><span class="fill">&nbsp;|&nbsp;</span><span class="c2">wcol</span><span class="fill">)&nbsp;&amp;&nbsp;~(</span><span class="c3">wr_spsr</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c4">dat_i[6]</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">wfov&nbsp;</span></td><td><span class="c2">wcol&nbsp;</span></td><td><span class="c3">wr_spsr&nbsp;</span></td><td><span class="c4">dat_i[6]&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">&nbsp;&nbsp;&nbsp;1&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:200</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">spif</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">spie</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">spif&nbsp;</span></td><td><span class="c2">spie&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">&nbsp;&nbsp;&nbsp;1&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:232</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">spe</span><span class="fill">&nbsp;&amp;&nbsp;(</span><span class="c2">|clkcnt</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c3">|state</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">spe&nbsp;</span></td><td><span class="c2">|clkcnt&nbsp;</span></td><td><span class="c3">|state&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1600&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">0&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1600&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">&nbsp;101&nbsp;&nbsp;</span></td></tr></table><h3>..\rtl\verilog\simple_spi_top.v:322</h3><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">~|tcnt</span><span class="fill">&nbsp;&amp;&nbsp;</span><span class="c2">rfwe</span></td></tr></table><p></p><table cellspacing="0" cellpadding="0"><tr><td><span class="c1">~|tcnt&nbsp;</span></td><td><span class="c2">rfwe&nbsp;</span></td><td><span class="fill">output&nbsp;</span></td><td><span class="fill">count&nbsp;</span></td></tr><tr><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r2">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr><tr><td><span class="r1">1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="r1">0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;</span></td></tr></table></body></html>