

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1'
================================================================
* Date:           Sun May 14 17:33:53 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.800 us|  0.800 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_1  |       14|       14|        10|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3323|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     923|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     923|   3528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln155_fu_183_p2               |         +|   0|  0|    11|           3|           1|
    |add_ln156_1_fu_231_p2             |         +|   0|  0|    14|           6|           6|
    |add_ln156_fu_215_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln616_fu_369_p2               |         +|   0|  0|    12|          12|           7|
    |F2_fu_357_p2                      |         -|   0|  0|    12|          11|          12|
    |man_V_1_fu_337_p2                 |         -|   0|  0|    61|           1|          54|
    |sub_ln616_fu_375_p2               |         -|   0|  0|    12|           6|          12|
    |and_ln617_fu_469_p2               |       and|   0|  0|     2|           1|           1|
    |and_ln620_1_fu_519_p2             |       and|   0|  0|     2|           1|           1|
    |and_ln620_fu_513_p2               |       and|   0|  0|     2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|     2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op38_readreq_state2  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op45_read_state9     |       and|   0|  0|     2|           1|           1|
    |ashr_ln621_fu_437_p2              |      ashr|   0|  0|   161|          54|          54|
    |icmp_ln155_fu_177_p2              |      icmp|   0|  0|     8|           3|           3|
    |icmp_ln606_fu_351_p2              |      icmp|   0|  0|    28|          63|           1|
    |icmp_ln616_fu_363_p2              |      icmp|   0|  0|    12|          12|           6|
    |icmp_ln617_fu_389_p2              |      icmp|   0|  0|    12|          12|           6|
    |icmp_ln620_fu_399_p2              |      icmp|   0|  0|    12|          12|           6|
    |icmp_ln638_fu_405_p2              |      icmp|   0|  0|    12|          12|           7|
    |lshr_ln156_fu_275_p2              |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|     2|           1|           1|
    |or_ln616_fu_493_p2                |        or|   0|  0|     2|           1|           1|
    |or_ln617_fu_487_p2                |        or|   0|  0|     2|           1|           1|
    |man_V_2_fu_343_p3                 |    select|   0|  0|    54|           1|          54|
    |select_ln606_1_fu_455_p3          |    select|   0|  0|     2|           1|           2|
    |select_ln616_fu_499_p3            |    select|   0|  0|    80|           1|          80|
    |select_ln617_fu_475_p3            |    select|   0|  0|    54|           1|          54|
    |select_ln620_fu_525_p3            |    select|   0|  0|    80|           1|          80|
    |select_ln638_fu_425_p3            |    select|   0|  0|    80|           1|          80|
    |sh_amt_fu_381_p3                  |    select|   0|  0|    12|           1|          12|
    |yy_loc_V_d0                       |    select|   0|  0|    80|           1|           1|
    |shl_ln639_fu_419_p2               |       shl|   0|  0|   246|          80|          80|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    |xor_ln606_fu_463_p2               |       xor|   0|  0|     2|           1|           2|
    |xor_ln617_fu_507_p2               |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  3323|         884|        1210|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |X_BUS_blk_n_AR                  |   9|          2|    1|          2|
    |X_BUS_blk_n_R                   |   9|          2|    1|          2|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_158_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_i_8            |   9|          2|    3|          6|
    |i_fu_114                        |   9|          2|    3|          6|
    |shiftreg3368_fu_110             |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  77|         17|  202|        532|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |X_BUS_addr_read_reg_590           |  512|   0|  512|          0|
    |add_ln156_1_reg_579               |    6|   0|    6|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |    1|   0|    1|          0|
    |empty_63_reg_570                  |    1|   0|    1|          0|
    |i_8_reg_561                       |    3|   0|    3|          0|
    |i_fu_114                          |    3|   0|    3|          0|
    |icmp_ln155_reg_566                |    1|   0|    1|          0|
    |shiftreg3368_fu_110               |   64|   0|   64|          0|
    |trunc_ln156_2_reg_574             |   58|   0|   58|          0|
    |add_ln156_1_reg_579               |   64|  32|    6|          0|
    |empty_63_reg_570                  |   64|  32|    1|          0|
    |i_8_reg_561                       |   64|  32|    3|          0|
    |icmp_ln155_reg_566                |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  923| 128|  678|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_155_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_155_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_155_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_155_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_155_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_155_1|  return value|
|m_axi_X_BUS_AWVALID   |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWREADY   |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWADDR    |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWID      |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWLEN     |  out|   32|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWSIZE    |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWBURST   |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWLOCK    |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWCACHE   |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWPROT    |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWQOS     |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWREGION  |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWUSER    |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WVALID    |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WREADY    |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WDATA     |  out|  512|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WSTRB     |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WLAST     |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WID       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WUSER     |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARVALID   |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARREADY   |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARADDR    |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARID      |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARLEN     |  out|   32|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARSIZE    |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARBURST   |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARLOCK    |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARCACHE   |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARPROT    |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARQOS     |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARREGION  |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARUSER    |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RVALID    |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RREADY    |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RDATA     |   in|  512|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RLAST     |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RID       |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RFIFONUM  |   in|    9|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RUSER     |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RRESP     |   in|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BVALID    |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BREADY    |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BRESP     |   in|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BID       |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BUSER     |   in|    1|       m_axi|                                     X_BUS|       pointer|
|yy_loc_V_address0     |  out|   14|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_ce0          |  out|    1|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_we0          |  out|    1|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_d0           |  out|   80|   ap_memory|                                  yy_loc_V|         array|
|yy                    |   in|   64|     ap_none|                                        yy|        scalar|
|trunc_ln2             |   in|    6|     ap_none|                                 trunc_ln2|        scalar|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shiftreg3368 = alloca i32 1"   --->   Operation 13 'alloca' 'shiftreg3368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 12288, void @empty_22, void @empty, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln2"   --->   Operation 16 'read' 'trunc_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %yy"   --->   Operation 17 'read' 'yy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %shiftreg3368"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_8 = load i3 %i"   --->   Operation 21 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln155 = icmp_eq  i3 %i_8, i3 6" [src/runge_kutta_45.cpp:155]   --->   Operation 24 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln155 = add i3 %i_8, i3 1" [src/runge_kutta_45.cpp:155]   --->   Operation 26 'add' 'add_ln155' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc.split, void %for.end_ifconv.exitStub" [src/runge_kutta_45.cpp:155]   --->   Operation 27 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_63 = trunc i3 %i_8"   --->   Operation 28 'trunc' 'empty_63' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i_8, i32 1, i32 2" [src/runge_kutta_45.cpp:156]   --->   Operation 29 'partselect' 'tmp_s' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0" [src/runge_kutta_45.cpp:156]   --->   Operation 30 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i6 %and_ln" [src/runge_kutta_45.cpp:156]   --->   Operation 31 'zext' 'zext_ln156' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln156 = add i64 %zext_ln156, i64 %yy_read" [src/runge_kutta_45.cpp:156]   --->   Operation 32 'add' 'add_ln156' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln156_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln156, i32 6, i32 63" [src/runge_kutta_45.cpp:156]   --->   Operation 33 'partselect' 'trunc_ln156_2' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln156_1 = add i6 %and_ln, i6 %trunc_ln2_read" [src/runge_kutta_45.cpp:156]   --->   Operation 34 'add' 'add_ln156_1' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln155 = store i3 %add_ln155, i3 %i" [src/runge_kutta_45.cpp:155]   --->   Operation 35 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i58 %trunc_ln156_2" [src/runge_kutta_45.cpp:156]   --->   Operation 36 'sext' 'sext_ln156' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln156" [src/runge_kutta_45.cpp:156]   --->   Operation 37 'getelementptr' 'X_BUS_addr' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_2 : Operation 38 [7/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:156]   --->   Operation 38 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 39 [6/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:156]   --->   Operation 39 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 40 [5/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:156]   --->   Operation 40 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 41 [4/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:156]   --->   Operation 41 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 42 [3/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:156]   --->   Operation 42 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 43 [2/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:156]   --->   Operation 43 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 44 [1/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:156]   --->   Operation 44 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 45 [1/1] (36.5ns)   --->   "%X_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i64 %X_BUS_addr" [src/runge_kutta_45.cpp:156]   --->   Operation 45 'read' 'X_BUS_addr_read' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 27.2>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%shiftreg3368_load = load i64 %shiftreg3368"   --->   Operation 46 'load' 'shiftreg3368_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%shiftreg3368_cast = zext i64 %shiftreg3368_load"   --->   Operation 47 'zext' 'shiftreg3368_cast' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%i_cast128 = zext i3 %i_8"   --->   Operation 48 'zext' 'i_cast128' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i80 %yy_loc_V, i64 0, i64 %i_cast128" [src/runge_kutta_45.cpp:156]   --->   Operation 49 'getelementptr' 'yy_loc_V_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/runge_kutta_45.cpp:155]   --->   Operation 50 'specloopname' 'specloopname_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln156 = br i1 %empty_63, void, void %for.inc.split._crit_edge_ifconv" [src/runge_kutta_45.cpp:156]   --->   Operation 51 'br' 'br_ln156' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln156_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln156_1, i3 0" [src/runge_kutta_45.cpp:156]   --->   Operation 52 'bitconcatenate' 'shl_ln156_1' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i9 %shl_ln156_1" [src/runge_kutta_45.cpp:156]   --->   Operation 53 'zext' 'zext_ln156_1' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (5.94ns)   --->   "%lshr_ln156 = lshr i512 %X_BUS_addr_read, i512 %zext_ln156_1" [src/runge_kutta_45.cpp:156]   --->   Operation 54 'lshr' 'lshr_ln156' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i512 %lshr_ln156" [src/runge_kutta_45.cpp:156]   --->   Operation 55 'trunc' 'trunc_ln156' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln156 = br void %for.inc.split._crit_edge_ifconv" [src/runge_kutta_45.cpp:156]   --->   Operation 56 'br' 'br_ln156' <Predicate = (!icmp_ln155 & !empty_63)> <Delay = 1.58>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty = phi i128 %trunc_ln156, void, i128 %shiftreg3368_cast, void %for.inc.split" [src/runge_kutta_45.cpp:156]   --->   Operation 57 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln156_1 = trunc i128 %empty" [src/runge_kutta_45.cpp:156]   --->   Operation 58 'trunc' 'trunc_ln156_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln590_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127"   --->   Operation 59 'partselect' 'trunc_ln590_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %empty, i32 63"   --->   Operation 60 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %empty, i32 52, i32 62"   --->   Operation 61 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 62 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i128 %empty"   --->   Operation 63 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 64 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_31"   --->   Operation 65 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln604"   --->   Operation 66 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604"   --->   Operation 67 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln156_1, i63 0"   --->   Operation 68 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 69 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 60"   --->   Operation 70 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4036"   --->   Operation 71 'add' 'add_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 60, i12 %F2"   --->   Operation 72 'sub' 'sub_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 73 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 60"   --->   Operation 74 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%sext_ln618 = sext i54 %man_V_2"   --->   Operation 75 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 76 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 80"   --->   Operation 77 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln639 = sext i12 %sh_amt"   --->   Operation 78 'sext' 'sext_ln639' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%zext_ln639 = zext i32 %sext_ln639"   --->   Operation 79 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%shl_ln639 = shl i80 %sext_ln618, i80 %zext_ln639"   --->   Operation 80 'shl' 'shl_ln639' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln638 = select i1 %icmp_ln638, i80 %shl_ln639, i80 0"   --->   Operation 81 'select' 'select_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%zext_ln621 = zext i32 %sext_ln639"   --->   Operation 82 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621"   --->   Operation 83 'ashr' 'ashr_ln621' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%sext_ln621 = sext i54 %ashr_ln621"   --->   Operation 84 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %empty, i32 63"   --->   Operation 85 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln606_1 = select i1 %tmp, i54 18014398509481983, i54 0"   --->   Operation 86 'select' 'select_ln606_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 87 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 88 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i54 %man_V_2, i54 %select_ln606_1"   --->   Operation 89 'select' 'select_ln617' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%sext_ln617 = sext i54 %select_ln617"   --->   Operation 90 'sext' 'sext_ln617' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 91 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 92 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616 = select i1 %or_ln616, i80 %sext_ln617, i80 %select_ln638"   --->   Operation 93 'select' 'select_ln616' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 94 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 95 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln620)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 96 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln620 = select i1 %and_ln620_1, i80 %sext_ln621, i80 %select_ln616"   --->   Operation 97 'select' 'select_ln620' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln606 = select i1 %icmp_ln606, i80 0, i80 %select_ln620"   --->   Operation 98 'select' 'select_ln606' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln156 = store i80 %select_ln606, i14 %yy_loc_V_addr" [src/runge_kutta_45.cpp:156]   --->   Operation 99 'store' 'store_ln156' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>
ST_10 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln155 = store i64 %trunc_ln590_4, i64 %shiftreg3368" [src/runge_kutta_45.cpp:155]   --->   Operation 100 'store' 'store_ln155' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc" [src/runge_kutta_45.cpp:155]   --->   Operation 101 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ yy_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ yy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg3368          (alloca           ) [ 01111111111]
i                     (alloca           ) [ 01000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
trunc_ln2_read        (read             ) [ 00000000000]
yy_read               (read             ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
i_8                   (load             ) [ 01111111111]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
icmp_ln155            (icmp             ) [ 01111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
add_ln155             (add              ) [ 00000000000]
br_ln155              (br               ) [ 00000000000]
empty_63              (trunc            ) [ 01111111111]
tmp_s                 (partselect       ) [ 00000000000]
and_ln                (bitconcatenate   ) [ 00000000000]
zext_ln156            (zext             ) [ 00000000000]
add_ln156             (add              ) [ 00000000000]
trunc_ln156_2         (partselect       ) [ 01100000000]
add_ln156_1           (add              ) [ 01111111111]
store_ln155           (store            ) [ 00000000000]
sext_ln156            (sext             ) [ 00000000000]
X_BUS_addr            (getelementptr    ) [ 01011111110]
X_BUS_load_req        (readreq          ) [ 00000000000]
X_BUS_addr_read       (read             ) [ 01000000001]
shiftreg3368_load     (load             ) [ 00000000000]
shiftreg3368_cast     (zext             ) [ 00000000000]
i_cast128             (zext             ) [ 00000000000]
yy_loc_V_addr         (getelementptr    ) [ 00000000000]
specloopname_ln155    (specloopname     ) [ 00000000000]
br_ln156              (br               ) [ 00000000000]
shl_ln156_1           (bitconcatenate   ) [ 00000000000]
zext_ln156_1          (zext             ) [ 00000000000]
lshr_ln156            (lshr             ) [ 00000000000]
trunc_ln156           (trunc            ) [ 00000000000]
br_ln156              (br               ) [ 00000000000]
empty                 (phi              ) [ 00000000000]
trunc_ln156_1         (trunc            ) [ 00000000000]
trunc_ln590_4         (partselect       ) [ 00000000000]
p_Result_s            (bitselect        ) [ 00000000000]
exp_tmp               (partselect       ) [ 00000000000]
zext_ln501            (zext             ) [ 00000000000]
trunc_ln600           (trunc            ) [ 00000000000]
p_Result_31           (bitconcatenate   ) [ 00000000000]
zext_ln604            (zext             ) [ 00000000000]
man_V_1               (sub              ) [ 00000000000]
man_V_2               (select           ) [ 00000000000]
icmp_ln606            (icmp             ) [ 00000000000]
F2                    (sub              ) [ 00000000000]
icmp_ln616            (icmp             ) [ 00000000000]
add_ln616             (add              ) [ 00000000000]
sub_ln616             (sub              ) [ 00000000000]
sh_amt                (select           ) [ 00000000000]
icmp_ln617            (icmp             ) [ 00000000000]
sext_ln618            (sext             ) [ 00000000000]
icmp_ln620            (icmp             ) [ 00000000000]
icmp_ln638            (icmp             ) [ 00000000000]
sext_ln639            (sext             ) [ 00000000000]
zext_ln639            (zext             ) [ 00000000000]
shl_ln639             (shl              ) [ 00000000000]
select_ln638          (select           ) [ 00000000000]
zext_ln621            (zext             ) [ 00000000000]
ashr_ln621            (ashr             ) [ 00000000000]
sext_ln621            (sext             ) [ 00000000000]
tmp                   (bitselect        ) [ 00000000000]
select_ln606_1        (select           ) [ 00000000000]
xor_ln606             (xor              ) [ 00000000000]
and_ln617             (and              ) [ 00000000000]
select_ln617          (select           ) [ 00000000000]
sext_ln617            (sext             ) [ 00000000000]
or_ln617              (or               ) [ 00000000000]
or_ln616              (or               ) [ 00000000000]
select_ln616          (select           ) [ 00000000000]
xor_ln617             (xor              ) [ 00000000000]
and_ln620             (and              ) [ 00000000000]
and_ln620_1           (and              ) [ 00000000000]
select_ln620          (select           ) [ 00000000000]
select_ln606          (select           ) [ 00000000000]
store_ln156           (store            ) [ 00000000000]
store_ln155           (store            ) [ 00000000000]
br_ln155              (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="yy_loc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="yy">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="shiftreg3368_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg3368/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln2_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="yy_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yy_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="512" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="X_BUS_load_req/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="X_BUS_addr_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="0"/>
<pin id="139" dir="0" index="1" bw="512" slack="7"/>
<pin id="140" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_BUS_addr_read/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="yy_loc_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="80" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr/10 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln156_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="80" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/10 "/>
</bind>
</comp>

<comp id="155" class="1005" name="empty_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="128" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_8_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln155_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln155_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="empty_63_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="3" slack="0"/>
<pin id="198" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="and_ln_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln156_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln156_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln156_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="58" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln156_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln156_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln155_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln156_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="58" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="X_BUS_addr_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_BUS_addr/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shiftreg3368_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="9"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg3368_load/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shiftreg3368_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg3368_cast/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_cast128_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="9"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast128/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln156_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="9"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln156_1/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln156_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_1/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="lshr_ln156_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="512" slack="1"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln156/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln156_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="512" slack="0"/>
<pin id="282" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln156_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="128" slack="0"/>
<pin id="287" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156_1/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln590_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="128" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="0" index="3" bw="8" slack="0"/>
<pin id="294" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln590_4/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="128" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exp_tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="128" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln501_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln600_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="128" slack="0"/>
<pin id="323" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln600/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_31_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="53" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="52" slack="0"/>
<pin id="329" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln604_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="53" slack="0"/>
<pin id="335" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln604/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="man_V_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="53" slack="0"/>
<pin id="340" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="man_V_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="54" slack="0"/>
<pin id="346" dir="0" index="2" bw="54" slack="0"/>
<pin id="347" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln606_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="63" slack="0"/>
<pin id="353" dir="0" index="1" bw="63" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln606/10 "/>
</bind>
</comp>

<comp id="357" class="1004" name="F2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln616_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln616_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln616_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln616/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sh_amt_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="0" index="2" bw="12" slack="0"/>
<pin id="385" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln617_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln618_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="54" slack="0"/>
<pin id="397" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln618/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln620_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="12" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln620/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln638_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="0" index="1" bw="12" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln639_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln639/10 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln639_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="0"/>
<pin id="417" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="shl_ln639_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="54" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln639/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln638_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="80" slack="0"/>
<pin id="428" dir="0" index="2" bw="80" slack="0"/>
<pin id="429" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln621_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="ashr_ln621_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="54" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln621/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln621_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="54" slack="0"/>
<pin id="445" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln621/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="128" slack="0"/>
<pin id="450" dir="0" index="2" bw="7" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln606_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="54" slack="0"/>
<pin id="458" dir="0" index="2" bw="54" slack="0"/>
<pin id="459" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln606_1/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln606_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln606/10 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln617_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln617/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln617_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="54" slack="0"/>
<pin id="478" dir="0" index="2" bw="54" slack="0"/>
<pin id="479" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln617/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln617_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="54" slack="0"/>
<pin id="485" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln617/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln617_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln617/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln616_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln616/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln616_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="80" slack="0"/>
<pin id="502" dir="0" index="2" bw="80" slack="0"/>
<pin id="503" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln616/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln617_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln617/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln620_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln620/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln620_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln620_1/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln620_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="80" slack="0"/>
<pin id="528" dir="0" index="2" bw="80" slack="0"/>
<pin id="529" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln620/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln606_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="80" slack="0"/>
<pin id="536" dir="0" index="2" bw="80" slack="0"/>
<pin id="537" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln606/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln155_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="9"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/10 "/>
</bind>
</comp>

<comp id="547" class="1005" name="shiftreg3368_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg3368 "/>
</bind>
</comp>

<comp id="554" class="1005" name="i_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="561" class="1005" name="i_8_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="9"/>
<pin id="563" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="566" class="1005" name="icmp_ln155_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="570" class="1005" name="empty_63_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln156_2_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="58" slack="1"/>
<pin id="576" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156_2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="add_ln156_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="9"/>
<pin id="581" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="add_ln156_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="X_BUS_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="512" slack="1"/>
<pin id="586" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="X_BUS_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="X_BUS_addr_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="512" slack="1"/>
<pin id="592" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="X_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="174" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="174" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="193" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="124" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="235"><net_src comp="203" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="118" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="183" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="288"><net_src comp="158" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="158" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="78" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="304"><net_src comp="80" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="158" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="313"><net_src comp="82" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="158" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="86" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="307" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="158" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="88" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="90" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="92" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="299" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="333" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="285" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="94" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="96" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="317" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="357" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="100" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="98" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="357" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="363" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="369" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="375" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="357" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="98" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="343" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="381" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="102" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="381" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="104" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="381" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="395" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="405" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="106" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="411" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="343" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="80" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="158" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="108" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="92" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="351" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="389" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="343" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="455" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="351" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="389" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="363" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="483" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="425" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="487" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="90" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="399" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="363" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="443" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="499" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="538"><net_src comp="351" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="106" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="525" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="533" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="546"><net_src comp="289" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="110" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="557"><net_src comp="114" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="564"><net_src comp="174" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="569"><net_src comp="177" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="189" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="221" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="582"><net_src comp="231" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="587"><net_src comp="245" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="593"><net_src comp="137" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="275" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_BUS | {}
	Port: yy_loc_V | {10 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_155_1 : X_BUS | {2 3 4 5 6 7 8 9 }
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_155_1 : yy | {1 }
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_155_1 : trunc_ln2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln155 : 2
		add_ln155 : 2
		br_ln155 : 3
		empty_63 : 2
		tmp_s : 2
		and_ln : 3
		zext_ln156 : 4
		add_ln156 : 5
		trunc_ln156_2 : 6
		add_ln156_1 : 4
		store_ln155 : 3
	State 2
		X_BUS_addr : 1
		X_BUS_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		shiftreg3368_cast : 1
		yy_loc_V_addr : 1
		zext_ln156_1 : 1
		lshr_ln156 : 2
		trunc_ln156 : 3
		empty : 4
		trunc_ln156_1 : 5
		trunc_ln590_4 : 5
		p_Result_s : 5
		exp_tmp : 5
		zext_ln501 : 6
		trunc_ln600 : 5
		p_Result_31 : 6
		zext_ln604 : 7
		man_V_1 : 8
		man_V_2 : 9
		icmp_ln606 : 6
		F2 : 7
		icmp_ln616 : 8
		add_ln616 : 8
		sub_ln616 : 8
		sh_amt : 9
		icmp_ln617 : 8
		sext_ln618 : 10
		icmp_ln620 : 10
		icmp_ln638 : 10
		sext_ln639 : 10
		zext_ln639 : 11
		shl_ln639 : 12
		select_ln638 : 13
		zext_ln621 : 11
		ashr_ln621 : 12
		sext_ln621 : 13
		tmp : 5
		select_ln606_1 : 6
		xor_ln606 : 7
		and_ln617 : 9
		select_ln617 : 10
		sext_ln617 : 11
		or_ln617 : 9
		or_ln616 : 9
		select_ln616 : 14
		xor_ln617 : 9
		and_ln620 : 9
		and_ln620_1 : 9
		select_ln620 : 15
		select_ln606 : 16
		store_ln156 : 17
		store_ln155 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln156_fu_275      |    0    |   2171  |
|----------|-----------------------------|---------|---------|
|          |        man_V_2_fu_343       |    0    |    54   |
|          |        sh_amt_fu_381        |    0    |    12   |
|          |     select_ln638_fu_425     |    0    |    80   |
|  select  |    select_ln606_1_fu_455    |    0    |    54   |
|          |     select_ln617_fu_475     |    0    |    54   |
|          |     select_ln616_fu_499     |    0    |    80   |
|          |     select_ln620_fu_525     |    0    |    80   |
|          |     select_ln606_fu_533     |    0    |    80   |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln639_fu_419      |    0    |   161   |
|----------|-----------------------------|---------|---------|
|   ashr   |      ashr_ln621_fu_437      |    0    |   161   |
|----------|-----------------------------|---------|---------|
|          |       add_ln155_fu_183      |    0    |    11   |
|    add   |       add_ln156_fu_215      |    0    |    71   |
|          |      add_ln156_1_fu_231     |    0    |    14   |
|          |       add_ln616_fu_369      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln155_fu_177      |    0    |    8    |
|          |      icmp_ln606_fu_351      |    0    |    28   |
|   icmp   |      icmp_ln616_fu_363      |    0    |    12   |
|          |      icmp_ln617_fu_389      |    0    |    12   |
|          |      icmp_ln620_fu_399      |    0    |    12   |
|          |      icmp_ln638_fu_405      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |        man_V_1_fu_337       |    0    |    60   |
|    sub   |          F2_fu_357          |    0    |    12   |
|          |       sub_ln616_fu_375      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |       and_ln617_fu_469      |    0    |    2    |
|    and   |       and_ln620_fu_513      |    0    |    2    |
|          |      and_ln620_1_fu_519     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln606_fu_463      |    0    |    2    |
|          |       xor_ln617_fu_507      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln617_fu_487       |    0    |    2    |
|          |       or_ln616_fu_493       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  trunc_ln2_read_read_fu_118 |    0    |    0    |
|   read   |     yy_read_read_fu_124     |    0    |    0    |
|          | X_BUS_addr_read_read_fu_137 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_130     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       empty_63_fu_189       |    0    |    0    |
|   trunc  |      trunc_ln156_fu_280     |    0    |    0    |
|          |     trunc_ln156_1_fu_285    |    0    |    0    |
|          |      trunc_ln600_fu_321     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_s_fu_193        |    0    |    0    |
|partselect|     trunc_ln156_2_fu_221    |    0    |    0    |
|          |     trunc_ln590_4_fu_289    |    0    |    0    |
|          |        exp_tmp_fu_307       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        and_ln_fu_203        |    0    |    0    |
|bitconcatenate|      shl_ln156_1_fu_264     |    0    |    0    |
|          |      p_Result_31_fu_325     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln156_fu_211      |    0    |    0    |
|          |   shiftreg3368_cast_fu_255  |    0    |    0    |
|          |       i_cast128_fu_260      |    0    |    0    |
|   zext   |     zext_ln156_1_fu_271     |    0    |    0    |
|          |      zext_ln501_fu_317      |    0    |    0    |
|          |      zext_ln604_fu_333      |    0    |    0    |
|          |      zext_ln639_fu_415      |    0    |    0    |
|          |      zext_ln621_fu_433      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      sext_ln156_fu_242      |    0    |    0    |
|          |      sext_ln618_fu_395      |    0    |    0    |
|   sext   |      sext_ln639_fu_411      |    0    |    0    |
|          |      sext_ln621_fu_443      |    0    |    0    |
|          |      sext_ln617_fu_483      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|      p_Result_s_fu_299      |    0    |    0    |
|          |          tmp_fu_447         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   3277  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|X_BUS_addr_read_reg_590|   512  |
|   X_BUS_addr_reg_584  |   512  |
|  add_ln156_1_reg_579  |    6   |
|    empty_63_reg_570   |    1   |
|     empty_reg_155     |   128  |
|      i_8_reg_561      |    3   |
|       i_reg_554       |    3   |
|   icmp_ln155_reg_566  |    1   |
|  shiftreg3368_reg_547 |   64   |
| trunc_ln156_2_reg_574 |   58   |
+-----------------------+--------+
|         Total         |  1288  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_130 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3277  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1288  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1288  |  3286  |
+-----------+--------+--------+--------+
