[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of M93C86-WDW6TP production of ST MICROELECTRONICS from the text:SO8N\n(150 mil width)\nTSSOP8\n(169 mil width)\nUFDFPN8 (DFN8)\n(2 x 3 mm)Features\n• Industry standard MICROWIRE™ bus\n• Single supply voltage:\n– 2.5 V to 5.5 V for M93Cx6-W\n– 1.8 V to 5.5 V for M93Cx6-R\n• Dual organization: by word (x16) or byte (x8)\n• Programming instructions that work on: byte, word or entire memory\n• Self-timed programming cycle with auto-erase: 5 ms\n• READY/ BUSY signal during programming\n• 2 MHz clock rate\n• Sequential read operation\n• Enhanced ESD/latch-up behavior\n• More than 4 million write cycles\n• More than 200-year data retention\nPackage\n• ECOPACK2 (RoHS compliant) and halogen-free packages:\n– DFN8\n– SO8N\n– TSSOP8\nProduct status link\nM93C46-W\nM93C56-W\nM93C56-R\nM93C66-W\nM93C66-R\nM93C76-W\nM93C76-R\nM93C86-W\nM93C86-R16-Kbit, 8-Kbit, 4-Kbit, 2-Kbit and 1-Kbit (8-bit or 16-bit wide) MICROWIRE™ \nserial access EEPROMM93C86-x M93C76-x M93C66-x\nM93C56-x M93C46-x\nDatasheet\nDS1077  - Rev 18  - January 2022\nFor further information contact your local STMicroelectronics sales office.www.st.com\n1 Description\nThe M93C46 (1 Kbit), M93C56 (2 Kbit), M93C66 (4 Kbit), M93C76 (8 Kbit) and M93C86 (16 Kbit) are electrically\nerasable programmable memory (EEPROM) devices accessed through the MICROWIRE™ bus protocol. The\nmemory array can be configured either in bytes (x8b) or in words (x16b).\nThe M93Cx6-W devices operate within a voltage supply range from 2.5 V to 5.5 V and the M93Cx6-R devices\noperate within a voltage supply range from 1.8 V to 5.5 V. All these devices operate with a clock frequency of\n2 MHz (or less), over an ambient temperature range of - 40 ° C / + 85 ° C.\nTable 1. Memory size versus organization\nDevice Number of bits Number of 8-bit bytes Number of 16-bit words\nM93C86 16384 2048 1024\nM93C76 8192 1024 512\nM93C66 4096 512 256\nM93C56 2048 256 128\nM93C46 1024 128 64\nFigure 1. Logic diagram\nM93Cx6VCC\nD\nC\nS\nORGQ\nMS69281V1VSS\nTable 2. Signal names\nSignal name Function Direction\nS Chip Select Input\nD Serial Data input Input\nQ Serial Data output Output\nC Serial Clock Input\nORG Organization Select Input\nVCC Supply voltage -\nVSS Ground -M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDescription\nDS1077  - Rev 18 page 2/34\nFigure 2. 8-pin package connections (top view)\nVCC\nMS69284V1M93Cx6\nDU\nORG\nVSSS\nC\nD\nQ1\n2\n3\n48\n7\n6\n5\n1. See Section  11  Package information  for package dimensions, and how to identify pin-1.\n2. DU = Don\'t use. The DU (do not use) pin does not contribute to the normal operation of the device. It is\nreserved for use by STMicroelectronics during test sequences. The pin may be left unconnected or may be\nconnected to V CC or V SS.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDescription\nDS1077  - Rev 18 page 3/34\n2 Connecting to the serial bus\nFigure 3  shows an example of three memory devices connected to an MCU, on a serial bus. Only one device is\nselected at a time, so only one device drives the Serial data output (Q) line at a time, the other devices are high\nimpedance.\nThe pull-down resistor R (represented in Figure 3 ) ensures that no device is selected if the bus master leaves the\nS line in the high impedance state.\nIn applications where the bus master can enter a state where all input/outputs are high-impedance at a given time\n(for example, if the bus master is reset during the transmission of an instruction), it is advised to connect the clock\nline (C) to an external pull-down resistor so that, if all inputs/outputs become high-impedance, the C line is pulled\nlow (while the S line is pulled low). This ensures that S and C do not become high at the same time, and the t SLCH\nrequirement is met. The typical value of R is 100 kΩ.\nFigure 3. Bus master and memory devices on the serial bus\nBus master\nM93xxx\nmemory deviceM93xxx\nmemory deviceM93xxx\nmemory device\nAI14377bCS3 CS2 CS1CQD VCC\nVSS VSS VSSCQD VCC CQD VCC\nORG ORG ORGS SR R R\nSR\nSDO\nSDI\nSCKVSSVCCM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nConnecting to the serial bus\nDS1077  - Rev 18 page 4/34\n3 Operating features\n3.1 Supply voltage (V CC)\n3.1.1 Operating supply voltage (V CC)\nPrior to selecting the memory and issuing instructions to it, a valid and stable V CC voltage within the specified\n[VCC(min), V CC(max)] range must be applied. In order to secure a stable DC supply voltage, it is recommended\nto decouple the V CC line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V CC/VSS\npackage pins.\nThis voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write\ninstruction, until the completion of the internal write cycle (t W).\n3.1.2 Power-up conditions\nWhen the power supply is turned on, V CC rises from V SS to V CC. During this time, the Chip Select (S) line is\nnot allowed to float and should be driven to V SS, it is therefore recommended to connect the S line to V SS via a\nsuitable pull-down resistor.\n3.1.3 Power-up and device reset\nIn order to prevent inadvertent Write operations during power-up, a power on reset (POR) circuit is included. At\npower-up (continuous rise of V CC), the device does not respond to any instruction until V CC has reached the\npower on reset threshold voltage (this threshold is lower than the minimum V CC operating voltage defined in\nOperating conditions, in Section  10  DC and AC parameters ).\nWhen V CC passes the POR threshold, the device is reset and is in the following state:\n• Standby power mode\n• Deselected (assuming that there is a pull-down resistor on the S line)\n3.1.4 Power-down\nAt power-down (continuous decrease in V CC), as soon as V CC drops from the normal operating voltage to below\nthe power on reset threshold voltage, the device stops responding to any instruction sent to it.\nDuring power-down, the device must be deselected and in the Standby Power mode (that is, there should be no\ninternal Write cycle in progress).M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nOperating features\nDS1077  - Rev 18 page 5/34\n4 Memory organization\nThe M93Cx6 memory is organized either as bytes (x8) or as words (x16). If Organization Select (ORG) is\nleft unconnected (or connected to V CC) the x16 organization is selected; when Organization Select (ORG) is\nconnected to Ground (V SS) the x8 organization is selected. When the M93Cx6 is in Standby mode, Organization\nSelect (ORG) should be set either to V SS or V CC to reach the device minimum power consumption (as any\nvoltage between V SS and V CC applied to ORG input may increase the device Standby current).\nFigure 4. M93Cx6 ORG input connection\nMSv31690V2Vcc\nORG\nVssVcc\nORG\nVssVcc\nORG\nVssNot \nconnected\nx16 organization x16 organization x8 organizationM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nMemory organization\nDS1077  - Rev 18 page 6/34\n5 Instructions\nThe instruction set of the M93Cx6 devices contains seven instructions, as summarized in Table 3  to Table 5 . Each\ninstruction consists of the following parts, as shown in Figure 5. READ, WRITE, WEN, WDS sequences :\n• Each instruction is preceded by a rising edge on Chip Select Input (S) with Serial Clock (C) being held low.\n• A start bit, which is the first \'1\' read on Serial Data Input (D) during the rising edge of Serial Clock (C).\n• Two op-code bits, read on Serial Data Input (D) during the rising edge of Serial Clock (C). (Some instructions\nalso use the first two bits of the address to define the op-code).\n• The address bits of the byte or word that is to be accessed. For the M93C46, the address is made up of 6\nbits for the x16 organization or 7 bits for the x8 organization (see Table 3 ). For the M93C56 and M93C66,\nthe address is made up of 8 bits for the x16 organization or 9 bits for the x8 organization (see Table 4 ). For\nthe M93C76 and M93C86, the address is made up of 10 bits for the x16 organization or 11 bits for the x8\norganization (see Table 5 ).\nThe M93Cx6 devices are fabricated in CMOS technology and are therefore able to run as slow as 0 Hz (static\ninput signals) or as fast as the maximum ratings specified in "AC characteristics" tables, in Section  10  DC and\nAC parameters .\nTable 3. Instruction set for the M93C46\nInstruction Description Start bit Op-codex8 origination (ORG = 0) x16 origination (ORG = 1)\nAddress(1)DataRequired clock\ncyclesAddress(1) DataRequired clock\ncycles\nREAD Read Data from Memory 1 10 A6-A0 Q7-Q0 - A5-A0 Q15-Q0 -\nWRITE Write Data to Memory 1 01 A6-A0 D7-D0 18 A5-A0 D15-D0 25\nWEN Write Enable 1 00 11X XXXX - 10 11 XXXX - 9\nWDS Write Disable 1 00 00X XXXX - 10 00 XXXX - 9\nERASE Erase Byte or Word 1 11 A6-A0 - 10 A5-A0 - 9\nERAL Erase All Memory 1 00 10X XXXX - 10 10 XXXX - 9\nWRALWrite All Memory\nwith same Data1 00 01X XXXX D7-D0 18 01 XXXX D15-D0 25\n \n1. X = Don\'t care bit.\n M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nInstructions\nDS1077  - Rev 18 page 7/34\nTable 4. Instruction set for the M93C56 and M93C66\nInstruction DescriptionStart\nbitOp-\ncodex8 origination (ORG = 0) x16 origination (ORG = 1)\nAddress(1)(2) DataRequired\nclock\ncyclesAddress(2)(3) DataRequired\nclock\ncycles\nREADRead Data from\nMemory1 10 A8-A0 Q7-Q0 - A7‑A0 Q15‑Q0 -\nWRITE Write Data to Memory 1 01 A8-A0 D7-D0 20 A7-A0 D15-D0 27\nWEN Write Enable 1 00 1 1XXX XXXX - 12 11XX XXXX - 11\nWDS Write Disable 1 00 0 0XXX XXXX - 12 00XX XXXX - 11\nERASE Erase Byte or Word 1 11 A8-A0 - 12 A7-A0 - 11\nERAL Erase All Memory 1 00 1 0XXX XXXX - 12 10XX XXXX - 11\nWRALWrite All Memory with\nsame Data1 00 0 1XXX XXXX D7-D0 20 01XX XXXX D15-D0 27\n \n1. Address bit A8 is not decoded by the M93C56.\n2. X = Don\'t care bit.\n3. Address bit A7 is not decoded by the M93C56.\n \nTable 5. Instruction set for the M93C76 and M93C86\nInstruction DescriptionStart\nbitOp-\ncodex8 Origination (ORG = 0) x16 Origination (ORG = 1)\nAddress(1)(2) DataRequired\nclock\ncyclesAddress(2) (3) DataRequired\nclock\ncycles\nREADRead Data from\nMemory1 10 A10-A0 Q7-Q0 - A9‑A0 Q15‑Q0 -\nWRITE Write Data to Memory 1 01 A10-A0 D7-D0 22 A9-A0 D15-D0 29\nWEN Write Enable 1 00 11X XXXX XXXX - 14 11 XXXX XXXX - 13\nWDS Write Disable 1 00 00X XXXX XXXX - 14 00 XXXX XXXX - 13\nERASE Erase Byte or Word 1 11 A10-A0 - 14 A9-A0 - 13\nERAL Erase All Memory 1 00 10X XXXX XXXX - 14 10 XXXX XXXX - 13\nWRALWrite All Memory\nwith same Data1 00 01X XXXX XXXX D7-D0 22 01 XXXX XXXX D15-D0 29\n \n1. Address bit A10 is not decoded by the M93C76.\n2. X = Don\'t care bit.\n3. Address bit A9 is not decoded by the M93C76.\n \n5.1 Read Data from Memory\nThe Read Data from Memory (READ) instruction outputs data on Serial Data Output (Q). When the instruction is\nreceived, the op-code and address are decoded, and the data from the memory is transferred to an output shift\nregister. A dummy 0 bit is output first, followed by the 8-bit byte or 16-bit word, with the most significant bit first.\nOutput data changes are triggered by the rising edge of Serial Clock (C). The M93Cx6 automatically increments\nthe internal address register and clocks out the next byte (or word) as long as the Chip Select Input (S) is held\nHigh. In this case, the dummy 0 bit is not output between bytes (or words) and a continuous stream of data can\nbe read (the address counter automatically rolls over to 00h when the highest address is reached).M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nRead Data from Memory\nDS1077  - Rev 18 page 8/34\n5.2 Erase and Write data\n5.2.1 Write Enable and Write Disable\nThe Write Enable (WEN) instruction enables the future execution of erase or write instructions, and the Write\nDisable (WDS) instruction disables it. When power is first applied, the M93Cx6 initializes itself so that erase and\nwrite instructions are disabled. After a Write Enable (WEN) instruction has been executed, erasing and writing\nremains enabled until a Write Disable (WDS) instruction is executed, or until V CC falls below the power-on reset\nthreshold voltage. To protect the memory contents from accidental corruption, it is advisable to issue the Write\nDisable (WDS) instruction after every write cycle. The Read Data from Memory (READ) instruction is not affected\nby the Write Enable (WEN) or Write Disable (WDS) instructions.\n5.2.2 Write\nFor the Write Data to Memory (WRITE) instruction, 8 or 16 data bits follow the op-code and address bits. These\nform the byte or word that is to be written. As with the other bits, Serial Data Input (D) is sampled on the rising\nedge of Serial Clock (C).\nAfter the last data bit has been sampled, the Chip Select Input (S) must be taken low before the next rising edge\nof Serial Clock (C). If Chip Select Input (S) is brought low before or after this specific time frame, the self-timed\nprogramming cycle will not be started, and the addressed location will not be programmed. The completion of the\ncycle can be detected by monitoring the READY/ BUSY line, as described later in this document.\nOnce the Write cycle has been started, it is internally self-timed (the external clock signal on Serial Clock (C)\nmay be stopped or left running after the start of a Write cycle). The Write cycle is automatically preceded by an\nErase cycle, so it is unnecessary to execute an explicit erase instruction before a Write Data to Memory (WRITE)\ninstruction.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nErase and Write data\nDS1077  - Rev 18 page 9/34\nFigure 5. READ, WRITE, WEN, WDS sequences\n110An A0\nQn Q0\nDATA OUTDS\nQRead\nS WriteADDR\nOP\nCODE\n10An A0\nDATA IND\nQ\nOP\nCODEDn D0 1\nBUSY READY\nS Write\nEnable\n10 XnX0 D\nOP\nCODE1 01S Write  \nDisable\n10 XnX0 D\nOP\nCODE0 00CHECK\nSTATUS\nADDR\nAI00878d\n1. For the meanings of An, Xn, Qn and Dn, see Table 3. Instruction set for the M93C46 , Table 4. Instruction set\nfor the M93C56 and M93C66  and Table 5. Instruction set for the M93C76 and M93C86 .M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nErase and Write data\nDS1077  - Rev 18 page 10/34\n5.2.3 Write All\nAs with the Erase All Memory (ERAL) instruction, the format of the Write All Memory with same Data (WRAL)\ninstruction requires that a dummy address be provided. As with the Write Data to Memory (WRITE) instruction,\nthe format of the Write All Memory with same Data (WRAL) instruction requires that an 8-bit data byte, or 16-bit\ndata word, be provided. This value is written to all the addresses of the memory device. The completion of the\ncycle can be detected by monitoring the READY/ BUSY line, as described next.\nFigure 6. WRAL sequence\nS WRITE\nALL\nDATA IND\nQ\nADDR\nOP\nCODEDn D0\nBUSY READYCHECK\nSTATUS\n1000 1XnX0\nAI00880C\n1. For the meanings of Xn and Dn, please see Table 3. Instruction set for the M93C46 , Table 4. Instruction set\nfor the M93C56 and M93C66  and Table 5. Instruction set for the M93C76 and M93C86 .M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nErase and Write data\nDS1077  - Rev 18 page 11/34\n5.2.4 Erase Byte or Word\nThe Erase Byte or Word (ERASE) instruction sets the bits of the addressed memory byte (or word) to 1. Once\nthe address has been correctly decoded, the falling edge of the Chip Select Input (S) starts the self-timed\nErase cycle. The completion of the cycle can be detected by monitoring the READY/ BUSY line, as described in\nSection  6  READY/BUSY status .\nFigure 7. ERASE, ERAL sequences\nS ERASE\n11 D\nQ\nADDR\nOP\nCODE1\nBUSY READYCHECK\nSTATUS\nS ERASE\nALL\n10 D\nQ\nOP\nCODE1\nBUSY READYCHECK\nSTATUS\n0 0An A0\nXnX0\nADDR\nAI00879b\n1. For the meanings of An and Xn, please see Table 3. Instruction set for the M93C46 , Table 4. Instruction set\nfor the M93C56 and M93C66  and Table 5. Instruction set for the M93C76 and M93C86 .\n5.2.5 Erase All\nThe Erase All Memory (ERAL) instruction erases the whole memory (all memory bits are set to 1). The format of\nthe instruction requires that a dummy address be provided. The Erase cycle is conducted in the same way as the\nErase instruction (ERASE). The completion of the cycle can be detected by monitoring the READY/ BUSY line, as\ndescribed in Section  6  READY/BUSY status .M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nErase and Write data\nDS1077  - Rev 18 page 12/34\n6 READY/ BUSY status\nWhile the Write or Erase cycle is underway, for a WRITE, ERASE, WRAL or ERAL instruction, the Busy signal\n(Q=0) is returned whenever Chip Select input (S) is driven high. (Please note, though, that there is an initial delay,\nof tSLSH , before this status information becomes available). In this state, the M93Cx6 ignores any data on the bus.\nWhen the Write cycle is completed, and Chip Select Input (S) is driven high, the Ready signal (Q=1) indicates that\nthe M93Cx6 is ready to receive the next instruction. Serial Data Output (Q) remains set to 1 until the Chip Select\nInput (S) is brought low or until a new start bit is decoded.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nREADY/BUSY status\nDS1077  - Rev 18 page 13/34\n7 Clock pulse counter\nIn a noisy environment, the number of pulses received on Serial Clock (C) may be greater than the number\ndelivered by the master (the microcontroller). This can lead to a misalignment of the instruction of one or more\nbits (as shown in Figure 8 ) and may lead to the writing of erroneous data at an erroneous address.\nTo avoid this problem, the M93Cx6 has an on-chip counter that counts the clock pulses from the start bit until the\nfalling edge of the Chip Select Input (S). If the number of clock pulses received is not the number expected, the\nWRITE, ERASE, ERAL or WRAL instruction is aborted, and the contents of the memory are not modified.\nThe number of clock cycles expected for each instruction, and for each member of the M93Cx6 family, are\nsummarized in Table 3. Instruction set for the M93C46  to Table 5. Instruction set for the M93C76 and M93C86 .\nFor example, a Write Data to Memory (WRITE) instruction on the M93C56 (or M93C66) expects 20 clock cycles\n(for the x8 organization) from the start bit to the falling edge of Chip Select Input (S). That is:\n• 1 Start bit\n• + 2 Op-code bits\n• + 9 Address bits\n• + 8 Data bits\nFigure 8. Write sequence with one clock glitch\nAI01395S\nAn-1C\nD\nWRITESTART D0 "1" "0"An\nGlitchAn-2\nADDRESS AND DATA\nARE SHIFTED BY ONE BITM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nClock pulse counter\nDS1077  - Rev 18 page 14/34\n8 Initial delivery state\nThe device is delivered with all bits in the memory array set to 1 (each byte contains FFh).M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nInitial delivery state\nDS1077  - Rev 18 page 15/34\n9 Maximum ratings\nStressing the device outside the ratings listed in the Table 6. Absolute maximum ratings  may cause permanent\ndamage to the device. These are stress ratings only, and operation of the device at these, or any other conditions\noutside those indicated in the operating sections of this specification, is not implied. Exposure to absolute\nmaximum rating conditions for extended periods may affect device reliability.\nTable 6. Absolute maximum ratings\nSymbol Parameter Min. Max. Unit\nTA Ambient operating temperature –40 130 °C\nTSTG Storage temperature –65 150 °C\nTLEAD Lead temperature during soldering See note (1) °C\nVOUT Output range (Q = V OH or Hi-Z) –0.50 VCC+0.5 V\nVIN Input range –0.50 VCC+1 V\nVCC Supply voltage –0.50 6.5 V\nVESD Electrostatic discharge voltage (human body model)(2) - 4000 V\n \n1. Compliant with JEDEC standard J-STD-020 (for small-body, Sn-Pb or Pb free assembly), the ST ECOPACK 7191395\nspecification, and the European directive on Restrictions on Hazardous Substances (RoHS directive 2011/65/EU of July\n2011).\n2. Positive and negative pulses applied on pin pairs, according to the AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC\nJS-001), C1 = 100 pF, R1 = 1500 Ω, R2 = 500 Ω).\n M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nMaximum ratings\nDS1077  - Rev 18 page 16/34\n10 DC and AC parameters\nThis section summarizes the operating and measurement conditions, and the DC and AC characteristics of the\ndevice.\nTable 7. Operating conditions M93Cx6-W\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 2.5 5.5 V\nTA Ambient operating temperature -40 85 °C\nTable 8. Operating conditions M93Cx6-R\nSymbol Parameter Min. Max. Unit\nVCC Supply voltage 1.8 5.5 V\nTA Ambient operating temperature -40 85 °C\nTable 9. Cycling performance\nSymbol Parameter Test conditions Min. Max. Unit\nNcycle Write cycle enduranceTA ≤ 25 °C,\nVCC(min) < V CC < V CC(max)- 4,000,000\nWrite cycle(1)\nTA = 85 °C,\nVCC(min) < V CC < V CC(max)- 1,200,000\n \n1. The Write cycle endurance is evaluated by characterization and qualification.\n \nTable 10. Memory cell data retention\nParameter Test conditions(1). Min. Unit\nData retention TA = 55 °C 200 Year\n \n1. The data retention behavior is checked in production, while the 200-year limit is evaluated by characterization and\nqualification results.\n \nTable 11. AC measurement conditions\nSymbol Parameter Min. Max. Unit\nCL Load capacitance - 100 pF\n- Input rise and fall times - 50 ns\n- Input voltage levels 0.2 V CC to 0.8 V CC V\n- Input timing reference voltages 0.3 V CC to 0.7 V CC V\n- Output timing reference voltages 0.3 V CC to 0.7 V CC VM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDC and AC parameters\nDS1077  - Rev 18 page 17/34\nFigure 9. AC testing input output waveforms\nMS19788V40.8 V CC\nInput and output timing reference levels Input voltage levelsM93Cxx\n0.2 V CC0.7 V CC\n0.3 V CC\nTable 12. Capacitance\nSymbol Parameter Test condition(1) Min Max Unit\nCOUT Output capacitance VOUT = 0V - 8 pF\nCIN Input capacitance VIN = 0V - 6 pF\n \n1. Specified by design - Not tested in production.\n \nTable 13. DC characteristics (M93Cx6-W)\nSymbol ParameterTest condition\n(in addition to the conditions defined in\nTable 7  and Table 11 )Min. Max. Unit\nILI Input leakage current VIN = V SS or V CC - ± 2.5 µA\nILO Output leakage current VOUT = V SS or V CC, Q in Hi-Z - ± 2.5 µA\nICC Operating supply current (Read)VCC = 5 V, S = V IH, f = 2 MHz, Q = open - 2 mA\nVCC = 2.5 V, S = V IH, f = 2 MHz, Q = open - 1 mA\nICC1 Standby supply currentVCC = 2.5 V, S = V SS, C = V SS,\nORG = V SS or V CC,\npin7 = V CC, VSS or Hi-Z- 2 µA\nVCC = 5.5 V, S = V SS, C = V SS,\nORG = V SS or V CC,\npin7 = V CC, VSS or Hi-Z- 3 µA\nVIL Input low voltage (D, C, S) - –0.45 0.2 V CC V\nVIH Input high voltage (D, C, S) - 0.7 V CC VCC + 1 V\nVOL Output low voltage (Q)VCC = 5 V, I OL = 2.1 mA - 0.4 V\nVCC = 2.5 V, I OL = 100 µA - 0.2 V\nVOH Output high voltage (Q)VCC = 5 V, I OH = –400 µA 0.8 V CC - V\nVCC = 2.5 V, I OH = –100 µA VCC - 0.2 - VM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDC and AC parameters\nDS1077  - Rev 18 page 18/34\nTable 14. DC characteristics (M93Cx6-R)\nSymbol ParameterTest condition\n(in addition to the conditions defined in\nTable 8  and Table 11 )Min. Max. Unit\nILI Input leakage current VIN = V SS or V CC - ± 2.5 µA\nILO Output leakage current VOUT = V SS or V CC, Q in Hi-Z - ± 2.5 µA\nICC Operating supply current (Read)VCC = 5 V, S = V IH, f = 2 MHz, Q = open - 2 mA\nVCC = 1.8 V, S = V IH, f = 1 MHz, Q = open - 1 mA\nICC1 Supply current (Standby)VCC = 1.8 V, S = V SS, C = V SS,\nORG = V SS or V CC,\npin7 = V CC, VSS or Hi-Z- 1 µA\nVIL Input low voltage (D, C, S) - –0.45 0.2 V CC V\nVIH Input high voltage (D, C, S) - 0.8 V CC VCC + 1 V\nVOL Output low voltage (Q) VCC = 1.8 V, I OL = 100 µA - 0.2 V\nVOH Output high voltage (Q) VCC = 1.8 V, I OH = –100 µA VCC - 0.2 - V\nTable 15. AC characteristics (M93Cx6-W, M93Cx6-R)\nTest conditions specified in\nTable 7 , Table 8  and Table 11\nSymbol Alt. Parameter Min. Max. Unit\nfC fSK Clock frequency D.C. 2 MHz\ntSLCH - Chip Select low to Clock high 50 - ns\ntSHCH tCSS Chip Select setup time 50 - ns\ntSLSH(1) tCS Chip Select low to Chip Select high 200 - ns\ntCHCL(2) tSKH Clock high time 200 - ns\ntCLCH(2) tSKL Clock low time 200 - ns\ntDVCH tDIS Data in setup time 50 - ns\ntCHDX tDIH Data in hold time 50 - ns\ntCLSH tSKS Clock setup time (relative to S) 50 - ns\ntCLSL tCSH Chip Select hold time 0 - ns\ntSHQV tSV Chip Select to READY/ BUSY status - 200 ns\ntSLQZ tDF Chip Select low to output Hi-Z - 100 ns\ntCHQL tPD0 Delay to output low - 200 ns\ntCHQV tPD1 Delay to output valid - 200 ns\ntW tWP Erase or Write cycle time - 5 ns\n \n1. Chip Select Input (S) must be brought low for a minimum of t SLSH  between consecutive instruction cycles.\n2. t CH + tCL must never be less than the shortest possible clock period, 1 / f C(max) .\n M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDC and AC parameters\nDS1077  - Rev 18 page 19/34\nFigure 10. Synchronous timing (Start and op-code input)\nai01428C\nOP CODE OP CODE STARTS\nD\nOP CODE INPUT STARTtDVCHtSHCHtCLSH tCHCL\ntCLCH\ntCHDX\nFigure 11. Synchronous timing (Read)\nAI00820CC\nD\nQ\nADDRESS INPUTHi-ZtDVCHtCLSL\nA0S\nDATA OUTPUTtCHQV tCHDX\ntCHQLAntSLSH\ntSLQZ\nQ15/Q7 Q0\nFigure 12. Synchronous timing (Write)\nai01429C\nD\nQ\nADDRESS/DATA INPUTHi-ZtDVCHtSLCH\nA0/D0S\nWRITE CYCLEtSLSH tCHDX\nAntCLSL\ntSLQZ\nBUSYtSHQV\ntWREADYM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDC and AC parameters\nDS1077  - Rev 18 page 20/34\n11 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages,\ndepending on their level of environmental compliance. ECOPACK specifications, grade definitions and product\nstatus are available at: www.st.com. ECOPACK is an ST trademark.\n11.1 SO8N package information\nThis SO8N is an 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package.\nFigure 13. SO8N – Outline\nE18ccc\nb\nDc\n1Eh x 45˚\nA2\nk0.25 mm\nLA1GAUGE PLANEeA\nL1\n1. Drawing is not to scale.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nPackage information\nDS1077  - Rev 18 page 21/34\nTable 16. SO8N – Mechanical data\nSymbolmillimeters inches (1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.750 - - 0.0689\nA1 0.100 - 0.250 0.0039 - 0.0098\nA2 1.250 - - 0.0492 - -\nb 0.280 - 0.480 0.0110 - 0.0189\nc 0.170 - 0.230 0.0067 - 0.0091\nD 4.800 4.900 5.000 0.1890 0.1929 0.1969\nE 5.800 6.000 6.200 0.2283 0.2362 0.2441\nE1 3.800 3.900 4.000 0.1496 0.1535 0.1575\ne - 1.270 - - 0.0500 -\nh 0.250 - 0.500 0.0098 - 0.0197\nk 0° - 8° 0° - 8°\nL 0.400 - 1.270 0.0157 - 0.0500\nL1 - 1.040 - - 0.0409 -\nccc - - 0.100 - - 0.0039\n \n1. Values in inches are converted from mm and rounded to four decimal digits.\n \nFigure 14. SO8N - Recommended footprint\n1.270.6 (x8)\n3.9\n6.7\n1. Dimensions are expressed in millimeters.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nSO8N package information\nDS1077  - Rev 18 page 22/34\n11.2 UFDFPN8 (DFN8) package information\nThis UFDFPN is a 8-lead, 2 x 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package.\nFigure 15. UFDFPN8 - Outline\nTop viewPin #1 \nID marking\nSide viewSeating planeeeeccc\nCC\nCC\nCBA\n12ND\nE\naaa\naaaA\nA1\nA3\n2x2x\nDatum A\nTerminal tip\nDetail “A”\nEven terminalL1L3L\nee/2Pin #1 \nID marking\nBottom viewSee Detail “A”e\ne12\nND-1 xD2\nL1L3\nE2\nK\nLb\n1. Maximum package warpage is 0.05 mm.\n2. Exposed copper is not systematic and can appear partially or totally according to the cross section.\n3. Drawing is not to scale.\n4. The central pad (the area E2 by D2 in the above illustration) must be either connected to V SS or left floating\n(not connected) in the end application.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nUFDFPN8 (DFN8) package information\nDS1077  - Rev 18 page 23/34\nTable 17. UFDFPN8 - Mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.450 0.550 0.600 0.0177 0.0217 0.0236\nA1 0.000 0.020 0.050 0.0000 0.0008 0.0020\nb(2) 0.200 0.250 0.300 0.0079 0.0098 0.0118\nD 1.900 2.000 2.100 0.0748 0.0787 0.0827\nD2 1.200 - 1.600 0.0472 - 0.0630\nE 2.900 3.000 3.100 0.1142 0.1181 0.1220\nE2 1.200 - 1.600 0.0472 - 0.0630\ne - 0.500 - - 0.0197 -\nK 0.300 - - 0.0118 - -\nL 0.300 - 0.500 0.0118 - 0.0197\nL1 - - 0.150 - - 0.0059\nL3 0.300 - - 0.0118 - -\naaa - - 0.150 - - 0.0059\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee(3) - - 0.080 - - 0.0031\n \n1. Values in inches are converted from mm and rounded to four decimal digits.\n2. Dimension b applies to plated terminal and is measured between 0.15 and 0.30 mm from the terminal tip.\n3. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.\n \nFigure 16. UFDFPN8 - Recommended footprint\n0.5001.600\n0.600\n1.6000.300\n1.400\n1. Dimensions are expressed in millimeters.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nUFDFPN8 (DFN8) package information\nDS1077  - Rev 18 page 24/34\n11.3 TSSOP8 package information\nThis TSSOP is an 8-lead thin shrink small outline, 3 x 6.4 mm, 0.65 mm pitch, package.\nFigure 17. TSSOP8 - Outline\n1\nCPc\nLED\nα\ne4\nL1E1\nA2 A\nb8 5\nA1\n1. Drawing is not to scale.\nTable 18. TSSOP8 - Mechanical data\nSymbolmillimeters inches\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nCP - - 0.100 - - 0.0039\nD 2.900 3.000 3.100 0.1142 0.1181 0.1220\ne - 0.650 - - 0.0256 -\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1 4.300 4.400 4.500 0.1693 0.1732 0.1772\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nα 0° - 8° 0° - 8°\n \n1. Values in inches are converted from mm and rounded to four decimal digits.\n M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nTSSOP8 package information\nDS1077  - Rev 18 page 25/34\nFigure 18. TSSOP8 - Recommended footprint\n2.3\n1.0\n2.3\n0.65\n0.357.0M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nTSSOP8 package information\nDS1077  - Rev 18 page 26/34\n12 Ordering information\nTable 19. Ordering information scheme\nExample: M93C86- W MN 6 T P\nDevice type\nM93 =\nMICROWIRE™\nserial EEPROM\nDevice function\n86 = 16-Kbit (2048 x 8)\n76 = 8-Kbit (1024 x 8)\n66 = 4-Kbit (512 x 8)\n56 = 2-Kbit (256 x 8)\n46 = 1-Kbit (128 x 8)\nOperating voltage\nW = V CC= 2.5 to 5.5 V\nR = V CC = 1.8 to 5.5 V\nPackage(1)\nMN = SO8N (150 mil width)\nDW = TSSOP8 (169 mil width )\nMC = UFDFPN8 (DFN8 )\nDevice grade\n6 = Industrial temperature range, –40 to 85 °C.\nDevice tested with standard test flow\nPacking\nBlank = tube packing\nT = tape and reel packing\nPlating technology\nG or P = RoHS compliant and halogen-free (ECOPACK2)\n \n1. All packages are ECOPACK2 (RoHS-compliant and free of brominated, chlorinated and antimony-oxide flame retardants).\n \nEngineering samples\nParts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and\ntherefore not yet ready to be used in production and any consequences deriving from such usage will not be at\nST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST\nQuality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.\nFor a list of available options (speed, package, etc.) or for further information on any aspect of this device, please\ncontact your nearest ST sales office.M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nOrdering information\nDS1077  - Rev 18 page 27/34\nRevision history\nTable 20. Document revision history\nDate Revision Changes\n01-Apr-2010 9Modified footnote in Table 14 and Table 15 on page 23\nUpdated Figure 14: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3\nmm, outline and Table 22: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x\n3 mm, data\n29-Apr-2010 10Updated Figure 31: Available M93C66-x products (package, voltage range, temperature grade)\nUFDFPN option.\n12-Apr-2011 11Updated Table 7: Absolute maximum ratings, MLP8 package data in Section 12: Package\nmechanical data and process data in Section 9: Clock pulse counter.\nDeleted Table 29: Available M93C46-x products (package, voltage range, temperature grade), Table\n30: Available M93C56-x products (package, voltage range, temperature grade), Table 31: Available\nM93C66-x products (package, voltage range, temperature grade), Table 32: Available M93C76-x\nproducts (package, voltage range, temperature grade) and Table 33: Available M93C86-x products\n(package, voltage range, temperature grade).\n05-Oct-2011 12Updated Table 1: Device summary and Table 8: Operating conditions (M93Cx6).\nModified footnote 2 in Table 7.\n23‑Apr‑2013 13Document reformatted.\nUpdated:\n• Part number names\n• Table 1: Device summary and package figure on cover page\n• Section 1: Description\n• Introductory paragraph in Section 9: Maximum ratings\n• Note (2) under Table 7: Absolute maximum ratings\n• Table 8: Operating conditions (M93Cx6) and Table 8: Operating conditions (M93Cx6-W)\n• Introductory paragraph in Section 11: Package information\n• Figure 15: UFDFPN8 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2 x 3 mm, outline\nand Table 20: UFDFPN8 8-lead Ultra thin Fine pitch Dual Flat Package No lead x 3 mm, data\n• Table 20: Ordering information scheme\nRenamed:\n• Figure 2: 8-pin package connections (top view)\n• Table 16: AC characteristics (M93Cx6, device grade 6)\nDeleted:\n• Section: Common I/O operation\n• Table: DC characteristics (M93Cx6, device grade 3), Table: DC characteristics (M93Cx6-W,\ndevice grade 3), and Table: AC characteristics (M93Cx6-W, device grade 3)\n26‑Oct‑2013 14Updated:\n• Table 1: Device summary: added “M93C46-R” and “M93C86-R”, deleted M93Cxx part\nnumbers.\n• Features : Single supply voltage, write cycles and data retention\n• Section 1: Description\n• Note (2) under Table 7: Absolute maximum ratings.\n• Section 10: DC and AC parameters: updated the introduction and deleted tables related to\nM93Cxx part numbers.\n• Figure 9: AC testing input output waveforms\n• Table 14: DC characteristics (M93Cx6-W), Table 15: DC characteristics (M93Cx6-R), Table 16:\nAC characteristics (M93Cx6-W, M93Cx6-R) and Table 17: AC characteristics (M93Cx6-R).\n• Table 20: Ordering information scheme.\nAdded:\n• Figure 4: M93Cx6 ORG input connectionM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDS1077  - Rev 18 page 28/34\nDate Revision Changes\n• Table 10: Cycling performance and Table 11: Memory cell data retention.\n15-Nov-2013 15 Removed Table 14 Cycling performance by byte\n06‑Nov‑2015 16Updated:\n• Features\n• Table 1: Device summary\n• Notes of Table 7: Absolute maximum ratings;\n• Table 20: Ordering information scheme\n• Table 11: Package information\n21‑Dec‑2015 17Updated:\n• Figure 15: UFDFN8 - Outline\n• Table 18: UFDFN8 - Mechanical data\n10‑Jan‑2022 18Updated:\n• Features\n• Section  Device summary\n• Section  2  Connecting to the serial bus\n• Table 6. Absolute maximum ratings\n• Table 8. Operating conditions M93Cx6-R\n• Table 10. Memory cell data retention\n• Table 11. AC measurement conditions\n• Table 12. Capacitance\n• Table 13. DC characteristics (M93Cx6-W)\n• Table 14. DC characteristics (M93Cx6-R)\n• Section  11.1  SO8N package information\n• Section  11.2  UFDFPN8 (DFN8) package information\n• Section  11.3  TSSOP8 package information\n• Section  12  Ordering information\nAdded:\n• Figure 16. UFDFPN8 - Recommended footprint\n• Figure 18. TSSOP8 - Recommended footprint\nDeleted:\n• PDIP8 (BN)\n• Table 17: AC characteristics (M93Cx6-R)\n• Section 11.1: PDIP8 package informationM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDS1077  - Rev 18 page 29/34\nContents\n1 Description ........................................................................ 2\n2 Connecting to the serial bus ....................................................... 4\n3 Operating features ................................................................. 5\n3.1 Supply voltage (VCC) ........................................................... 5\n3.1.1 Operating supply voltage (VCC) ............................................. 5\n3.1.2 Power-up conditions ...................................................... 5\n3.1.3 Power-up and device reset ................................................. 5\n3.1.4 Power-down ............................................................ 5\n4 Memory organization .............................................................. 6\n5 Instructions ....................................................................... 7\n5.1 Read Data from Memory ........................................................ 8\n5.2 Erase and Write data ........................................................... 9\n5.2.1 Write Enable and Write Disable .............................................. 9\n5.2.2 Write .................................................................. 9\n5.2.3 Write All .............................................................. 11\n5.2.4 Erase Byte or Word ...................................................... 12\n5.2.5 Erase All .............................................................. 12\n6 READY/BUSY status .............................................................. 13\n7 Clock pulse counter .............................................................. 14\n8 Initial delivery state ............................................................... 15\n9 Maximum ratings ................................................................. 16\n10 DC and AC parameters ........................................................... 17\n11 Package information .............................................................. 21\n11.1 SO8N package information ..................................................... 21\n11.2 UFDFPN8 (DFN8) package information ........................................... 23\n11.3 TSSOP8 package information ................................................... 25\n12 Part numbering ................................................................... 27\nRevision history ....................................................................... 28\nContents .............................................................................. 30M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nContents\nDS1077  - Rev 18 page 30/34\nList of tables .......................................................................... 32\nList of figures .......................................................................... 33M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nContents\nDS1077  - Rev 18 page 31/34\nList of tables\nTable 1.  Memory size versus organization ......................................................... 2\nTable 2.  Signal names ...................................................................... 2\nTable 3.  Instruction set for the M93C46 ........................................................... 7\nTable 4.  Instruction set for the M93C56 and M93C66 ................................................. 8\nTable 5.  Instruction set for the M93C76 and M93C86 ................................................. 8\nTable 6.  Absolute maximum ratings ............................................................ 16\nTable 7.  Operating conditions M93Cx6-W ........................................................ 17\nTable 8.  Operating conditions M93Cx6-R ........................................................ 17\nTable 9.  Cycling performance ................................................................ 17\nTable 10.  Memory cell data retention ............................................................ 17\nTable 11.  AC measurement conditions ........................................................... 17\nTable 12.  Capacitance ...................................................................... 18\nTable 13.  DC characteristics (M93Cx6-W) ......................................................... 18\nTable 14.  DC characteristics (M93Cx6-R) ......................................................... 19\nTable 15.  AC characteristics (M93Cx6-W, M93Cx6-R) ................................................ 19\nTable 16.  SO8N – Mechanical data ............................................................. 22\nTable 17.  UFDFPN8 - Mechanical data ........................................................... 24\nTable 18.  TSSOP8 - Mechanical data ............................................................ 25\nTable 19.  Ordering information scheme ........................................................... 27\nTable 20.  Document revision history ............................................................. 28M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nList of tables\nDS1077  - Rev 18 page 32/34\nList of figures\nFigure 1.  Logic diagram ..................................................................... 2\nFigure 2.  8-pin package connections (top view) .................................................... 3\nFigure 3.  Bus master and memory devices on the serial bus ........................................... 4\nFigure 4.  M93Cx6 ORG input connection ......................................................... 6\nFigure 5.  READ, WRITE, WEN, WDS sequences .................................................. 10\nFigure 6.  WRAL sequence .................................................................. 11\nFigure 7.  ERASE, ERAL sequences ........................................................... 12\nFigure 8.  Write sequence with one clock glitch .................................................... 14\nFigure 9.  AC testing input output waveforms ..................................................... 18\nFigure 10.  Synchronous timing (Start and op-code input) .............................................. 20\nFigure 11.  Synchronous timing (Read) .......................................................... 20\nFigure 12.  Synchronous timing (Write) .......................................................... 20\nFigure 13.  SO8N – Outline .................................................................. 21\nFigure 14.  SO8N - Recommended footprint ....................................................... 22\nFigure 15.  UFDFPN8 - Outline ................................................................ 23\nFigure 16.  UFDFPN8 - Recommended footprint .................................................... 24\nFigure 17.  TSSOP8 - Outline ................................................................. 25\nFigure 18.  TSSOP8 - Recommended footprint ..................................................... 26M93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nList of figures\nDS1077  - Rev 18 page 33/34\nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST\nproducts and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST\nproducts are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of\nPurchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks . All other product or service\nnames are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2022 STMicroelectronics – All rights reservedM93C86-x M93C76-x M93C66-x M93C56-x M93C46-x\nDS1077  - Rev 18 page 34/34\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 M93C46-WMN6P\xa0 M93C66-WMN6P\xa0 M93C56-WMN6P\xa0 M93C86-WMN6P\n'}]
!==============================================================================!
### Component Summary: M93C86-WDW6TP (STMicroelectronics)

#### Key Specifications:
- **Voltage Ratings:**
  - Operating Voltage (M93Cx6-W): 2.5 V to 5.5 V
  - Operating Voltage (M93Cx6-R): 1.8 V to 5.5 V
- **Current Ratings:**
  - Operating Supply Current (Read at 5V): 2 mA
  - Standby Supply Current (at 2.5V): 2 µA
- **Power Consumption:**
  - Standby current: 2 µA (at 2.5V), 3 µA (at 5.5V)
  - Operating current: 2 mA (at 5V)
- **Operating Temperature Range:**
  - -40 °C to +85 °C
- **Package Type:**
  - Available in SO8N, TSSOP8, and UFDFPN8 (DFN8)
- **Special Features:**
  - Industry standard MICROWIRE™ bus
  - Self-timed programming cycle with auto-erase: 5 ms
  - More than 4 million write cycles
  - More than 200-year data retention
  - Enhanced ESD/latch-up behavior
- **Moisture Sensitive Level (MSL):**
  - Compliant with JEDEC J-STD-020E

#### Description:
The **M93C86** is a 16 Kbit (2048 x 8) electrically erasable programmable memory (EEPROM) device that utilizes the MICROWIRE™ bus protocol for serial access. It can be configured for either byte (x8) or word (x16) organization, allowing for flexible data handling. The device features a self-timed programming cycle, which simplifies the write process by automatically managing the erase and write operations.

#### Typical Applications:
The M93C86 EEPROM is commonly used in various applications, including:
- **Data Storage:** Ideal for storing configuration settings, calibration data, and other non-volatile information in consumer electronics, automotive systems, and industrial equipment.
- **Microcontroller Interface:** Frequently interfaced with microcontrollers for data logging and retrieval tasks, where persistent memory is required.
- **Smart Cards and Security Devices:** Utilized in applications requiring secure data storage and retrieval, such as smart cards and RFID tags.
- **Consumer Electronics:** Employed in devices like remote controls, home appliances, and other consumer electronics that require memory for settings and user preferences.

This summary provides a comprehensive overview of the M93C86-WDW6TP component, highlighting its key specifications, functionality, and typical use cases.