
TP_Capteur_G4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008790  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000063c  08008970  08008970  00018970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fac  08008fac  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008fac  08008fac  00018fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fb4  08008fb4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fb4  08008fb4  00018fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fb8  08008fb8  00018fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  200001e0  08009198  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  08009198  00020500  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e71  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000257d  00000000  00000000  0003207d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00034600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc8  00000000  00000000  000353c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ed24  00000000  00000000  00036088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000116bd  00000000  00000000  00054dac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bc334  00000000  00000000  00066469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012279d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049c0  00000000  00000000  001227f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008958 	.word	0x08008958

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08008958 	.word	0x08008958

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <Init>:
#define RESET_MES_BMP 0xB6
#define BEST_PLL 0x02
extern uint8_t bcom[MAX_SIZE_MES]; //rcupre la valeur crit dans le registre (vrification)


void Init(I2C_HandleTypeDef* hi2c1){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af04      	add	r7, sp, #16
 8000fa2:	6078      	str	r0, [r7, #4]
	  bcom[0]=BEST_PLL;
 8000fa4:	4b57      	ldr	r3, [pc, #348]	; (8001104 <Init+0x168>)
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	701a      	strb	r2, [r3, #0]
	  HAL_I2C_Mem_Write(hi2c1, MPU_ADD, PWR_MGMT_1, 1, bcom, 1, HAL_MAX_DELAY);
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fae:	9302      	str	r3, [sp, #8]
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	9301      	str	r3, [sp, #4]
 8000fb4:	4b53      	ldr	r3, [pc, #332]	; (8001104 <Init+0x168>)
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	226b      	movs	r2, #107	; 0x6b
 8000fbc:	21d0      	movs	r1, #208	; 0xd0
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f001 fcd0 	bl	8002964 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Read(hi2c1, MPU_ADD, PWR_MGMT_1, 1, bcom, 1, HAL_MAX_DELAY);
 8000fc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fc8:	9302      	str	r3, [sp, #8]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	9301      	str	r3, [sp, #4]
 8000fce:	4b4d      	ldr	r3, [pc, #308]	; (8001104 <Init+0x168>)
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	226b      	movs	r2, #107	; 0x6b
 8000fd6:	21d0      	movs	r1, #208	; 0xd0
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f001 fdd7 	bl	8002b8c <HAL_I2C_Mem_Read>
	  printf("La valeur de la PLL est : 0x%x\r\n", bcom[0]);
 8000fde:	4b49      	ldr	r3, [pc, #292]	; (8001104 <Init+0x168>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4848      	ldr	r0, [pc, #288]	; (8001108 <Init+0x16c>)
 8000fe6:	f005 faa1 	bl	800652c <iprintf>

	  //reset capteur MPU
	  printf("Starting MPU Reset Hardware: \r\n");
 8000fea:	4848      	ldr	r0, [pc, #288]	; (800110c <Init+0x170>)
 8000fec:	f005 fb24 	bl	8006638 <puts>
	  bcom[0]=RESET_MES_MPU;
 8000ff0:	4b44      	ldr	r3, [pc, #272]	; (8001104 <Init+0x168>)
 8000ff2:	2280      	movs	r2, #128	; 0x80
 8000ff4:	701a      	strb	r2, [r3, #0]
	  HAL_I2C_Mem_Write(hi2c1, MPU_ADD, PWR_MGMT_1, 1, bcom, 1, HAL_MAX_DELAY);
 8000ff6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ffa:	9302      	str	r3, [sp, #8]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	9301      	str	r3, [sp, #4]
 8001000:	4b40      	ldr	r3, [pc, #256]	; (8001104 <Init+0x168>)
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2301      	movs	r3, #1
 8001006:	226b      	movs	r2, #107	; 0x6b
 8001008:	21d0      	movs	r1, #208	; 0xd0
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f001 fcaa 	bl	8002964 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Read(hi2c1, MPU_ADD, PWR_MGMT_1, 1, bcom, 1, HAL_MAX_DELAY);
 8001010:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001014:	9302      	str	r3, [sp, #8]
 8001016:	2301      	movs	r3, #1
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	4b3a      	ldr	r3, [pc, #232]	; (8001104 <Init+0x168>)
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2301      	movs	r3, #1
 8001020:	226b      	movs	r2, #107	; 0x6b
 8001022:	21d0      	movs	r1, #208	; 0xd0
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f001 fdb1 	bl	8002b8c <HAL_I2C_Mem_Read>
	  printf("La valeur du reset MPU : 0x%x\r\n",bcom[0]);
 800102a:	4b36      	ldr	r3, [pc, #216]	; (8001104 <Init+0x168>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4619      	mov	r1, r3
 8001030:	4837      	ldr	r0, [pc, #220]	; (8001110 <Init+0x174>)
 8001032:	f005 fa7b 	bl	800652c <iprintf>

	  //reset capteur BMP
	  printf("Starting BMP Reset Hardware: \r\n");
 8001036:	4837      	ldr	r0, [pc, #220]	; (8001114 <Init+0x178>)
 8001038:	f005 fafe 	bl	8006638 <puts>
	  bcom[0]=RESET_MES_BMP;
 800103c:	4b31      	ldr	r3, [pc, #196]	; (8001104 <Init+0x168>)
 800103e:	22b6      	movs	r2, #182	; 0xb6
 8001040:	701a      	strb	r2, [r3, #0]
	  HAL_I2C_Mem_Write(hi2c1, MPU_ADD, ID_REG, 1, bcom, 1, HAL_MAX_DELAY);
 8001042:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001046:	9302      	str	r3, [sp, #8]
 8001048:	2301      	movs	r3, #1
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	4b2d      	ldr	r3, [pc, #180]	; (8001104 <Init+0x168>)
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2301      	movs	r3, #1
 8001052:	22e0      	movs	r2, #224	; 0xe0
 8001054:	21d0      	movs	r1, #208	; 0xd0
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f001 fc84 	bl	8002964 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Read(hi2c1, MPU_ADD, ID_REG, 1, bcom, 1, HAL_MAX_DELAY);
 800105c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001060:	9302      	str	r3, [sp, #8]
 8001062:	2301      	movs	r3, #1
 8001064:	9301      	str	r3, [sp, #4]
 8001066:	4b27      	ldr	r3, [pc, #156]	; (8001104 <Init+0x168>)
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2301      	movs	r3, #1
 800106c:	22e0      	movs	r2, #224	; 0xe0
 800106e:	21d0      	movs	r1, #208	; 0xd0
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f001 fd8b 	bl	8002b8c <HAL_I2C_Mem_Read>
	  printf("La valeur du reset BMP : 0x%x\r\n",bcom[0]);
 8001076:	4b23      	ldr	r3, [pc, #140]	; (8001104 <Init+0x168>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	4619      	mov	r1, r3
 800107c:	4826      	ldr	r0, [pc, #152]	; (8001118 <Init+0x17c>)
 800107e:	f005 fa55 	bl	800652c <iprintf>

	  HAL_Delay(100);
 8001082:	2064      	movs	r0, #100	; 0x64
 8001084:	f000 fe68 	bl	8001d58 <HAL_Delay>

	  //lecture PLL
	  HAL_I2C_Mem_Read(hi2c1, MPU_ADD, PWR_MGMT_1, 1, bcom, 1, HAL_MAX_DELAY);
 8001088:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2301      	movs	r3, #1
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	4b1c      	ldr	r3, [pc, #112]	; (8001104 <Init+0x168>)
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	2301      	movs	r3, #1
 8001098:	226b      	movs	r2, #107	; 0x6b
 800109a:	21d0      	movs	r1, #208	; 0xd0
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f001 fd75 	bl	8002b8c <HAL_I2C_Mem_Read>
	  printf("La valeur de la PLL est : 0x%x\r\n", bcom[0]);
 80010a2:	4b18      	ldr	r3, [pc, #96]	; (8001104 <Init+0x168>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	4619      	mov	r1, r3
 80010a8:	4817      	ldr	r0, [pc, #92]	; (8001108 <Init+0x16c>)
 80010aa:	f005 fa3f 	bl	800652c <iprintf>

	  //choix de la PLL
	  printf("Starting PLL Choice: \r\n");
 80010ae:	481b      	ldr	r0, [pc, #108]	; (800111c <Init+0x180>)
 80010b0:	f005 fac2 	bl	8006638 <puts>
	  bcom[0]=BEST_PLL;
 80010b4:	4b13      	ldr	r3, [pc, #76]	; (8001104 <Init+0x168>)
 80010b6:	2202      	movs	r2, #2
 80010b8:	701a      	strb	r2, [r3, #0]
	  HAL_I2C_Mem_Write(hi2c1, MPU_ADD, PWR_MGMT_1, 1, bcom, 1, HAL_MAX_DELAY);
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2301      	movs	r3, #1
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <Init+0x168>)
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	226b      	movs	r2, #107	; 0x6b
 80010cc:	21d0      	movs	r1, #208	; 0xd0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f001 fc48 	bl	8002964 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Read(hi2c1, MPU_ADD, PWR_MGMT_1, 1, bcom, 1, HAL_MAX_DELAY);
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010d8:	9302      	str	r3, [sp, #8]
 80010da:	2301      	movs	r3, #1
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <Init+0x168>)
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2301      	movs	r3, #1
 80010e4:	226b      	movs	r2, #107	; 0x6b
 80010e6:	21d0      	movs	r1, #208	; 0xd0
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f001 fd4f 	bl	8002b8c <HAL_I2C_Mem_Read>
	  printf("La valeur de la PLL est : 0x%x\r\n", bcom[0]);
 80010ee:	4b05      	ldr	r3, [pc, #20]	; (8001104 <Init+0x168>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	4619      	mov	r1, r3
 80010f4:	4804      	ldr	r0, [pc, #16]	; (8001108 <Init+0x16c>)
 80010f6:	f005 fa19 	bl	800652c <iprintf>

}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	200002d8 	.word	0x200002d8
 8001108:	08008970 	.word	0x08008970
 800110c:	08008994 	.word	0x08008994
 8001110:	080089b4 	.word	0x080089b4
 8001114:	080089d4 	.word	0x080089d4
 8001118:	080089f4 	.word	0x080089f4
 800111c:	08008a14 	.word	0x08008a14

08001120 <Measure_T>:

void Measure_T(I2C_HandleTypeDef* hi2c,double* buffer_temp){
 8001120:	b580      	push	{r7, lr}
 8001122:	b098      	sub	sp, #96	; 0x60
 8001124:	af04      	add	r7, sp, #16
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	uint16_t TEMP_OUT;
	uint8_t bTEMP_OUT_H[MAX_SIZE_MES];
	uint8_t bTEMP_OUT_L[MAX_SIZE_MES];

	HAL_I2C_Mem_Read(hi2c, MPU_ADD, TEMP_OUT_H, 1, bTEMP_OUT_H, 1, HAL_MAX_DELAY);
 800112a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800112e:	9302      	str	r3, [sp, #8]
 8001130:	2301      	movs	r3, #1
 8001132:	9301      	str	r3, [sp, #4]
 8001134:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	2301      	movs	r3, #1
 800113c:	2241      	movs	r2, #65	; 0x41
 800113e:	21d0      	movs	r1, #208	; 0xd0
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f001 fd23 	bl	8002b8c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, TEMP_OUT_L, 1, bTEMP_OUT_L, 1, HAL_MAX_DELAY);
 8001146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800114a:	9302      	str	r3, [sp, #8]
 800114c:	2301      	movs	r3, #1
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2301      	movs	r3, #1
 8001158:	2242      	movs	r2, #66	; 0x42
 800115a:	21d0      	movs	r1, #208	; 0xd0
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f001 fd15 	bl	8002b8c <HAL_I2C_Mem_Read>

	TEMP_OUT= (bTEMP_OUT_H[0]<<8)+bTEMP_OUT_L[0];
 8001162:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001166:	b29b      	uxth	r3, r3
 8001168:	021b      	lsls	r3, r3, #8
 800116a:	b29a      	uxth	r2, r3
 800116c:	7b3b      	ldrb	r3, [r7, #12]
 800116e:	b29b      	uxth	r3, r3
 8001170:	4413      	add	r3, r2
 8001172:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	buffer_temp[0]=((TEMP_OUT-ROOM_TEMP_OFFSET)/TEMP_SENS)+21;
 8001176:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800117a:	3b15      	subs	r3, #21
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f9f9 	bl	8000574 <__aeabi_i2d>
 8001182:	a311      	add	r3, pc, #68	; (adr r3, 80011c8 <Measure_T+0xa8>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	f7ff fb88 	bl	800089c <__aeabi_ddiv>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <Measure_T+0xa0>)
 800119a:	f7ff f89f 	bl	80002dc <__adddf3>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	6839      	ldr	r1, [r7, #0]
 80011a4:	e9c1 2300 	strd	r2, r3, [r1]

	printf("La temperature est de : %1.5f\r\n",buffer_temp[0]);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ae:	4805      	ldr	r0, [pc, #20]	; (80011c4 <Measure_T+0xa4>)
 80011b0:	f005 f9bc 	bl	800652c <iprintf>
}
 80011b4:	bf00      	nop
 80011b6:	3750      	adds	r7, #80	; 0x50
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	f3af 8000 	nop.w
 80011c0:	40350000 	.word	0x40350000
 80011c4:	08008a2c 	.word	0x08008a2c
 80011c8:	851eb852 	.word	0x851eb852
 80011cc:	4074ddeb 	.word	0x4074ddeb

080011d0 <Measure_A>:

void Measure_A(I2C_HandleTypeDef* hi2c,double* buffer_acceleration){
 80011d0:	b5b0      	push	{r4, r5, r7, lr}
 80011d2:	b09a      	sub	sp, #104	; 0x68
 80011d4:	af04      	add	r7, sp, #16
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
	float axis_z;
	uint8_t b_OUT_H[MAX_SIZE_MES];
	uint8_t b_OUT_L[MAX_SIZE_MES];


	printf("Starting config accel: \r\n");
 80011da:	489d      	ldr	r0, [pc, #628]	; (8001450 <Measure_A+0x280>)
 80011dc:	f005 fa2c 	bl	8006638 <puts>
	bcom[0]=0x00;
 80011e0:	4b9c      	ldr	r3, [pc, #624]	; (8001454 <Measure_A+0x284>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(hi2c, MPU_ADD, ACCEL_CONFIG, 1, bcom, 1, HAL_MAX_DELAY);
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	2301      	movs	r3, #1
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	4b98      	ldr	r3, [pc, #608]	; (8001454 <Measure_A+0x284>)
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2301      	movs	r3, #1
 80011f6:	221c      	movs	r2, #28
 80011f8:	21d0      	movs	r1, #208	; 0xd0
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f001 fbb2 	bl	8002964 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, ACCEL_CONFIG, 1, bcom, 1, HAL_MAX_DELAY);
 8001200:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001204:	9302      	str	r3, [sp, #8]
 8001206:	2301      	movs	r3, #1
 8001208:	9301      	str	r3, [sp, #4]
 800120a:	4b92      	ldr	r3, [pc, #584]	; (8001454 <Measure_A+0x284>)
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	2301      	movs	r3, #1
 8001210:	221c      	movs	r2, #28
 8001212:	21d0      	movs	r1, #208	; 0xd0
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f001 fcb9 	bl	8002b8c <HAL_I2C_Mem_Read>
	printf("L'accel est config : 0x%x\r\n", bcom[0]);
 800121a:	4b8e      	ldr	r3, [pc, #568]	; (8001454 <Measure_A+0x284>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	4619      	mov	r1, r3
 8001220:	488d      	ldr	r0, [pc, #564]	; (8001458 <Measure_A+0x288>)
 8001222:	f005 f983 	bl	800652c <iprintf>

	//lecture axe X
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, ACCEL_XOUT_H, 1, b_OUT_H, 1, HAL_MAX_DELAY);
 8001226:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800122a:	9302      	str	r3, [sp, #8]
 800122c:	2301      	movs	r3, #1
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2301      	movs	r3, #1
 8001238:	223b      	movs	r2, #59	; 0x3b
 800123a:	21d0      	movs	r1, #208	; 0xd0
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f001 fca5 	bl	8002b8c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, ACCEL_XOUT_L, 1, b_OUT_L, 1, HAL_MAX_DELAY);
 8001242:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001246:	9302      	str	r3, [sp, #8]
 8001248:	2301      	movs	r3, #1
 800124a:	9301      	str	r3, [sp, #4]
 800124c:	f107 0308 	add.w	r3, r7, #8
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2301      	movs	r3, #1
 8001254:	223c      	movs	r2, #60	; 0x3c
 8001256:	21d0      	movs	r1, #208	; 0xd0
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f001 fc97 	bl	8002b8c <HAL_I2C_Mem_Read>
	axis_x= (b_OUT_H[0]<<8)+b_OUT_L[0];
 800125e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001262:	021b      	lsls	r3, r3, #8
 8001264:	7a3a      	ldrb	r2, [r7, #8]
 8001266:	4413      	add	r3, r2
 8001268:	ee07 3a90 	vmov	s15, r3
 800126c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001270:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	//lecture axe Y
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, ACCEL_YOUT_H, 1, b_OUT_H, 1, HAL_MAX_DELAY);
 8001274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001278:	9302      	str	r3, [sp, #8]
 800127a:	2301      	movs	r3, #1
 800127c:	9301      	str	r3, [sp, #4]
 800127e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2301      	movs	r3, #1
 8001286:	223d      	movs	r2, #61	; 0x3d
 8001288:	21d0      	movs	r1, #208	; 0xd0
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f001 fc7e 	bl	8002b8c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, ACCEL_YOUT_L, 1, b_OUT_L, 1, HAL_MAX_DELAY);
 8001290:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001294:	9302      	str	r3, [sp, #8]
 8001296:	2301      	movs	r3, #1
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2301      	movs	r3, #1
 80012a2:	223e      	movs	r2, #62	; 0x3e
 80012a4:	21d0      	movs	r1, #208	; 0xd0
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f001 fc70 	bl	8002b8c <HAL_I2C_Mem_Read>
	axis_y= (b_OUT_H[0]<<8)+b_OUT_L[0];
 80012ac:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80012b0:	021b      	lsls	r3, r3, #8
 80012b2:	7a3a      	ldrb	r2, [r7, #8]
 80012b4:	4413      	add	r3, r2
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012be:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

	//lecture axe Z
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, ACCEL_ZOUT_H, 1, b_OUT_H, 1, HAL_MAX_DELAY);
 80012c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012c6:	9302      	str	r3, [sp, #8]
 80012c8:	2301      	movs	r3, #1
 80012ca:	9301      	str	r3, [sp, #4]
 80012cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2301      	movs	r3, #1
 80012d4:	223f      	movs	r2, #63	; 0x3f
 80012d6:	21d0      	movs	r1, #208	; 0xd0
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f001 fc57 	bl	8002b8c <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(hi2c, MPU_ADD, ACCEL_ZOUT_L, 1, b_OUT_L, 1, HAL_MAX_DELAY);
 80012de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012e2:	9302      	str	r3, [sp, #8]
 80012e4:	2301      	movs	r3, #1
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	f107 0308 	add.w	r3, r7, #8
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2301      	movs	r3, #1
 80012f0:	2240      	movs	r2, #64	; 0x40
 80012f2:	21d0      	movs	r1, #208	; 0xd0
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f001 fc49 	bl	8002b8c <HAL_I2C_Mem_Read>
	axis_z= (b_OUT_H[0]<<8)+b_OUT_L[0];
 80012fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80012fe:	021b      	lsls	r3, r3, #8
 8001300:	7a3a      	ldrb	r2, [r7, #8]
 8001302:	4413      	add	r3, r2
 8001304:	ee07 3a90 	vmov	s15, r3
 8001308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130c:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

	buffer_acceleration[0]=((axis_x)/32768)-1;
 8001310:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001314:	eddf 6a51 	vldr	s13, [pc, #324]	; 800145c <Measure_A+0x28c>
 8001318:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800131c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001320:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001324:	ee17 0a90 	vmov	r0, s15
 8001328:	f7ff f936 	bl	8000598 <__aeabi_f2d>
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
 8001330:	6839      	ldr	r1, [r7, #0]
 8001332:	e9c1 2300 	strd	r2, r3, [r1]
	buffer_acceleration[1]=((axis_y)/32768)-1;
 8001336:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800133a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800145c <Measure_A+0x28c>
 800133e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001342:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001346:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	f103 0408 	add.w	r4, r3, #8
 8001350:	ee17 0a90 	vmov	r0, s15
 8001354:	f7ff f920 	bl	8000598 <__aeabi_f2d>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	e9c4 2300 	strd	r2, r3, [r4]
	buffer_acceleration[2]=((axis_z)/32768)-1;
 8001360:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001364:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800145c <Measure_A+0x28c>
 8001368:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800136c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001370:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	f103 0410 	add.w	r4, r3, #16
 800137a:	ee17 0a90 	vmov	r0, s15
 800137e:	f7ff f90b 	bl	8000598 <__aeabi_f2d>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	e9c4 2300 	strd	r2, r3, [r4]

	float G = sqrt(buffer_acceleration[0]*buffer_acceleration[0]+buffer_acceleration[1]*buffer_acceleration[1]+buffer_acceleration[2]*buffer_acceleration[2]);
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001396:	f7ff f957 	bl	8000648 <__aeabi_dmul>
 800139a:	4602      	mov	r2, r0
 800139c:	460b      	mov	r3, r1
 800139e:	4614      	mov	r4, r2
 80013a0:	461d      	mov	r5, r3
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	3308      	adds	r3, #8
 80013a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	3308      	adds	r3, #8
 80013ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b2:	f7ff f949 	bl	8000648 <__aeabi_dmul>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4620      	mov	r0, r4
 80013bc:	4629      	mov	r1, r5
 80013be:	f7fe ff8d 	bl	80002dc <__adddf3>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4614      	mov	r4, r2
 80013c8:	461d      	mov	r5, r3
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	3310      	adds	r3, #16
 80013ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	3310      	adds	r3, #16
 80013d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013da:	f7ff f935 	bl	8000648 <__aeabi_dmul>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4620      	mov	r0, r4
 80013e4:	4629      	mov	r1, r5
 80013e6:	f7fe ff79 	bl	80002dc <__adddf3>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	ec43 2b17 	vmov	d7, r2, r3
 80013f2:	eeb0 0a47 	vmov.f32	s0, s14
 80013f6:	eef0 0a67 	vmov.f32	s1, s15
 80013fa:	f007 f9cf 	bl	800879c <sqrt>
 80013fe:	ec53 2b10 	vmov	r2, r3, d0
 8001402:	4610      	mov	r0, r2
 8001404:	4619      	mov	r1, r3
 8001406:	f7ff fbf7 	bl	8000bf8 <__aeabi_d2f>
 800140a:	4603      	mov	r3, r0
 800140c:	64bb      	str	r3, [r7, #72]	; 0x48

	printf("L'acceleration sur x : %1.5f\r\n",buffer_acceleration[0]);
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001414:	4812      	ldr	r0, [pc, #72]	; (8001460 <Measure_A+0x290>)
 8001416:	f005 f889 	bl	800652c <iprintf>
	printf("L'acceleration sur y : %1.5f\r\n",buffer_acceleration[1]);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	3308      	adds	r3, #8
 800141e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001422:	4810      	ldr	r0, [pc, #64]	; (8001464 <Measure_A+0x294>)
 8001424:	f005 f882 	bl	800652c <iprintf>
	printf("L'acceleration sur z : %1.5f\r\n",buffer_acceleration[2]);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	3310      	adds	r3, #16
 800142c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001430:	480d      	ldr	r0, [pc, #52]	; (8001468 <Measure_A+0x298>)
 8001432:	f005 f87b 	bl	800652c <iprintf>

	printf("La norme du vecteur gravite est : %1.5f\r\n",G);
 8001436:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001438:	f7ff f8ae 	bl	8000598 <__aeabi_f2d>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	480a      	ldr	r0, [pc, #40]	; (800146c <Measure_A+0x29c>)
 8001442:	f005 f873 	bl	800652c <iprintf>
}
 8001446:	bf00      	nop
 8001448:	3758      	adds	r7, #88	; 0x58
 800144a:	46bd      	mov	sp, r7
 800144c:	bdb0      	pop	{r4, r5, r7, pc}
 800144e:	bf00      	nop
 8001450:	08008a4c 	.word	0x08008a4c
 8001454:	200002d8 	.word	0x200002d8
 8001458:	08008a68 	.word	0x08008a68
 800145c:	47000000 	.word	0x47000000
 8001460:	08008a84 	.word	0x08008a84
 8001464:	08008aa4 	.word	0x08008aa4
 8001468:	08008ac4 	.word	0x08008ac4
 800146c:	08008ae4 	.word	0x08008ae4

08001470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001476:	f000 fbfe 	bl	8001c76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147a:	f000 f881 	bl	8001580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147e:	f000 f957 	bl	8001730 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001482:	f000 f8c9 	bl	8001618 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001486:	f000 f907 	bl	8001698 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 800148a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800148e:	f000 fc63 	bl	8001d58 <HAL_Delay>

  uint8_t i = 0, ret;
 8001492:	2300      	movs	r3, #0
 8001494:	73fb      	strb	r3, [r7, #15]
  int compt = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
  printf("Starting I2C Scanning: \r\n");
 800149a:	482f      	ldr	r0, [pc, #188]	; (8001558 <main+0xe8>)
 800149c:	f005 f8cc 	bl	8006638 <puts>
  for(i=0; i<255; i++){
 80014a0:	2300      	movs	r3, #0
 80014a2:	73fb      	strb	r3, [r7, #15]
 80014a4:	e022      	b.n	80014ec <main+0x7c>
	  ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	b299      	uxth	r1, r3
 80014ae:	2305      	movs	r3, #5
 80014b0:	2203      	movs	r2, #3
 80014b2:	482a      	ldr	r0, [pc, #168]	; (800155c <main+0xec>)
 80014b4:	f001 fc84 	bl	8002dc0 <HAL_I2C_IsDeviceReady>
 80014b8:	4603      	mov	r3, r0
 80014ba:	71fb      	strb	r3, [r7, #7]
	  if (ret != HAL_OK) /* No ACK Received At That Address */
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <main+0x60>
	  {
		 printf(" - \r\n");
 80014c2:	4827      	ldr	r0, [pc, #156]	; (8001560 <main+0xf0>)
 80014c4:	f005 f8b8 	bl	8006638 <puts>
		 compt+=1;
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	3301      	adds	r3, #1
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	e00a      	b.n	80014e6 <main+0x76>
	  }
	  else if(ret == HAL_OK)
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d107      	bne.n	80014e6 <main+0x76>
	  {
		printf("0x%X\r\n",i);
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	4619      	mov	r1, r3
 80014da:	4822      	ldr	r0, [pc, #136]	; (8001564 <main+0xf4>)
 80014dc:	f005 f826 	bl	800652c <iprintf>
		compt+=1;
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	3301      	adds	r3, #1
 80014e4:	60bb      	str	r3, [r7, #8]
  for(i=0; i<255; i++){
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
 80014e8:	3301      	adds	r3, #1
 80014ea:	73fb      	strb	r3, [r7, #15]
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	2bff      	cmp	r3, #255	; 0xff
 80014f0:	d1d9      	bne.n	80014a6 <main+0x36>
	  }
  }
  printf("Done! %d adresses scannees\r\n\r\n", compt);
 80014f2:	68b9      	ldr	r1, [r7, #8]
 80014f4:	481c      	ldr	r0, [pc, #112]	; (8001568 <main+0xf8>)
 80014f6:	f005 f819 	bl	800652c <iprintf>

  //vrification qu'on parle bien au bon capteur
  printf("who am i: \r\n");
 80014fa:	481c      	ldr	r0, [pc, #112]	; (800156c <main+0xfc>)
 80014fc:	f005 f89c 	bl	8006638 <puts>
  bcom[0]=WHO_AM_I_MPU9250;
 8001500:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <main+0x100>)
 8001502:	2275      	movs	r2, #117	; 0x75
 8001504:	701a      	strb	r2, [r3, #0]
  HAL_I2C_Master_Transmit(&hi2c1, MPU_ADD, bcom, 1, HAL_MAX_DELAY);
 8001506:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	2301      	movs	r3, #1
 800150e:	4a18      	ldr	r2, [pc, #96]	; (8001570 <main+0x100>)
 8001510:	21d0      	movs	r1, #208	; 0xd0
 8001512:	4812      	ldr	r0, [pc, #72]	; (800155c <main+0xec>)
 8001514:	f001 f83c 	bl	8002590 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, MPU_ADD, bcom, 1, HAL_MAX_DELAY);
 8001518:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2301      	movs	r3, #1
 8001520:	4a13      	ldr	r2, [pc, #76]	; (8001570 <main+0x100>)
 8001522:	21d0      	movs	r1, #208	; 0xd0
 8001524:	480d      	ldr	r0, [pc, #52]	; (800155c <main+0xec>)
 8001526:	f001 f927 	bl	8002778 <HAL_I2C_Master_Receive>
  printf("Je lis bien la valeur (0x71) : 0x%x\r\n",bcom[0]);
 800152a:	4b11      	ldr	r3, [pc, #68]	; (8001570 <main+0x100>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	4619      	mov	r1, r3
 8001530:	4810      	ldr	r0, [pc, #64]	; (8001574 <main+0x104>)
 8001532:	f004 fffb 	bl	800652c <iprintf>
  Init(&hi2c1);
 8001536:	4809      	ldr	r0, [pc, #36]	; (800155c <main+0xec>)
 8001538:	f7ff fd30 	bl	8000f9c <Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 Measure_T(&hi2c1,buffer_temp);
 800153c:	490e      	ldr	r1, [pc, #56]	; (8001578 <main+0x108>)
 800153e:	4807      	ldr	r0, [pc, #28]	; (800155c <main+0xec>)
 8001540:	f7ff fdee 	bl	8001120 <Measure_T>
	 Measure_A(&hi2c1,buffer_acc);
 8001544:	490d      	ldr	r1, [pc, #52]	; (800157c <main+0x10c>)
 8001546:	4805      	ldr	r0, [pc, #20]	; (800155c <main+0xec>)
 8001548:	f7ff fe42 	bl	80011d0 <Measure_A>
	 HAL_Delay(1000);
 800154c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001550:	f000 fc02 	bl	8001d58 <HAL_Delay>
	 Measure_T(&hi2c1,buffer_temp);
 8001554:	e7f2      	b.n	800153c <main+0xcc>
 8001556:	bf00      	nop
 8001558:	08008b10 	.word	0x08008b10
 800155c:	200001fc 	.word	0x200001fc
 8001560:	08008b2c 	.word	0x08008b2c
 8001564:	08008b34 	.word	0x08008b34
 8001568:	08008b3c 	.word	0x08008b3c
 800156c:	08008b5c 	.word	0x08008b5c
 8001570:	200002d8 	.word	0x200002d8
 8001574:	08008b68 	.word	0x08008b68
 8001578:	200002e8 	.word	0x200002e8
 800157c:	200003e8 	.word	0x200003e8

08001580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b094      	sub	sp, #80	; 0x50
 8001584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001586:	f107 0318 	add.w	r3, r7, #24
 800158a:	2238      	movs	r2, #56	; 0x38
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f004 fb5a 	bl	8005c48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001594:	1d3b      	adds	r3, r7, #4
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
 80015a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80015a2:	2000      	movs	r0, #0
 80015a4:	f002 f8e6 	bl	8003774 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015a8:	2302      	movs	r3, #2
 80015aa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b2:	2340      	movs	r3, #64	; 0x40
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b6:	2302      	movs	r3, #2
 80015b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015ba:	2302      	movs	r3, #2
 80015bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80015be:	2304      	movs	r3, #4
 80015c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80015c2:	2355      	movs	r3, #85	; 0x55
 80015c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c6:	2302      	movs	r3, #2
 80015c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015ca:	2302      	movs	r3, #2
 80015cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015ce:	2302      	movs	r3, #2
 80015d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d2:	f107 0318 	add.w	r3, r7, #24
 80015d6:	4618      	mov	r0, r3
 80015d8:	f002 f980 	bl	80038dc <HAL_RCC_OscConfig>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80015e2:	f000 f90b 	bl	80017fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e6:	230f      	movs	r3, #15
 80015e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ea:	2303      	movs	r3, #3
 80015ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	2104      	movs	r1, #4
 80015fe:	4618      	mov	r0, r3
 8001600:	f002 fc84 	bl	8003f0c <HAL_RCC_ClockConfig>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800160a:	f000 f8f7 	bl	80017fc <Error_Handler>
  }
}
 800160e:	bf00      	nop
 8001610:	3750      	adds	r7, #80	; 0x50
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800161c:	4b1b      	ldr	r3, [pc, #108]	; (800168c <MX_I2C1_Init+0x74>)
 800161e:	4a1c      	ldr	r2, [pc, #112]	; (8001690 <MX_I2C1_Init+0x78>)
 8001620:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8001622:	4b1a      	ldr	r3, [pc, #104]	; (800168c <MX_I2C1_Init+0x74>)
 8001624:	4a1b      	ldr	r2, [pc, #108]	; (8001694 <MX_I2C1_Init+0x7c>)
 8001626:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001628:	4b18      	ldr	r3, [pc, #96]	; (800168c <MX_I2C1_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800162e:	4b17      	ldr	r3, [pc, #92]	; (800168c <MX_I2C1_Init+0x74>)
 8001630:	2201      	movs	r2, #1
 8001632:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001634:	4b15      	ldr	r3, [pc, #84]	; (800168c <MX_I2C1_Init+0x74>)
 8001636:	2200      	movs	r2, #0
 8001638:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800163a:	4b14      	ldr	r3, [pc, #80]	; (800168c <MX_I2C1_Init+0x74>)
 800163c:	2200      	movs	r2, #0
 800163e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001640:	4b12      	ldr	r3, [pc, #72]	; (800168c <MX_I2C1_Init+0x74>)
 8001642:	2200      	movs	r2, #0
 8001644:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <MX_I2C1_Init+0x74>)
 8001648:	2200      	movs	r2, #0
 800164a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <MX_I2C1_Init+0x74>)
 800164e:	2200      	movs	r2, #0
 8001650:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001652:	480e      	ldr	r0, [pc, #56]	; (800168c <MX_I2C1_Init+0x74>)
 8001654:	f000 ff0c 	bl	8002470 <HAL_I2C_Init>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800165e:	f000 f8cd 	bl	80017fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001662:	2100      	movs	r1, #0
 8001664:	4809      	ldr	r0, [pc, #36]	; (800168c <MX_I2C1_Init+0x74>)
 8001666:	f001 ffed 	bl	8003644 <HAL_I2CEx_ConfigAnalogFilter>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001670:	f000 f8c4 	bl	80017fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001674:	2100      	movs	r1, #0
 8001676:	4805      	ldr	r0, [pc, #20]	; (800168c <MX_I2C1_Init+0x74>)
 8001678:	f002 f82f 	bl	80036da <HAL_I2CEx_ConfigDigitalFilter>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001682:	f000 f8bb 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200001fc 	.word	0x200001fc
 8001690:	40005400 	.word	0x40005400
 8001694:	30a0a7fb 	.word	0x30a0a7fb

08001698 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800169c:	4b22      	ldr	r3, [pc, #136]	; (8001728 <MX_USART2_UART_Init+0x90>)
 800169e:	4a23      	ldr	r2, [pc, #140]	; (800172c <MX_USART2_UART_Init+0x94>)
 80016a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016a2:	4b21      	ldr	r3, [pc, #132]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016aa:	4b1f      	ldr	r3, [pc, #124]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016b0:	4b1d      	ldr	r3, [pc, #116]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016bc:	4b1a      	ldr	r3, [pc, #104]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016be:	220c      	movs	r2, #12
 80016c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c2:	4b19      	ldr	r3, [pc, #100]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c8:	4b17      	ldr	r3, [pc, #92]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ce:	4b16      	ldr	r3, [pc, #88]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016da:	4b13      	ldr	r3, [pc, #76]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016dc:	2200      	movs	r2, #0
 80016de:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016e0:	4811      	ldr	r0, [pc, #68]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016e2:	f003 f81f 	bl	8004724 <HAL_UART_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80016ec:	f000 f886 	bl	80017fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f0:	2100      	movs	r1, #0
 80016f2:	480d      	ldr	r0, [pc, #52]	; (8001728 <MX_USART2_UART_Init+0x90>)
 80016f4:	f004 f9b3 	bl	8005a5e <HAL_UARTEx_SetTxFifoThreshold>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80016fe:	f000 f87d 	bl	80017fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001702:	2100      	movs	r1, #0
 8001704:	4808      	ldr	r0, [pc, #32]	; (8001728 <MX_USART2_UART_Init+0x90>)
 8001706:	f004 f9e8 	bl	8005ada <HAL_UARTEx_SetRxFifoThreshold>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001710:	f000 f874 	bl	80017fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <MX_USART2_UART_Init+0x90>)
 8001716:	f004 f969 	bl	80059ec <HAL_UARTEx_DisableFifoMode>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001720:	f000 f86c 	bl	80017fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000248 	.word	0x20000248
 800172c:	40004400 	.word	0x40004400

08001730 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	; 0x28
 8001734:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001736:	f107 0314 	add.w	r3, r7, #20
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	60da      	str	r2, [r3, #12]
 8001744:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001746:	4b2b      	ldr	r3, [pc, #172]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	4a2a      	ldr	r2, [pc, #168]	; (80017f4 <MX_GPIO_Init+0xc4>)
 800174c:	f043 0304 	orr.w	r3, r3, #4
 8001750:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001752:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800175e:	4b25      	ldr	r3, [pc, #148]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	4a24      	ldr	r2, [pc, #144]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001764:	f043 0320 	orr.w	r3, r3, #32
 8001768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800176a:	4b22      	ldr	r3, [pc, #136]	; (80017f4 <MX_GPIO_Init+0xc4>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176e:	f003 0320 	and.w	r3, r3, #32
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	4b1f      	ldr	r3, [pc, #124]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800177a:	4a1e      	ldr	r2, [pc, #120]	; (80017f4 <MX_GPIO_Init+0xc4>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001782:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001792:	4a18      	ldr	r2, [pc, #96]	; (80017f4 <MX_GPIO_Init+0xc4>)
 8001794:	f043 0302 	orr.w	r3, r3, #2
 8001798:	64d3      	str	r3, [r2, #76]	; 0x4c
 800179a:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_GPIO_Init+0xc4>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2120      	movs	r1, #32
 80017aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ae:	f000 fe47 	bl	8002440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	4619      	mov	r1, r3
 80017c8:	480b      	ldr	r0, [pc, #44]	; (80017f8 <MX_GPIO_Init+0xc8>)
 80017ca:	f000 fcb7 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017ce:	2320      	movs	r3, #32
 80017d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d2:	2301      	movs	r3, #1
 80017d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	2300      	movs	r3, #0
 80017dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	4619      	mov	r1, r3
 80017e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e8:	f000 fca8 	bl	800213c <HAL_GPIO_Init>

}
 80017ec:	bf00      	nop
 80017ee:	3728      	adds	r7, #40	; 0x28
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40021000 	.word	0x40021000
 80017f8:	48000800 	.word	0x48000800

080017fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001800:	b672      	cpsid	i
}
 8001802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001804:	e7fe      	b.n	8001804 <Error_Handler+0x8>
	...

08001808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <HAL_MspInit+0x44>)
 8001810:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001812:	4a0e      	ldr	r2, [pc, #56]	; (800184c <HAL_MspInit+0x44>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6613      	str	r3, [r2, #96]	; 0x60
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <HAL_MspInit+0x44>)
 800181c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <HAL_MspInit+0x44>)
 8001828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182a:	4a08      	ldr	r2, [pc, #32]	; (800184c <HAL_MspInit+0x44>)
 800182c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001830:	6593      	str	r3, [r2, #88]	; 0x58
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_MspInit+0x44>)
 8001834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800183e:	f002 f83d 	bl	80038bc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40021000 	.word	0x40021000

08001850 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b09a      	sub	sp, #104	; 0x68
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001868:	f107 0310 	add.w	r3, r7, #16
 800186c:	2244      	movs	r2, #68	; 0x44
 800186e:	2100      	movs	r1, #0
 8001870:	4618      	mov	r0, r3
 8001872:	f004 f9e9 	bl	8005c48 <memset>
  if(hi2c->Instance==I2C1)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a23      	ldr	r2, [pc, #140]	; (8001908 <HAL_I2C_MspInit+0xb8>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d13e      	bne.n	80018fe <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001880:	2340      	movs	r3, #64	; 0x40
 8001882:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001884:	2300      	movs	r3, #0
 8001886:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	4618      	mov	r0, r3
 800188e:	f002 fd59 	bl	8004344 <HAL_RCCEx_PeriphCLKConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001898:	f7ff ffb0 	bl	80017fc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189c:	4b1b      	ldr	r3, [pc, #108]	; (800190c <HAL_I2C_MspInit+0xbc>)
 800189e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a0:	4a1a      	ldr	r2, [pc, #104]	; (800190c <HAL_I2C_MspInit+0xbc>)
 80018a2:	f043 0302 	orr.w	r3, r3, #2
 80018a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a8:	4b18      	ldr	r3, [pc, #96]	; (800190c <HAL_I2C_MspInit+0xbc>)
 80018aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018b4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018b8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ba:	2312      	movs	r3, #18
 80018bc:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c2:	2300      	movs	r3, #0
 80018c4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018c6:	2304      	movs	r3, #4
 80018c8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ca:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018ce:	4619      	mov	r1, r3
 80018d0:	480f      	ldr	r0, [pc, #60]	; (8001910 <HAL_I2C_MspInit+0xc0>)
 80018d2:	f000 fc33 	bl	800213c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018d6:	4b0d      	ldr	r3, [pc, #52]	; (800190c <HAL_I2C_MspInit+0xbc>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018da:	4a0c      	ldr	r2, [pc, #48]	; (800190c <HAL_I2C_MspInit+0xbc>)
 80018dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018e0:	6593      	str	r3, [r2, #88]	; 0x58
 80018e2:	4b0a      	ldr	r3, [pc, #40]	; (800190c <HAL_I2C_MspInit+0xbc>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	2100      	movs	r1, #0
 80018f2:	201f      	movs	r0, #31
 80018f4:	f000 fb2d 	bl	8001f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80018f8:	201f      	movs	r0, #31
 80018fa:	f000 fb44 	bl	8001f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018fe:	bf00      	nop
 8001900:	3768      	adds	r7, #104	; 0x68
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40005400 	.word	0x40005400
 800190c:	40021000 	.word	0x40021000
 8001910:	48000400 	.word	0x48000400

08001914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b09a      	sub	sp, #104	; 0x68
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800192c:	f107 0310 	add.w	r3, r7, #16
 8001930:	2244      	movs	r2, #68	; 0x44
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f004 f987 	bl	8005c48 <memset>
  if(huart->Instance==USART2)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a23      	ldr	r2, [pc, #140]	; (80019cc <HAL_UART_MspInit+0xb8>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d13e      	bne.n	80019c2 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001944:	2302      	movs	r3, #2
 8001946:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001948:	2300      	movs	r3, #0
 800194a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	4618      	mov	r0, r3
 8001952:	f002 fcf7 	bl	8004344 <HAL_RCCEx_PeriphCLKConfig>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800195c:	f7ff ff4e 	bl	80017fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001960:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <HAL_UART_MspInit+0xbc>)
 8001962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001964:	4a1a      	ldr	r2, [pc, #104]	; (80019d0 <HAL_UART_MspInit+0xbc>)
 8001966:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800196a:	6593      	str	r3, [r2, #88]	; 0x58
 800196c:	4b18      	ldr	r3, [pc, #96]	; (80019d0 <HAL_UART_MspInit+0xbc>)
 800196e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001978:	4b15      	ldr	r3, [pc, #84]	; (80019d0 <HAL_UART_MspInit+0xbc>)
 800197a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197c:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <HAL_UART_MspInit+0xbc>)
 800197e:	f043 0301 	orr.w	r3, r3, #1
 8001982:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001984:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <HAL_UART_MspInit+0xbc>)
 8001986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001990:	230c      	movs	r3, #12
 8001992:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001994:	2302      	movs	r3, #2
 8001996:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019a0:	2307      	movs	r3, #7
 80019a2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019a8:	4619      	mov	r1, r3
 80019aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ae:	f000 fbc5 	bl	800213c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2100      	movs	r1, #0
 80019b6:	2026      	movs	r0, #38	; 0x26
 80019b8:	f000 facb 	bl	8001f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019bc:	2026      	movs	r0, #38	; 0x26
 80019be:	f000 fae2 	bl	8001f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019c2:	bf00      	nop
 80019c4:	3768      	adds	r7, #104	; 0x68
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40004400 	.word	0x40004400
 80019d0:	40021000 	.word	0x40021000

080019d4 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80019dc:	1d39      	adds	r1, r7, #4
 80019de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019e2:	2201      	movs	r2, #1
 80019e4:	4803      	ldr	r0, [pc, #12]	; (80019f4 <__io_putchar+0x20>)
 80019e6:	f002 feed 	bl	80047c4 <HAL_UART_Transmit>

  return ch;
 80019ea:	687b      	ldr	r3, [r7, #4]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000248 	.word	0x20000248

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019fc:	e7fe      	b.n	80019fc <NMI_Handler+0x4>

080019fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a02:	e7fe      	b.n	8001a02 <HardFault_Handler+0x4>

08001a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a08:	e7fe      	b.n	8001a08 <MemManage_Handler+0x4>

08001a0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a0e:	e7fe      	b.n	8001a0e <BusFault_Handler+0x4>

08001a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <UsageFault_Handler+0x4>

08001a16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a44:	f000 f96a 	bl	8001d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <I2C1_EV_IRQHandler+0x10>)
 8001a52:	f001 fabc 	bl	8002fce <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200001fc 	.word	0x200001fc

08001a60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <USART2_IRQHandler+0x10>)
 8001a66:	f002 ff43 	bl	80048f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000248 	.word	0x20000248

08001a74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
	return 1;
 8001a78:	2301      	movs	r3, #1
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <_kill>:

int _kill(int pid, int sig)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a8e:	f004 f8b1 	bl	8005bf4 <__errno>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2216      	movs	r2, #22
 8001a96:	601a      	str	r2, [r3, #0]
	return -1;
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <_exit>:

void _exit (int status)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff ffe7 	bl	8001a84 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ab6:	e7fe      	b.n	8001ab6 <_exit+0x12>

08001ab8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
 8001ac8:	e00a      	b.n	8001ae0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001aca:	f3af 8000 	nop.w
 8001ace:	4601      	mov	r1, r0
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	1c5a      	adds	r2, r3, #1
 8001ad4:	60ba      	str	r2, [r7, #8]
 8001ad6:	b2ca      	uxtb	r2, r1
 8001ad8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	3301      	adds	r3, #1
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	dbf0      	blt.n	8001aca <_read+0x12>
	}

return len;
 8001ae8:	687b      	ldr	r3, [r7, #4]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	e009      	b.n	8001b18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	1c5a      	adds	r2, r3, #1
 8001b08:	60ba      	str	r2, [r7, #8]
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff61 	bl	80019d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3301      	adds	r3, #1
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	697a      	ldr	r2, [r7, #20]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	dbf1      	blt.n	8001b04 <_write+0x12>
	}
	return len;
 8001b20:	687b      	ldr	r3, [r7, #4]
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <_close>:

int _close(int file)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
	return -1;
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
 8001b4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b52:	605a      	str	r2, [r3, #4]
	return 0;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <_isatty>:

int _isatty(int file)
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
	return 1;
 8001b6a:	2301      	movs	r3, #1
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
	return 0;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b9c:	4a14      	ldr	r2, [pc, #80]	; (8001bf0 <_sbrk+0x5c>)
 8001b9e:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <_sbrk+0x60>)
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <_sbrk+0x64>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d102      	bne.n	8001bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <_sbrk+0x64>)
 8001bb2:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <_sbrk+0x68>)
 8001bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bb6:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <_sbrk+0x64>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d207      	bcs.n	8001bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc4:	f004 f816 	bl	8005bf4 <__errno>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	220c      	movs	r2, #12
 8001bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bd2:	e009      	b.n	8001be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd4:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <_sbrk+0x64>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bda:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <_sbrk+0x64>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	4a05      	ldr	r2, [pc, #20]	; (8001bf8 <_sbrk+0x64>)
 8001be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001be6:	68fb      	ldr	r3, [r7, #12]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20008000 	.word	0x20008000
 8001bf4:	00000400 	.word	0x00000400
 8001bf8:	200004e8 	.word	0x200004e8
 8001bfc:	20000500 	.word	0x20000500

08001c00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <SystemInit+0x20>)
 8001c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c0a:	4a05      	ldr	r2, [pc, #20]	; (8001c20 <SystemInit+0x20>)
 8001c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000ed00 	.word	0xe000ed00

08001c24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c24:	480d      	ldr	r0, [pc, #52]	; (8001c5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c26:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c28:	480d      	ldr	r0, [pc, #52]	; (8001c60 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c2a:	490e      	ldr	r1, [pc, #56]	; (8001c64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <LoopForever+0xe>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c30:	e002      	b.n	8001c38 <LoopCopyDataInit>

08001c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c36:	3304      	adds	r3, #4

08001c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c3c:	d3f9      	bcc.n	8001c32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c3e:	4a0b      	ldr	r2, [pc, #44]	; (8001c6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c40:	4c0b      	ldr	r4, [pc, #44]	; (8001c70 <LoopForever+0x16>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c44:	e001      	b.n	8001c4a <LoopFillZerobss>

08001c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c48:	3204      	adds	r2, #4

08001c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c4c:	d3fb      	bcc.n	8001c46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c4e:	f7ff ffd7 	bl	8001c00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c52:	f003 ffd5 	bl	8005c00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c56:	f7ff fc0b 	bl	8001470 <main>

08001c5a <LoopForever>:

LoopForever:
    b LoopForever
 8001c5a:	e7fe      	b.n	8001c5a <LoopForever>
  ldr   r0, =_estack
 8001c5c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c64:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c68:	08008fbc 	.word	0x08008fbc
  ldr r2, =_sbss
 8001c6c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001c70:	20000500 	.word	0x20000500

08001c74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c74:	e7fe      	b.n	8001c74 <ADC1_2_IRQHandler>

08001c76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c80:	2003      	movs	r0, #3
 8001c82:	f000 f95b 	bl	8001f3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c86:	2000      	movs	r0, #0
 8001c88:	f000 f80e 	bl	8001ca8 <HAL_InitTick>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	71fb      	strb	r3, [r7, #7]
 8001c96:	e001      	b.n	8001c9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c98:	f7ff fdb6 	bl	8001808 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c9c:	79fb      	ldrb	r3, [r7, #7]

}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001cb4:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <HAL_InitTick+0x68>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d022      	beq.n	8001d02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001cbc:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <HAL_InitTick+0x6c>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b13      	ldr	r3, [pc, #76]	; (8001d10 <HAL_InitTick+0x68>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001cc8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 f966 	bl	8001fa2 <HAL_SYSTICK_Config>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10f      	bne.n	8001cfc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b0f      	cmp	r3, #15
 8001ce0:	d809      	bhi.n	8001cf6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	6879      	ldr	r1, [r7, #4]
 8001ce6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cea:	f000 f932 	bl	8001f52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cee:	4a0a      	ldr	r2, [pc, #40]	; (8001d18 <HAL_InitTick+0x70>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	e007      	b.n	8001d06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	73fb      	strb	r3, [r7, #15]
 8001cfa:	e004      	b.n	8001d06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	73fb      	strb	r3, [r7, #15]
 8001d00:	e001      	b.n	8001d06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3710      	adds	r7, #16
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000008 	.word	0x20000008
 8001d14:	20000000 	.word	0x20000000
 8001d18:	20000004 	.word	0x20000004

08001d1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d20:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <HAL_IncTick+0x1c>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_IncTick+0x20>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4413      	add	r3, r2
 8001d2a:	4a03      	ldr	r2, [pc, #12]	; (8001d38 <HAL_IncTick+0x1c>)
 8001d2c:	6013      	str	r3, [r2, #0]
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	200004ec 	.word	0x200004ec
 8001d3c:	20000008 	.word	0x20000008

08001d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return uwTick;
 8001d44:	4b03      	ldr	r3, [pc, #12]	; (8001d54 <HAL_GetTick+0x14>)
 8001d46:	681b      	ldr	r3, [r3, #0]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	200004ec 	.word	0x200004ec

08001d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d60:	f7ff ffee 	bl	8001d40 <HAL_GetTick>
 8001d64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d70:	d004      	beq.n	8001d7c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_Delay+0x40>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68fa      	ldr	r2, [r7, #12]
 8001d78:	4413      	add	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d7c:	bf00      	nop
 8001d7e:	f7ff ffdf 	bl	8001d40 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d8f7      	bhi.n	8001d7e <HAL_Delay+0x26>
  {
  }
}
 8001d8e:	bf00      	nop
 8001d90:	bf00      	nop
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20000008 	.word	0x20000008

08001d9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dac:	4b0c      	ldr	r3, [pc, #48]	; (8001de0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001db8:	4013      	ands	r3, r2
 8001dba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dce:	4a04      	ldr	r2, [pc, #16]	; (8001de0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	60d3      	str	r3, [r2, #12]
}
 8001dd4:	bf00      	nop
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de8:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <__NVIC_GetPriorityGrouping+0x18>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	0a1b      	lsrs	r3, r3, #8
 8001dee:	f003 0307 	and.w	r3, r3, #7
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	db0b      	blt.n	8001e2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	f003 021f 	and.w	r2, r3, #31
 8001e18:	4907      	ldr	r1, [pc, #28]	; (8001e38 <__NVIC_EnableIRQ+0x38>)
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	095b      	lsrs	r3, r3, #5
 8001e20:	2001      	movs	r0, #1
 8001e22:	fa00 f202 	lsl.w	r2, r0, r2
 8001e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000e100 	.word	0xe000e100

08001e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	db0a      	blt.n	8001e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	490c      	ldr	r1, [pc, #48]	; (8001e88 <__NVIC_SetPriority+0x4c>)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	0112      	lsls	r2, r2, #4
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	440b      	add	r3, r1
 8001e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e64:	e00a      	b.n	8001e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4908      	ldr	r1, [pc, #32]	; (8001e8c <__NVIC_SetPriority+0x50>)
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	3b04      	subs	r3, #4
 8001e74:	0112      	lsls	r2, r2, #4
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	440b      	add	r3, r1
 8001e7a:	761a      	strb	r2, [r3, #24]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	e000e100 	.word	0xe000e100
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b089      	sub	sp, #36	; 0x24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f1c3 0307 	rsb	r3, r3, #7
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	bf28      	it	cs
 8001eae:	2304      	movcs	r3, #4
 8001eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	d902      	bls.n	8001ec0 <NVIC_EncodePriority+0x30>
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3b03      	subs	r3, #3
 8001ebe:	e000      	b.n	8001ec2 <NVIC_EncodePriority+0x32>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43da      	mvns	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ed8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee2:	43d9      	mvns	r1, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee8:	4313      	orrs	r3, r2
         );
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3724      	adds	r7, #36	; 0x24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f08:	d301      	bcc.n	8001f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e00f      	b.n	8001f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f0e:	4a0a      	ldr	r2, [pc, #40]	; (8001f38 <SysTick_Config+0x40>)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f16:	210f      	movs	r1, #15
 8001f18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f1c:	f7ff ff8e 	bl	8001e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f20:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <SysTick_Config+0x40>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f26:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <SysTick_Config+0x40>)
 8001f28:	2207      	movs	r2, #7
 8001f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	e000e010 	.word	0xe000e010

08001f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff ff29 	bl	8001d9c <__NVIC_SetPriorityGrouping>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	4603      	mov	r3, r0
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
 8001f5e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f60:	f7ff ff40 	bl	8001de4 <__NVIC_GetPriorityGrouping>
 8001f64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	6978      	ldr	r0, [r7, #20]
 8001f6c:	f7ff ff90 	bl	8001e90 <NVIC_EncodePriority>
 8001f70:	4602      	mov	r2, r0
 8001f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f76:	4611      	mov	r1, r2
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff5f 	bl	8001e3c <__NVIC_SetPriority>
}
 8001f7e:	bf00      	nop
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff33 	bl	8001e00 <__NVIC_EnableIRQ>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ffa4 	bl	8001ef8 <SysTick_Config>
 8001fb0:	4603      	mov	r3, r0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b085      	sub	sp, #20
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d005      	beq.n	8001fde <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2204      	movs	r2, #4
 8001fd6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	73fb      	strb	r3, [r7, #15]
 8001fdc:	e037      	b.n	800204e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f022 020e 	bic.w	r2, r2, #14
 8001fec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ff8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ffc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 0201 	bic.w	r2, r2, #1
 800200c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	f003 021f 	and.w	r2, r3, #31
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2101      	movs	r1, #1
 800201c:	fa01 f202 	lsl.w	r2, r1, r2
 8002020:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800202a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00c      	beq.n	800204e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800203e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002042:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800204c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800205e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002074:	2300      	movs	r3, #0
 8002076:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d00d      	beq.n	80020a0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2204      	movs	r2, #4
 8002088:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	73fb      	strb	r3, [r7, #15]
 800209e:	e047      	b.n	8002130 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 020e 	bic.w	r2, r2, #14
 80020ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 0201 	bic.w	r2, r2, #1
 80020be:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d4:	f003 021f 	and.w	r2, r3, #31
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020dc:	2101      	movs	r1, #1
 80020de:	fa01 f202 	lsl.w	r2, r1, r2
 80020e2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80020ec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00c      	beq.n	8002110 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002100:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002104:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800210e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	4798      	blx	r3
    }
  }
  return status;
 8002130:	7bfb      	ldrb	r3, [r7, #15]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800213c:	b480      	push	{r7}
 800213e:	b087      	sub	sp, #28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800214a:	e15a      	b.n	8002402 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2101      	movs	r1, #1
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	fa01 f303 	lsl.w	r3, r1, r3
 8002158:	4013      	ands	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 814c 	beq.w	80023fc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 0303 	and.w	r3, r3, #3
 800216c:	2b01      	cmp	r3, #1
 800216e:	d005      	beq.n	800217c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002178:	2b02      	cmp	r3, #2
 800217a:	d130      	bne.n	80021de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	2203      	movs	r2, #3
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4013      	ands	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021b2:	2201      	movs	r2, #1
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	4013      	ands	r3, r2
 80021c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	091b      	lsrs	r3, r3, #4
 80021c8:	f003 0201 	and.w	r2, r3, #1
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d017      	beq.n	800221a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	2203      	movs	r2, #3
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	689a      	ldr	r2, [r3, #8]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4313      	orrs	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d123      	bne.n	800226e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	08da      	lsrs	r2, r3, #3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	3208      	adds	r2, #8
 800222e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002232:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	220f      	movs	r2, #15
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43db      	mvns	r3, r3
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4013      	ands	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	691a      	ldr	r2, [r3, #16]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	08da      	lsrs	r2, r3, #3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3208      	adds	r2, #8
 8002268:	6939      	ldr	r1, [r7, #16]
 800226a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	2203      	movs	r2, #3
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 0203 	and.w	r2, r3, #3
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 80a6 	beq.w	80023fc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b0:	4b5b      	ldr	r3, [pc, #364]	; (8002420 <HAL_GPIO_Init+0x2e4>)
 80022b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022b4:	4a5a      	ldr	r2, [pc, #360]	; (8002420 <HAL_GPIO_Init+0x2e4>)
 80022b6:	f043 0301 	orr.w	r3, r3, #1
 80022ba:	6613      	str	r3, [r2, #96]	; 0x60
 80022bc:	4b58      	ldr	r3, [pc, #352]	; (8002420 <HAL_GPIO_Init+0x2e4>)
 80022be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022c8:	4a56      	ldr	r2, [pc, #344]	; (8002424 <HAL_GPIO_Init+0x2e8>)
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	089b      	lsrs	r3, r3, #2
 80022ce:	3302      	adds	r3, #2
 80022d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	220f      	movs	r2, #15
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	4013      	ands	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80022f2:	d01f      	beq.n	8002334 <HAL_GPIO_Init+0x1f8>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a4c      	ldr	r2, [pc, #304]	; (8002428 <HAL_GPIO_Init+0x2ec>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d019      	beq.n	8002330 <HAL_GPIO_Init+0x1f4>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a4b      	ldr	r2, [pc, #300]	; (800242c <HAL_GPIO_Init+0x2f0>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d013      	beq.n	800232c <HAL_GPIO_Init+0x1f0>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a4a      	ldr	r2, [pc, #296]	; (8002430 <HAL_GPIO_Init+0x2f4>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d00d      	beq.n	8002328 <HAL_GPIO_Init+0x1ec>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a49      	ldr	r2, [pc, #292]	; (8002434 <HAL_GPIO_Init+0x2f8>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d007      	beq.n	8002324 <HAL_GPIO_Init+0x1e8>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a48      	ldr	r2, [pc, #288]	; (8002438 <HAL_GPIO_Init+0x2fc>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d101      	bne.n	8002320 <HAL_GPIO_Init+0x1e4>
 800231c:	2305      	movs	r3, #5
 800231e:	e00a      	b.n	8002336 <HAL_GPIO_Init+0x1fa>
 8002320:	2306      	movs	r3, #6
 8002322:	e008      	b.n	8002336 <HAL_GPIO_Init+0x1fa>
 8002324:	2304      	movs	r3, #4
 8002326:	e006      	b.n	8002336 <HAL_GPIO_Init+0x1fa>
 8002328:	2303      	movs	r3, #3
 800232a:	e004      	b.n	8002336 <HAL_GPIO_Init+0x1fa>
 800232c:	2302      	movs	r3, #2
 800232e:	e002      	b.n	8002336 <HAL_GPIO_Init+0x1fa>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <HAL_GPIO_Init+0x1fa>
 8002334:	2300      	movs	r3, #0
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	f002 0203 	and.w	r2, r2, #3
 800233c:	0092      	lsls	r2, r2, #2
 800233e:	4093      	lsls	r3, r2
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	4313      	orrs	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002346:	4937      	ldr	r1, [pc, #220]	; (8002424 <HAL_GPIO_Init+0x2e8>)
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	089b      	lsrs	r3, r3, #2
 800234c:	3302      	adds	r3, #2
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002354:	4b39      	ldr	r3, [pc, #228]	; (800243c <HAL_GPIO_Init+0x300>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	43db      	mvns	r3, r3
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	4013      	ands	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002378:	4a30      	ldr	r2, [pc, #192]	; (800243c <HAL_GPIO_Init+0x300>)
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800237e:	4b2f      	ldr	r3, [pc, #188]	; (800243c <HAL_GPIO_Init+0x300>)
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	43db      	mvns	r3, r3
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4013      	ands	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023a2:	4a26      	ldr	r2, [pc, #152]	; (800243c <HAL_GPIO_Init+0x300>)
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80023a8:	4b24      	ldr	r3, [pc, #144]	; (800243c <HAL_GPIO_Init+0x300>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	43db      	mvns	r3, r3
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023cc:	4a1b      	ldr	r2, [pc, #108]	; (800243c <HAL_GPIO_Init+0x300>)
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80023d2:	4b1a      	ldr	r3, [pc, #104]	; (800243c <HAL_GPIO_Init+0x300>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	43db      	mvns	r3, r3
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	4013      	ands	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023f6:	4a11      	ldr	r2, [pc, #68]	; (800243c <HAL_GPIO_Init+0x300>)
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	3301      	adds	r3, #1
 8002400:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	fa22 f303 	lsr.w	r3, r2, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	f47f ae9d 	bne.w	800214c <HAL_GPIO_Init+0x10>
  }
}
 8002412:	bf00      	nop
 8002414:	bf00      	nop
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	40021000 	.word	0x40021000
 8002424:	40010000 	.word	0x40010000
 8002428:	48000400 	.word	0x48000400
 800242c:	48000800 	.word	0x48000800
 8002430:	48000c00 	.word	0x48000c00
 8002434:	48001000 	.word	0x48001000
 8002438:	48001400 	.word	0x48001400
 800243c:	40010400 	.word	0x40010400

08002440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	807b      	strh	r3, [r7, #2]
 800244c:	4613      	mov	r3, r2
 800244e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002450:	787b      	ldrb	r3, [r7, #1]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002456:	887a      	ldrh	r2, [r7, #2]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800245c:	e002      	b.n	8002464 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800245e:	887a      	ldrh	r2, [r7, #2]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e081      	b.n	8002586 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d106      	bne.n	800249c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f7ff f9da 	bl	8001850 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2224      	movs	r2, #36	; 0x24
 80024a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f022 0201 	bic.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d107      	bne.n	80024ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689a      	ldr	r2, [r3, #8]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	e006      	b.n	80024f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689a      	ldr	r2, [r3, #8]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80024f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d104      	bne.n	800250a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002508:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002518:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800251c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68da      	ldr	r2, [r3, #12]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800252c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	691a      	ldr	r2, [r3, #16]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69d9      	ldr	r1, [r3, #28]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a1a      	ldr	r2, [r3, #32]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	430a      	orrs	r2, r1
 8002556:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0201 	orr.w	r2, r2, #1
 8002566:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2220      	movs	r2, #32
 8002572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af02      	add	r7, sp, #8
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	607a      	str	r2, [r7, #4]
 800259a:	461a      	mov	r2, r3
 800259c:	460b      	mov	r3, r1
 800259e:	817b      	strh	r3, [r7, #10]
 80025a0:	4613      	mov	r3, r2
 80025a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b20      	cmp	r3, #32
 80025ae:	f040 80da 	bne.w	8002766 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d101      	bne.n	80025c0 <HAL_I2C_Master_Transmit+0x30>
 80025bc:	2302      	movs	r3, #2
 80025be:	e0d3      	b.n	8002768 <HAL_I2C_Master_Transmit+0x1d8>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80025c8:	f7ff fbba 	bl	8001d40 <HAL_GetTick>
 80025cc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	2319      	movs	r3, #25
 80025d4:	2201      	movs	r2, #1
 80025d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 fdde 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0be      	b.n	8002768 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2221      	movs	r2, #33	; 0x21
 80025ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2210      	movs	r2, #16
 80025f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	893a      	ldrh	r2, [r7, #8]
 800260a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002616:	b29b      	uxth	r3, r3
 8002618:	2bff      	cmp	r3, #255	; 0xff
 800261a:	d90e      	bls.n	800263a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	22ff      	movs	r2, #255	; 0xff
 8002620:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002626:	b2da      	uxtb	r2, r3
 8002628:	8979      	ldrh	r1, [r7, #10]
 800262a:	4b51      	ldr	r3, [pc, #324]	; (8002770 <HAL_I2C_Master_Transmit+0x1e0>)
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f000 ffd4 	bl	80035e0 <I2C_TransferConfig>
 8002638:	e06c      	b.n	8002714 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800263e:	b29a      	uxth	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002648:	b2da      	uxtb	r2, r3
 800264a:	8979      	ldrh	r1, [r7, #10]
 800264c:	4b48      	ldr	r3, [pc, #288]	; (8002770 <HAL_I2C_Master_Transmit+0x1e0>)
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 ffc3 	bl	80035e0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800265a:	e05b      	b.n	8002714 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	6a39      	ldr	r1, [r7, #32]
 8002660:	68f8      	ldr	r0, [r7, #12]
 8002662:	f000 fddb 	bl	800321c <I2C_WaitOnTXISFlagUntilTimeout>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e07b      	b.n	8002768 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	781a      	ldrb	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002680:	1c5a      	adds	r2, r3, #1
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800268a:	b29b      	uxth	r3, r3
 800268c:	3b01      	subs	r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002698:	3b01      	subs	r3, #1
 800269a:	b29a      	uxth	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d034      	beq.n	8002714 <HAL_I2C_Master_Transmit+0x184>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d130      	bne.n	8002714 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	6a3b      	ldr	r3, [r7, #32]
 80026b8:	2200      	movs	r2, #0
 80026ba:	2180      	movs	r1, #128	; 0x80
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fd6d 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e04d      	b.n	8002768 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	2bff      	cmp	r3, #255	; 0xff
 80026d4:	d90e      	bls.n	80026f4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	22ff      	movs	r2, #255	; 0xff
 80026da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	8979      	ldrh	r1, [r7, #10]
 80026e4:	2300      	movs	r3, #0
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f000 ff77 	bl	80035e0 <I2C_TransferConfig>
 80026f2:	e00f      	b.n	8002714 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002702:	b2da      	uxtb	r2, r3
 8002704:	8979      	ldrh	r1, [r7, #10]
 8002706:	2300      	movs	r3, #0
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 ff66 	bl	80035e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002718:	b29b      	uxth	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d19e      	bne.n	800265c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800271e:	697a      	ldr	r2, [r7, #20]
 8002720:	6a39      	ldr	r1, [r7, #32]
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 fdba 	bl	800329c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e01a      	b.n	8002768 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2220      	movs	r2, #32
 8002738:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6859      	ldr	r1, [r3, #4]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_I2C_Master_Transmit+0x1e4>)
 8002746:	400b      	ands	r3, r1
 8002748:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2220      	movs	r2, #32
 800274e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002762:	2300      	movs	r3, #0
 8002764:	e000      	b.n	8002768 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002766:	2302      	movs	r3, #2
  }
}
 8002768:	4618      	mov	r0, r3
 800276a:	3718      	adds	r7, #24
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	80002000 	.word	0x80002000
 8002774:	fe00e800 	.word	0xfe00e800

08002778 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	461a      	mov	r2, r3
 8002784:	460b      	mov	r3, r1
 8002786:	817b      	strh	r3, [r7, #10]
 8002788:	4613      	mov	r3, r2
 800278a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b20      	cmp	r3, #32
 8002796:	f040 80db 	bne.w	8002950 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_I2C_Master_Receive+0x30>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e0d4      	b.n	8002952 <HAL_I2C_Master_Receive+0x1da>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027b0:	f7ff fac6 	bl	8001d40 <HAL_GetTick>
 80027b4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	2319      	movs	r3, #25
 80027bc:	2201      	movs	r2, #1
 80027be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f000 fcea 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e0bf      	b.n	8002952 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2222      	movs	r2, #34	; 0x22
 80027d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2210      	movs	r2, #16
 80027de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	893a      	ldrh	r2, [r7, #8]
 80027f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027fe:	b29b      	uxth	r3, r3
 8002800:	2bff      	cmp	r3, #255	; 0xff
 8002802:	d90e      	bls.n	8002822 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	22ff      	movs	r2, #255	; 0xff
 8002808:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280e:	b2da      	uxtb	r2, r3
 8002810:	8979      	ldrh	r1, [r7, #10]
 8002812:	4b52      	ldr	r3, [pc, #328]	; (800295c <HAL_I2C_Master_Receive+0x1e4>)
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f000 fee0 	bl	80035e0 <I2C_TransferConfig>
 8002820:	e06d      	b.n	80028fe <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002826:	b29a      	uxth	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002830:	b2da      	uxtb	r2, r3
 8002832:	8979      	ldrh	r1, [r7, #10]
 8002834:	4b49      	ldr	r3, [pc, #292]	; (800295c <HAL_I2C_Master_Receive+0x1e4>)
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f000 fecf 	bl	80035e0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002842:	e05c      	b.n	80028fe <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002844:	697a      	ldr	r2, [r7, #20]
 8002846:	6a39      	ldr	r1, [r7, #32]
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 fd63 	bl	8003314 <I2C_WaitOnRXNEFlagUntilTimeout>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e07c      	b.n	8002952 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002874:	3b01      	subs	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002880:	b29b      	uxth	r3, r3
 8002882:	3b01      	subs	r3, #1
 8002884:	b29a      	uxth	r2, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800288e:	b29b      	uxth	r3, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	d034      	beq.n	80028fe <HAL_I2C_Master_Receive+0x186>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002898:	2b00      	cmp	r3, #0
 800289a:	d130      	bne.n	80028fe <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	2200      	movs	r2, #0
 80028a4:	2180      	movs	r1, #128	; 0x80
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 fc78 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e04d      	b.n	8002952 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	2bff      	cmp	r3, #255	; 0xff
 80028be:	d90e      	bls.n	80028de <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	22ff      	movs	r2, #255	; 0xff
 80028c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	8979      	ldrh	r1, [r7, #10]
 80028ce:	2300      	movs	r3, #0
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f000 fe82 	bl	80035e0 <I2C_TransferConfig>
 80028dc:	e00f      	b.n	80028fe <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	8979      	ldrh	r1, [r7, #10]
 80028f0:	2300      	movs	r3, #0
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 fe71 	bl	80035e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002902:	b29b      	uxth	r3, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	d19d      	bne.n	8002844 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002908:	697a      	ldr	r2, [r7, #20]
 800290a:	6a39      	ldr	r1, [r7, #32]
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f000 fcc5 	bl	800329c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e01a      	b.n	8002952 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2220      	movs	r2, #32
 8002922:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6859      	ldr	r1, [r3, #4]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <HAL_I2C_Master_Receive+0x1e8>)
 8002930:	400b      	ands	r3, r1
 8002932:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2220      	movs	r2, #32
 8002938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800294c:	2300      	movs	r3, #0
 800294e:	e000      	b.n	8002952 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002950:	2302      	movs	r3, #2
  }
}
 8002952:	4618      	mov	r0, r3
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	80002400 	.word	0x80002400
 8002960:	fe00e800 	.word	0xfe00e800

08002964 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af02      	add	r7, sp, #8
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	4608      	mov	r0, r1
 800296e:	4611      	mov	r1, r2
 8002970:	461a      	mov	r2, r3
 8002972:	4603      	mov	r3, r0
 8002974:	817b      	strh	r3, [r7, #10]
 8002976:	460b      	mov	r3, r1
 8002978:	813b      	strh	r3, [r7, #8]
 800297a:	4613      	mov	r3, r2
 800297c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b20      	cmp	r3, #32
 8002988:	f040 80f9 	bne.w	8002b7e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800298c:	6a3b      	ldr	r3, [r7, #32]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d002      	beq.n	8002998 <HAL_I2C_Mem_Write+0x34>
 8002992:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002994:	2b00      	cmp	r3, #0
 8002996:	d105      	bne.n	80029a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800299e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e0ed      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d101      	bne.n	80029b2 <HAL_I2C_Mem_Write+0x4e>
 80029ae:	2302      	movs	r3, #2
 80029b0:	e0e6      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029ba:	f7ff f9c1 	bl	8001d40 <HAL_GetTick>
 80029be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2319      	movs	r3, #25
 80029c6:	2201      	movs	r2, #1
 80029c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 fbe5 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e0d1      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2221      	movs	r2, #33	; 0x21
 80029e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2240      	movs	r2, #64	; 0x40
 80029e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a3a      	ldr	r2, [r7, #32]
 80029f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80029fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a04:	88f8      	ldrh	r0, [r7, #6]
 8002a06:	893a      	ldrh	r2, [r7, #8]
 8002a08:	8979      	ldrh	r1, [r7, #10]
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	9301      	str	r3, [sp, #4]
 8002a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	4603      	mov	r3, r0
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 faf5 	bl	8003004 <I2C_RequestMemoryWrite>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d005      	beq.n	8002a2c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0a9      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	2bff      	cmp	r3, #255	; 0xff
 8002a34:	d90e      	bls.n	8002a54 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	22ff      	movs	r2, #255	; 0xff
 8002a3a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	8979      	ldrh	r1, [r7, #10]
 8002a44:	2300      	movs	r3, #0
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 fdc7 	bl	80035e0 <I2C_TransferConfig>
 8002a52:	e00f      	b.n	8002a74 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a62:	b2da      	uxtb	r2, r3
 8002a64:	8979      	ldrh	r1, [r7, #10]
 8002a66:	2300      	movs	r3, #0
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 fdb6 	bl	80035e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 fbcf 	bl	800321c <I2C_WaitOnTXISFlagUntilTimeout>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e07b      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8c:	781a      	ldrb	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d034      	beq.n	8002b2c <HAL_I2C_Mem_Write+0x1c8>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d130      	bne.n	8002b2c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2180      	movs	r1, #128	; 0x80
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 fb61 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e04d      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2bff      	cmp	r3, #255	; 0xff
 8002aec:	d90e      	bls.n	8002b0c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	22ff      	movs	r2, #255	; 0xff
 8002af2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	8979      	ldrh	r1, [r7, #10]
 8002afc:	2300      	movs	r3, #0
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f000 fd6b 	bl	80035e0 <I2C_TransferConfig>
 8002b0a:	e00f      	b.n	8002b2c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	8979      	ldrh	r1, [r7, #10]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fd5a 	bl	80035e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d19e      	bne.n	8002a74 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 fbae 	bl	800329c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e01a      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6859      	ldr	r1, [r3, #4]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	4b0a      	ldr	r3, [pc, #40]	; (8002b88 <HAL_I2C_Mem_Write+0x224>)
 8002b5e:	400b      	ands	r3, r1
 8002b60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2220      	movs	r2, #32
 8002b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e000      	b.n	8002b80 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002b7e:	2302      	movs	r3, #2
  }
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	fe00e800 	.word	0xfe00e800

08002b8c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	4608      	mov	r0, r1
 8002b96:	4611      	mov	r1, r2
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	817b      	strh	r3, [r7, #10]
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	813b      	strh	r3, [r7, #8]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	f040 80fd 	bne.w	8002dae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d002      	beq.n	8002bc0 <HAL_I2C_Mem_Read+0x34>
 8002bba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d105      	bne.n	8002bcc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bc6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e0f1      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <HAL_I2C_Mem_Read+0x4e>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e0ea      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002be2:	f7ff f8ad 	bl	8001d40 <HAL_GetTick>
 8002be6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	2319      	movs	r3, #25
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 fad1 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0d5      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2222      	movs	r2, #34	; 0x22
 8002c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2240      	movs	r2, #64	; 0x40
 8002c10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6a3a      	ldr	r2, [r7, #32]
 8002c1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c2c:	88f8      	ldrh	r0, [r7, #6]
 8002c2e:	893a      	ldrh	r2, [r7, #8]
 8002c30:	8979      	ldrh	r1, [r7, #10]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	9301      	str	r3, [sp, #4]
 8002c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 fa35 	bl	80030ac <I2C_RequestMemoryRead>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0ad      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2bff      	cmp	r3, #255	; 0xff
 8002c5c:	d90e      	bls.n	8002c7c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	22ff      	movs	r2, #255	; 0xff
 8002c62:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	8979      	ldrh	r1, [r7, #10]
 8002c6c:	4b52      	ldr	r3, [pc, #328]	; (8002db8 <HAL_I2C_Mem_Read+0x22c>)
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f000 fcb3 	bl	80035e0 <I2C_TransferConfig>
 8002c7a:	e00f      	b.n	8002c9c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	8979      	ldrh	r1, [r7, #10]
 8002c8e:	4b4a      	ldr	r3, [pc, #296]	; (8002db8 <HAL_I2C_Mem_Read+0x22c>)
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f000 fca2 	bl	80035e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2104      	movs	r1, #4
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 fa78 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e07c      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc8:	1c5a      	adds	r2, r3, #1
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d034      	beq.n	8002d5c <HAL_I2C_Mem_Read+0x1d0>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d130      	bne.n	8002d5c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d00:	2200      	movs	r2, #0
 8002d02:	2180      	movs	r1, #128	; 0x80
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 fa49 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e04d      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	2bff      	cmp	r3, #255	; 0xff
 8002d1c:	d90e      	bls.n	8002d3c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	22ff      	movs	r2, #255	; 0xff
 8002d22:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	8979      	ldrh	r1, [r7, #10]
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 fc53 	bl	80035e0 <I2C_TransferConfig>
 8002d3a:	e00f      	b.n	8002d5c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4a:	b2da      	uxtb	r2, r3
 8002d4c:	8979      	ldrh	r1, [r7, #10]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 fc42 	bl	80035e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d19a      	bne.n	8002c9c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 fa96 	bl	800329c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e01a      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <HAL_I2C_Mem_Read+0x230>)
 8002d8e:	400b      	ands	r3, r1
 8002d90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2220      	movs	r2, #32
 8002d96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002daa:	2300      	movs	r3, #0
 8002dac:	e000      	b.n	8002db0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002dae:	2302      	movs	r3, #2
  }
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3718      	adds	r7, #24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	80002400 	.word	0x80002400
 8002dbc:	fe00e800 	.word	0xfe00e800

08002dc0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08a      	sub	sp, #40	; 0x28
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	607a      	str	r2, [r7, #4]
 8002dca:	603b      	str	r3, [r7, #0]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2b20      	cmp	r3, #32
 8002dde:	f040 80f1 	bne.w	8002fc4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002dec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002df0:	d101      	bne.n	8002df6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002df2:	2302      	movs	r3, #2
 8002df4:	e0e7      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_I2C_IsDeviceReady+0x44>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e0e0      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2224      	movs	r2, #36	; 0x24
 8002e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d107      	bne.n	8002e32 <HAL_I2C_IsDeviceReady+0x72>
 8002e22:	897b      	ldrh	r3, [r7, #10]
 8002e24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e30:	e004      	b.n	8002e3c <HAL_I2C_IsDeviceReady+0x7c>
 8002e32:	897b      	ldrh	r3, [r7, #10]
 8002e34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e38:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002e42:	f7fe ff7d 	bl	8001d40 <HAL_GetTick>
 8002e46:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	f003 0320 	and.w	r3, r3, #32
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	bf0c      	ite	eq
 8002e56:	2301      	moveq	r3, #1
 8002e58:	2300      	movne	r3, #0
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	f003 0310 	and.w	r3, r3, #16
 8002e68:	2b10      	cmp	r3, #16
 8002e6a:	bf0c      	ite	eq
 8002e6c:	2301      	moveq	r3, #1
 8002e6e:	2300      	movne	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002e74:	e034      	b.n	8002ee0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e7c:	d01a      	beq.n	8002eb4 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e7e:	f7fe ff5f 	bl	8001d40 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d302      	bcc.n	8002e94 <HAL_I2C_IsDeviceReady+0xd4>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10f      	bne.n	8002eb4 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2220      	movs	r2, #32
 8002e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea0:	f043 0220 	orr.w	r2, r3, #32
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e088      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	f003 0320 	and.w	r3, r3, #32
 8002ebe:	2b20      	cmp	r3, #32
 8002ec0:	bf0c      	ite	eq
 8002ec2:	2301      	moveq	r3, #1
 8002ec4:	2300      	movne	r3, #0
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	f003 0310 	and.w	r3, r3, #16
 8002ed4:	2b10      	cmp	r3, #16
 8002ed6:	bf0c      	ite	eq
 8002ed8:	2301      	moveq	r3, #1
 8002eda:	2300      	movne	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002ee0:	7ffb      	ldrb	r3, [r7, #31]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d102      	bne.n	8002eec <HAL_I2C_IsDeviceReady+0x12c>
 8002ee6:	7fbb      	ldrb	r3, [r7, #30]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0c4      	beq.n	8002e76 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	2b10      	cmp	r3, #16
 8002ef8:	d01a      	beq.n	8002f30 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2200      	movs	r2, #0
 8002f02:	2120      	movs	r1, #32
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f949 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e058      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	e04a      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	2200      	movs	r2, #0
 8002f38:	2120      	movs	r1, #32
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 f92e 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e03d      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2210      	movs	r2, #16
 8002f50:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2220      	movs	r2, #32
 8002f58:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d118      	bne.n	8002f94 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f70:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	2120      	movs	r1, #32
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f90d 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e01c      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2220      	movs	r2, #32
 8002f92:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	3301      	adds	r3, #1
 8002f98:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	f63f af3b 	bhi.w	8002e1a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb0:	f043 0220 	orr.w	r2, r3, #32
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e000      	b.n	8002fc6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002fc4:	2302      	movs	r3, #2
  }
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3720      	adds	r7, #32
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d005      	beq.n	8002ffa <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	68f9      	ldr	r1, [r7, #12]
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	4798      	blx	r3
  }
}
 8002ffa:	bf00      	nop
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
	...

08003004 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	4608      	mov	r0, r1
 800300e:	4611      	mov	r1, r2
 8003010:	461a      	mov	r2, r3
 8003012:	4603      	mov	r3, r0
 8003014:	817b      	strh	r3, [r7, #10]
 8003016:	460b      	mov	r3, r1
 8003018:	813b      	strh	r3, [r7, #8]
 800301a:	4613      	mov	r3, r2
 800301c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800301e:	88fb      	ldrh	r3, [r7, #6]
 8003020:	b2da      	uxtb	r2, r3
 8003022:	8979      	ldrh	r1, [r7, #10]
 8003024:	4b20      	ldr	r3, [pc, #128]	; (80030a8 <I2C_RequestMemoryWrite+0xa4>)
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 fad7 	bl	80035e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003032:	69fa      	ldr	r2, [r7, #28]
 8003034:	69b9      	ldr	r1, [r7, #24]
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 f8f0 	bl	800321c <I2C_WaitOnTXISFlagUntilTimeout>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e02c      	b.n	80030a0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003046:	88fb      	ldrh	r3, [r7, #6]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d105      	bne.n	8003058 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800304c:	893b      	ldrh	r3, [r7, #8]
 800304e:	b2da      	uxtb	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	629a      	str	r2, [r3, #40]	; 0x28
 8003056:	e015      	b.n	8003084 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003058:	893b      	ldrh	r3, [r7, #8]
 800305a:	0a1b      	lsrs	r3, r3, #8
 800305c:	b29b      	uxth	r3, r3
 800305e:	b2da      	uxtb	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003066:	69fa      	ldr	r2, [r7, #28]
 8003068:	69b9      	ldr	r1, [r7, #24]
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f8d6 	bl	800321c <I2C_WaitOnTXISFlagUntilTimeout>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e012      	b.n	80030a0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800307a:	893b      	ldrh	r3, [r7, #8]
 800307c:	b2da      	uxtb	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	2200      	movs	r2, #0
 800308c:	2180      	movs	r1, #128	; 0x80
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 f884 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3710      	adds	r7, #16
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	80002000 	.word	0x80002000

080030ac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af02      	add	r7, sp, #8
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	4608      	mov	r0, r1
 80030b6:	4611      	mov	r1, r2
 80030b8:	461a      	mov	r2, r3
 80030ba:	4603      	mov	r3, r0
 80030bc:	817b      	strh	r3, [r7, #10]
 80030be:	460b      	mov	r3, r1
 80030c0:	813b      	strh	r3, [r7, #8]
 80030c2:	4613      	mov	r3, r2
 80030c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030c6:	88fb      	ldrh	r3, [r7, #6]
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	8979      	ldrh	r1, [r7, #10]
 80030cc:	4b20      	ldr	r3, [pc, #128]	; (8003150 <I2C_RequestMemoryRead+0xa4>)
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	2300      	movs	r3, #0
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 fa84 	bl	80035e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030d8:	69fa      	ldr	r2, [r7, #28]
 80030da:	69b9      	ldr	r1, [r7, #24]
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f000 f89d 	bl	800321c <I2C_WaitOnTXISFlagUntilTimeout>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e02c      	b.n	8003146 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030ec:	88fb      	ldrh	r3, [r7, #6]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d105      	bne.n	80030fe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030f2:	893b      	ldrh	r3, [r7, #8]
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	629a      	str	r2, [r3, #40]	; 0x28
 80030fc:	e015      	b.n	800312a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030fe:	893b      	ldrh	r3, [r7, #8]
 8003100:	0a1b      	lsrs	r3, r3, #8
 8003102:	b29b      	uxth	r3, r3
 8003104:	b2da      	uxtb	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800310c:	69fa      	ldr	r2, [r7, #28]
 800310e:	69b9      	ldr	r1, [r7, #24]
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f000 f883 	bl	800321c <I2C_WaitOnTXISFlagUntilTimeout>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e012      	b.n	8003146 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003120:	893b      	ldrh	r3, [r7, #8]
 8003122:	b2da      	uxtb	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	2200      	movs	r2, #0
 8003132:	2140      	movs	r1, #64	; 0x40
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f000 f831 	bl	800319c <I2C_WaitOnFlagUntilTimeout>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e000      	b.n	8003146 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	80002000 	.word	0x80002000

08003154 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b02      	cmp	r3, #2
 8003168:	d103      	bne.n	8003172 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2200      	movs	r2, #0
 8003170:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b01      	cmp	r3, #1
 800317e:	d007      	beq.n	8003190 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699a      	ldr	r2, [r3, #24]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0201 	orr.w	r2, r2, #1
 800318e:	619a      	str	r2, [r3, #24]
  }
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	603b      	str	r3, [r7, #0]
 80031a8:	4613      	mov	r3, r2
 80031aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031ac:	e022      	b.n	80031f4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031b4:	d01e      	beq.n	80031f4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031b6:	f7fe fdc3 	bl	8001d40 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	683a      	ldr	r2, [r7, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d302      	bcc.n	80031cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d113      	bne.n	80031f4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d0:	f043 0220 	orr.w	r2, r3, #32
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2220      	movs	r2, #32
 80031dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e00f      	b.n	8003214 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699a      	ldr	r2, [r3, #24]
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	4013      	ands	r3, r2
 80031fe:	68ba      	ldr	r2, [r7, #8]
 8003200:	429a      	cmp	r2, r3
 8003202:	bf0c      	ite	eq
 8003204:	2301      	moveq	r3, #1
 8003206:	2300      	movne	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	461a      	mov	r2, r3
 800320c:	79fb      	ldrb	r3, [r7, #7]
 800320e:	429a      	cmp	r2, r3
 8003210:	d0cd      	beq.n	80031ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003228:	e02c      	b.n	8003284 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	68b9      	ldr	r1, [r7, #8]
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f000 f8ea 	bl	8003408 <I2C_IsErrorOccurred>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e02a      	b.n	8003294 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003244:	d01e      	beq.n	8003284 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003246:	f7fe fd7b 	bl	8001d40 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	429a      	cmp	r2, r3
 8003254:	d302      	bcc.n	800325c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d113      	bne.n	8003284 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003260:	f043 0220 	orr.w	r2, r3, #32
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2220      	movs	r2, #32
 800326c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e007      	b.n	8003294 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b02      	cmp	r3, #2
 8003290:	d1cb      	bne.n	800322a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032a8:	e028      	b.n	80032fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	68b9      	ldr	r1, [r7, #8]
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 f8aa 	bl	8003408 <I2C_IsErrorOccurred>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e026      	b.n	800330c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032be:	f7fe fd3f 	bl	8001d40 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d302      	bcc.n	80032d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d113      	bne.n	80032fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d8:	f043 0220 	orr.w	r2, r3, #32
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e007      	b.n	800330c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	f003 0320 	and.w	r3, r3, #32
 8003306:	2b20      	cmp	r3, #32
 8003308:	d1cf      	bne.n	80032aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003320:	e064      	b.n	80033ec <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	68b9      	ldr	r1, [r7, #8]
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f86e 	bl	8003408 <I2C_IsErrorOccurred>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e062      	b.n	80033fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	f003 0320 	and.w	r3, r3, #32
 8003340:	2b20      	cmp	r3, #32
 8003342:	d138      	bne.n	80033b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b04      	cmp	r3, #4
 8003350:	d105      	bne.n	800335e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800335a:	2300      	movs	r3, #0
 800335c:	e04e      	b.n	80033fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	f003 0310 	and.w	r3, r3, #16
 8003368:	2b10      	cmp	r3, #16
 800336a:	d107      	bne.n	800337c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2210      	movs	r2, #16
 8003372:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2204      	movs	r2, #4
 8003378:	645a      	str	r2, [r3, #68]	; 0x44
 800337a:	e002      	b.n	8003382 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2220      	movs	r2, #32
 8003388:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4b1b      	ldr	r3, [pc, #108]	; (8003404 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003396:	400b      	ands	r3, r1
 8003398:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e022      	b.n	80033fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033b6:	f7fe fcc3 	bl	8001d40 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d302      	bcc.n	80033cc <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10f      	bne.n	80033ec <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d0:	f043 0220 	orr.w	r2, r3, #32
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2220      	movs	r2, #32
 80033dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e007      	b.n	80033fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	f003 0304 	and.w	r3, r3, #4
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	d193      	bne.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	fe00e800 	.word	0xfe00e800

08003408 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08a      	sub	sp, #40	; 0x28
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003422:	2300      	movs	r3, #0
 8003424:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	f003 0310 	and.w	r3, r3, #16
 8003430:	2b00      	cmp	r3, #0
 8003432:	d075      	beq.n	8003520 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2210      	movs	r2, #16
 800343a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800343c:	e056      	b.n	80034ec <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003444:	d052      	beq.n	80034ec <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003446:	f7fe fc7b 	bl	8001d40 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	429a      	cmp	r2, r3
 8003454:	d302      	bcc.n	800345c <I2C_IsErrorOccurred+0x54>
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d147      	bne.n	80034ec <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003466:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800346e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800347a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800347e:	d12e      	bne.n	80034de <I2C_IsErrorOccurred+0xd6>
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003486:	d02a      	beq.n	80034de <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003488:	7cfb      	ldrb	r3, [r7, #19]
 800348a:	2b20      	cmp	r3, #32
 800348c:	d027      	beq.n	80034de <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800349c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800349e:	f7fe fc4f 	bl	8001d40 <HAL_GetTick>
 80034a2:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034a4:	e01b      	b.n	80034de <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80034a6:	f7fe fc4b 	bl	8001d40 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b19      	cmp	r3, #25
 80034b2:	d914      	bls.n	80034de <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b8:	f043 0220 	orr.w	r2, r3, #32
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	f003 0320 	and.w	r3, r3, #32
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	d1dc      	bne.n	80034a6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	f003 0320 	and.w	r3, r3, #32
 80034f6:	2b20      	cmp	r3, #32
 80034f8:	d003      	beq.n	8003502 <I2C_IsErrorOccurred+0xfa>
 80034fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d09d      	beq.n	800343e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003502:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003506:	2b00      	cmp	r3, #0
 8003508:	d103      	bne.n	8003512 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2220      	movs	r2, #32
 8003510:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	f043 0304 	orr.w	r3, r3, #4
 8003518:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00b      	beq.n	800354a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003532:	6a3b      	ldr	r3, [r7, #32]
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003542:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00b      	beq.n	800356c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	f043 0308 	orr.w	r3, r3, #8
 800355a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003564:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00b      	beq.n	800358e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	f043 0302 	orr.w	r3, r3, #2
 800357c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003586:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800358e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003592:	2b00      	cmp	r3, #0
 8003594:	d01c      	beq.n	80035d0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f7ff fddc 	bl	8003154 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	4b0d      	ldr	r3, [pc, #52]	; (80035dc <I2C_IsErrorOccurred+0x1d4>)
 80035a8:	400b      	ands	r3, r1
 80035aa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	431a      	orrs	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2220      	movs	r2, #32
 80035bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80035d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3728      	adds	r7, #40	; 0x28
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	fe00e800 	.word	0xfe00e800

080035e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b087      	sub	sp, #28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	607b      	str	r3, [r7, #4]
 80035ea:	460b      	mov	r3, r1
 80035ec:	817b      	strh	r3, [r7, #10]
 80035ee:	4613      	mov	r3, r2
 80035f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035f2:	897b      	ldrh	r3, [r7, #10]
 80035f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035f8:	7a7b      	ldrb	r3, [r7, #9]
 80035fa:	041b      	lsls	r3, r3, #16
 80035fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003600:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	4313      	orrs	r3, r2
 800360a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800360e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	0d5b      	lsrs	r3, r3, #21
 800361a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800361e:	4b08      	ldr	r3, [pc, #32]	; (8003640 <I2C_TransferConfig+0x60>)
 8003620:	430b      	orrs	r3, r1
 8003622:	43db      	mvns	r3, r3
 8003624:	ea02 0103 	and.w	r1, r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	430a      	orrs	r2, r1
 8003630:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003632:	bf00      	nop
 8003634:	371c      	adds	r7, #28
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	03ff63ff 	.word	0x03ff63ff

08003644 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b20      	cmp	r3, #32
 8003658:	d138      	bne.n	80036cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003664:	2302      	movs	r3, #2
 8003666:	e032      	b.n	80036ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2224      	movs	r2, #36	; 0x24
 8003674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 0201 	bic.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003696:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6819      	ldr	r1, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 0201 	orr.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2220      	movs	r2, #32
 80036bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	e000      	b.n	80036ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036cc:	2302      	movs	r3, #2
  }
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036da:	b480      	push	{r7}
 80036dc:	b085      	sub	sp, #20
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
 80036e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b20      	cmp	r3, #32
 80036ee:	d139      	bne.n	8003764 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d101      	bne.n	80036fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e033      	b.n	8003766 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2224      	movs	r2, #36	; 0x24
 800370a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f022 0201 	bic.w	r2, r2, #1
 800371c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800372c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	021b      	lsls	r3, r3, #8
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	4313      	orrs	r3, r2
 8003736:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2220      	movs	r2, #32
 8003754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	e000      	b.n	8003766 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003764:	2302      	movs	r3, #2
  }
}
 8003766:	4618      	mov	r0, r3
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d141      	bne.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003782:	4b4b      	ldr	r3, [pc, #300]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800378a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800378e:	d131      	bne.n	80037f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003790:	4b47      	ldr	r3, [pc, #284]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003792:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003796:	4a46      	ldr	r2, [pc, #280]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800379c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037a0:	4b43      	ldr	r3, [pc, #268]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037a8:	4a41      	ldr	r2, [pc, #260]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037b0:	4b40      	ldr	r3, [pc, #256]	; (80038b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2232      	movs	r2, #50	; 0x32
 80037b6:	fb02 f303 	mul.w	r3, r2, r3
 80037ba:	4a3f      	ldr	r2, [pc, #252]	; (80038b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037bc:	fba2 2303 	umull	r2, r3, r2, r3
 80037c0:	0c9b      	lsrs	r3, r3, #18
 80037c2:	3301      	adds	r3, #1
 80037c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037c6:	e002      	b.n	80037ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ce:	4b38      	ldr	r3, [pc, #224]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037da:	d102      	bne.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f2      	bne.n	80037c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037e2:	4b33      	ldr	r3, [pc, #204]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ee:	d158      	bne.n	80038a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e057      	b.n	80038a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037f4:	4b2e      	ldr	r3, [pc, #184]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037fa:	4a2d      	ldr	r2, [pc, #180]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003800:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003804:	e04d      	b.n	80038a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800380c:	d141      	bne.n	8003892 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800380e:	4b28      	ldr	r3, [pc, #160]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800381a:	d131      	bne.n	8003880 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800381c:	4b24      	ldr	r3, [pc, #144]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800381e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003822:	4a23      	ldr	r2, [pc, #140]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003828:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800382c:	4b20      	ldr	r3, [pc, #128]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003834:	4a1e      	ldr	r2, [pc, #120]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003836:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800383a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800383c:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2232      	movs	r2, #50	; 0x32
 8003842:	fb02 f303 	mul.w	r3, r2, r3
 8003846:	4a1c      	ldr	r2, [pc, #112]	; (80038b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003848:	fba2 2303 	umull	r2, r3, r2, r3
 800384c:	0c9b      	lsrs	r3, r3, #18
 800384e:	3301      	adds	r3, #1
 8003850:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003852:	e002      	b.n	800385a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	3b01      	subs	r3, #1
 8003858:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800385a:	4b15      	ldr	r3, [pc, #84]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003862:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003866:	d102      	bne.n	800386e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f2      	bne.n	8003854 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800386e:	4b10      	ldr	r3, [pc, #64]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800387a:	d112      	bne.n	80038a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e011      	b.n	80038a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003880:	4b0b      	ldr	r3, [pc, #44]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003882:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003886:	4a0a      	ldr	r2, [pc, #40]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800388c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003890:	e007      	b.n	80038a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003892:	4b07      	ldr	r3, [pc, #28]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800389a:	4a05      	ldr	r2, [pc, #20]	; (80038b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800389c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3714      	adds	r7, #20
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	40007000 	.word	0x40007000
 80038b4:	20000000 	.word	0x20000000
 80038b8:	431bde83 	.word	0x431bde83

080038bc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80038c0:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	4a04      	ldr	r2, [pc, #16]	; (80038d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80038c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038ca:	6093      	str	r3, [r2, #8]
}
 80038cc:	bf00      	nop
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40007000 	.word	0x40007000

080038dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e306      	b.n	8003efc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d075      	beq.n	80039e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038fa:	4b97      	ldr	r3, [pc, #604]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 030c 	and.w	r3, r3, #12
 8003902:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003904:	4b94      	ldr	r3, [pc, #592]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	f003 0303 	and.w	r3, r3, #3
 800390c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	2b0c      	cmp	r3, #12
 8003912:	d102      	bne.n	800391a <HAL_RCC_OscConfig+0x3e>
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	2b03      	cmp	r3, #3
 8003918:	d002      	beq.n	8003920 <HAL_RCC_OscConfig+0x44>
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	2b08      	cmp	r3, #8
 800391e:	d10b      	bne.n	8003938 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003920:	4b8d      	ldr	r3, [pc, #564]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d05b      	beq.n	80039e4 <HAL_RCC_OscConfig+0x108>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d157      	bne.n	80039e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e2e1      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003940:	d106      	bne.n	8003950 <HAL_RCC_OscConfig+0x74>
 8003942:	4b85      	ldr	r3, [pc, #532]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a84      	ldr	r2, [pc, #528]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800394c:	6013      	str	r3, [r2, #0]
 800394e:	e01d      	b.n	800398c <HAL_RCC_OscConfig+0xb0>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003958:	d10c      	bne.n	8003974 <HAL_RCC_OscConfig+0x98>
 800395a:	4b7f      	ldr	r3, [pc, #508]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a7e      	ldr	r2, [pc, #504]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003960:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003964:	6013      	str	r3, [r2, #0]
 8003966:	4b7c      	ldr	r3, [pc, #496]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a7b      	ldr	r2, [pc, #492]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 800396c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	e00b      	b.n	800398c <HAL_RCC_OscConfig+0xb0>
 8003974:	4b78      	ldr	r3, [pc, #480]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a77      	ldr	r2, [pc, #476]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 800397a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800397e:	6013      	str	r3, [r2, #0]
 8003980:	4b75      	ldr	r3, [pc, #468]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a74      	ldr	r2, [pc, #464]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003986:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800398a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d013      	beq.n	80039bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003994:	f7fe f9d4 	bl	8001d40 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800399c:	f7fe f9d0 	bl	8001d40 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b64      	cmp	r3, #100	; 0x64
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e2a6      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039ae:	4b6a      	ldr	r3, [pc, #424]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0f0      	beq.n	800399c <HAL_RCC_OscConfig+0xc0>
 80039ba:	e014      	b.n	80039e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7fe f9c0 	bl	8001d40 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c4:	f7fe f9bc 	bl	8001d40 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b64      	cmp	r3, #100	; 0x64
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e292      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039d6:	4b60      	ldr	r3, [pc, #384]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0xe8>
 80039e2:	e000      	b.n	80039e6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d075      	beq.n	8003ade <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039f2:	4b59      	ldr	r3, [pc, #356]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 030c 	and.w	r3, r3, #12
 80039fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039fc:	4b56      	ldr	r3, [pc, #344]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f003 0303 	and.w	r3, r3, #3
 8003a04:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	2b0c      	cmp	r3, #12
 8003a0a:	d102      	bne.n	8003a12 <HAL_RCC_OscConfig+0x136>
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d002      	beq.n	8003a18 <HAL_RCC_OscConfig+0x13c>
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	2b04      	cmp	r3, #4
 8003a16:	d11f      	bne.n	8003a58 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a18:	4b4f      	ldr	r3, [pc, #316]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_RCC_OscConfig+0x154>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e265      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a30:	4b49      	ldr	r3, [pc, #292]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	061b      	lsls	r3, r3, #24
 8003a3e:	4946      	ldr	r1, [pc, #280]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a44:	4b45      	ldr	r3, [pc, #276]	; (8003b5c <HAL_RCC_OscConfig+0x280>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe f92d 	bl	8001ca8 <HAL_InitTick>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d043      	beq.n	8003adc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e251      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d023      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a60:	4b3d      	ldr	r3, [pc, #244]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a3c      	ldr	r2, [pc, #240]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6c:	f7fe f968 	bl	8001d40 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a74:	f7fe f964 	bl	8001d40 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e23a      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a86:	4b34      	ldr	r3, [pc, #208]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0f0      	beq.n	8003a74 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a92:	4b31      	ldr	r3, [pc, #196]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	061b      	lsls	r3, r3, #24
 8003aa0:	492d      	ldr	r1, [pc, #180]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	604b      	str	r3, [r1, #4]
 8003aa6:	e01a      	b.n	8003ade <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aa8:	4b2b      	ldr	r3, [pc, #172]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a2a      	ldr	r2, [pc, #168]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003aae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab4:	f7fe f944 	bl	8001d40 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003abc:	f7fe f940 	bl	8001d40 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e216      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ace:	4b22      	ldr	r3, [pc, #136]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0x1e0>
 8003ada:	e000      	b.n	8003ade <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003adc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0308 	and.w	r3, r3, #8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d041      	beq.n	8003b6e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d01c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003af2:	4b19      	ldr	r3, [pc, #100]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003af8:	4a17      	ldr	r2, [pc, #92]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003afa:	f043 0301 	orr.w	r3, r3, #1
 8003afe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b02:	f7fe f91d 	bl	8001d40 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b0a:	f7fe f919 	bl	8001d40 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e1ef      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b1c:	4b0e      	ldr	r3, [pc, #56]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0ef      	beq.n	8003b0a <HAL_RCC_OscConfig+0x22e>
 8003b2a:	e020      	b.n	8003b6e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b2c:	4b0a      	ldr	r3, [pc, #40]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b32:	4a09      	ldr	r2, [pc, #36]	; (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003b34:	f023 0301 	bic.w	r3, r3, #1
 8003b38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b3c:	f7fe f900 	bl	8001d40 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b42:	e00d      	b.n	8003b60 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b44:	f7fe f8fc 	bl	8001d40 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d906      	bls.n	8003b60 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e1d2      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
 8003b56:	bf00      	nop
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b60:	4b8c      	ldr	r3, [pc, #560]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003b62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1ea      	bne.n	8003b44 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0304 	and.w	r3, r3, #4
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 80a6 	beq.w	8003cc8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b80:	4b84      	ldr	r3, [pc, #528]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d101      	bne.n	8003b90 <HAL_RCC_OscConfig+0x2b4>
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e000      	b.n	8003b92 <HAL_RCC_OscConfig+0x2b6>
 8003b90:	2300      	movs	r3, #0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00d      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b96:	4b7f      	ldr	r3, [pc, #508]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b9a:	4a7e      	ldr	r2, [pc, #504]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ba0:	6593      	str	r3, [r2, #88]	; 0x58
 8003ba2:	4b7c      	ldr	r3, [pc, #496]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bb2:	4b79      	ldr	r3, [pc, #484]	; (8003d98 <HAL_RCC_OscConfig+0x4bc>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d118      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bbe:	4b76      	ldr	r3, [pc, #472]	; (8003d98 <HAL_RCC_OscConfig+0x4bc>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a75      	ldr	r2, [pc, #468]	; (8003d98 <HAL_RCC_OscConfig+0x4bc>)
 8003bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bca:	f7fe f8b9 	bl	8001d40 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bd2:	f7fe f8b5 	bl	8001d40 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e18b      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003be4:	4b6c      	ldr	r3, [pc, #432]	; (8003d98 <HAL_RCC_OscConfig+0x4bc>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0f0      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d108      	bne.n	8003c0a <HAL_RCC_OscConfig+0x32e>
 8003bf8:	4b66      	ldr	r3, [pc, #408]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bfe:	4a65      	ldr	r2, [pc, #404]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c00:	f043 0301 	orr.w	r3, r3, #1
 8003c04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c08:	e024      	b.n	8003c54 <HAL_RCC_OscConfig+0x378>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	2b05      	cmp	r3, #5
 8003c10:	d110      	bne.n	8003c34 <HAL_RCC_OscConfig+0x358>
 8003c12:	4b60      	ldr	r3, [pc, #384]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c18:	4a5e      	ldr	r2, [pc, #376]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c1a:	f043 0304 	orr.w	r3, r3, #4
 8003c1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c22:	4b5c      	ldr	r3, [pc, #368]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c28:	4a5a      	ldr	r2, [pc, #360]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c32:	e00f      	b.n	8003c54 <HAL_RCC_OscConfig+0x378>
 8003c34:	4b57      	ldr	r3, [pc, #348]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3a:	4a56      	ldr	r2, [pc, #344]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c3c:	f023 0301 	bic.w	r3, r3, #1
 8003c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c44:	4b53      	ldr	r3, [pc, #332]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4a:	4a52      	ldr	r2, [pc, #328]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c4c:	f023 0304 	bic.w	r3, r3, #4
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d016      	beq.n	8003c8a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5c:	f7fe f870 	bl	8001d40 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c62:	e00a      	b.n	8003c7a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c64:	f7fe f86c 	bl	8001d40 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e140      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c7a:	4b46      	ldr	r3, [pc, #280]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0ed      	beq.n	8003c64 <HAL_RCC_OscConfig+0x388>
 8003c88:	e015      	b.n	8003cb6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8a:	f7fe f859 	bl	8001d40 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c90:	e00a      	b.n	8003ca8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c92:	f7fe f855 	bl	8001d40 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e129      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ca8:	4b3a      	ldr	r3, [pc, #232]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1ed      	bne.n	8003c92 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cb6:	7ffb      	ldrb	r3, [r7, #31]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d105      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cbc:	4b35      	ldr	r3, [pc, #212]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cc0:	4a34      	ldr	r2, [pc, #208]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003cc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cc6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0320 	and.w	r3, r3, #32
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d03c      	beq.n	8003d4e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d01c      	beq.n	8003d16 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003cdc:	4b2d      	ldr	r3, [pc, #180]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003cde:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ce2:	4a2c      	ldr	r2, [pc, #176]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003ce4:	f043 0301 	orr.w	r3, r3, #1
 8003ce8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cec:	f7fe f828 	bl	8001d40 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cf4:	f7fe f824 	bl	8001d40 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e0fa      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d06:	4b23      	ldr	r3, [pc, #140]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003d08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0ef      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x418>
 8003d14:	e01b      	b.n	8003d4e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d16:	4b1f      	ldr	r3, [pc, #124]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003d18:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d1c:	4a1d      	ldr	r2, [pc, #116]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003d1e:	f023 0301 	bic.w	r3, r3, #1
 8003d22:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d26:	f7fe f80b 	bl	8001d40 <HAL_GetTick>
 8003d2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d2c:	e008      	b.n	8003d40 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d2e:	f7fe f807 	bl	8001d40 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d901      	bls.n	8003d40 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e0dd      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d40:	4b14      	ldr	r3, [pc, #80]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003d42:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1ef      	bne.n	8003d2e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 80d1 	beq.w	8003efa <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d58:	4b0e      	ldr	r3, [pc, #56]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f003 030c 	and.w	r3, r3, #12
 8003d60:	2b0c      	cmp	r3, #12
 8003d62:	f000 808b 	beq.w	8003e7c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d15e      	bne.n	8003e2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6e:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a08      	ldr	r2, [pc, #32]	; (8003d94 <HAL_RCC_OscConfig+0x4b8>)
 8003d74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7a:	f7fd ffe1 	bl	8001d40 <HAL_GetTick>
 8003d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d80:	e00c      	b.n	8003d9c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d82:	f7fd ffdd 	bl	8001d40 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d905      	bls.n	8003d9c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e0b3      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
 8003d94:	40021000 	.word	0x40021000
 8003d98:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d9c:	4b59      	ldr	r3, [pc, #356]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1ec      	bne.n	8003d82 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003da8:	4b56      	ldr	r3, [pc, #344]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003daa:	68da      	ldr	r2, [r3, #12]
 8003dac:	4b56      	ldr	r3, [pc, #344]	; (8003f08 <HAL_RCC_OscConfig+0x62c>)
 8003dae:	4013      	ands	r3, r2
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6a11      	ldr	r1, [r2, #32]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003db8:	3a01      	subs	r2, #1
 8003dba:	0112      	lsls	r2, r2, #4
 8003dbc:	4311      	orrs	r1, r2
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003dc2:	0212      	lsls	r2, r2, #8
 8003dc4:	4311      	orrs	r1, r2
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003dca:	0852      	lsrs	r2, r2, #1
 8003dcc:	3a01      	subs	r2, #1
 8003dce:	0552      	lsls	r2, r2, #21
 8003dd0:	4311      	orrs	r1, r2
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003dd6:	0852      	lsrs	r2, r2, #1
 8003dd8:	3a01      	subs	r2, #1
 8003dda:	0652      	lsls	r2, r2, #25
 8003ddc:	4311      	orrs	r1, r2
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003de2:	06d2      	lsls	r2, r2, #27
 8003de4:	430a      	orrs	r2, r1
 8003de6:	4947      	ldr	r1, [pc, #284]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dec:	4b45      	ldr	r3, [pc, #276]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a44      	ldr	r2, [pc, #272]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003df2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003df6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003df8:	4b42      	ldr	r3, [pc, #264]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	4a41      	ldr	r2, [pc, #260]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003dfe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e04:	f7fd ff9c 	bl	8001d40 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0c:	f7fd ff98 	bl	8001d40 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e06e      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e1e:	4b39      	ldr	r3, [pc, #228]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d0f0      	beq.n	8003e0c <HAL_RCC_OscConfig+0x530>
 8003e2a:	e066      	b.n	8003efa <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2c:	4b35      	ldr	r3, [pc, #212]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a34      	ldr	r2, [pc, #208]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e36:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003e38:	4b32      	ldr	r3, [pc, #200]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	4a31      	ldr	r2, [pc, #196]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e3e:	f023 0303 	bic.w	r3, r3, #3
 8003e42:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003e44:	4b2f      	ldr	r3, [pc, #188]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	4a2e      	ldr	r2, [pc, #184]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e4a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e54:	f7fd ff74 	bl	8001d40 <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5c:	f7fd ff70 	bl	8001d40 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e046      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e6e:	4b25      	ldr	r3, [pc, #148]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCC_OscConfig+0x580>
 8003e7a:	e03e      	b.n	8003efa <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	69db      	ldr	r3, [r3, #28]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e039      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e88:	4b1e      	ldr	r3, [pc, #120]	; (8003f04 <HAL_RCC_OscConfig+0x628>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f003 0203 	and.w	r2, r3, #3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d12c      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d123      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d11b      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d113      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed8:	085b      	lsrs	r3, r3, #1
 8003eda:	3b01      	subs	r3, #1
 8003edc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d109      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eec:	085b      	lsrs	r3, r3, #1
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d001      	beq.n	8003efa <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	019f800c 	.word	0x019f800c

08003f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e11e      	b.n	8004162 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f24:	4b91      	ldr	r3, [pc, #580]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 030f 	and.w	r3, r3, #15
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d910      	bls.n	8003f54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f32:	4b8e      	ldr	r3, [pc, #568]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f023 020f 	bic.w	r2, r3, #15
 8003f3a:	498c      	ldr	r1, [pc, #560]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f42:	4b8a      	ldr	r3, [pc, #552]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e106      	b.n	8004162 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d073      	beq.n	8004048 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	2b03      	cmp	r3, #3
 8003f66:	d129      	bne.n	8003fbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f68:	4b81      	ldr	r3, [pc, #516]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0f4      	b.n	8004162 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f78:	f000 f99e 	bl	80042b8 <RCC_GetSysClockFreqFromPLLSource>
 8003f7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	4a7c      	ldr	r2, [pc, #496]	; (8004174 <HAL_RCC_ClockConfig+0x268>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d93f      	bls.n	8004006 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f86:	4b7a      	ldr	r3, [pc, #488]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d009      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d033      	beq.n	8004006 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d12f      	bne.n	8004006 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fa6:	4b72      	ldr	r3, [pc, #456]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fae:	4a70      	ldr	r2, [pc, #448]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003fb6:	2380      	movs	r3, #128	; 0x80
 8003fb8:	617b      	str	r3, [r7, #20]
 8003fba:	e024      	b.n	8004006 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d107      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fc4:	4b6a      	ldr	r3, [pc, #424]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d109      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e0c6      	b.n	8004162 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fd4:	4b66      	ldr	r3, [pc, #408]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e0be      	b.n	8004162 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003fe4:	f000 f8ce 	bl	8004184 <HAL_RCC_GetSysClockFreq>
 8003fe8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4a61      	ldr	r2, [pc, #388]	; (8004174 <HAL_RCC_ClockConfig+0x268>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d909      	bls.n	8004006 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ff2:	4b5f      	ldr	r3, [pc, #380]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ffa:	4a5d      	ldr	r2, [pc, #372]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8003ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004000:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004002:	2380      	movs	r3, #128	; 0x80
 8004004:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004006:	4b5a      	ldr	r3, [pc, #360]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f023 0203 	bic.w	r2, r3, #3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4957      	ldr	r1, [pc, #348]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004014:	4313      	orrs	r3, r2
 8004016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004018:	f7fd fe92 	bl	8001d40 <HAL_GetTick>
 800401c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401e:	e00a      	b.n	8004036 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004020:	f7fd fe8e 	bl	8001d40 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	; 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e095      	b.n	8004162 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004036:	4b4e      	ldr	r3, [pc, #312]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 020c 	and.w	r2, r3, #12
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	429a      	cmp	r2, r3
 8004046:	d1eb      	bne.n	8004020 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d023      	beq.n	800409c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d005      	beq.n	800406c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004060:	4b43      	ldr	r3, [pc, #268]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	4a42      	ldr	r2, [pc, #264]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004066:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800406a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0308 	and.w	r3, r3, #8
 8004074:	2b00      	cmp	r3, #0
 8004076:	d007      	beq.n	8004088 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004078:	4b3d      	ldr	r3, [pc, #244]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004080:	4a3b      	ldr	r2, [pc, #236]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004082:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004086:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004088:	4b39      	ldr	r3, [pc, #228]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	4936      	ldr	r1, [pc, #216]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004096:	4313      	orrs	r3, r2
 8004098:	608b      	str	r3, [r1, #8]
 800409a:	e008      	b.n	80040ae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	2b80      	cmp	r3, #128	; 0x80
 80040a0:	d105      	bne.n	80040ae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80040a2:	4b33      	ldr	r3, [pc, #204]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	4a32      	ldr	r2, [pc, #200]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 80040a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040ac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040ae:	4b2f      	ldr	r3, [pc, #188]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 030f 	and.w	r3, r3, #15
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d21d      	bcs.n	80040f8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040bc:	4b2b      	ldr	r3, [pc, #172]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f023 020f 	bic.w	r2, r3, #15
 80040c4:	4929      	ldr	r1, [pc, #164]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80040cc:	f7fd fe38 	bl	8001d40 <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d2:	e00a      	b.n	80040ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f7fd fe34 	bl	8001d40 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e03b      	b.n	8004162 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ea:	4b20      	ldr	r3, [pc, #128]	; (800416c <HAL_RCC_ClockConfig+0x260>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 030f 	and.w	r3, r3, #15
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d1ed      	bne.n	80040d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0304 	and.w	r3, r3, #4
 8004100:	2b00      	cmp	r3, #0
 8004102:	d008      	beq.n	8004116 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004104:	4b1a      	ldr	r3, [pc, #104]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	4917      	ldr	r1, [pc, #92]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004112:	4313      	orrs	r3, r2
 8004114:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d009      	beq.n	8004136 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004122:	4b13      	ldr	r3, [pc, #76]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	490f      	ldr	r1, [pc, #60]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 8004132:	4313      	orrs	r3, r2
 8004134:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004136:	f000 f825 	bl	8004184 <HAL_RCC_GetSysClockFreq>
 800413a:	4602      	mov	r2, r0
 800413c:	4b0c      	ldr	r3, [pc, #48]	; (8004170 <HAL_RCC_ClockConfig+0x264>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	091b      	lsrs	r3, r3, #4
 8004142:	f003 030f 	and.w	r3, r3, #15
 8004146:	490c      	ldr	r1, [pc, #48]	; (8004178 <HAL_RCC_ClockConfig+0x26c>)
 8004148:	5ccb      	ldrb	r3, [r1, r3]
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	fa22 f303 	lsr.w	r3, r2, r3
 8004152:	4a0a      	ldr	r2, [pc, #40]	; (800417c <HAL_RCC_ClockConfig+0x270>)
 8004154:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004156:	4b0a      	ldr	r3, [pc, #40]	; (8004180 <HAL_RCC_ClockConfig+0x274>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7fd fda4 	bl	8001ca8 <HAL_InitTick>
 8004160:	4603      	mov	r3, r0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	40022000 	.word	0x40022000
 8004170:	40021000 	.word	0x40021000
 8004174:	04c4b400 	.word	0x04c4b400
 8004178:	08008b90 	.word	0x08008b90
 800417c:	20000000 	.word	0x20000000
 8004180:	20000004 	.word	0x20000004

08004184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800418a:	4b2c      	ldr	r3, [pc, #176]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	2b04      	cmp	r3, #4
 8004194:	d102      	bne.n	800419c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004196:	4b2a      	ldr	r3, [pc, #168]	; (8004240 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004198:	613b      	str	r3, [r7, #16]
 800419a:	e047      	b.n	800422c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800419c:	4b27      	ldr	r3, [pc, #156]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f003 030c 	and.w	r3, r3, #12
 80041a4:	2b08      	cmp	r3, #8
 80041a6:	d102      	bne.n	80041ae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041a8:	4b26      	ldr	r3, [pc, #152]	; (8004244 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041aa:	613b      	str	r3, [r7, #16]
 80041ac:	e03e      	b.n	800422c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80041ae:	4b23      	ldr	r3, [pc, #140]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 030c 	and.w	r3, r3, #12
 80041b6:	2b0c      	cmp	r3, #12
 80041b8:	d136      	bne.n	8004228 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041ba:	4b20      	ldr	r3, [pc, #128]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	f003 0303 	and.w	r3, r3, #3
 80041c2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041c4:	4b1d      	ldr	r3, [pc, #116]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	091b      	lsrs	r3, r3, #4
 80041ca:	f003 030f 	and.w	r3, r3, #15
 80041ce:	3301      	adds	r3, #1
 80041d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2b03      	cmp	r3, #3
 80041d6:	d10c      	bne.n	80041f2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041d8:	4a1a      	ldr	r2, [pc, #104]	; (8004244 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e0:	4a16      	ldr	r2, [pc, #88]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041e2:	68d2      	ldr	r2, [r2, #12]
 80041e4:	0a12      	lsrs	r2, r2, #8
 80041e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80041ea:	fb02 f303 	mul.w	r3, r2, r3
 80041ee:	617b      	str	r3, [r7, #20]
      break;
 80041f0:	e00c      	b.n	800420c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041f2:	4a13      	ldr	r2, [pc, #76]	; (8004240 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041fa:	4a10      	ldr	r2, [pc, #64]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041fc:	68d2      	ldr	r2, [r2, #12]
 80041fe:	0a12      	lsrs	r2, r2, #8
 8004200:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004204:	fb02 f303 	mul.w	r3, r2, r3
 8004208:	617b      	str	r3, [r7, #20]
      break;
 800420a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800420c:	4b0b      	ldr	r3, [pc, #44]	; (800423c <HAL_RCC_GetSysClockFreq+0xb8>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	0e5b      	lsrs	r3, r3, #25
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	3301      	adds	r3, #1
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	613b      	str	r3, [r7, #16]
 8004226:	e001      	b.n	800422c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800422c:	693b      	ldr	r3, [r7, #16]
}
 800422e:	4618      	mov	r0, r3
 8004230:	371c      	adds	r7, #28
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40021000 	.word	0x40021000
 8004240:	00f42400 	.word	0x00f42400
 8004244:	016e3600 	.word	0x016e3600

08004248 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800424c:	4b03      	ldr	r3, [pc, #12]	; (800425c <HAL_RCC_GetHCLKFreq+0x14>)
 800424e:	681b      	ldr	r3, [r3, #0]
}
 8004250:	4618      	mov	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	20000000 	.word	0x20000000

08004260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004264:	f7ff fff0 	bl	8004248 <HAL_RCC_GetHCLKFreq>
 8004268:	4602      	mov	r2, r0
 800426a:	4b06      	ldr	r3, [pc, #24]	; (8004284 <HAL_RCC_GetPCLK1Freq+0x24>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	0a1b      	lsrs	r3, r3, #8
 8004270:	f003 0307 	and.w	r3, r3, #7
 8004274:	4904      	ldr	r1, [pc, #16]	; (8004288 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004276:	5ccb      	ldrb	r3, [r1, r3]
 8004278:	f003 031f 	and.w	r3, r3, #31
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004280:	4618      	mov	r0, r3
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40021000 	.word	0x40021000
 8004288:	08008ba0 	.word	0x08008ba0

0800428c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004290:	f7ff ffda 	bl	8004248 <HAL_RCC_GetHCLKFreq>
 8004294:	4602      	mov	r2, r0
 8004296:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	0adb      	lsrs	r3, r3, #11
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	4904      	ldr	r1, [pc, #16]	; (80042b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042a2:	5ccb      	ldrb	r3, [r1, r3]
 80042a4:	f003 031f 	and.w	r3, r3, #31
 80042a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40021000 	.word	0x40021000
 80042b4:	08008ba0 	.word	0x08008ba0

080042b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b087      	sub	sp, #28
 80042bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042be:	4b1e      	ldr	r3, [pc, #120]	; (8004338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042c8:	4b1b      	ldr	r3, [pc, #108]	; (8004338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	091b      	lsrs	r3, r3, #4
 80042ce:	f003 030f 	and.w	r3, r3, #15
 80042d2:	3301      	adds	r3, #1
 80042d4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	2b03      	cmp	r3, #3
 80042da:	d10c      	bne.n	80042f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042dc:	4a17      	ldr	r2, [pc, #92]	; (800433c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e4:	4a14      	ldr	r2, [pc, #80]	; (8004338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042e6:	68d2      	ldr	r2, [r2, #12]
 80042e8:	0a12      	lsrs	r2, r2, #8
 80042ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80042ee:	fb02 f303 	mul.w	r3, r2, r3
 80042f2:	617b      	str	r3, [r7, #20]
    break;
 80042f4:	e00c      	b.n	8004310 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042f6:	4a12      	ldr	r2, [pc, #72]	; (8004340 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fe:	4a0e      	ldr	r2, [pc, #56]	; (8004338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004300:	68d2      	ldr	r2, [r2, #12]
 8004302:	0a12      	lsrs	r2, r2, #8
 8004304:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004308:	fb02 f303 	mul.w	r3, r2, r3
 800430c:	617b      	str	r3, [r7, #20]
    break;
 800430e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004310:	4b09      	ldr	r3, [pc, #36]	; (8004338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	0e5b      	lsrs	r3, r3, #25
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	3301      	adds	r3, #1
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	fbb2 f3f3 	udiv	r3, r2, r3
 8004328:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800432a:	687b      	ldr	r3, [r7, #4]
}
 800432c:	4618      	mov	r0, r3
 800432e:	371c      	adds	r7, #28
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	40021000 	.word	0x40021000
 800433c:	016e3600 	.word	0x016e3600
 8004340:	00f42400 	.word	0x00f42400

08004344 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800434c:	2300      	movs	r3, #0
 800434e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004350:	2300      	movs	r3, #0
 8004352:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 8098 	beq.w	8004492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004362:	2300      	movs	r3, #0
 8004364:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004366:	4b43      	ldr	r3, [pc, #268]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10d      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004372:	4b40      	ldr	r3, [pc, #256]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004376:	4a3f      	ldr	r2, [pc, #252]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800437c:	6593      	str	r3, [r2, #88]	; 0x58
 800437e:	4b3d      	ldr	r3, [pc, #244]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004386:	60bb      	str	r3, [r7, #8]
 8004388:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800438a:	2301      	movs	r3, #1
 800438c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800438e:	4b3a      	ldr	r3, [pc, #232]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a39      	ldr	r2, [pc, #228]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004398:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800439a:	f7fd fcd1 	bl	8001d40 <HAL_GetTick>
 800439e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043a0:	e009      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a2:	f7fd fccd 	bl	8001d40 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d902      	bls.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	74fb      	strb	r3, [r7, #19]
        break;
 80043b4:	e005      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043b6:	4b30      	ldr	r3, [pc, #192]	; (8004478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0ef      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80043c2:	7cfb      	ldrb	r3, [r7, #19]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d159      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043c8:	4b2a      	ldr	r3, [pc, #168]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d01e      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d019      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043e4:	4b23      	ldr	r3, [pc, #140]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043f0:	4b20      	ldr	r3, [pc, #128]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f6:	4a1f      	ldr	r2, [pc, #124]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004400:	4b1c      	ldr	r3, [pc, #112]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004406:	4a1b      	ldr	r2, [pc, #108]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004408:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800440c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004410:	4a18      	ldr	r2, [pc, #96]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d016      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004422:	f7fd fc8d 	bl	8001d40 <HAL_GetTick>
 8004426:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004428:	e00b      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442a:	f7fd fc89 	bl	8001d40 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	f241 3288 	movw	r2, #5000	; 0x1388
 8004438:	4293      	cmp	r3, r2
 800443a:	d902      	bls.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	74fb      	strb	r3, [r7, #19]
            break;
 8004440:	e006      	b.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004442:	4b0c      	ldr	r3, [pc, #48]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0ec      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004450:	7cfb      	ldrb	r3, [r7, #19]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10b      	bne.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004456:	4b07      	ldr	r3, [pc, #28]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800445c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004464:	4903      	ldr	r1, [pc, #12]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004466:	4313      	orrs	r3, r2
 8004468:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800446c:	e008      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800446e:	7cfb      	ldrb	r3, [r7, #19]
 8004470:	74bb      	strb	r3, [r7, #18]
 8004472:	e005      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004474:	40021000 	.word	0x40021000
 8004478:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447c:	7cfb      	ldrb	r3, [r7, #19]
 800447e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004480:	7c7b      	ldrb	r3, [r7, #17]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d105      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004486:	4ba6      	ldr	r3, [pc, #664]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800448a:	4aa5      	ldr	r2, [pc, #660]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800448c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004490:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800449e:	4ba0      	ldr	r3, [pc, #640]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a4:	f023 0203 	bic.w	r2, r3, #3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	499c      	ldr	r1, [pc, #624]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00a      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044c0:	4b97      	ldr	r3, [pc, #604]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044c6:	f023 020c 	bic.w	r2, r3, #12
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	4994      	ldr	r1, [pc, #592]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0304 	and.w	r3, r3, #4
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d00a      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044e2:	4b8f      	ldr	r3, [pc, #572]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	498b      	ldr	r1, [pc, #556]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00a      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004504:	4b86      	ldr	r3, [pc, #536]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800450a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	4983      	ldr	r1, [pc, #524]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004514:	4313      	orrs	r3, r2
 8004516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0320 	and.w	r3, r3, #32
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00a      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004526:	4b7e      	ldr	r3, [pc, #504]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800452c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	497a      	ldr	r1, [pc, #488]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00a      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004548:	4b75      	ldr	r3, [pc, #468]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	4972      	ldr	r1, [pc, #456]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004558:	4313      	orrs	r3, r2
 800455a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00a      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800456a:	4b6d      	ldr	r3, [pc, #436]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800456c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004570:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	69db      	ldr	r3, [r3, #28]
 8004578:	4969      	ldr	r1, [pc, #420]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800457a:	4313      	orrs	r3, r2
 800457c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00a      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800458c:	4b64      	ldr	r3, [pc, #400]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800458e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004592:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	4961      	ldr	r1, [pc, #388]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800459c:	4313      	orrs	r3, r2
 800459e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00a      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045ae:	4b5c      	ldr	r3, [pc, #368]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	4958      	ldr	r1, [pc, #352]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d015      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045d0:	4b53      	ldr	r3, [pc, #332]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045de:	4950      	ldr	r1, [pc, #320]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045ee:	d105      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045f0:	4b4b      	ldr	r3, [pc, #300]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	4a4a      	ldr	r2, [pc, #296]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045fa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004604:	2b00      	cmp	r3, #0
 8004606:	d015      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004608:	4b45      	ldr	r3, [pc, #276]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800460a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800460e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004616:	4942      	ldr	r1, [pc, #264]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004618:	4313      	orrs	r3, r2
 800461a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004622:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004626:	d105      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004628:	4b3d      	ldr	r3, [pc, #244]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	4a3c      	ldr	r2, [pc, #240]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800462e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004632:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d015      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004640:	4b37      	ldr	r3, [pc, #220]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004646:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	4934      	ldr	r1, [pc, #208]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800465e:	d105      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004660:	4b2f      	ldr	r3, [pc, #188]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a2e      	ldr	r2, [pc, #184]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800466a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d015      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004678:	4b29      	ldr	r3, [pc, #164]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800467a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800467e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004686:	4926      	ldr	r1, [pc, #152]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004688:	4313      	orrs	r3, r2
 800468a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004692:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004696:	d105      	bne.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004698:	4b21      	ldr	r3, [pc, #132]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4a20      	ldr	r2, [pc, #128]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800469e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046a2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d015      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046b0:	4b1b      	ldr	r3, [pc, #108]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046be:	4918      	ldr	r1, [pc, #96]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046ce:	d105      	bne.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046d0:	4b13      	ldr	r3, [pc, #76]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4a12      	ldr	r2, [pc, #72]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046da:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d015      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80046e8:	4b0d      	ldr	r3, [pc, #52]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f6:	490a      	ldr	r1, [pc, #40]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004702:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004706:	d105      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004708:	4b05      	ldr	r3, [pc, #20]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4a04      	ldr	r2, [pc, #16]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800470e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004712:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004714:	7cbb      	ldrb	r3, [r7, #18]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	40021000 	.word	0x40021000

08004724 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e042      	b.n	80047bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800473c:	2b00      	cmp	r3, #0
 800473e:	d106      	bne.n	800474e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7fd f8e3 	bl	8001914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2224      	movs	r2, #36	; 0x24
 8004752:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0201 	bic.w	r2, r2, #1
 8004764:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 fbfa 	bl	8004f60 <UART_SetConfig>
 800476c:	4603      	mov	r3, r0
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e022      	b.n	80047bc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477a:	2b00      	cmp	r3, #0
 800477c:	d002      	beq.n	8004784 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 feba 	bl	80054f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004792:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689a      	ldr	r2, [r3, #8]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 ff41 	bl	800563c <UART_CheckIdleState>
 80047ba:	4603      	mov	r3, r0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3708      	adds	r7, #8
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b08a      	sub	sp, #40	; 0x28
 80047c8:	af02      	add	r7, sp, #8
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	603b      	str	r3, [r7, #0]
 80047d0:	4613      	mov	r3, r2
 80047d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047da:	2b20      	cmp	r3, #32
 80047dc:	f040 8083 	bne.w	80048e6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d002      	beq.n	80047ec <HAL_UART_Transmit+0x28>
 80047e6:	88fb      	ldrh	r3, [r7, #6]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d101      	bne.n	80047f0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e07b      	b.n	80048e8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_UART_Transmit+0x3a>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e074      	b.n	80048e8 <HAL_UART_Transmit+0x124>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2221      	movs	r2, #33	; 0x21
 8004812:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004816:	f7fd fa93 	bl	8001d40 <HAL_GetTick>
 800481a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	88fa      	ldrh	r2, [r7, #6]
 8004820:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	88fa      	ldrh	r2, [r7, #6]
 8004828:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004834:	d108      	bne.n	8004848 <HAL_UART_Transmit+0x84>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d104      	bne.n	8004848 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800483e:	2300      	movs	r3, #0
 8004840:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	61bb      	str	r3, [r7, #24]
 8004846:	e003      	b.n	8004850 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800484c:	2300      	movs	r3, #0
 800484e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004858:	e02c      	b.n	80048b4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	9300      	str	r3, [sp, #0]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	2200      	movs	r2, #0
 8004862:	2180      	movs	r1, #128	; 0x80
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 ff34 	bl	80056d2 <UART_WaitOnFlagUntilTimeout>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e039      	b.n	80048e8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10b      	bne.n	8004892 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	881b      	ldrh	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004888:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	3302      	adds	r3, #2
 800488e:	61bb      	str	r3, [r7, #24]
 8004890:	e007      	b.n	80048a2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	3301      	adds	r3, #1
 80048a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	3b01      	subs	r3, #1
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1cc      	bne.n	800485a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	2200      	movs	r2, #0
 80048c8:	2140      	movs	r1, #64	; 0x40
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	f000 ff01 	bl	80056d2 <UART_WaitOnFlagUntilTimeout>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e006      	b.n	80048e8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2220      	movs	r2, #32
 80048de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80048e2:	2300      	movs	r3, #0
 80048e4:	e000      	b.n	80048e8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80048e6:	2302      	movs	r3, #2
  }
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3720      	adds	r7, #32
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b0ba      	sub	sp, #232	; 0xe8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004916:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800491a:	f640 030f 	movw	r3, #2063	; 0x80f
 800491e:	4013      	ands	r3, r2
 8004920:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004924:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004928:	2b00      	cmp	r3, #0
 800492a:	d11b      	bne.n	8004964 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800492c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d015      	beq.n	8004964 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800493c:	f003 0320 	and.w	r3, r3, #32
 8004940:	2b00      	cmp	r3, #0
 8004942:	d105      	bne.n	8004950 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004944:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004948:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d009      	beq.n	8004964 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 82d6 	beq.w	8004f06 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	4798      	blx	r3
      }
      return;
 8004962:	e2d0      	b.n	8004f06 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004964:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 811f 	beq.w	8004bac <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800496e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004972:	4b8b      	ldr	r3, [pc, #556]	; (8004ba0 <HAL_UART_IRQHandler+0x2b0>)
 8004974:	4013      	ands	r3, r2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d106      	bne.n	8004988 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800497a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800497e:	4b89      	ldr	r3, [pc, #548]	; (8004ba4 <HAL_UART_IRQHandler+0x2b4>)
 8004980:	4013      	ands	r3, r2
 8004982:	2b00      	cmp	r3, #0
 8004984:	f000 8112 	beq.w	8004bac <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b00      	cmp	r3, #0
 8004992:	d011      	beq.n	80049b8 <HAL_UART_IRQHandler+0xc8>
 8004994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00b      	beq.n	80049b8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2201      	movs	r2, #1
 80049a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049ae:	f043 0201 	orr.w	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d011      	beq.n	80049e8 <HAL_UART_IRQHandler+0xf8>
 80049c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00b      	beq.n	80049e8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2202      	movs	r2, #2
 80049d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049de:	f043 0204 	orr.w	r2, r3, #4
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049ec:	f003 0304 	and.w	r3, r3, #4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d011      	beq.n	8004a18 <HAL_UART_IRQHandler+0x128>
 80049f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00b      	beq.n	8004a18 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2204      	movs	r2, #4
 8004a06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a0e:	f043 0202 	orr.w	r2, r3, #2
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004a18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a1c:	f003 0308 	and.w	r3, r3, #8
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d017      	beq.n	8004a54 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a28:	f003 0320 	and.w	r3, r3, #32
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d105      	bne.n	8004a3c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004a30:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004a34:	4b5a      	ldr	r3, [pc, #360]	; (8004ba0 <HAL_UART_IRQHandler+0x2b0>)
 8004a36:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00b      	beq.n	8004a54 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2208      	movs	r2, #8
 8004a42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a4a:	f043 0208 	orr.w	r2, r3, #8
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d012      	beq.n	8004a86 <HAL_UART_IRQHandler+0x196>
 8004a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00c      	beq.n	8004a86 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a7c:	f043 0220 	orr.w	r2, r3, #32
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 823c 	beq.w	8004f0a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d013      	beq.n	8004ac6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004a9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d105      	bne.n	8004ab6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004aaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d007      	beq.n	8004ac6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004acc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ada:	2b40      	cmp	r3, #64	; 0x40
 8004adc:	d005      	beq.n	8004aea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ade:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ae2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d04f      	beq.n	8004b8a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 feb9 	bl	8005862 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004afa:	2b40      	cmp	r3, #64	; 0x40
 8004afc:	d141      	bne.n	8004b82 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	3308      	adds	r3, #8
 8004b04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b0c:	e853 3f00 	ldrex	r3, [r3]
 8004b10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004b14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	3308      	adds	r3, #8
 8004b26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004b2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004b2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004b36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004b3a:	e841 2300 	strex	r3, r2, [r1]
 8004b3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004b42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1d9      	bne.n	8004afe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d013      	beq.n	8004b7a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b56:	4a14      	ldr	r2, [pc, #80]	; (8004ba8 <HAL_UART_IRQHandler+0x2b8>)
 8004b58:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7fd fa84 	bl	800206c <HAL_DMA_Abort_IT>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d017      	beq.n	8004b9a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8004b74:	4610      	mov	r0, r2
 8004b76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b78:	e00f      	b.n	8004b9a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f9da 	bl	8004f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b80:	e00b      	b.n	8004b9a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f9d6 	bl	8004f34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b88:	e007      	b.n	8004b9a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f9d2 	bl	8004f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8004b98:	e1b7      	b.n	8004f0a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b9a:	bf00      	nop
    return;
 8004b9c:	e1b5      	b.n	8004f0a <HAL_UART_IRQHandler+0x61a>
 8004b9e:	bf00      	nop
 8004ba0:	10000001 	.word	0x10000001
 8004ba4:	04000120 	.word	0x04000120
 8004ba8:	0800592f 	.word	0x0800592f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	f040 814a 	bne.w	8004e4a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bba:	f003 0310 	and.w	r3, r3, #16
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 8143 	beq.w	8004e4a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 813c 	beq.w	8004e4a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2210      	movs	r2, #16
 8004bd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be4:	2b40      	cmp	r3, #64	; 0x40
 8004be6:	f040 80b5 	bne.w	8004d54 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004bf6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	f000 8187 	beq.w	8004f0e <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	f080 817f 	bcs.w	8004f0e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c16:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0320 	and.w	r3, r3, #32
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	f040 8086 	bne.w	8004d38 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c38:	e853 3f00 	ldrex	r3, [r3]
 8004c3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004c40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	461a      	mov	r2, r3
 8004c52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004c5a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004c62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c66:	e841 2300 	strex	r3, r2, [r1]
 8004c6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004c6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1da      	bne.n	8004c2c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c80:	e853 3f00 	ldrex	r3, [r3]
 8004c84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004c86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c88:	f023 0301 	bic.w	r3, r3, #1
 8004c8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3308      	adds	r3, #8
 8004c96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004c9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004c9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004ca2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004ca6:	e841 2300 	strex	r3, r2, [r1]
 8004caa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004cac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1e1      	bne.n	8004c76 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3308      	adds	r3, #8
 8004cb8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004cbc:	e853 3f00 	ldrex	r3, [r3]
 8004cc0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004cc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004cd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004cd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cdc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ce4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1e3      	bne.n	8004cb2 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d00:	e853 3f00 	ldrex	r3, [r3]
 8004d04:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004d06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d08:	f023 0310 	bic.w	r3, r3, #16
 8004d0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	461a      	mov	r2, r3
 8004d16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d1a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d1c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d22:	e841 2300 	strex	r3, r2, [r1]
 8004d26:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004d28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1e4      	bne.n	8004cf8 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d32:	4618      	mov	r0, r3
 8004d34:	f7fd f941 	bl	8001fba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f8fb 	bl	8004f48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d52:	e0dc      	b.n	8004f0e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 80ce 	beq.w	8004f12 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8004d76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 80c9 	beq.w	8004f12 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d88:	e853 3f00 	ldrex	r3, [r3]
 8004d8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004da2:	647b      	str	r3, [r7, #68]	; 0x44
 8004da4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004da8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004daa:	e841 2300 	strex	r3, r2, [r1]
 8004dae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d1e4      	bne.n	8004d80 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	3308      	adds	r3, #8
 8004dbc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc0:	e853 3f00 	ldrex	r3, [r3]
 8004dc4:	623b      	str	r3, [r7, #32]
   return(result);
 8004dc6:	6a3b      	ldr	r3, [r7, #32]
 8004dc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dcc:	f023 0301 	bic.w	r3, r3, #1
 8004dd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3308      	adds	r3, #8
 8004dda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004dde:	633a      	str	r2, [r7, #48]	; 0x30
 8004de0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004de4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004de6:	e841 2300 	strex	r3, r2, [r1]
 8004dea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1e1      	bne.n	8004db6 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2220      	movs	r2, #32
 8004df6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	e853 3f00 	ldrex	r3, [r3]
 8004e12:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f023 0310 	bic.w	r3, r3, #16
 8004e1a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e28:	61fb      	str	r3, [r7, #28]
 8004e2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2c:	69b9      	ldr	r1, [r7, #24]
 8004e2e:	69fa      	ldr	r2, [r7, #28]
 8004e30:	e841 2300 	strex	r3, r2, [r1]
 8004e34:	617b      	str	r3, [r7, #20]
   return(result);
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1e4      	bne.n	8004e06 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e40:	4619      	mov	r1, r3
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 f880 	bl	8004f48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e48:	e063      	b.n	8004f12 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00e      	beq.n	8004e74 <HAL_UART_IRQHandler+0x584>
 8004e56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d008      	beq.n	8004e74 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004e6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 fd9f 	bl	80059b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e72:	e051      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d014      	beq.n	8004eaa <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004e80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d105      	bne.n	8004e98 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004e8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d008      	beq.n	8004eaa <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d03a      	beq.n	8004f16 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	4798      	blx	r3
    }
    return;
 8004ea8:	e035      	b.n	8004f16 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d009      	beq.n	8004eca <HAL_UART_IRQHandler+0x5da>
 8004eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 fd49 	bl	800595a <UART_EndTransmit_IT>
    return;
 8004ec8:	e026      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ece:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d009      	beq.n	8004eea <HAL_UART_IRQHandler+0x5fa>
 8004ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eda:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 fd78 	bl	80059d8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ee8:	e016      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d010      	beq.n	8004f18 <HAL_UART_IRQHandler+0x628>
 8004ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	da0c      	bge.n	8004f18 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 fd60 	bl	80059c4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f04:	e008      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
      return;
 8004f06:	bf00      	nop
 8004f08:	e006      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
    return;
 8004f0a:	bf00      	nop
 8004f0c:	e004      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
      return;
 8004f0e:	bf00      	nop
 8004f10:	e002      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
      return;
 8004f12:	bf00      	nop
 8004f14:	e000      	b.n	8004f18 <HAL_UART_IRQHandler+0x628>
    return;
 8004f16:	bf00      	nop
  }
}
 8004f18:	37e8      	adds	r7, #232	; 0xe8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop

08004f20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	460b      	mov	r3, r1
 8004f52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f54:	bf00      	nop
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f64:	b08c      	sub	sp, #48	; 0x30
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	4bab      	ldr	r3, [pc, #684]	; (800523c <UART_SetConfig+0x2dc>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	6812      	ldr	r2, [r2, #0]
 8004f96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	68da      	ldr	r2, [r3, #12]
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4aa0      	ldr	r2, [pc, #640]	; (8005240 <UART_SetConfig+0x2e0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d004      	beq.n	8004fcc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004fd6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	6812      	ldr	r2, [r2, #0]
 8004fde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fe0:	430b      	orrs	r3, r1
 8004fe2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fea:	f023 010f 	bic.w	r1, r3, #15
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a91      	ldr	r2, [pc, #580]	; (8005244 <UART_SetConfig+0x2e4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d125      	bne.n	8005050 <UART_SetConfig+0xf0>
 8005004:	4b90      	ldr	r3, [pc, #576]	; (8005248 <UART_SetConfig+0x2e8>)
 8005006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800500a:	f003 0303 	and.w	r3, r3, #3
 800500e:	2b03      	cmp	r3, #3
 8005010:	d81a      	bhi.n	8005048 <UART_SetConfig+0xe8>
 8005012:	a201      	add	r2, pc, #4	; (adr r2, 8005018 <UART_SetConfig+0xb8>)
 8005014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005018:	08005029 	.word	0x08005029
 800501c:	08005039 	.word	0x08005039
 8005020:	08005031 	.word	0x08005031
 8005024:	08005041 	.word	0x08005041
 8005028:	2301      	movs	r3, #1
 800502a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800502e:	e0d6      	b.n	80051de <UART_SetConfig+0x27e>
 8005030:	2302      	movs	r3, #2
 8005032:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005036:	e0d2      	b.n	80051de <UART_SetConfig+0x27e>
 8005038:	2304      	movs	r3, #4
 800503a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800503e:	e0ce      	b.n	80051de <UART_SetConfig+0x27e>
 8005040:	2308      	movs	r3, #8
 8005042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005046:	e0ca      	b.n	80051de <UART_SetConfig+0x27e>
 8005048:	2310      	movs	r3, #16
 800504a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800504e:	e0c6      	b.n	80051de <UART_SetConfig+0x27e>
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a7d      	ldr	r2, [pc, #500]	; (800524c <UART_SetConfig+0x2ec>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d138      	bne.n	80050cc <UART_SetConfig+0x16c>
 800505a:	4b7b      	ldr	r3, [pc, #492]	; (8005248 <UART_SetConfig+0x2e8>)
 800505c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005060:	f003 030c 	and.w	r3, r3, #12
 8005064:	2b0c      	cmp	r3, #12
 8005066:	d82d      	bhi.n	80050c4 <UART_SetConfig+0x164>
 8005068:	a201      	add	r2, pc, #4	; (adr r2, 8005070 <UART_SetConfig+0x110>)
 800506a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800506e:	bf00      	nop
 8005070:	080050a5 	.word	0x080050a5
 8005074:	080050c5 	.word	0x080050c5
 8005078:	080050c5 	.word	0x080050c5
 800507c:	080050c5 	.word	0x080050c5
 8005080:	080050b5 	.word	0x080050b5
 8005084:	080050c5 	.word	0x080050c5
 8005088:	080050c5 	.word	0x080050c5
 800508c:	080050c5 	.word	0x080050c5
 8005090:	080050ad 	.word	0x080050ad
 8005094:	080050c5 	.word	0x080050c5
 8005098:	080050c5 	.word	0x080050c5
 800509c:	080050c5 	.word	0x080050c5
 80050a0:	080050bd 	.word	0x080050bd
 80050a4:	2300      	movs	r3, #0
 80050a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050aa:	e098      	b.n	80051de <UART_SetConfig+0x27e>
 80050ac:	2302      	movs	r3, #2
 80050ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050b2:	e094      	b.n	80051de <UART_SetConfig+0x27e>
 80050b4:	2304      	movs	r3, #4
 80050b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ba:	e090      	b.n	80051de <UART_SetConfig+0x27e>
 80050bc:	2308      	movs	r3, #8
 80050be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050c2:	e08c      	b.n	80051de <UART_SetConfig+0x27e>
 80050c4:	2310      	movs	r3, #16
 80050c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ca:	e088      	b.n	80051de <UART_SetConfig+0x27e>
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a5f      	ldr	r2, [pc, #380]	; (8005250 <UART_SetConfig+0x2f0>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d125      	bne.n	8005122 <UART_SetConfig+0x1c2>
 80050d6:	4b5c      	ldr	r3, [pc, #368]	; (8005248 <UART_SetConfig+0x2e8>)
 80050d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80050e0:	2b30      	cmp	r3, #48	; 0x30
 80050e2:	d016      	beq.n	8005112 <UART_SetConfig+0x1b2>
 80050e4:	2b30      	cmp	r3, #48	; 0x30
 80050e6:	d818      	bhi.n	800511a <UART_SetConfig+0x1ba>
 80050e8:	2b20      	cmp	r3, #32
 80050ea:	d00a      	beq.n	8005102 <UART_SetConfig+0x1a2>
 80050ec:	2b20      	cmp	r3, #32
 80050ee:	d814      	bhi.n	800511a <UART_SetConfig+0x1ba>
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d002      	beq.n	80050fa <UART_SetConfig+0x19a>
 80050f4:	2b10      	cmp	r3, #16
 80050f6:	d008      	beq.n	800510a <UART_SetConfig+0x1aa>
 80050f8:	e00f      	b.n	800511a <UART_SetConfig+0x1ba>
 80050fa:	2300      	movs	r3, #0
 80050fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005100:	e06d      	b.n	80051de <UART_SetConfig+0x27e>
 8005102:	2302      	movs	r3, #2
 8005104:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005108:	e069      	b.n	80051de <UART_SetConfig+0x27e>
 800510a:	2304      	movs	r3, #4
 800510c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005110:	e065      	b.n	80051de <UART_SetConfig+0x27e>
 8005112:	2308      	movs	r3, #8
 8005114:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005118:	e061      	b.n	80051de <UART_SetConfig+0x27e>
 800511a:	2310      	movs	r3, #16
 800511c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005120:	e05d      	b.n	80051de <UART_SetConfig+0x27e>
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a4b      	ldr	r2, [pc, #300]	; (8005254 <UART_SetConfig+0x2f4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d125      	bne.n	8005178 <UART_SetConfig+0x218>
 800512c:	4b46      	ldr	r3, [pc, #280]	; (8005248 <UART_SetConfig+0x2e8>)
 800512e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005132:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005136:	2bc0      	cmp	r3, #192	; 0xc0
 8005138:	d016      	beq.n	8005168 <UART_SetConfig+0x208>
 800513a:	2bc0      	cmp	r3, #192	; 0xc0
 800513c:	d818      	bhi.n	8005170 <UART_SetConfig+0x210>
 800513e:	2b80      	cmp	r3, #128	; 0x80
 8005140:	d00a      	beq.n	8005158 <UART_SetConfig+0x1f8>
 8005142:	2b80      	cmp	r3, #128	; 0x80
 8005144:	d814      	bhi.n	8005170 <UART_SetConfig+0x210>
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <UART_SetConfig+0x1f0>
 800514a:	2b40      	cmp	r3, #64	; 0x40
 800514c:	d008      	beq.n	8005160 <UART_SetConfig+0x200>
 800514e:	e00f      	b.n	8005170 <UART_SetConfig+0x210>
 8005150:	2300      	movs	r3, #0
 8005152:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005156:	e042      	b.n	80051de <UART_SetConfig+0x27e>
 8005158:	2302      	movs	r3, #2
 800515a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800515e:	e03e      	b.n	80051de <UART_SetConfig+0x27e>
 8005160:	2304      	movs	r3, #4
 8005162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005166:	e03a      	b.n	80051de <UART_SetConfig+0x27e>
 8005168:	2308      	movs	r3, #8
 800516a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800516e:	e036      	b.n	80051de <UART_SetConfig+0x27e>
 8005170:	2310      	movs	r3, #16
 8005172:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005176:	e032      	b.n	80051de <UART_SetConfig+0x27e>
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a30      	ldr	r2, [pc, #192]	; (8005240 <UART_SetConfig+0x2e0>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d12a      	bne.n	80051d8 <UART_SetConfig+0x278>
 8005182:	4b31      	ldr	r3, [pc, #196]	; (8005248 <UART_SetConfig+0x2e8>)
 8005184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005188:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800518c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005190:	d01a      	beq.n	80051c8 <UART_SetConfig+0x268>
 8005192:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005196:	d81b      	bhi.n	80051d0 <UART_SetConfig+0x270>
 8005198:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800519c:	d00c      	beq.n	80051b8 <UART_SetConfig+0x258>
 800519e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051a2:	d815      	bhi.n	80051d0 <UART_SetConfig+0x270>
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d003      	beq.n	80051b0 <UART_SetConfig+0x250>
 80051a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ac:	d008      	beq.n	80051c0 <UART_SetConfig+0x260>
 80051ae:	e00f      	b.n	80051d0 <UART_SetConfig+0x270>
 80051b0:	2300      	movs	r3, #0
 80051b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051b6:	e012      	b.n	80051de <UART_SetConfig+0x27e>
 80051b8:	2302      	movs	r3, #2
 80051ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051be:	e00e      	b.n	80051de <UART_SetConfig+0x27e>
 80051c0:	2304      	movs	r3, #4
 80051c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051c6:	e00a      	b.n	80051de <UART_SetConfig+0x27e>
 80051c8:	2308      	movs	r3, #8
 80051ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051ce:	e006      	b.n	80051de <UART_SetConfig+0x27e>
 80051d0:	2310      	movs	r3, #16
 80051d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051d6:	e002      	b.n	80051de <UART_SetConfig+0x27e>
 80051d8:	2310      	movs	r3, #16
 80051da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a17      	ldr	r2, [pc, #92]	; (8005240 <UART_SetConfig+0x2e0>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	f040 80a8 	bne.w	800533a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d834      	bhi.n	800525c <UART_SetConfig+0x2fc>
 80051f2:	a201      	add	r2, pc, #4	; (adr r2, 80051f8 <UART_SetConfig+0x298>)
 80051f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f8:	0800521d 	.word	0x0800521d
 80051fc:	0800525d 	.word	0x0800525d
 8005200:	08005225 	.word	0x08005225
 8005204:	0800525d 	.word	0x0800525d
 8005208:	0800522b 	.word	0x0800522b
 800520c:	0800525d 	.word	0x0800525d
 8005210:	0800525d 	.word	0x0800525d
 8005214:	0800525d 	.word	0x0800525d
 8005218:	08005233 	.word	0x08005233
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800521c:	f7ff f820 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 8005220:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005222:	e021      	b.n	8005268 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005224:	4b0c      	ldr	r3, [pc, #48]	; (8005258 <UART_SetConfig+0x2f8>)
 8005226:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005228:	e01e      	b.n	8005268 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800522a:	f7fe ffab 	bl	8004184 <HAL_RCC_GetSysClockFreq>
 800522e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005230:	e01a      	b.n	8005268 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005236:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005238:	e016      	b.n	8005268 <UART_SetConfig+0x308>
 800523a:	bf00      	nop
 800523c:	cfff69f3 	.word	0xcfff69f3
 8005240:	40008000 	.word	0x40008000
 8005244:	40013800 	.word	0x40013800
 8005248:	40021000 	.word	0x40021000
 800524c:	40004400 	.word	0x40004400
 8005250:	40004800 	.word	0x40004800
 8005254:	40004c00 	.word	0x40004c00
 8005258:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005266:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526a:	2b00      	cmp	r3, #0
 800526c:	f000 812a 	beq.w	80054c4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005274:	4a9e      	ldr	r2, [pc, #632]	; (80054f0 <UART_SetConfig+0x590>)
 8005276:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800527a:	461a      	mov	r2, r3
 800527c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005282:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	4613      	mov	r3, r2
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	4413      	add	r3, r2
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	429a      	cmp	r2, r3
 8005292:	d305      	bcc.n	80052a0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800529a:	69ba      	ldr	r2, [r7, #24]
 800529c:	429a      	cmp	r2, r3
 800529e:	d903      	bls.n	80052a8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80052a6:	e10d      	b.n	80054c4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	2200      	movs	r2, #0
 80052ac:	60bb      	str	r3, [r7, #8]
 80052ae:	60fa      	str	r2, [r7, #12]
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b4:	4a8e      	ldr	r2, [pc, #568]	; (80054f0 <UART_SetConfig+0x590>)
 80052b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	2200      	movs	r2, #0
 80052be:	603b      	str	r3, [r7, #0]
 80052c0:	607a      	str	r2, [r7, #4]
 80052c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80052ca:	f7fb fce5 	bl	8000c98 <__aeabi_uldivmod>
 80052ce:	4602      	mov	r2, r0
 80052d0:	460b      	mov	r3, r1
 80052d2:	4610      	mov	r0, r2
 80052d4:	4619      	mov	r1, r3
 80052d6:	f04f 0200 	mov.w	r2, #0
 80052da:	f04f 0300 	mov.w	r3, #0
 80052de:	020b      	lsls	r3, r1, #8
 80052e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80052e4:	0202      	lsls	r2, r0, #8
 80052e6:	6979      	ldr	r1, [r7, #20]
 80052e8:	6849      	ldr	r1, [r1, #4]
 80052ea:	0849      	lsrs	r1, r1, #1
 80052ec:	2000      	movs	r0, #0
 80052ee:	460c      	mov	r4, r1
 80052f0:	4605      	mov	r5, r0
 80052f2:	eb12 0804 	adds.w	r8, r2, r4
 80052f6:	eb43 0905 	adc.w	r9, r3, r5
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	469a      	mov	sl, r3
 8005302:	4693      	mov	fp, r2
 8005304:	4652      	mov	r2, sl
 8005306:	465b      	mov	r3, fp
 8005308:	4640      	mov	r0, r8
 800530a:	4649      	mov	r1, r9
 800530c:	f7fb fcc4 	bl	8000c98 <__aeabi_uldivmod>
 8005310:	4602      	mov	r2, r0
 8005312:	460b      	mov	r3, r1
 8005314:	4613      	mov	r3, r2
 8005316:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800531e:	d308      	bcc.n	8005332 <UART_SetConfig+0x3d2>
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005326:	d204      	bcs.n	8005332 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6a3a      	ldr	r2, [r7, #32]
 800532e:	60da      	str	r2, [r3, #12]
 8005330:	e0c8      	b.n	80054c4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005338:	e0c4      	b.n	80054c4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005342:	d167      	bne.n	8005414 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005344:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005348:	2b08      	cmp	r3, #8
 800534a:	d828      	bhi.n	800539e <UART_SetConfig+0x43e>
 800534c:	a201      	add	r2, pc, #4	; (adr r2, 8005354 <UART_SetConfig+0x3f4>)
 800534e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005352:	bf00      	nop
 8005354:	08005379 	.word	0x08005379
 8005358:	08005381 	.word	0x08005381
 800535c:	08005389 	.word	0x08005389
 8005360:	0800539f 	.word	0x0800539f
 8005364:	0800538f 	.word	0x0800538f
 8005368:	0800539f 	.word	0x0800539f
 800536c:	0800539f 	.word	0x0800539f
 8005370:	0800539f 	.word	0x0800539f
 8005374:	08005397 	.word	0x08005397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005378:	f7fe ff72 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 800537c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800537e:	e014      	b.n	80053aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005380:	f7fe ff84 	bl	800428c <HAL_RCC_GetPCLK2Freq>
 8005384:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005386:	e010      	b.n	80053aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005388:	4b5a      	ldr	r3, [pc, #360]	; (80054f4 <UART_SetConfig+0x594>)
 800538a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800538c:	e00d      	b.n	80053aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800538e:	f7fe fef9 	bl	8004184 <HAL_RCC_GetSysClockFreq>
 8005392:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005394:	e009      	b.n	80053aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800539a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800539c:	e005      	b.n	80053aa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800539e:	2300      	movs	r3, #0
 80053a0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80053a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f000 8089 	beq.w	80054c4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b6:	4a4e      	ldr	r2, [pc, #312]	; (80054f0 <UART_SetConfig+0x590>)
 80053b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053bc:	461a      	mov	r2, r3
 80053be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80053c4:	005a      	lsls	r2, r3, #1
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	085b      	lsrs	r3, r3, #1
 80053cc:	441a      	add	r2, r3
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053d8:	6a3b      	ldr	r3, [r7, #32]
 80053da:	2b0f      	cmp	r3, #15
 80053dc:	d916      	bls.n	800540c <UART_SetConfig+0x4ac>
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053e4:	d212      	bcs.n	800540c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	f023 030f 	bic.w	r3, r3, #15
 80053ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	085b      	lsrs	r3, r3, #1
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	f003 0307 	and.w	r3, r3, #7
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	8bfb      	ldrh	r3, [r7, #30]
 80053fe:	4313      	orrs	r3, r2
 8005400:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	8bfa      	ldrh	r2, [r7, #30]
 8005408:	60da      	str	r2, [r3, #12]
 800540a:	e05b      	b.n	80054c4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005412:	e057      	b.n	80054c4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005414:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005418:	2b08      	cmp	r3, #8
 800541a:	d828      	bhi.n	800546e <UART_SetConfig+0x50e>
 800541c:	a201      	add	r2, pc, #4	; (adr r2, 8005424 <UART_SetConfig+0x4c4>)
 800541e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005422:	bf00      	nop
 8005424:	08005449 	.word	0x08005449
 8005428:	08005451 	.word	0x08005451
 800542c:	08005459 	.word	0x08005459
 8005430:	0800546f 	.word	0x0800546f
 8005434:	0800545f 	.word	0x0800545f
 8005438:	0800546f 	.word	0x0800546f
 800543c:	0800546f 	.word	0x0800546f
 8005440:	0800546f 	.word	0x0800546f
 8005444:	08005467 	.word	0x08005467
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005448:	f7fe ff0a 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 800544c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800544e:	e014      	b.n	800547a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005450:	f7fe ff1c 	bl	800428c <HAL_RCC_GetPCLK2Freq>
 8005454:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005456:	e010      	b.n	800547a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005458:	4b26      	ldr	r3, [pc, #152]	; (80054f4 <UART_SetConfig+0x594>)
 800545a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800545c:	e00d      	b.n	800547a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800545e:	f7fe fe91 	bl	8004184 <HAL_RCC_GetSysClockFreq>
 8005462:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005464:	e009      	b.n	800547a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800546a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800546c:	e005      	b.n	800547a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800546e:	2300      	movs	r3, #0
 8005470:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005478:	bf00      	nop
    }

    if (pclk != 0U)
 800547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547c:	2b00      	cmp	r3, #0
 800547e:	d021      	beq.n	80054c4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	4a1a      	ldr	r2, [pc, #104]	; (80054f0 <UART_SetConfig+0x590>)
 8005486:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800548a:	461a      	mov	r2, r3
 800548c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	085b      	lsrs	r3, r3, #1
 8005498:	441a      	add	r2, r3
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	2b0f      	cmp	r3, #15
 80054a8:	d909      	bls.n	80054be <UART_SetConfig+0x55e>
 80054aa:	6a3b      	ldr	r3, [r7, #32]
 80054ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054b0:	d205      	bcs.n	80054be <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054b2:	6a3b      	ldr	r3, [r7, #32]
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	60da      	str	r2, [r3, #12]
 80054bc:	e002      	b.n	80054c4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	2200      	movs	r2, #0
 80054d8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	2200      	movs	r2, #0
 80054de:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80054e0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3730      	adds	r7, #48	; 0x30
 80054e8:	46bd      	mov	sp, r7
 80054ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054ee:	bf00      	nop
 80054f0:	08008ba8 	.word	0x08008ba8
 80054f4:	00f42400 	.word	0x00f42400

080054f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00a      	beq.n	8005522 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00a      	beq.n	8005566 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556a:	f003 0308 	and.w	r3, r3, #8
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00a      	beq.n	8005588 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558c:	f003 0310 	and.w	r3, r3, #16
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00a      	beq.n	80055aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ae:	f003 0320 	and.w	r3, r3, #32
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00a      	beq.n	80055cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	430a      	orrs	r2, r1
 80055ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d01a      	beq.n	800560e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055f6:	d10a      	bne.n	800560e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00a      	beq.n	8005630 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	605a      	str	r2, [r3, #4]
  }
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af02      	add	r7, sp, #8
 8005642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800564c:	f7fc fb78 	bl	8001d40 <HAL_GetTick>
 8005650:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0308 	and.w	r3, r3, #8
 800565c:	2b08      	cmp	r3, #8
 800565e:	d10e      	bne.n	800567e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005660:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005664:	9300      	str	r3, [sp, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f82f 	bl	80056d2 <UART_WaitOnFlagUntilTimeout>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e025      	b.n	80056ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0304 	and.w	r3, r3, #4
 8005688:	2b04      	cmp	r3, #4
 800568a:	d10e      	bne.n	80056aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800568c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f819 	bl	80056d2 <UART_WaitOnFlagUntilTimeout>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d001      	beq.n	80056aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e00f      	b.n	80056ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2220      	movs	r2, #32
 80056ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2220      	movs	r2, #32
 80056b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b09c      	sub	sp, #112	; 0x70
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	603b      	str	r3, [r7, #0]
 80056de:	4613      	mov	r3, r2
 80056e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056e2:	e0a9      	b.n	8005838 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056ea:	f000 80a5 	beq.w	8005838 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ee:	f7fc fb27 	bl	8001d40 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d302      	bcc.n	8005704 <UART_WaitOnFlagUntilTimeout+0x32>
 80056fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005700:	2b00      	cmp	r3, #0
 8005702:	d140      	bne.n	8005786 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005714:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005718:	667b      	str	r3, [r7, #100]	; 0x64
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	461a      	mov	r2, r3
 8005720:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005722:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005724:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005728:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005730:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e6      	bne.n	8005704 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3308      	adds	r3, #8
 800573c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005748:	f023 0301 	bic.w	r3, r3, #1
 800574c:	663b      	str	r3, [r7, #96]	; 0x60
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3308      	adds	r3, #8
 8005754:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005756:	64ba      	str	r2, [r7, #72]	; 0x48
 8005758:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800575c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005764:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1e5      	bne.n	8005736 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2220      	movs	r2, #32
 8005776:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e069      	b.n	800585a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0304 	and.w	r3, r3, #4
 8005790:	2b00      	cmp	r3, #0
 8005792:	d051      	beq.n	8005838 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	69db      	ldr	r3, [r3, #28]
 800579a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800579e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057a2:	d149      	bne.n	8005838 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057ac:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b6:	e853 3f00 	ldrex	r3, [r3]
 80057ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80057c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	461a      	mov	r2, r3
 80057ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057cc:	637b      	str	r3, [r7, #52]	; 0x34
 80057ce:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057d4:	e841 2300 	strex	r3, r2, [r1]
 80057d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1e6      	bne.n	80057ae <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3308      	adds	r3, #8
 80057e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	e853 3f00 	ldrex	r3, [r3]
 80057ee:	613b      	str	r3, [r7, #16]
   return(result);
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	f023 0301 	bic.w	r3, r3, #1
 80057f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	3308      	adds	r3, #8
 80057fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005800:	623a      	str	r2, [r7, #32]
 8005802:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005804:	69f9      	ldr	r1, [r7, #28]
 8005806:	6a3a      	ldr	r2, [r7, #32]
 8005808:	e841 2300 	strex	r3, r2, [r1]
 800580c:	61bb      	str	r3, [r7, #24]
   return(result);
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e5      	bne.n	80057e0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2220      	movs	r2, #32
 8005818:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2220      	movs	r2, #32
 8005828:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e010      	b.n	800585a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	69da      	ldr	r2, [r3, #28]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	4013      	ands	r3, r2
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	429a      	cmp	r2, r3
 8005846:	bf0c      	ite	eq
 8005848:	2301      	moveq	r3, #1
 800584a:	2300      	movne	r3, #0
 800584c:	b2db      	uxtb	r3, r3
 800584e:	461a      	mov	r2, r3
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	429a      	cmp	r2, r3
 8005854:	f43f af46 	beq.w	80056e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3770      	adds	r7, #112	; 0x70
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005862:	b480      	push	{r7}
 8005864:	b095      	sub	sp, #84	; 0x54
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005872:	e853 3f00 	ldrex	r3, [r3]
 8005876:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800587e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	461a      	mov	r2, r3
 8005886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005888:	643b      	str	r3, [r7, #64]	; 0x40
 800588a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800588e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005890:	e841 2300 	strex	r3, r2, [r1]
 8005894:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e6      	bne.n	800586a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	3308      	adds	r3, #8
 80058a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	e853 3f00 	ldrex	r3, [r3]
 80058aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058b2:	f023 0301 	bic.w	r3, r3, #1
 80058b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	3308      	adds	r3, #8
 80058be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058c8:	e841 2300 	strex	r3, r2, [r1]
 80058cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e3      	bne.n	800589c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d118      	bne.n	800590e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	e853 3f00 	ldrex	r3, [r3]
 80058e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	f023 0310 	bic.w	r3, r3, #16
 80058f0:	647b      	str	r3, [r7, #68]	; 0x44
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	461a      	mov	r2, r3
 80058f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058fa:	61bb      	str	r3, [r7, #24]
 80058fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fe:	6979      	ldr	r1, [r7, #20]
 8005900:	69ba      	ldr	r2, [r7, #24]
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	613b      	str	r3, [r7, #16]
   return(result);
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1e6      	bne.n	80058dc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2220      	movs	r2, #32
 8005912:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	671a      	str	r2, [r3, #112]	; 0x70
}
 8005922:	bf00      	nop
 8005924:	3754      	adds	r7, #84	; 0x54
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b084      	sub	sp, #16
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f7ff faf1 	bl	8004f34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005952:	bf00      	nop
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b088      	sub	sp, #32
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	e853 3f00 	ldrex	r3, [r3]
 800596e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	461a      	mov	r2, r3
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	61bb      	str	r3, [r7, #24]
 8005982:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005984:	6979      	ldr	r1, [r7, #20]
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	e841 2300 	strex	r3, r2, [r1]
 800598c:	613b      	str	r3, [r7, #16]
   return(result);
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1e6      	bne.n	8005962 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7ff fabc 	bl	8004f20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059a8:	bf00      	nop
 80059aa:	3720      	adds	r7, #32
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d101      	bne.n	8005a02 <HAL_UARTEx_DisableFifoMode+0x16>
 80059fe:	2302      	movs	r3, #2
 8005a00:	e027      	b.n	8005a52 <HAL_UARTEx_DisableFifoMode+0x66>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2224      	movs	r2, #36	; 0x24
 8005a0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 0201 	bic.w	r2, r2, #1
 8005a28:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005a30:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2220      	movs	r2, #32
 8005a44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3714      	adds	r7, #20
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr

08005a5e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b084      	sub	sp, #16
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
 8005a66:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005a72:	2302      	movs	r3, #2
 8005a74:	e02d      	b.n	8005ad2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2224      	movs	r2, #36	; 0x24
 8005a82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f022 0201 	bic.w	r2, r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	683a      	ldr	r2, [r7, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f850 	bl	8005b58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}

08005ada <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b084      	sub	sp, #16
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
 8005ae2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d101      	bne.n	8005af2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005aee:	2302      	movs	r3, #2
 8005af0:	e02d      	b.n	8005b4e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2224      	movs	r2, #36	; 0x24
 8005afe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0201 	bic.w	r2, r2, #1
 8005b18:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f812 	bl	8005b58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3710      	adds	r7, #16
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
	...

08005b58 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d108      	bne.n	8005b7a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005b78:	e031      	b.n	8005bde <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005b7a:	2308      	movs	r3, #8
 8005b7c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005b7e:	2308      	movs	r3, #8
 8005b80:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	0e5b      	lsrs	r3, r3, #25
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	f003 0307 	and.w	r3, r3, #7
 8005b90:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	0f5b      	lsrs	r3, r3, #29
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ba2:	7bbb      	ldrb	r3, [r7, #14]
 8005ba4:	7b3a      	ldrb	r2, [r7, #12]
 8005ba6:	4911      	ldr	r1, [pc, #68]	; (8005bec <UARTEx_SetNbDataToProcess+0x94>)
 8005ba8:	5c8a      	ldrb	r2, [r1, r2]
 8005baa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005bae:	7b3a      	ldrb	r2, [r7, #12]
 8005bb0:	490f      	ldr	r1, [pc, #60]	; (8005bf0 <UARTEx_SetNbDataToProcess+0x98>)
 8005bb2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005bb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005bc0:	7bfb      	ldrb	r3, [r7, #15]
 8005bc2:	7b7a      	ldrb	r2, [r7, #13]
 8005bc4:	4909      	ldr	r1, [pc, #36]	; (8005bec <UARTEx_SetNbDataToProcess+0x94>)
 8005bc6:	5c8a      	ldrb	r2, [r1, r2]
 8005bc8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005bcc:	7b7a      	ldrb	r2, [r7, #13]
 8005bce:	4908      	ldr	r1, [pc, #32]	; (8005bf0 <UARTEx_SetNbDataToProcess+0x98>)
 8005bd0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005bd2:	fb93 f3f2 	sdiv	r3, r3, r2
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	08008bc0 	.word	0x08008bc0
 8005bf0:	08008bc8 	.word	0x08008bc8

08005bf4 <__errno>:
 8005bf4:	4b01      	ldr	r3, [pc, #4]	; (8005bfc <__errno+0x8>)
 8005bf6:	6818      	ldr	r0, [r3, #0]
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	2000000c 	.word	0x2000000c

08005c00 <__libc_init_array>:
 8005c00:	b570      	push	{r4, r5, r6, lr}
 8005c02:	4d0d      	ldr	r5, [pc, #52]	; (8005c38 <__libc_init_array+0x38>)
 8005c04:	4c0d      	ldr	r4, [pc, #52]	; (8005c3c <__libc_init_array+0x3c>)
 8005c06:	1b64      	subs	r4, r4, r5
 8005c08:	10a4      	asrs	r4, r4, #2
 8005c0a:	2600      	movs	r6, #0
 8005c0c:	42a6      	cmp	r6, r4
 8005c0e:	d109      	bne.n	8005c24 <__libc_init_array+0x24>
 8005c10:	4d0b      	ldr	r5, [pc, #44]	; (8005c40 <__libc_init_array+0x40>)
 8005c12:	4c0c      	ldr	r4, [pc, #48]	; (8005c44 <__libc_init_array+0x44>)
 8005c14:	f002 fea0 	bl	8008958 <_init>
 8005c18:	1b64      	subs	r4, r4, r5
 8005c1a:	10a4      	asrs	r4, r4, #2
 8005c1c:	2600      	movs	r6, #0
 8005c1e:	42a6      	cmp	r6, r4
 8005c20:	d105      	bne.n	8005c2e <__libc_init_array+0x2e>
 8005c22:	bd70      	pop	{r4, r5, r6, pc}
 8005c24:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c28:	4798      	blx	r3
 8005c2a:	3601      	adds	r6, #1
 8005c2c:	e7ee      	b.n	8005c0c <__libc_init_array+0xc>
 8005c2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c32:	4798      	blx	r3
 8005c34:	3601      	adds	r6, #1
 8005c36:	e7f2      	b.n	8005c1e <__libc_init_array+0x1e>
 8005c38:	08008fb4 	.word	0x08008fb4
 8005c3c:	08008fb4 	.word	0x08008fb4
 8005c40:	08008fb4 	.word	0x08008fb4
 8005c44:	08008fb8 	.word	0x08008fb8

08005c48 <memset>:
 8005c48:	4402      	add	r2, r0
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d100      	bne.n	8005c52 <memset+0xa>
 8005c50:	4770      	bx	lr
 8005c52:	f803 1b01 	strb.w	r1, [r3], #1
 8005c56:	e7f9      	b.n	8005c4c <memset+0x4>

08005c58 <__cvt>:
 8005c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c5c:	ec55 4b10 	vmov	r4, r5, d0
 8005c60:	2d00      	cmp	r5, #0
 8005c62:	460e      	mov	r6, r1
 8005c64:	4619      	mov	r1, r3
 8005c66:	462b      	mov	r3, r5
 8005c68:	bfbb      	ittet	lt
 8005c6a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005c6e:	461d      	movlt	r5, r3
 8005c70:	2300      	movge	r3, #0
 8005c72:	232d      	movlt	r3, #45	; 0x2d
 8005c74:	700b      	strb	r3, [r1, #0]
 8005c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c78:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005c7c:	4691      	mov	r9, r2
 8005c7e:	f023 0820 	bic.w	r8, r3, #32
 8005c82:	bfbc      	itt	lt
 8005c84:	4622      	movlt	r2, r4
 8005c86:	4614      	movlt	r4, r2
 8005c88:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c8c:	d005      	beq.n	8005c9a <__cvt+0x42>
 8005c8e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c92:	d100      	bne.n	8005c96 <__cvt+0x3e>
 8005c94:	3601      	adds	r6, #1
 8005c96:	2102      	movs	r1, #2
 8005c98:	e000      	b.n	8005c9c <__cvt+0x44>
 8005c9a:	2103      	movs	r1, #3
 8005c9c:	ab03      	add	r3, sp, #12
 8005c9e:	9301      	str	r3, [sp, #4]
 8005ca0:	ab02      	add	r3, sp, #8
 8005ca2:	9300      	str	r3, [sp, #0]
 8005ca4:	ec45 4b10 	vmov	d0, r4, r5
 8005ca8:	4653      	mov	r3, sl
 8005caa:	4632      	mov	r2, r6
 8005cac:	f000 fe18 	bl	80068e0 <_dtoa_r>
 8005cb0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005cb4:	4607      	mov	r7, r0
 8005cb6:	d102      	bne.n	8005cbe <__cvt+0x66>
 8005cb8:	f019 0f01 	tst.w	r9, #1
 8005cbc:	d022      	beq.n	8005d04 <__cvt+0xac>
 8005cbe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cc2:	eb07 0906 	add.w	r9, r7, r6
 8005cc6:	d110      	bne.n	8005cea <__cvt+0x92>
 8005cc8:	783b      	ldrb	r3, [r7, #0]
 8005cca:	2b30      	cmp	r3, #48	; 0x30
 8005ccc:	d10a      	bne.n	8005ce4 <__cvt+0x8c>
 8005cce:	2200      	movs	r2, #0
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	4620      	mov	r0, r4
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	f7fa ff1f 	bl	8000b18 <__aeabi_dcmpeq>
 8005cda:	b918      	cbnz	r0, 8005ce4 <__cvt+0x8c>
 8005cdc:	f1c6 0601 	rsb	r6, r6, #1
 8005ce0:	f8ca 6000 	str.w	r6, [sl]
 8005ce4:	f8da 3000 	ldr.w	r3, [sl]
 8005ce8:	4499      	add	r9, r3
 8005cea:	2200      	movs	r2, #0
 8005cec:	2300      	movs	r3, #0
 8005cee:	4620      	mov	r0, r4
 8005cf0:	4629      	mov	r1, r5
 8005cf2:	f7fa ff11 	bl	8000b18 <__aeabi_dcmpeq>
 8005cf6:	b108      	cbz	r0, 8005cfc <__cvt+0xa4>
 8005cf8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005cfc:	2230      	movs	r2, #48	; 0x30
 8005cfe:	9b03      	ldr	r3, [sp, #12]
 8005d00:	454b      	cmp	r3, r9
 8005d02:	d307      	bcc.n	8005d14 <__cvt+0xbc>
 8005d04:	9b03      	ldr	r3, [sp, #12]
 8005d06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d08:	1bdb      	subs	r3, r3, r7
 8005d0a:	4638      	mov	r0, r7
 8005d0c:	6013      	str	r3, [r2, #0]
 8005d0e:	b004      	add	sp, #16
 8005d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d14:	1c59      	adds	r1, r3, #1
 8005d16:	9103      	str	r1, [sp, #12]
 8005d18:	701a      	strb	r2, [r3, #0]
 8005d1a:	e7f0      	b.n	8005cfe <__cvt+0xa6>

08005d1c <__exponent>:
 8005d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2900      	cmp	r1, #0
 8005d22:	bfb8      	it	lt
 8005d24:	4249      	neglt	r1, r1
 8005d26:	f803 2b02 	strb.w	r2, [r3], #2
 8005d2a:	bfb4      	ite	lt
 8005d2c:	222d      	movlt	r2, #45	; 0x2d
 8005d2e:	222b      	movge	r2, #43	; 0x2b
 8005d30:	2909      	cmp	r1, #9
 8005d32:	7042      	strb	r2, [r0, #1]
 8005d34:	dd2a      	ble.n	8005d8c <__exponent+0x70>
 8005d36:	f10d 0407 	add.w	r4, sp, #7
 8005d3a:	46a4      	mov	ip, r4
 8005d3c:	270a      	movs	r7, #10
 8005d3e:	46a6      	mov	lr, r4
 8005d40:	460a      	mov	r2, r1
 8005d42:	fb91 f6f7 	sdiv	r6, r1, r7
 8005d46:	fb07 1516 	mls	r5, r7, r6, r1
 8005d4a:	3530      	adds	r5, #48	; 0x30
 8005d4c:	2a63      	cmp	r2, #99	; 0x63
 8005d4e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005d52:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005d56:	4631      	mov	r1, r6
 8005d58:	dcf1      	bgt.n	8005d3e <__exponent+0x22>
 8005d5a:	3130      	adds	r1, #48	; 0x30
 8005d5c:	f1ae 0502 	sub.w	r5, lr, #2
 8005d60:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005d64:	1c44      	adds	r4, r0, #1
 8005d66:	4629      	mov	r1, r5
 8005d68:	4561      	cmp	r1, ip
 8005d6a:	d30a      	bcc.n	8005d82 <__exponent+0x66>
 8005d6c:	f10d 0209 	add.w	r2, sp, #9
 8005d70:	eba2 020e 	sub.w	r2, r2, lr
 8005d74:	4565      	cmp	r5, ip
 8005d76:	bf88      	it	hi
 8005d78:	2200      	movhi	r2, #0
 8005d7a:	4413      	add	r3, r2
 8005d7c:	1a18      	subs	r0, r3, r0
 8005d7e:	b003      	add	sp, #12
 8005d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d86:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005d8a:	e7ed      	b.n	8005d68 <__exponent+0x4c>
 8005d8c:	2330      	movs	r3, #48	; 0x30
 8005d8e:	3130      	adds	r1, #48	; 0x30
 8005d90:	7083      	strb	r3, [r0, #2]
 8005d92:	70c1      	strb	r1, [r0, #3]
 8005d94:	1d03      	adds	r3, r0, #4
 8005d96:	e7f1      	b.n	8005d7c <__exponent+0x60>

08005d98 <_printf_float>:
 8005d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d9c:	ed2d 8b02 	vpush	{d8}
 8005da0:	b08d      	sub	sp, #52	; 0x34
 8005da2:	460c      	mov	r4, r1
 8005da4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005da8:	4616      	mov	r6, r2
 8005daa:	461f      	mov	r7, r3
 8005dac:	4605      	mov	r5, r0
 8005dae:	f001 fd3d 	bl	800782c <_localeconv_r>
 8005db2:	f8d0 a000 	ldr.w	sl, [r0]
 8005db6:	4650      	mov	r0, sl
 8005db8:	f7fa fa32 	bl	8000220 <strlen>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	930a      	str	r3, [sp, #40]	; 0x28
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	9305      	str	r3, [sp, #20]
 8005dc4:	f8d8 3000 	ldr.w	r3, [r8]
 8005dc8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005dcc:	3307      	adds	r3, #7
 8005dce:	f023 0307 	bic.w	r3, r3, #7
 8005dd2:	f103 0208 	add.w	r2, r3, #8
 8005dd6:	f8c8 2000 	str.w	r2, [r8]
 8005dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dde:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005de2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005de6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005dea:	9307      	str	r3, [sp, #28]
 8005dec:	f8cd 8018 	str.w	r8, [sp, #24]
 8005df0:	ee08 0a10 	vmov	s16, r0
 8005df4:	4b9f      	ldr	r3, [pc, #636]	; (8006074 <_printf_float+0x2dc>)
 8005df6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005dfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005dfe:	f7fa febd 	bl	8000b7c <__aeabi_dcmpun>
 8005e02:	bb88      	cbnz	r0, 8005e68 <_printf_float+0xd0>
 8005e04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e08:	4b9a      	ldr	r3, [pc, #616]	; (8006074 <_printf_float+0x2dc>)
 8005e0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e0e:	f7fa fe97 	bl	8000b40 <__aeabi_dcmple>
 8005e12:	bb48      	cbnz	r0, 8005e68 <_printf_float+0xd0>
 8005e14:	2200      	movs	r2, #0
 8005e16:	2300      	movs	r3, #0
 8005e18:	4640      	mov	r0, r8
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	f7fa fe86 	bl	8000b2c <__aeabi_dcmplt>
 8005e20:	b110      	cbz	r0, 8005e28 <_printf_float+0x90>
 8005e22:	232d      	movs	r3, #45	; 0x2d
 8005e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e28:	4b93      	ldr	r3, [pc, #588]	; (8006078 <_printf_float+0x2e0>)
 8005e2a:	4894      	ldr	r0, [pc, #592]	; (800607c <_printf_float+0x2e4>)
 8005e2c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005e30:	bf94      	ite	ls
 8005e32:	4698      	movls	r8, r3
 8005e34:	4680      	movhi	r8, r0
 8005e36:	2303      	movs	r3, #3
 8005e38:	6123      	str	r3, [r4, #16]
 8005e3a:	9b05      	ldr	r3, [sp, #20]
 8005e3c:	f023 0204 	bic.w	r2, r3, #4
 8005e40:	6022      	str	r2, [r4, #0]
 8005e42:	f04f 0900 	mov.w	r9, #0
 8005e46:	9700      	str	r7, [sp, #0]
 8005e48:	4633      	mov	r3, r6
 8005e4a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e4c:	4621      	mov	r1, r4
 8005e4e:	4628      	mov	r0, r5
 8005e50:	f000 f9d8 	bl	8006204 <_printf_common>
 8005e54:	3001      	adds	r0, #1
 8005e56:	f040 8090 	bne.w	8005f7a <_printf_float+0x1e2>
 8005e5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e5e:	b00d      	add	sp, #52	; 0x34
 8005e60:	ecbd 8b02 	vpop	{d8}
 8005e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e68:	4642      	mov	r2, r8
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	4640      	mov	r0, r8
 8005e6e:	4649      	mov	r1, r9
 8005e70:	f7fa fe84 	bl	8000b7c <__aeabi_dcmpun>
 8005e74:	b140      	cbz	r0, 8005e88 <_printf_float+0xf0>
 8005e76:	464b      	mov	r3, r9
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	bfbc      	itt	lt
 8005e7c:	232d      	movlt	r3, #45	; 0x2d
 8005e7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005e82:	487f      	ldr	r0, [pc, #508]	; (8006080 <_printf_float+0x2e8>)
 8005e84:	4b7f      	ldr	r3, [pc, #508]	; (8006084 <_printf_float+0x2ec>)
 8005e86:	e7d1      	b.n	8005e2c <_printf_float+0x94>
 8005e88:	6863      	ldr	r3, [r4, #4]
 8005e8a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005e8e:	9206      	str	r2, [sp, #24]
 8005e90:	1c5a      	adds	r2, r3, #1
 8005e92:	d13f      	bne.n	8005f14 <_printf_float+0x17c>
 8005e94:	2306      	movs	r3, #6
 8005e96:	6063      	str	r3, [r4, #4]
 8005e98:	9b05      	ldr	r3, [sp, #20]
 8005e9a:	6861      	ldr	r1, [r4, #4]
 8005e9c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	9303      	str	r3, [sp, #12]
 8005ea4:	ab0a      	add	r3, sp, #40	; 0x28
 8005ea6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005eaa:	ab09      	add	r3, sp, #36	; 0x24
 8005eac:	ec49 8b10 	vmov	d0, r8, r9
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	6022      	str	r2, [r4, #0]
 8005eb4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005eb8:	4628      	mov	r0, r5
 8005eba:	f7ff fecd 	bl	8005c58 <__cvt>
 8005ebe:	9b06      	ldr	r3, [sp, #24]
 8005ec0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ec2:	2b47      	cmp	r3, #71	; 0x47
 8005ec4:	4680      	mov	r8, r0
 8005ec6:	d108      	bne.n	8005eda <_printf_float+0x142>
 8005ec8:	1cc8      	adds	r0, r1, #3
 8005eca:	db02      	blt.n	8005ed2 <_printf_float+0x13a>
 8005ecc:	6863      	ldr	r3, [r4, #4]
 8005ece:	4299      	cmp	r1, r3
 8005ed0:	dd41      	ble.n	8005f56 <_printf_float+0x1be>
 8005ed2:	f1ab 0b02 	sub.w	fp, fp, #2
 8005ed6:	fa5f fb8b 	uxtb.w	fp, fp
 8005eda:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005ede:	d820      	bhi.n	8005f22 <_printf_float+0x18a>
 8005ee0:	3901      	subs	r1, #1
 8005ee2:	465a      	mov	r2, fp
 8005ee4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ee8:	9109      	str	r1, [sp, #36]	; 0x24
 8005eea:	f7ff ff17 	bl	8005d1c <__exponent>
 8005eee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ef0:	1813      	adds	r3, r2, r0
 8005ef2:	2a01      	cmp	r2, #1
 8005ef4:	4681      	mov	r9, r0
 8005ef6:	6123      	str	r3, [r4, #16]
 8005ef8:	dc02      	bgt.n	8005f00 <_printf_float+0x168>
 8005efa:	6822      	ldr	r2, [r4, #0]
 8005efc:	07d2      	lsls	r2, r2, #31
 8005efe:	d501      	bpl.n	8005f04 <_printf_float+0x16c>
 8005f00:	3301      	adds	r3, #1
 8005f02:	6123      	str	r3, [r4, #16]
 8005f04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d09c      	beq.n	8005e46 <_printf_float+0xae>
 8005f0c:	232d      	movs	r3, #45	; 0x2d
 8005f0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f12:	e798      	b.n	8005e46 <_printf_float+0xae>
 8005f14:	9a06      	ldr	r2, [sp, #24]
 8005f16:	2a47      	cmp	r2, #71	; 0x47
 8005f18:	d1be      	bne.n	8005e98 <_printf_float+0x100>
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d1bc      	bne.n	8005e98 <_printf_float+0x100>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e7b9      	b.n	8005e96 <_printf_float+0xfe>
 8005f22:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005f26:	d118      	bne.n	8005f5a <_printf_float+0x1c2>
 8005f28:	2900      	cmp	r1, #0
 8005f2a:	6863      	ldr	r3, [r4, #4]
 8005f2c:	dd0b      	ble.n	8005f46 <_printf_float+0x1ae>
 8005f2e:	6121      	str	r1, [r4, #16]
 8005f30:	b913      	cbnz	r3, 8005f38 <_printf_float+0x1a0>
 8005f32:	6822      	ldr	r2, [r4, #0]
 8005f34:	07d0      	lsls	r0, r2, #31
 8005f36:	d502      	bpl.n	8005f3e <_printf_float+0x1a6>
 8005f38:	3301      	adds	r3, #1
 8005f3a:	440b      	add	r3, r1
 8005f3c:	6123      	str	r3, [r4, #16]
 8005f3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f40:	f04f 0900 	mov.w	r9, #0
 8005f44:	e7de      	b.n	8005f04 <_printf_float+0x16c>
 8005f46:	b913      	cbnz	r3, 8005f4e <_printf_float+0x1b6>
 8005f48:	6822      	ldr	r2, [r4, #0]
 8005f4a:	07d2      	lsls	r2, r2, #31
 8005f4c:	d501      	bpl.n	8005f52 <_printf_float+0x1ba>
 8005f4e:	3302      	adds	r3, #2
 8005f50:	e7f4      	b.n	8005f3c <_printf_float+0x1a4>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e7f2      	b.n	8005f3c <_printf_float+0x1a4>
 8005f56:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005f5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f5c:	4299      	cmp	r1, r3
 8005f5e:	db05      	blt.n	8005f6c <_printf_float+0x1d4>
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	6121      	str	r1, [r4, #16]
 8005f64:	07d8      	lsls	r0, r3, #31
 8005f66:	d5ea      	bpl.n	8005f3e <_printf_float+0x1a6>
 8005f68:	1c4b      	adds	r3, r1, #1
 8005f6a:	e7e7      	b.n	8005f3c <_printf_float+0x1a4>
 8005f6c:	2900      	cmp	r1, #0
 8005f6e:	bfd4      	ite	le
 8005f70:	f1c1 0202 	rsble	r2, r1, #2
 8005f74:	2201      	movgt	r2, #1
 8005f76:	4413      	add	r3, r2
 8005f78:	e7e0      	b.n	8005f3c <_printf_float+0x1a4>
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	055a      	lsls	r2, r3, #21
 8005f7e:	d407      	bmi.n	8005f90 <_printf_float+0x1f8>
 8005f80:	6923      	ldr	r3, [r4, #16]
 8005f82:	4642      	mov	r2, r8
 8005f84:	4631      	mov	r1, r6
 8005f86:	4628      	mov	r0, r5
 8005f88:	47b8      	blx	r7
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d12c      	bne.n	8005fe8 <_printf_float+0x250>
 8005f8e:	e764      	b.n	8005e5a <_printf_float+0xc2>
 8005f90:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f94:	f240 80e0 	bls.w	8006158 <_printf_float+0x3c0>
 8005f98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	f7fa fdba 	bl	8000b18 <__aeabi_dcmpeq>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d034      	beq.n	8006012 <_printf_float+0x27a>
 8005fa8:	4a37      	ldr	r2, [pc, #220]	; (8006088 <_printf_float+0x2f0>)
 8005faa:	2301      	movs	r3, #1
 8005fac:	4631      	mov	r1, r6
 8005fae:	4628      	mov	r0, r5
 8005fb0:	47b8      	blx	r7
 8005fb2:	3001      	adds	r0, #1
 8005fb4:	f43f af51 	beq.w	8005e5a <_printf_float+0xc2>
 8005fb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	db02      	blt.n	8005fc6 <_printf_float+0x22e>
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	07d8      	lsls	r0, r3, #31
 8005fc4:	d510      	bpl.n	8005fe8 <_printf_float+0x250>
 8005fc6:	ee18 3a10 	vmov	r3, s16
 8005fca:	4652      	mov	r2, sl
 8005fcc:	4631      	mov	r1, r6
 8005fce:	4628      	mov	r0, r5
 8005fd0:	47b8      	blx	r7
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	f43f af41 	beq.w	8005e5a <_printf_float+0xc2>
 8005fd8:	f04f 0800 	mov.w	r8, #0
 8005fdc:	f104 091a 	add.w	r9, r4, #26
 8005fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	4543      	cmp	r3, r8
 8005fe6:	dc09      	bgt.n	8005ffc <_printf_float+0x264>
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	079b      	lsls	r3, r3, #30
 8005fec:	f100 8105 	bmi.w	80061fa <_printf_float+0x462>
 8005ff0:	68e0      	ldr	r0, [r4, #12]
 8005ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ff4:	4298      	cmp	r0, r3
 8005ff6:	bfb8      	it	lt
 8005ff8:	4618      	movlt	r0, r3
 8005ffa:	e730      	b.n	8005e5e <_printf_float+0xc6>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	464a      	mov	r2, r9
 8006000:	4631      	mov	r1, r6
 8006002:	4628      	mov	r0, r5
 8006004:	47b8      	blx	r7
 8006006:	3001      	adds	r0, #1
 8006008:	f43f af27 	beq.w	8005e5a <_printf_float+0xc2>
 800600c:	f108 0801 	add.w	r8, r8, #1
 8006010:	e7e6      	b.n	8005fe0 <_printf_float+0x248>
 8006012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006014:	2b00      	cmp	r3, #0
 8006016:	dc39      	bgt.n	800608c <_printf_float+0x2f4>
 8006018:	4a1b      	ldr	r2, [pc, #108]	; (8006088 <_printf_float+0x2f0>)
 800601a:	2301      	movs	r3, #1
 800601c:	4631      	mov	r1, r6
 800601e:	4628      	mov	r0, r5
 8006020:	47b8      	blx	r7
 8006022:	3001      	adds	r0, #1
 8006024:	f43f af19 	beq.w	8005e5a <_printf_float+0xc2>
 8006028:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800602c:	4313      	orrs	r3, r2
 800602e:	d102      	bne.n	8006036 <_printf_float+0x29e>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	07d9      	lsls	r1, r3, #31
 8006034:	d5d8      	bpl.n	8005fe8 <_printf_float+0x250>
 8006036:	ee18 3a10 	vmov	r3, s16
 800603a:	4652      	mov	r2, sl
 800603c:	4631      	mov	r1, r6
 800603e:	4628      	mov	r0, r5
 8006040:	47b8      	blx	r7
 8006042:	3001      	adds	r0, #1
 8006044:	f43f af09 	beq.w	8005e5a <_printf_float+0xc2>
 8006048:	f04f 0900 	mov.w	r9, #0
 800604c:	f104 0a1a 	add.w	sl, r4, #26
 8006050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006052:	425b      	negs	r3, r3
 8006054:	454b      	cmp	r3, r9
 8006056:	dc01      	bgt.n	800605c <_printf_float+0x2c4>
 8006058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800605a:	e792      	b.n	8005f82 <_printf_float+0x1ea>
 800605c:	2301      	movs	r3, #1
 800605e:	4652      	mov	r2, sl
 8006060:	4631      	mov	r1, r6
 8006062:	4628      	mov	r0, r5
 8006064:	47b8      	blx	r7
 8006066:	3001      	adds	r0, #1
 8006068:	f43f aef7 	beq.w	8005e5a <_printf_float+0xc2>
 800606c:	f109 0901 	add.w	r9, r9, #1
 8006070:	e7ee      	b.n	8006050 <_printf_float+0x2b8>
 8006072:	bf00      	nop
 8006074:	7fefffff 	.word	0x7fefffff
 8006078:	08008bd4 	.word	0x08008bd4
 800607c:	08008bd8 	.word	0x08008bd8
 8006080:	08008be0 	.word	0x08008be0
 8006084:	08008bdc 	.word	0x08008bdc
 8006088:	08008be4 	.word	0x08008be4
 800608c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800608e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006090:	429a      	cmp	r2, r3
 8006092:	bfa8      	it	ge
 8006094:	461a      	movge	r2, r3
 8006096:	2a00      	cmp	r2, #0
 8006098:	4691      	mov	r9, r2
 800609a:	dc37      	bgt.n	800610c <_printf_float+0x374>
 800609c:	f04f 0b00 	mov.w	fp, #0
 80060a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060a4:	f104 021a 	add.w	r2, r4, #26
 80060a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060aa:	9305      	str	r3, [sp, #20]
 80060ac:	eba3 0309 	sub.w	r3, r3, r9
 80060b0:	455b      	cmp	r3, fp
 80060b2:	dc33      	bgt.n	800611c <_printf_float+0x384>
 80060b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060b8:	429a      	cmp	r2, r3
 80060ba:	db3b      	blt.n	8006134 <_printf_float+0x39c>
 80060bc:	6823      	ldr	r3, [r4, #0]
 80060be:	07da      	lsls	r2, r3, #31
 80060c0:	d438      	bmi.n	8006134 <_printf_float+0x39c>
 80060c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060c4:	9a05      	ldr	r2, [sp, #20]
 80060c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060c8:	1a9a      	subs	r2, r3, r2
 80060ca:	eba3 0901 	sub.w	r9, r3, r1
 80060ce:	4591      	cmp	r9, r2
 80060d0:	bfa8      	it	ge
 80060d2:	4691      	movge	r9, r2
 80060d4:	f1b9 0f00 	cmp.w	r9, #0
 80060d8:	dc35      	bgt.n	8006146 <_printf_float+0x3ae>
 80060da:	f04f 0800 	mov.w	r8, #0
 80060de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060e2:	f104 0a1a 	add.w	sl, r4, #26
 80060e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060ea:	1a9b      	subs	r3, r3, r2
 80060ec:	eba3 0309 	sub.w	r3, r3, r9
 80060f0:	4543      	cmp	r3, r8
 80060f2:	f77f af79 	ble.w	8005fe8 <_printf_float+0x250>
 80060f6:	2301      	movs	r3, #1
 80060f8:	4652      	mov	r2, sl
 80060fa:	4631      	mov	r1, r6
 80060fc:	4628      	mov	r0, r5
 80060fe:	47b8      	blx	r7
 8006100:	3001      	adds	r0, #1
 8006102:	f43f aeaa 	beq.w	8005e5a <_printf_float+0xc2>
 8006106:	f108 0801 	add.w	r8, r8, #1
 800610a:	e7ec      	b.n	80060e6 <_printf_float+0x34e>
 800610c:	4613      	mov	r3, r2
 800610e:	4631      	mov	r1, r6
 8006110:	4642      	mov	r2, r8
 8006112:	4628      	mov	r0, r5
 8006114:	47b8      	blx	r7
 8006116:	3001      	adds	r0, #1
 8006118:	d1c0      	bne.n	800609c <_printf_float+0x304>
 800611a:	e69e      	b.n	8005e5a <_printf_float+0xc2>
 800611c:	2301      	movs	r3, #1
 800611e:	4631      	mov	r1, r6
 8006120:	4628      	mov	r0, r5
 8006122:	9205      	str	r2, [sp, #20]
 8006124:	47b8      	blx	r7
 8006126:	3001      	adds	r0, #1
 8006128:	f43f ae97 	beq.w	8005e5a <_printf_float+0xc2>
 800612c:	9a05      	ldr	r2, [sp, #20]
 800612e:	f10b 0b01 	add.w	fp, fp, #1
 8006132:	e7b9      	b.n	80060a8 <_printf_float+0x310>
 8006134:	ee18 3a10 	vmov	r3, s16
 8006138:	4652      	mov	r2, sl
 800613a:	4631      	mov	r1, r6
 800613c:	4628      	mov	r0, r5
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	d1be      	bne.n	80060c2 <_printf_float+0x32a>
 8006144:	e689      	b.n	8005e5a <_printf_float+0xc2>
 8006146:	9a05      	ldr	r2, [sp, #20]
 8006148:	464b      	mov	r3, r9
 800614a:	4442      	add	r2, r8
 800614c:	4631      	mov	r1, r6
 800614e:	4628      	mov	r0, r5
 8006150:	47b8      	blx	r7
 8006152:	3001      	adds	r0, #1
 8006154:	d1c1      	bne.n	80060da <_printf_float+0x342>
 8006156:	e680      	b.n	8005e5a <_printf_float+0xc2>
 8006158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800615a:	2a01      	cmp	r2, #1
 800615c:	dc01      	bgt.n	8006162 <_printf_float+0x3ca>
 800615e:	07db      	lsls	r3, r3, #31
 8006160:	d538      	bpl.n	80061d4 <_printf_float+0x43c>
 8006162:	2301      	movs	r3, #1
 8006164:	4642      	mov	r2, r8
 8006166:	4631      	mov	r1, r6
 8006168:	4628      	mov	r0, r5
 800616a:	47b8      	blx	r7
 800616c:	3001      	adds	r0, #1
 800616e:	f43f ae74 	beq.w	8005e5a <_printf_float+0xc2>
 8006172:	ee18 3a10 	vmov	r3, s16
 8006176:	4652      	mov	r2, sl
 8006178:	4631      	mov	r1, r6
 800617a:	4628      	mov	r0, r5
 800617c:	47b8      	blx	r7
 800617e:	3001      	adds	r0, #1
 8006180:	f43f ae6b 	beq.w	8005e5a <_printf_float+0xc2>
 8006184:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006188:	2200      	movs	r2, #0
 800618a:	2300      	movs	r3, #0
 800618c:	f7fa fcc4 	bl	8000b18 <__aeabi_dcmpeq>
 8006190:	b9d8      	cbnz	r0, 80061ca <_printf_float+0x432>
 8006192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006194:	f108 0201 	add.w	r2, r8, #1
 8006198:	3b01      	subs	r3, #1
 800619a:	4631      	mov	r1, r6
 800619c:	4628      	mov	r0, r5
 800619e:	47b8      	blx	r7
 80061a0:	3001      	adds	r0, #1
 80061a2:	d10e      	bne.n	80061c2 <_printf_float+0x42a>
 80061a4:	e659      	b.n	8005e5a <_printf_float+0xc2>
 80061a6:	2301      	movs	r3, #1
 80061a8:	4652      	mov	r2, sl
 80061aa:	4631      	mov	r1, r6
 80061ac:	4628      	mov	r0, r5
 80061ae:	47b8      	blx	r7
 80061b0:	3001      	adds	r0, #1
 80061b2:	f43f ae52 	beq.w	8005e5a <_printf_float+0xc2>
 80061b6:	f108 0801 	add.w	r8, r8, #1
 80061ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061bc:	3b01      	subs	r3, #1
 80061be:	4543      	cmp	r3, r8
 80061c0:	dcf1      	bgt.n	80061a6 <_printf_float+0x40e>
 80061c2:	464b      	mov	r3, r9
 80061c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80061c8:	e6dc      	b.n	8005f84 <_printf_float+0x1ec>
 80061ca:	f04f 0800 	mov.w	r8, #0
 80061ce:	f104 0a1a 	add.w	sl, r4, #26
 80061d2:	e7f2      	b.n	80061ba <_printf_float+0x422>
 80061d4:	2301      	movs	r3, #1
 80061d6:	4642      	mov	r2, r8
 80061d8:	e7df      	b.n	800619a <_printf_float+0x402>
 80061da:	2301      	movs	r3, #1
 80061dc:	464a      	mov	r2, r9
 80061de:	4631      	mov	r1, r6
 80061e0:	4628      	mov	r0, r5
 80061e2:	47b8      	blx	r7
 80061e4:	3001      	adds	r0, #1
 80061e6:	f43f ae38 	beq.w	8005e5a <_printf_float+0xc2>
 80061ea:	f108 0801 	add.w	r8, r8, #1
 80061ee:	68e3      	ldr	r3, [r4, #12]
 80061f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061f2:	1a5b      	subs	r3, r3, r1
 80061f4:	4543      	cmp	r3, r8
 80061f6:	dcf0      	bgt.n	80061da <_printf_float+0x442>
 80061f8:	e6fa      	b.n	8005ff0 <_printf_float+0x258>
 80061fa:	f04f 0800 	mov.w	r8, #0
 80061fe:	f104 0919 	add.w	r9, r4, #25
 8006202:	e7f4      	b.n	80061ee <_printf_float+0x456>

08006204 <_printf_common>:
 8006204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006208:	4616      	mov	r6, r2
 800620a:	4699      	mov	r9, r3
 800620c:	688a      	ldr	r2, [r1, #8]
 800620e:	690b      	ldr	r3, [r1, #16]
 8006210:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006214:	4293      	cmp	r3, r2
 8006216:	bfb8      	it	lt
 8006218:	4613      	movlt	r3, r2
 800621a:	6033      	str	r3, [r6, #0]
 800621c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006220:	4607      	mov	r7, r0
 8006222:	460c      	mov	r4, r1
 8006224:	b10a      	cbz	r2, 800622a <_printf_common+0x26>
 8006226:	3301      	adds	r3, #1
 8006228:	6033      	str	r3, [r6, #0]
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	0699      	lsls	r1, r3, #26
 800622e:	bf42      	ittt	mi
 8006230:	6833      	ldrmi	r3, [r6, #0]
 8006232:	3302      	addmi	r3, #2
 8006234:	6033      	strmi	r3, [r6, #0]
 8006236:	6825      	ldr	r5, [r4, #0]
 8006238:	f015 0506 	ands.w	r5, r5, #6
 800623c:	d106      	bne.n	800624c <_printf_common+0x48>
 800623e:	f104 0a19 	add.w	sl, r4, #25
 8006242:	68e3      	ldr	r3, [r4, #12]
 8006244:	6832      	ldr	r2, [r6, #0]
 8006246:	1a9b      	subs	r3, r3, r2
 8006248:	42ab      	cmp	r3, r5
 800624a:	dc26      	bgt.n	800629a <_printf_common+0x96>
 800624c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006250:	1e13      	subs	r3, r2, #0
 8006252:	6822      	ldr	r2, [r4, #0]
 8006254:	bf18      	it	ne
 8006256:	2301      	movne	r3, #1
 8006258:	0692      	lsls	r2, r2, #26
 800625a:	d42b      	bmi.n	80062b4 <_printf_common+0xb0>
 800625c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006260:	4649      	mov	r1, r9
 8006262:	4638      	mov	r0, r7
 8006264:	47c0      	blx	r8
 8006266:	3001      	adds	r0, #1
 8006268:	d01e      	beq.n	80062a8 <_printf_common+0xa4>
 800626a:	6823      	ldr	r3, [r4, #0]
 800626c:	68e5      	ldr	r5, [r4, #12]
 800626e:	6832      	ldr	r2, [r6, #0]
 8006270:	f003 0306 	and.w	r3, r3, #6
 8006274:	2b04      	cmp	r3, #4
 8006276:	bf08      	it	eq
 8006278:	1aad      	subeq	r5, r5, r2
 800627a:	68a3      	ldr	r3, [r4, #8]
 800627c:	6922      	ldr	r2, [r4, #16]
 800627e:	bf0c      	ite	eq
 8006280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006284:	2500      	movne	r5, #0
 8006286:	4293      	cmp	r3, r2
 8006288:	bfc4      	itt	gt
 800628a:	1a9b      	subgt	r3, r3, r2
 800628c:	18ed      	addgt	r5, r5, r3
 800628e:	2600      	movs	r6, #0
 8006290:	341a      	adds	r4, #26
 8006292:	42b5      	cmp	r5, r6
 8006294:	d11a      	bne.n	80062cc <_printf_common+0xc8>
 8006296:	2000      	movs	r0, #0
 8006298:	e008      	b.n	80062ac <_printf_common+0xa8>
 800629a:	2301      	movs	r3, #1
 800629c:	4652      	mov	r2, sl
 800629e:	4649      	mov	r1, r9
 80062a0:	4638      	mov	r0, r7
 80062a2:	47c0      	blx	r8
 80062a4:	3001      	adds	r0, #1
 80062a6:	d103      	bne.n	80062b0 <_printf_common+0xac>
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b0:	3501      	adds	r5, #1
 80062b2:	e7c6      	b.n	8006242 <_printf_common+0x3e>
 80062b4:	18e1      	adds	r1, r4, r3
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	2030      	movs	r0, #48	; 0x30
 80062ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062be:	4422      	add	r2, r4
 80062c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062c8:	3302      	adds	r3, #2
 80062ca:	e7c7      	b.n	800625c <_printf_common+0x58>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4622      	mov	r2, r4
 80062d0:	4649      	mov	r1, r9
 80062d2:	4638      	mov	r0, r7
 80062d4:	47c0      	blx	r8
 80062d6:	3001      	adds	r0, #1
 80062d8:	d0e6      	beq.n	80062a8 <_printf_common+0xa4>
 80062da:	3601      	adds	r6, #1
 80062dc:	e7d9      	b.n	8006292 <_printf_common+0x8e>
	...

080062e0 <_printf_i>:
 80062e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062e4:	7e0f      	ldrb	r7, [r1, #24]
 80062e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062e8:	2f78      	cmp	r7, #120	; 0x78
 80062ea:	4691      	mov	r9, r2
 80062ec:	4680      	mov	r8, r0
 80062ee:	460c      	mov	r4, r1
 80062f0:	469a      	mov	sl, r3
 80062f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062f6:	d807      	bhi.n	8006308 <_printf_i+0x28>
 80062f8:	2f62      	cmp	r7, #98	; 0x62
 80062fa:	d80a      	bhi.n	8006312 <_printf_i+0x32>
 80062fc:	2f00      	cmp	r7, #0
 80062fe:	f000 80d8 	beq.w	80064b2 <_printf_i+0x1d2>
 8006302:	2f58      	cmp	r7, #88	; 0x58
 8006304:	f000 80a3 	beq.w	800644e <_printf_i+0x16e>
 8006308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800630c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006310:	e03a      	b.n	8006388 <_printf_i+0xa8>
 8006312:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006316:	2b15      	cmp	r3, #21
 8006318:	d8f6      	bhi.n	8006308 <_printf_i+0x28>
 800631a:	a101      	add	r1, pc, #4	; (adr r1, 8006320 <_printf_i+0x40>)
 800631c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006320:	08006379 	.word	0x08006379
 8006324:	0800638d 	.word	0x0800638d
 8006328:	08006309 	.word	0x08006309
 800632c:	08006309 	.word	0x08006309
 8006330:	08006309 	.word	0x08006309
 8006334:	08006309 	.word	0x08006309
 8006338:	0800638d 	.word	0x0800638d
 800633c:	08006309 	.word	0x08006309
 8006340:	08006309 	.word	0x08006309
 8006344:	08006309 	.word	0x08006309
 8006348:	08006309 	.word	0x08006309
 800634c:	08006499 	.word	0x08006499
 8006350:	080063bd 	.word	0x080063bd
 8006354:	0800647b 	.word	0x0800647b
 8006358:	08006309 	.word	0x08006309
 800635c:	08006309 	.word	0x08006309
 8006360:	080064bb 	.word	0x080064bb
 8006364:	08006309 	.word	0x08006309
 8006368:	080063bd 	.word	0x080063bd
 800636c:	08006309 	.word	0x08006309
 8006370:	08006309 	.word	0x08006309
 8006374:	08006483 	.word	0x08006483
 8006378:	682b      	ldr	r3, [r5, #0]
 800637a:	1d1a      	adds	r2, r3, #4
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	602a      	str	r2, [r5, #0]
 8006380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006384:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006388:	2301      	movs	r3, #1
 800638a:	e0a3      	b.n	80064d4 <_printf_i+0x1f4>
 800638c:	6820      	ldr	r0, [r4, #0]
 800638e:	6829      	ldr	r1, [r5, #0]
 8006390:	0606      	lsls	r6, r0, #24
 8006392:	f101 0304 	add.w	r3, r1, #4
 8006396:	d50a      	bpl.n	80063ae <_printf_i+0xce>
 8006398:	680e      	ldr	r6, [r1, #0]
 800639a:	602b      	str	r3, [r5, #0]
 800639c:	2e00      	cmp	r6, #0
 800639e:	da03      	bge.n	80063a8 <_printf_i+0xc8>
 80063a0:	232d      	movs	r3, #45	; 0x2d
 80063a2:	4276      	negs	r6, r6
 80063a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063a8:	485e      	ldr	r0, [pc, #376]	; (8006524 <_printf_i+0x244>)
 80063aa:	230a      	movs	r3, #10
 80063ac:	e019      	b.n	80063e2 <_printf_i+0x102>
 80063ae:	680e      	ldr	r6, [r1, #0]
 80063b0:	602b      	str	r3, [r5, #0]
 80063b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063b6:	bf18      	it	ne
 80063b8:	b236      	sxthne	r6, r6
 80063ba:	e7ef      	b.n	800639c <_printf_i+0xbc>
 80063bc:	682b      	ldr	r3, [r5, #0]
 80063be:	6820      	ldr	r0, [r4, #0]
 80063c0:	1d19      	adds	r1, r3, #4
 80063c2:	6029      	str	r1, [r5, #0]
 80063c4:	0601      	lsls	r1, r0, #24
 80063c6:	d501      	bpl.n	80063cc <_printf_i+0xec>
 80063c8:	681e      	ldr	r6, [r3, #0]
 80063ca:	e002      	b.n	80063d2 <_printf_i+0xf2>
 80063cc:	0646      	lsls	r6, r0, #25
 80063ce:	d5fb      	bpl.n	80063c8 <_printf_i+0xe8>
 80063d0:	881e      	ldrh	r6, [r3, #0]
 80063d2:	4854      	ldr	r0, [pc, #336]	; (8006524 <_printf_i+0x244>)
 80063d4:	2f6f      	cmp	r7, #111	; 0x6f
 80063d6:	bf0c      	ite	eq
 80063d8:	2308      	moveq	r3, #8
 80063da:	230a      	movne	r3, #10
 80063dc:	2100      	movs	r1, #0
 80063de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063e2:	6865      	ldr	r5, [r4, #4]
 80063e4:	60a5      	str	r5, [r4, #8]
 80063e6:	2d00      	cmp	r5, #0
 80063e8:	bfa2      	ittt	ge
 80063ea:	6821      	ldrge	r1, [r4, #0]
 80063ec:	f021 0104 	bicge.w	r1, r1, #4
 80063f0:	6021      	strge	r1, [r4, #0]
 80063f2:	b90e      	cbnz	r6, 80063f8 <_printf_i+0x118>
 80063f4:	2d00      	cmp	r5, #0
 80063f6:	d04d      	beq.n	8006494 <_printf_i+0x1b4>
 80063f8:	4615      	mov	r5, r2
 80063fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80063fe:	fb03 6711 	mls	r7, r3, r1, r6
 8006402:	5dc7      	ldrb	r7, [r0, r7]
 8006404:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006408:	4637      	mov	r7, r6
 800640a:	42bb      	cmp	r3, r7
 800640c:	460e      	mov	r6, r1
 800640e:	d9f4      	bls.n	80063fa <_printf_i+0x11a>
 8006410:	2b08      	cmp	r3, #8
 8006412:	d10b      	bne.n	800642c <_printf_i+0x14c>
 8006414:	6823      	ldr	r3, [r4, #0]
 8006416:	07de      	lsls	r6, r3, #31
 8006418:	d508      	bpl.n	800642c <_printf_i+0x14c>
 800641a:	6923      	ldr	r3, [r4, #16]
 800641c:	6861      	ldr	r1, [r4, #4]
 800641e:	4299      	cmp	r1, r3
 8006420:	bfde      	ittt	le
 8006422:	2330      	movle	r3, #48	; 0x30
 8006424:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006428:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800642c:	1b52      	subs	r2, r2, r5
 800642e:	6122      	str	r2, [r4, #16]
 8006430:	f8cd a000 	str.w	sl, [sp]
 8006434:	464b      	mov	r3, r9
 8006436:	aa03      	add	r2, sp, #12
 8006438:	4621      	mov	r1, r4
 800643a:	4640      	mov	r0, r8
 800643c:	f7ff fee2 	bl	8006204 <_printf_common>
 8006440:	3001      	adds	r0, #1
 8006442:	d14c      	bne.n	80064de <_printf_i+0x1fe>
 8006444:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006448:	b004      	add	sp, #16
 800644a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800644e:	4835      	ldr	r0, [pc, #212]	; (8006524 <_printf_i+0x244>)
 8006450:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006454:	6829      	ldr	r1, [r5, #0]
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	f851 6b04 	ldr.w	r6, [r1], #4
 800645c:	6029      	str	r1, [r5, #0]
 800645e:	061d      	lsls	r5, r3, #24
 8006460:	d514      	bpl.n	800648c <_printf_i+0x1ac>
 8006462:	07df      	lsls	r7, r3, #31
 8006464:	bf44      	itt	mi
 8006466:	f043 0320 	orrmi.w	r3, r3, #32
 800646a:	6023      	strmi	r3, [r4, #0]
 800646c:	b91e      	cbnz	r6, 8006476 <_printf_i+0x196>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	f023 0320 	bic.w	r3, r3, #32
 8006474:	6023      	str	r3, [r4, #0]
 8006476:	2310      	movs	r3, #16
 8006478:	e7b0      	b.n	80063dc <_printf_i+0xfc>
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	f043 0320 	orr.w	r3, r3, #32
 8006480:	6023      	str	r3, [r4, #0]
 8006482:	2378      	movs	r3, #120	; 0x78
 8006484:	4828      	ldr	r0, [pc, #160]	; (8006528 <_printf_i+0x248>)
 8006486:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800648a:	e7e3      	b.n	8006454 <_printf_i+0x174>
 800648c:	0659      	lsls	r1, r3, #25
 800648e:	bf48      	it	mi
 8006490:	b2b6      	uxthmi	r6, r6
 8006492:	e7e6      	b.n	8006462 <_printf_i+0x182>
 8006494:	4615      	mov	r5, r2
 8006496:	e7bb      	b.n	8006410 <_printf_i+0x130>
 8006498:	682b      	ldr	r3, [r5, #0]
 800649a:	6826      	ldr	r6, [r4, #0]
 800649c:	6961      	ldr	r1, [r4, #20]
 800649e:	1d18      	adds	r0, r3, #4
 80064a0:	6028      	str	r0, [r5, #0]
 80064a2:	0635      	lsls	r5, r6, #24
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	d501      	bpl.n	80064ac <_printf_i+0x1cc>
 80064a8:	6019      	str	r1, [r3, #0]
 80064aa:	e002      	b.n	80064b2 <_printf_i+0x1d2>
 80064ac:	0670      	lsls	r0, r6, #25
 80064ae:	d5fb      	bpl.n	80064a8 <_printf_i+0x1c8>
 80064b0:	8019      	strh	r1, [r3, #0]
 80064b2:	2300      	movs	r3, #0
 80064b4:	6123      	str	r3, [r4, #16]
 80064b6:	4615      	mov	r5, r2
 80064b8:	e7ba      	b.n	8006430 <_printf_i+0x150>
 80064ba:	682b      	ldr	r3, [r5, #0]
 80064bc:	1d1a      	adds	r2, r3, #4
 80064be:	602a      	str	r2, [r5, #0]
 80064c0:	681d      	ldr	r5, [r3, #0]
 80064c2:	6862      	ldr	r2, [r4, #4]
 80064c4:	2100      	movs	r1, #0
 80064c6:	4628      	mov	r0, r5
 80064c8:	f7f9 feb2 	bl	8000230 <memchr>
 80064cc:	b108      	cbz	r0, 80064d2 <_printf_i+0x1f2>
 80064ce:	1b40      	subs	r0, r0, r5
 80064d0:	6060      	str	r0, [r4, #4]
 80064d2:	6863      	ldr	r3, [r4, #4]
 80064d4:	6123      	str	r3, [r4, #16]
 80064d6:	2300      	movs	r3, #0
 80064d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064dc:	e7a8      	b.n	8006430 <_printf_i+0x150>
 80064de:	6923      	ldr	r3, [r4, #16]
 80064e0:	462a      	mov	r2, r5
 80064e2:	4649      	mov	r1, r9
 80064e4:	4640      	mov	r0, r8
 80064e6:	47d0      	blx	sl
 80064e8:	3001      	adds	r0, #1
 80064ea:	d0ab      	beq.n	8006444 <_printf_i+0x164>
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	079b      	lsls	r3, r3, #30
 80064f0:	d413      	bmi.n	800651a <_printf_i+0x23a>
 80064f2:	68e0      	ldr	r0, [r4, #12]
 80064f4:	9b03      	ldr	r3, [sp, #12]
 80064f6:	4298      	cmp	r0, r3
 80064f8:	bfb8      	it	lt
 80064fa:	4618      	movlt	r0, r3
 80064fc:	e7a4      	b.n	8006448 <_printf_i+0x168>
 80064fe:	2301      	movs	r3, #1
 8006500:	4632      	mov	r2, r6
 8006502:	4649      	mov	r1, r9
 8006504:	4640      	mov	r0, r8
 8006506:	47d0      	blx	sl
 8006508:	3001      	adds	r0, #1
 800650a:	d09b      	beq.n	8006444 <_printf_i+0x164>
 800650c:	3501      	adds	r5, #1
 800650e:	68e3      	ldr	r3, [r4, #12]
 8006510:	9903      	ldr	r1, [sp, #12]
 8006512:	1a5b      	subs	r3, r3, r1
 8006514:	42ab      	cmp	r3, r5
 8006516:	dcf2      	bgt.n	80064fe <_printf_i+0x21e>
 8006518:	e7eb      	b.n	80064f2 <_printf_i+0x212>
 800651a:	2500      	movs	r5, #0
 800651c:	f104 0619 	add.w	r6, r4, #25
 8006520:	e7f5      	b.n	800650e <_printf_i+0x22e>
 8006522:	bf00      	nop
 8006524:	08008be6 	.word	0x08008be6
 8006528:	08008bf7 	.word	0x08008bf7

0800652c <iprintf>:
 800652c:	b40f      	push	{r0, r1, r2, r3}
 800652e:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <iprintf+0x2c>)
 8006530:	b513      	push	{r0, r1, r4, lr}
 8006532:	681c      	ldr	r4, [r3, #0]
 8006534:	b124      	cbz	r4, 8006540 <iprintf+0x14>
 8006536:	69a3      	ldr	r3, [r4, #24]
 8006538:	b913      	cbnz	r3, 8006540 <iprintf+0x14>
 800653a:	4620      	mov	r0, r4
 800653c:	f001 f8d8 	bl	80076f0 <__sinit>
 8006540:	ab05      	add	r3, sp, #20
 8006542:	9a04      	ldr	r2, [sp, #16]
 8006544:	68a1      	ldr	r1, [r4, #8]
 8006546:	9301      	str	r3, [sp, #4]
 8006548:	4620      	mov	r0, r4
 800654a:	f001 fe95 	bl	8008278 <_vfiprintf_r>
 800654e:	b002      	add	sp, #8
 8006550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006554:	b004      	add	sp, #16
 8006556:	4770      	bx	lr
 8006558:	2000000c 	.word	0x2000000c

0800655c <_puts_r>:
 800655c:	b570      	push	{r4, r5, r6, lr}
 800655e:	460e      	mov	r6, r1
 8006560:	4605      	mov	r5, r0
 8006562:	b118      	cbz	r0, 800656c <_puts_r+0x10>
 8006564:	6983      	ldr	r3, [r0, #24]
 8006566:	b90b      	cbnz	r3, 800656c <_puts_r+0x10>
 8006568:	f001 f8c2 	bl	80076f0 <__sinit>
 800656c:	69ab      	ldr	r3, [r5, #24]
 800656e:	68ac      	ldr	r4, [r5, #8]
 8006570:	b913      	cbnz	r3, 8006578 <_puts_r+0x1c>
 8006572:	4628      	mov	r0, r5
 8006574:	f001 f8bc 	bl	80076f0 <__sinit>
 8006578:	4b2c      	ldr	r3, [pc, #176]	; (800662c <_puts_r+0xd0>)
 800657a:	429c      	cmp	r4, r3
 800657c:	d120      	bne.n	80065c0 <_puts_r+0x64>
 800657e:	686c      	ldr	r4, [r5, #4]
 8006580:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006582:	07db      	lsls	r3, r3, #31
 8006584:	d405      	bmi.n	8006592 <_puts_r+0x36>
 8006586:	89a3      	ldrh	r3, [r4, #12]
 8006588:	0598      	lsls	r0, r3, #22
 800658a:	d402      	bmi.n	8006592 <_puts_r+0x36>
 800658c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800658e:	f001 f952 	bl	8007836 <__retarget_lock_acquire_recursive>
 8006592:	89a3      	ldrh	r3, [r4, #12]
 8006594:	0719      	lsls	r1, r3, #28
 8006596:	d51d      	bpl.n	80065d4 <_puts_r+0x78>
 8006598:	6923      	ldr	r3, [r4, #16]
 800659a:	b1db      	cbz	r3, 80065d4 <_puts_r+0x78>
 800659c:	3e01      	subs	r6, #1
 800659e:	68a3      	ldr	r3, [r4, #8]
 80065a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80065a4:	3b01      	subs	r3, #1
 80065a6:	60a3      	str	r3, [r4, #8]
 80065a8:	bb39      	cbnz	r1, 80065fa <_puts_r+0x9e>
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	da38      	bge.n	8006620 <_puts_r+0xc4>
 80065ae:	4622      	mov	r2, r4
 80065b0:	210a      	movs	r1, #10
 80065b2:	4628      	mov	r0, r5
 80065b4:	f000 f848 	bl	8006648 <__swbuf_r>
 80065b8:	3001      	adds	r0, #1
 80065ba:	d011      	beq.n	80065e0 <_puts_r+0x84>
 80065bc:	250a      	movs	r5, #10
 80065be:	e011      	b.n	80065e4 <_puts_r+0x88>
 80065c0:	4b1b      	ldr	r3, [pc, #108]	; (8006630 <_puts_r+0xd4>)
 80065c2:	429c      	cmp	r4, r3
 80065c4:	d101      	bne.n	80065ca <_puts_r+0x6e>
 80065c6:	68ac      	ldr	r4, [r5, #8]
 80065c8:	e7da      	b.n	8006580 <_puts_r+0x24>
 80065ca:	4b1a      	ldr	r3, [pc, #104]	; (8006634 <_puts_r+0xd8>)
 80065cc:	429c      	cmp	r4, r3
 80065ce:	bf08      	it	eq
 80065d0:	68ec      	ldreq	r4, [r5, #12]
 80065d2:	e7d5      	b.n	8006580 <_puts_r+0x24>
 80065d4:	4621      	mov	r1, r4
 80065d6:	4628      	mov	r0, r5
 80065d8:	f000 f888 	bl	80066ec <__swsetup_r>
 80065dc:	2800      	cmp	r0, #0
 80065de:	d0dd      	beq.n	800659c <_puts_r+0x40>
 80065e0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80065e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065e6:	07da      	lsls	r2, r3, #31
 80065e8:	d405      	bmi.n	80065f6 <_puts_r+0x9a>
 80065ea:	89a3      	ldrh	r3, [r4, #12]
 80065ec:	059b      	lsls	r3, r3, #22
 80065ee:	d402      	bmi.n	80065f6 <_puts_r+0x9a>
 80065f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065f2:	f001 f921 	bl	8007838 <__retarget_lock_release_recursive>
 80065f6:	4628      	mov	r0, r5
 80065f8:	bd70      	pop	{r4, r5, r6, pc}
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	da04      	bge.n	8006608 <_puts_r+0xac>
 80065fe:	69a2      	ldr	r2, [r4, #24]
 8006600:	429a      	cmp	r2, r3
 8006602:	dc06      	bgt.n	8006612 <_puts_r+0xb6>
 8006604:	290a      	cmp	r1, #10
 8006606:	d004      	beq.n	8006612 <_puts_r+0xb6>
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	1c5a      	adds	r2, r3, #1
 800660c:	6022      	str	r2, [r4, #0]
 800660e:	7019      	strb	r1, [r3, #0]
 8006610:	e7c5      	b.n	800659e <_puts_r+0x42>
 8006612:	4622      	mov	r2, r4
 8006614:	4628      	mov	r0, r5
 8006616:	f000 f817 	bl	8006648 <__swbuf_r>
 800661a:	3001      	adds	r0, #1
 800661c:	d1bf      	bne.n	800659e <_puts_r+0x42>
 800661e:	e7df      	b.n	80065e0 <_puts_r+0x84>
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	250a      	movs	r5, #10
 8006624:	1c5a      	adds	r2, r3, #1
 8006626:	6022      	str	r2, [r4, #0]
 8006628:	701d      	strb	r5, [r3, #0]
 800662a:	e7db      	b.n	80065e4 <_puts_r+0x88>
 800662c:	08008cb8 	.word	0x08008cb8
 8006630:	08008cd8 	.word	0x08008cd8
 8006634:	08008c98 	.word	0x08008c98

08006638 <puts>:
 8006638:	4b02      	ldr	r3, [pc, #8]	; (8006644 <puts+0xc>)
 800663a:	4601      	mov	r1, r0
 800663c:	6818      	ldr	r0, [r3, #0]
 800663e:	f7ff bf8d 	b.w	800655c <_puts_r>
 8006642:	bf00      	nop
 8006644:	2000000c 	.word	0x2000000c

08006648 <__swbuf_r>:
 8006648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800664a:	460e      	mov	r6, r1
 800664c:	4614      	mov	r4, r2
 800664e:	4605      	mov	r5, r0
 8006650:	b118      	cbz	r0, 800665a <__swbuf_r+0x12>
 8006652:	6983      	ldr	r3, [r0, #24]
 8006654:	b90b      	cbnz	r3, 800665a <__swbuf_r+0x12>
 8006656:	f001 f84b 	bl	80076f0 <__sinit>
 800665a:	4b21      	ldr	r3, [pc, #132]	; (80066e0 <__swbuf_r+0x98>)
 800665c:	429c      	cmp	r4, r3
 800665e:	d12b      	bne.n	80066b8 <__swbuf_r+0x70>
 8006660:	686c      	ldr	r4, [r5, #4]
 8006662:	69a3      	ldr	r3, [r4, #24]
 8006664:	60a3      	str	r3, [r4, #8]
 8006666:	89a3      	ldrh	r3, [r4, #12]
 8006668:	071a      	lsls	r2, r3, #28
 800666a:	d52f      	bpl.n	80066cc <__swbuf_r+0x84>
 800666c:	6923      	ldr	r3, [r4, #16]
 800666e:	b36b      	cbz	r3, 80066cc <__swbuf_r+0x84>
 8006670:	6923      	ldr	r3, [r4, #16]
 8006672:	6820      	ldr	r0, [r4, #0]
 8006674:	1ac0      	subs	r0, r0, r3
 8006676:	6963      	ldr	r3, [r4, #20]
 8006678:	b2f6      	uxtb	r6, r6
 800667a:	4283      	cmp	r3, r0
 800667c:	4637      	mov	r7, r6
 800667e:	dc04      	bgt.n	800668a <__swbuf_r+0x42>
 8006680:	4621      	mov	r1, r4
 8006682:	4628      	mov	r0, r5
 8006684:	f000 ffa0 	bl	80075c8 <_fflush_r>
 8006688:	bb30      	cbnz	r0, 80066d8 <__swbuf_r+0x90>
 800668a:	68a3      	ldr	r3, [r4, #8]
 800668c:	3b01      	subs	r3, #1
 800668e:	60a3      	str	r3, [r4, #8]
 8006690:	6823      	ldr	r3, [r4, #0]
 8006692:	1c5a      	adds	r2, r3, #1
 8006694:	6022      	str	r2, [r4, #0]
 8006696:	701e      	strb	r6, [r3, #0]
 8006698:	6963      	ldr	r3, [r4, #20]
 800669a:	3001      	adds	r0, #1
 800669c:	4283      	cmp	r3, r0
 800669e:	d004      	beq.n	80066aa <__swbuf_r+0x62>
 80066a0:	89a3      	ldrh	r3, [r4, #12]
 80066a2:	07db      	lsls	r3, r3, #31
 80066a4:	d506      	bpl.n	80066b4 <__swbuf_r+0x6c>
 80066a6:	2e0a      	cmp	r6, #10
 80066a8:	d104      	bne.n	80066b4 <__swbuf_r+0x6c>
 80066aa:	4621      	mov	r1, r4
 80066ac:	4628      	mov	r0, r5
 80066ae:	f000 ff8b 	bl	80075c8 <_fflush_r>
 80066b2:	b988      	cbnz	r0, 80066d8 <__swbuf_r+0x90>
 80066b4:	4638      	mov	r0, r7
 80066b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066b8:	4b0a      	ldr	r3, [pc, #40]	; (80066e4 <__swbuf_r+0x9c>)
 80066ba:	429c      	cmp	r4, r3
 80066bc:	d101      	bne.n	80066c2 <__swbuf_r+0x7a>
 80066be:	68ac      	ldr	r4, [r5, #8]
 80066c0:	e7cf      	b.n	8006662 <__swbuf_r+0x1a>
 80066c2:	4b09      	ldr	r3, [pc, #36]	; (80066e8 <__swbuf_r+0xa0>)
 80066c4:	429c      	cmp	r4, r3
 80066c6:	bf08      	it	eq
 80066c8:	68ec      	ldreq	r4, [r5, #12]
 80066ca:	e7ca      	b.n	8006662 <__swbuf_r+0x1a>
 80066cc:	4621      	mov	r1, r4
 80066ce:	4628      	mov	r0, r5
 80066d0:	f000 f80c 	bl	80066ec <__swsetup_r>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	d0cb      	beq.n	8006670 <__swbuf_r+0x28>
 80066d8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80066dc:	e7ea      	b.n	80066b4 <__swbuf_r+0x6c>
 80066de:	bf00      	nop
 80066e0:	08008cb8 	.word	0x08008cb8
 80066e4:	08008cd8 	.word	0x08008cd8
 80066e8:	08008c98 	.word	0x08008c98

080066ec <__swsetup_r>:
 80066ec:	4b32      	ldr	r3, [pc, #200]	; (80067b8 <__swsetup_r+0xcc>)
 80066ee:	b570      	push	{r4, r5, r6, lr}
 80066f0:	681d      	ldr	r5, [r3, #0]
 80066f2:	4606      	mov	r6, r0
 80066f4:	460c      	mov	r4, r1
 80066f6:	b125      	cbz	r5, 8006702 <__swsetup_r+0x16>
 80066f8:	69ab      	ldr	r3, [r5, #24]
 80066fa:	b913      	cbnz	r3, 8006702 <__swsetup_r+0x16>
 80066fc:	4628      	mov	r0, r5
 80066fe:	f000 fff7 	bl	80076f0 <__sinit>
 8006702:	4b2e      	ldr	r3, [pc, #184]	; (80067bc <__swsetup_r+0xd0>)
 8006704:	429c      	cmp	r4, r3
 8006706:	d10f      	bne.n	8006728 <__swsetup_r+0x3c>
 8006708:	686c      	ldr	r4, [r5, #4]
 800670a:	89a3      	ldrh	r3, [r4, #12]
 800670c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006710:	0719      	lsls	r1, r3, #28
 8006712:	d42c      	bmi.n	800676e <__swsetup_r+0x82>
 8006714:	06dd      	lsls	r5, r3, #27
 8006716:	d411      	bmi.n	800673c <__swsetup_r+0x50>
 8006718:	2309      	movs	r3, #9
 800671a:	6033      	str	r3, [r6, #0]
 800671c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006720:	81a3      	strh	r3, [r4, #12]
 8006722:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006726:	e03e      	b.n	80067a6 <__swsetup_r+0xba>
 8006728:	4b25      	ldr	r3, [pc, #148]	; (80067c0 <__swsetup_r+0xd4>)
 800672a:	429c      	cmp	r4, r3
 800672c:	d101      	bne.n	8006732 <__swsetup_r+0x46>
 800672e:	68ac      	ldr	r4, [r5, #8]
 8006730:	e7eb      	b.n	800670a <__swsetup_r+0x1e>
 8006732:	4b24      	ldr	r3, [pc, #144]	; (80067c4 <__swsetup_r+0xd8>)
 8006734:	429c      	cmp	r4, r3
 8006736:	bf08      	it	eq
 8006738:	68ec      	ldreq	r4, [r5, #12]
 800673a:	e7e6      	b.n	800670a <__swsetup_r+0x1e>
 800673c:	0758      	lsls	r0, r3, #29
 800673e:	d512      	bpl.n	8006766 <__swsetup_r+0x7a>
 8006740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006742:	b141      	cbz	r1, 8006756 <__swsetup_r+0x6a>
 8006744:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006748:	4299      	cmp	r1, r3
 800674a:	d002      	beq.n	8006752 <__swsetup_r+0x66>
 800674c:	4630      	mov	r0, r6
 800674e:	f001 fc89 	bl	8008064 <_free_r>
 8006752:	2300      	movs	r3, #0
 8006754:	6363      	str	r3, [r4, #52]	; 0x34
 8006756:	89a3      	ldrh	r3, [r4, #12]
 8006758:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800675c:	81a3      	strh	r3, [r4, #12]
 800675e:	2300      	movs	r3, #0
 8006760:	6063      	str	r3, [r4, #4]
 8006762:	6923      	ldr	r3, [r4, #16]
 8006764:	6023      	str	r3, [r4, #0]
 8006766:	89a3      	ldrh	r3, [r4, #12]
 8006768:	f043 0308 	orr.w	r3, r3, #8
 800676c:	81a3      	strh	r3, [r4, #12]
 800676e:	6923      	ldr	r3, [r4, #16]
 8006770:	b94b      	cbnz	r3, 8006786 <__swsetup_r+0x9a>
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006778:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800677c:	d003      	beq.n	8006786 <__swsetup_r+0x9a>
 800677e:	4621      	mov	r1, r4
 8006780:	4630      	mov	r0, r6
 8006782:	f001 f87f 	bl	8007884 <__smakebuf_r>
 8006786:	89a0      	ldrh	r0, [r4, #12]
 8006788:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800678c:	f010 0301 	ands.w	r3, r0, #1
 8006790:	d00a      	beq.n	80067a8 <__swsetup_r+0xbc>
 8006792:	2300      	movs	r3, #0
 8006794:	60a3      	str	r3, [r4, #8]
 8006796:	6963      	ldr	r3, [r4, #20]
 8006798:	425b      	negs	r3, r3
 800679a:	61a3      	str	r3, [r4, #24]
 800679c:	6923      	ldr	r3, [r4, #16]
 800679e:	b943      	cbnz	r3, 80067b2 <__swsetup_r+0xc6>
 80067a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80067a4:	d1ba      	bne.n	800671c <__swsetup_r+0x30>
 80067a6:	bd70      	pop	{r4, r5, r6, pc}
 80067a8:	0781      	lsls	r1, r0, #30
 80067aa:	bf58      	it	pl
 80067ac:	6963      	ldrpl	r3, [r4, #20]
 80067ae:	60a3      	str	r3, [r4, #8]
 80067b0:	e7f4      	b.n	800679c <__swsetup_r+0xb0>
 80067b2:	2000      	movs	r0, #0
 80067b4:	e7f7      	b.n	80067a6 <__swsetup_r+0xba>
 80067b6:	bf00      	nop
 80067b8:	2000000c 	.word	0x2000000c
 80067bc:	08008cb8 	.word	0x08008cb8
 80067c0:	08008cd8 	.word	0x08008cd8
 80067c4:	08008c98 	.word	0x08008c98

080067c8 <quorem>:
 80067c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	6903      	ldr	r3, [r0, #16]
 80067ce:	690c      	ldr	r4, [r1, #16]
 80067d0:	42a3      	cmp	r3, r4
 80067d2:	4607      	mov	r7, r0
 80067d4:	f2c0 8081 	blt.w	80068da <quorem+0x112>
 80067d8:	3c01      	subs	r4, #1
 80067da:	f101 0814 	add.w	r8, r1, #20
 80067de:	f100 0514 	add.w	r5, r0, #20
 80067e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067e6:	9301      	str	r3, [sp, #4]
 80067e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067f0:	3301      	adds	r3, #1
 80067f2:	429a      	cmp	r2, r3
 80067f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80067f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006800:	d331      	bcc.n	8006866 <quorem+0x9e>
 8006802:	f04f 0e00 	mov.w	lr, #0
 8006806:	4640      	mov	r0, r8
 8006808:	46ac      	mov	ip, r5
 800680a:	46f2      	mov	sl, lr
 800680c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006810:	b293      	uxth	r3, r2
 8006812:	fb06 e303 	mla	r3, r6, r3, lr
 8006816:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800681a:	b29b      	uxth	r3, r3
 800681c:	ebaa 0303 	sub.w	r3, sl, r3
 8006820:	f8dc a000 	ldr.w	sl, [ip]
 8006824:	0c12      	lsrs	r2, r2, #16
 8006826:	fa13 f38a 	uxtah	r3, r3, sl
 800682a:	fb06 e202 	mla	r2, r6, r2, lr
 800682e:	9300      	str	r3, [sp, #0]
 8006830:	9b00      	ldr	r3, [sp, #0]
 8006832:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006836:	b292      	uxth	r2, r2
 8006838:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800683c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006840:	f8bd 3000 	ldrh.w	r3, [sp]
 8006844:	4581      	cmp	r9, r0
 8006846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800684a:	f84c 3b04 	str.w	r3, [ip], #4
 800684e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006852:	d2db      	bcs.n	800680c <quorem+0x44>
 8006854:	f855 300b 	ldr.w	r3, [r5, fp]
 8006858:	b92b      	cbnz	r3, 8006866 <quorem+0x9e>
 800685a:	9b01      	ldr	r3, [sp, #4]
 800685c:	3b04      	subs	r3, #4
 800685e:	429d      	cmp	r5, r3
 8006860:	461a      	mov	r2, r3
 8006862:	d32e      	bcc.n	80068c2 <quorem+0xfa>
 8006864:	613c      	str	r4, [r7, #16]
 8006866:	4638      	mov	r0, r7
 8006868:	f001 fae4 	bl	8007e34 <__mcmp>
 800686c:	2800      	cmp	r0, #0
 800686e:	db24      	blt.n	80068ba <quorem+0xf2>
 8006870:	3601      	adds	r6, #1
 8006872:	4628      	mov	r0, r5
 8006874:	f04f 0c00 	mov.w	ip, #0
 8006878:	f858 2b04 	ldr.w	r2, [r8], #4
 800687c:	f8d0 e000 	ldr.w	lr, [r0]
 8006880:	b293      	uxth	r3, r2
 8006882:	ebac 0303 	sub.w	r3, ip, r3
 8006886:	0c12      	lsrs	r2, r2, #16
 8006888:	fa13 f38e 	uxtah	r3, r3, lr
 800688c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006890:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006894:	b29b      	uxth	r3, r3
 8006896:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800689a:	45c1      	cmp	r9, r8
 800689c:	f840 3b04 	str.w	r3, [r0], #4
 80068a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80068a4:	d2e8      	bcs.n	8006878 <quorem+0xb0>
 80068a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068ae:	b922      	cbnz	r2, 80068ba <quorem+0xf2>
 80068b0:	3b04      	subs	r3, #4
 80068b2:	429d      	cmp	r5, r3
 80068b4:	461a      	mov	r2, r3
 80068b6:	d30a      	bcc.n	80068ce <quorem+0x106>
 80068b8:	613c      	str	r4, [r7, #16]
 80068ba:	4630      	mov	r0, r6
 80068bc:	b003      	add	sp, #12
 80068be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c2:	6812      	ldr	r2, [r2, #0]
 80068c4:	3b04      	subs	r3, #4
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	d1cc      	bne.n	8006864 <quorem+0x9c>
 80068ca:	3c01      	subs	r4, #1
 80068cc:	e7c7      	b.n	800685e <quorem+0x96>
 80068ce:	6812      	ldr	r2, [r2, #0]
 80068d0:	3b04      	subs	r3, #4
 80068d2:	2a00      	cmp	r2, #0
 80068d4:	d1f0      	bne.n	80068b8 <quorem+0xf0>
 80068d6:	3c01      	subs	r4, #1
 80068d8:	e7eb      	b.n	80068b2 <quorem+0xea>
 80068da:	2000      	movs	r0, #0
 80068dc:	e7ee      	b.n	80068bc <quorem+0xf4>
	...

080068e0 <_dtoa_r>:
 80068e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e4:	ed2d 8b04 	vpush	{d8-d9}
 80068e8:	ec57 6b10 	vmov	r6, r7, d0
 80068ec:	b093      	sub	sp, #76	; 0x4c
 80068ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80068f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80068f4:	9106      	str	r1, [sp, #24]
 80068f6:	ee10 aa10 	vmov	sl, s0
 80068fa:	4604      	mov	r4, r0
 80068fc:	9209      	str	r2, [sp, #36]	; 0x24
 80068fe:	930c      	str	r3, [sp, #48]	; 0x30
 8006900:	46bb      	mov	fp, r7
 8006902:	b975      	cbnz	r5, 8006922 <_dtoa_r+0x42>
 8006904:	2010      	movs	r0, #16
 8006906:	f000 fffd 	bl	8007904 <malloc>
 800690a:	4602      	mov	r2, r0
 800690c:	6260      	str	r0, [r4, #36]	; 0x24
 800690e:	b920      	cbnz	r0, 800691a <_dtoa_r+0x3a>
 8006910:	4ba7      	ldr	r3, [pc, #668]	; (8006bb0 <_dtoa_r+0x2d0>)
 8006912:	21ea      	movs	r1, #234	; 0xea
 8006914:	48a7      	ldr	r0, [pc, #668]	; (8006bb4 <_dtoa_r+0x2d4>)
 8006916:	f001 fe45 	bl	80085a4 <__assert_func>
 800691a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800691e:	6005      	str	r5, [r0, #0]
 8006920:	60c5      	str	r5, [r0, #12]
 8006922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006924:	6819      	ldr	r1, [r3, #0]
 8006926:	b151      	cbz	r1, 800693e <_dtoa_r+0x5e>
 8006928:	685a      	ldr	r2, [r3, #4]
 800692a:	604a      	str	r2, [r1, #4]
 800692c:	2301      	movs	r3, #1
 800692e:	4093      	lsls	r3, r2
 8006930:	608b      	str	r3, [r1, #8]
 8006932:	4620      	mov	r0, r4
 8006934:	f001 f83c 	bl	80079b0 <_Bfree>
 8006938:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800693a:	2200      	movs	r2, #0
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	1e3b      	subs	r3, r7, #0
 8006940:	bfaa      	itet	ge
 8006942:	2300      	movge	r3, #0
 8006944:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006948:	f8c8 3000 	strge.w	r3, [r8]
 800694c:	4b9a      	ldr	r3, [pc, #616]	; (8006bb8 <_dtoa_r+0x2d8>)
 800694e:	bfbc      	itt	lt
 8006950:	2201      	movlt	r2, #1
 8006952:	f8c8 2000 	strlt.w	r2, [r8]
 8006956:	ea33 030b 	bics.w	r3, r3, fp
 800695a:	d11b      	bne.n	8006994 <_dtoa_r+0xb4>
 800695c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800695e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006968:	4333      	orrs	r3, r6
 800696a:	f000 8592 	beq.w	8007492 <_dtoa_r+0xbb2>
 800696e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006970:	b963      	cbnz	r3, 800698c <_dtoa_r+0xac>
 8006972:	4b92      	ldr	r3, [pc, #584]	; (8006bbc <_dtoa_r+0x2dc>)
 8006974:	e022      	b.n	80069bc <_dtoa_r+0xdc>
 8006976:	4b92      	ldr	r3, [pc, #584]	; (8006bc0 <_dtoa_r+0x2e0>)
 8006978:	9301      	str	r3, [sp, #4]
 800697a:	3308      	adds	r3, #8
 800697c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800697e:	6013      	str	r3, [r2, #0]
 8006980:	9801      	ldr	r0, [sp, #4]
 8006982:	b013      	add	sp, #76	; 0x4c
 8006984:	ecbd 8b04 	vpop	{d8-d9}
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698c:	4b8b      	ldr	r3, [pc, #556]	; (8006bbc <_dtoa_r+0x2dc>)
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	3303      	adds	r3, #3
 8006992:	e7f3      	b.n	800697c <_dtoa_r+0x9c>
 8006994:	2200      	movs	r2, #0
 8006996:	2300      	movs	r3, #0
 8006998:	4650      	mov	r0, sl
 800699a:	4659      	mov	r1, fp
 800699c:	f7fa f8bc 	bl	8000b18 <__aeabi_dcmpeq>
 80069a0:	ec4b ab19 	vmov	d9, sl, fp
 80069a4:	4680      	mov	r8, r0
 80069a6:	b158      	cbz	r0, 80069c0 <_dtoa_r+0xe0>
 80069a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069aa:	2301      	movs	r3, #1
 80069ac:	6013      	str	r3, [r2, #0]
 80069ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 856b 	beq.w	800748c <_dtoa_r+0xbac>
 80069b6:	4883      	ldr	r0, [pc, #524]	; (8006bc4 <_dtoa_r+0x2e4>)
 80069b8:	6018      	str	r0, [r3, #0]
 80069ba:	1e43      	subs	r3, r0, #1
 80069bc:	9301      	str	r3, [sp, #4]
 80069be:	e7df      	b.n	8006980 <_dtoa_r+0xa0>
 80069c0:	ec4b ab10 	vmov	d0, sl, fp
 80069c4:	aa10      	add	r2, sp, #64	; 0x40
 80069c6:	a911      	add	r1, sp, #68	; 0x44
 80069c8:	4620      	mov	r0, r4
 80069ca:	f001 fad9 	bl	8007f80 <__d2b>
 80069ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80069d2:	ee08 0a10 	vmov	s16, r0
 80069d6:	2d00      	cmp	r5, #0
 80069d8:	f000 8084 	beq.w	8006ae4 <_dtoa_r+0x204>
 80069dc:	ee19 3a90 	vmov	r3, s19
 80069e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80069e8:	4656      	mov	r6, sl
 80069ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80069ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80069f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80069f6:	4b74      	ldr	r3, [pc, #464]	; (8006bc8 <_dtoa_r+0x2e8>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	4630      	mov	r0, r6
 80069fc:	4639      	mov	r1, r7
 80069fe:	f7f9 fc6b 	bl	80002d8 <__aeabi_dsub>
 8006a02:	a365      	add	r3, pc, #404	; (adr r3, 8006b98 <_dtoa_r+0x2b8>)
 8006a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a08:	f7f9 fe1e 	bl	8000648 <__aeabi_dmul>
 8006a0c:	a364      	add	r3, pc, #400	; (adr r3, 8006ba0 <_dtoa_r+0x2c0>)
 8006a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a12:	f7f9 fc63 	bl	80002dc <__adddf3>
 8006a16:	4606      	mov	r6, r0
 8006a18:	4628      	mov	r0, r5
 8006a1a:	460f      	mov	r7, r1
 8006a1c:	f7f9 fdaa 	bl	8000574 <__aeabi_i2d>
 8006a20:	a361      	add	r3, pc, #388	; (adr r3, 8006ba8 <_dtoa_r+0x2c8>)
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	f7f9 fe0f 	bl	8000648 <__aeabi_dmul>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4630      	mov	r0, r6
 8006a30:	4639      	mov	r1, r7
 8006a32:	f7f9 fc53 	bl	80002dc <__adddf3>
 8006a36:	4606      	mov	r6, r0
 8006a38:	460f      	mov	r7, r1
 8006a3a:	f7fa f8b5 	bl	8000ba8 <__aeabi_d2iz>
 8006a3e:	2200      	movs	r2, #0
 8006a40:	9000      	str	r0, [sp, #0]
 8006a42:	2300      	movs	r3, #0
 8006a44:	4630      	mov	r0, r6
 8006a46:	4639      	mov	r1, r7
 8006a48:	f7fa f870 	bl	8000b2c <__aeabi_dcmplt>
 8006a4c:	b150      	cbz	r0, 8006a64 <_dtoa_r+0x184>
 8006a4e:	9800      	ldr	r0, [sp, #0]
 8006a50:	f7f9 fd90 	bl	8000574 <__aeabi_i2d>
 8006a54:	4632      	mov	r2, r6
 8006a56:	463b      	mov	r3, r7
 8006a58:	f7fa f85e 	bl	8000b18 <__aeabi_dcmpeq>
 8006a5c:	b910      	cbnz	r0, 8006a64 <_dtoa_r+0x184>
 8006a5e:	9b00      	ldr	r3, [sp, #0]
 8006a60:	3b01      	subs	r3, #1
 8006a62:	9300      	str	r3, [sp, #0]
 8006a64:	9b00      	ldr	r3, [sp, #0]
 8006a66:	2b16      	cmp	r3, #22
 8006a68:	d85a      	bhi.n	8006b20 <_dtoa_r+0x240>
 8006a6a:	9a00      	ldr	r2, [sp, #0]
 8006a6c:	4b57      	ldr	r3, [pc, #348]	; (8006bcc <_dtoa_r+0x2ec>)
 8006a6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a76:	ec51 0b19 	vmov	r0, r1, d9
 8006a7a:	f7fa f857 	bl	8000b2c <__aeabi_dcmplt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d050      	beq.n	8006b24 <_dtoa_r+0x244>
 8006a82:	9b00      	ldr	r3, [sp, #0]
 8006a84:	3b01      	subs	r3, #1
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a8e:	1b5d      	subs	r5, r3, r5
 8006a90:	1e6b      	subs	r3, r5, #1
 8006a92:	9305      	str	r3, [sp, #20]
 8006a94:	bf45      	ittet	mi
 8006a96:	f1c5 0301 	rsbmi	r3, r5, #1
 8006a9a:	9304      	strmi	r3, [sp, #16]
 8006a9c:	2300      	movpl	r3, #0
 8006a9e:	2300      	movmi	r3, #0
 8006aa0:	bf4c      	ite	mi
 8006aa2:	9305      	strmi	r3, [sp, #20]
 8006aa4:	9304      	strpl	r3, [sp, #16]
 8006aa6:	9b00      	ldr	r3, [sp, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	db3d      	blt.n	8006b28 <_dtoa_r+0x248>
 8006aac:	9b05      	ldr	r3, [sp, #20]
 8006aae:	9a00      	ldr	r2, [sp, #0]
 8006ab0:	920a      	str	r2, [sp, #40]	; 0x28
 8006ab2:	4413      	add	r3, r2
 8006ab4:	9305      	str	r3, [sp, #20]
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	9307      	str	r3, [sp, #28]
 8006aba:	9b06      	ldr	r3, [sp, #24]
 8006abc:	2b09      	cmp	r3, #9
 8006abe:	f200 8089 	bhi.w	8006bd4 <_dtoa_r+0x2f4>
 8006ac2:	2b05      	cmp	r3, #5
 8006ac4:	bfc4      	itt	gt
 8006ac6:	3b04      	subgt	r3, #4
 8006ac8:	9306      	strgt	r3, [sp, #24]
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	f1a3 0302 	sub.w	r3, r3, #2
 8006ad0:	bfcc      	ite	gt
 8006ad2:	2500      	movgt	r5, #0
 8006ad4:	2501      	movle	r5, #1
 8006ad6:	2b03      	cmp	r3, #3
 8006ad8:	f200 8087 	bhi.w	8006bea <_dtoa_r+0x30a>
 8006adc:	e8df f003 	tbb	[pc, r3]
 8006ae0:	59383a2d 	.word	0x59383a2d
 8006ae4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ae8:	441d      	add	r5, r3
 8006aea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006aee:	2b20      	cmp	r3, #32
 8006af0:	bfc1      	itttt	gt
 8006af2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006af6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006afa:	fa0b f303 	lslgt.w	r3, fp, r3
 8006afe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006b02:	bfda      	itte	le
 8006b04:	f1c3 0320 	rsble	r3, r3, #32
 8006b08:	fa06 f003 	lslle.w	r0, r6, r3
 8006b0c:	4318      	orrgt	r0, r3
 8006b0e:	f7f9 fd21 	bl	8000554 <__aeabi_ui2d>
 8006b12:	2301      	movs	r3, #1
 8006b14:	4606      	mov	r6, r0
 8006b16:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006b1a:	3d01      	subs	r5, #1
 8006b1c:	930e      	str	r3, [sp, #56]	; 0x38
 8006b1e:	e76a      	b.n	80069f6 <_dtoa_r+0x116>
 8006b20:	2301      	movs	r3, #1
 8006b22:	e7b2      	b.n	8006a8a <_dtoa_r+0x1aa>
 8006b24:	900b      	str	r0, [sp, #44]	; 0x2c
 8006b26:	e7b1      	b.n	8006a8c <_dtoa_r+0x1ac>
 8006b28:	9b04      	ldr	r3, [sp, #16]
 8006b2a:	9a00      	ldr	r2, [sp, #0]
 8006b2c:	1a9b      	subs	r3, r3, r2
 8006b2e:	9304      	str	r3, [sp, #16]
 8006b30:	4253      	negs	r3, r2
 8006b32:	9307      	str	r3, [sp, #28]
 8006b34:	2300      	movs	r3, #0
 8006b36:	930a      	str	r3, [sp, #40]	; 0x28
 8006b38:	e7bf      	b.n	8006aba <_dtoa_r+0x1da>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	9308      	str	r3, [sp, #32]
 8006b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	dc55      	bgt.n	8006bf0 <_dtoa_r+0x310>
 8006b44:	2301      	movs	r3, #1
 8006b46:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8006b4e:	e00c      	b.n	8006b6a <_dtoa_r+0x28a>
 8006b50:	2301      	movs	r3, #1
 8006b52:	e7f3      	b.n	8006b3c <_dtoa_r+0x25c>
 8006b54:	2300      	movs	r3, #0
 8006b56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b58:	9308      	str	r3, [sp, #32]
 8006b5a:	9b00      	ldr	r3, [sp, #0]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	9302      	str	r3, [sp, #8]
 8006b60:	3301      	adds	r3, #1
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	9303      	str	r3, [sp, #12]
 8006b66:	bfb8      	it	lt
 8006b68:	2301      	movlt	r3, #1
 8006b6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	6042      	str	r2, [r0, #4]
 8006b70:	2204      	movs	r2, #4
 8006b72:	f102 0614 	add.w	r6, r2, #20
 8006b76:	429e      	cmp	r6, r3
 8006b78:	6841      	ldr	r1, [r0, #4]
 8006b7a:	d93d      	bls.n	8006bf8 <_dtoa_r+0x318>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fed7 	bl	8007930 <_Balloc>
 8006b82:	9001      	str	r0, [sp, #4]
 8006b84:	2800      	cmp	r0, #0
 8006b86:	d13b      	bne.n	8006c00 <_dtoa_r+0x320>
 8006b88:	4b11      	ldr	r3, [pc, #68]	; (8006bd0 <_dtoa_r+0x2f0>)
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006b90:	e6c0      	b.n	8006914 <_dtoa_r+0x34>
 8006b92:	2301      	movs	r3, #1
 8006b94:	e7df      	b.n	8006b56 <_dtoa_r+0x276>
 8006b96:	bf00      	nop
 8006b98:	636f4361 	.word	0x636f4361
 8006b9c:	3fd287a7 	.word	0x3fd287a7
 8006ba0:	8b60c8b3 	.word	0x8b60c8b3
 8006ba4:	3fc68a28 	.word	0x3fc68a28
 8006ba8:	509f79fb 	.word	0x509f79fb
 8006bac:	3fd34413 	.word	0x3fd34413
 8006bb0:	08008c15 	.word	0x08008c15
 8006bb4:	08008c2c 	.word	0x08008c2c
 8006bb8:	7ff00000 	.word	0x7ff00000
 8006bbc:	08008c11 	.word	0x08008c11
 8006bc0:	08008c08 	.word	0x08008c08
 8006bc4:	08008be5 	.word	0x08008be5
 8006bc8:	3ff80000 	.word	0x3ff80000
 8006bcc:	08008d80 	.word	0x08008d80
 8006bd0:	08008c87 	.word	0x08008c87
 8006bd4:	2501      	movs	r5, #1
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	9306      	str	r3, [sp, #24]
 8006bda:	9508      	str	r5, [sp, #32]
 8006bdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006be0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006be4:	2200      	movs	r2, #0
 8006be6:	2312      	movs	r3, #18
 8006be8:	e7b0      	b.n	8006b4c <_dtoa_r+0x26c>
 8006bea:	2301      	movs	r3, #1
 8006bec:	9308      	str	r3, [sp, #32]
 8006bee:	e7f5      	b.n	8006bdc <_dtoa_r+0x2fc>
 8006bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bf6:	e7b8      	b.n	8006b6a <_dtoa_r+0x28a>
 8006bf8:	3101      	adds	r1, #1
 8006bfa:	6041      	str	r1, [r0, #4]
 8006bfc:	0052      	lsls	r2, r2, #1
 8006bfe:	e7b8      	b.n	8006b72 <_dtoa_r+0x292>
 8006c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c02:	9a01      	ldr	r2, [sp, #4]
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	9b03      	ldr	r3, [sp, #12]
 8006c08:	2b0e      	cmp	r3, #14
 8006c0a:	f200 809d 	bhi.w	8006d48 <_dtoa_r+0x468>
 8006c0e:	2d00      	cmp	r5, #0
 8006c10:	f000 809a 	beq.w	8006d48 <_dtoa_r+0x468>
 8006c14:	9b00      	ldr	r3, [sp, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	dd32      	ble.n	8006c80 <_dtoa_r+0x3a0>
 8006c1a:	4ab7      	ldr	r2, [pc, #732]	; (8006ef8 <_dtoa_r+0x618>)
 8006c1c:	f003 030f 	and.w	r3, r3, #15
 8006c20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006c24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c28:	9b00      	ldr	r3, [sp, #0]
 8006c2a:	05d8      	lsls	r0, r3, #23
 8006c2c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006c30:	d516      	bpl.n	8006c60 <_dtoa_r+0x380>
 8006c32:	4bb2      	ldr	r3, [pc, #712]	; (8006efc <_dtoa_r+0x61c>)
 8006c34:	ec51 0b19 	vmov	r0, r1, d9
 8006c38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c3c:	f7f9 fe2e 	bl	800089c <__aeabi_ddiv>
 8006c40:	f007 070f 	and.w	r7, r7, #15
 8006c44:	4682      	mov	sl, r0
 8006c46:	468b      	mov	fp, r1
 8006c48:	2503      	movs	r5, #3
 8006c4a:	4eac      	ldr	r6, [pc, #688]	; (8006efc <_dtoa_r+0x61c>)
 8006c4c:	b957      	cbnz	r7, 8006c64 <_dtoa_r+0x384>
 8006c4e:	4642      	mov	r2, r8
 8006c50:	464b      	mov	r3, r9
 8006c52:	4650      	mov	r0, sl
 8006c54:	4659      	mov	r1, fp
 8006c56:	f7f9 fe21 	bl	800089c <__aeabi_ddiv>
 8006c5a:	4682      	mov	sl, r0
 8006c5c:	468b      	mov	fp, r1
 8006c5e:	e028      	b.n	8006cb2 <_dtoa_r+0x3d2>
 8006c60:	2502      	movs	r5, #2
 8006c62:	e7f2      	b.n	8006c4a <_dtoa_r+0x36a>
 8006c64:	07f9      	lsls	r1, r7, #31
 8006c66:	d508      	bpl.n	8006c7a <_dtoa_r+0x39a>
 8006c68:	4640      	mov	r0, r8
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c70:	f7f9 fcea 	bl	8000648 <__aeabi_dmul>
 8006c74:	3501      	adds	r5, #1
 8006c76:	4680      	mov	r8, r0
 8006c78:	4689      	mov	r9, r1
 8006c7a:	107f      	asrs	r7, r7, #1
 8006c7c:	3608      	adds	r6, #8
 8006c7e:	e7e5      	b.n	8006c4c <_dtoa_r+0x36c>
 8006c80:	f000 809b 	beq.w	8006dba <_dtoa_r+0x4da>
 8006c84:	9b00      	ldr	r3, [sp, #0]
 8006c86:	4f9d      	ldr	r7, [pc, #628]	; (8006efc <_dtoa_r+0x61c>)
 8006c88:	425e      	negs	r6, r3
 8006c8a:	4b9b      	ldr	r3, [pc, #620]	; (8006ef8 <_dtoa_r+0x618>)
 8006c8c:	f006 020f 	and.w	r2, r6, #15
 8006c90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	ec51 0b19 	vmov	r0, r1, d9
 8006c9c:	f7f9 fcd4 	bl	8000648 <__aeabi_dmul>
 8006ca0:	1136      	asrs	r6, r6, #4
 8006ca2:	4682      	mov	sl, r0
 8006ca4:	468b      	mov	fp, r1
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	2502      	movs	r5, #2
 8006caa:	2e00      	cmp	r6, #0
 8006cac:	d17a      	bne.n	8006da4 <_dtoa_r+0x4c4>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1d3      	bne.n	8006c5a <_dtoa_r+0x37a>
 8006cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 8082 	beq.w	8006dbe <_dtoa_r+0x4de>
 8006cba:	4b91      	ldr	r3, [pc, #580]	; (8006f00 <_dtoa_r+0x620>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	4650      	mov	r0, sl
 8006cc0:	4659      	mov	r1, fp
 8006cc2:	f7f9 ff33 	bl	8000b2c <__aeabi_dcmplt>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d079      	beq.n	8006dbe <_dtoa_r+0x4de>
 8006cca:	9b03      	ldr	r3, [sp, #12]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d076      	beq.n	8006dbe <_dtoa_r+0x4de>
 8006cd0:	9b02      	ldr	r3, [sp, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dd36      	ble.n	8006d44 <_dtoa_r+0x464>
 8006cd6:	9b00      	ldr	r3, [sp, #0]
 8006cd8:	4650      	mov	r0, sl
 8006cda:	4659      	mov	r1, fp
 8006cdc:	1e5f      	subs	r7, r3, #1
 8006cde:	2200      	movs	r2, #0
 8006ce0:	4b88      	ldr	r3, [pc, #544]	; (8006f04 <_dtoa_r+0x624>)
 8006ce2:	f7f9 fcb1 	bl	8000648 <__aeabi_dmul>
 8006ce6:	9e02      	ldr	r6, [sp, #8]
 8006ce8:	4682      	mov	sl, r0
 8006cea:	468b      	mov	fp, r1
 8006cec:	3501      	adds	r5, #1
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f7f9 fc40 	bl	8000574 <__aeabi_i2d>
 8006cf4:	4652      	mov	r2, sl
 8006cf6:	465b      	mov	r3, fp
 8006cf8:	f7f9 fca6 	bl	8000648 <__aeabi_dmul>
 8006cfc:	4b82      	ldr	r3, [pc, #520]	; (8006f08 <_dtoa_r+0x628>)
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f7f9 faec 	bl	80002dc <__adddf3>
 8006d04:	46d0      	mov	r8, sl
 8006d06:	46d9      	mov	r9, fp
 8006d08:	4682      	mov	sl, r0
 8006d0a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006d0e:	2e00      	cmp	r6, #0
 8006d10:	d158      	bne.n	8006dc4 <_dtoa_r+0x4e4>
 8006d12:	4b7e      	ldr	r3, [pc, #504]	; (8006f0c <_dtoa_r+0x62c>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	4640      	mov	r0, r8
 8006d18:	4649      	mov	r1, r9
 8006d1a:	f7f9 fadd 	bl	80002d8 <__aeabi_dsub>
 8006d1e:	4652      	mov	r2, sl
 8006d20:	465b      	mov	r3, fp
 8006d22:	4680      	mov	r8, r0
 8006d24:	4689      	mov	r9, r1
 8006d26:	f7f9 ff1f 	bl	8000b68 <__aeabi_dcmpgt>
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	f040 8295 	bne.w	800725a <_dtoa_r+0x97a>
 8006d30:	4652      	mov	r2, sl
 8006d32:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006d36:	4640      	mov	r0, r8
 8006d38:	4649      	mov	r1, r9
 8006d3a:	f7f9 fef7 	bl	8000b2c <__aeabi_dcmplt>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	f040 8289 	bne.w	8007256 <_dtoa_r+0x976>
 8006d44:	ec5b ab19 	vmov	sl, fp, d9
 8006d48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f2c0 8148 	blt.w	8006fe0 <_dtoa_r+0x700>
 8006d50:	9a00      	ldr	r2, [sp, #0]
 8006d52:	2a0e      	cmp	r2, #14
 8006d54:	f300 8144 	bgt.w	8006fe0 <_dtoa_r+0x700>
 8006d58:	4b67      	ldr	r3, [pc, #412]	; (8006ef8 <_dtoa_r+0x618>)
 8006d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f280 80d5 	bge.w	8006f14 <_dtoa_r+0x634>
 8006d6a:	9b03      	ldr	r3, [sp, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f300 80d1 	bgt.w	8006f14 <_dtoa_r+0x634>
 8006d72:	f040 826f 	bne.w	8007254 <_dtoa_r+0x974>
 8006d76:	4b65      	ldr	r3, [pc, #404]	; (8006f0c <_dtoa_r+0x62c>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	4640      	mov	r0, r8
 8006d7c:	4649      	mov	r1, r9
 8006d7e:	f7f9 fc63 	bl	8000648 <__aeabi_dmul>
 8006d82:	4652      	mov	r2, sl
 8006d84:	465b      	mov	r3, fp
 8006d86:	f7f9 fee5 	bl	8000b54 <__aeabi_dcmpge>
 8006d8a:	9e03      	ldr	r6, [sp, #12]
 8006d8c:	4637      	mov	r7, r6
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	f040 8245 	bne.w	800721e <_dtoa_r+0x93e>
 8006d94:	9d01      	ldr	r5, [sp, #4]
 8006d96:	2331      	movs	r3, #49	; 0x31
 8006d98:	f805 3b01 	strb.w	r3, [r5], #1
 8006d9c:	9b00      	ldr	r3, [sp, #0]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	e240      	b.n	8007226 <_dtoa_r+0x946>
 8006da4:	07f2      	lsls	r2, r6, #31
 8006da6:	d505      	bpl.n	8006db4 <_dtoa_r+0x4d4>
 8006da8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dac:	f7f9 fc4c 	bl	8000648 <__aeabi_dmul>
 8006db0:	3501      	adds	r5, #1
 8006db2:	2301      	movs	r3, #1
 8006db4:	1076      	asrs	r6, r6, #1
 8006db6:	3708      	adds	r7, #8
 8006db8:	e777      	b.n	8006caa <_dtoa_r+0x3ca>
 8006dba:	2502      	movs	r5, #2
 8006dbc:	e779      	b.n	8006cb2 <_dtoa_r+0x3d2>
 8006dbe:	9f00      	ldr	r7, [sp, #0]
 8006dc0:	9e03      	ldr	r6, [sp, #12]
 8006dc2:	e794      	b.n	8006cee <_dtoa_r+0x40e>
 8006dc4:	9901      	ldr	r1, [sp, #4]
 8006dc6:	4b4c      	ldr	r3, [pc, #304]	; (8006ef8 <_dtoa_r+0x618>)
 8006dc8:	4431      	add	r1, r6
 8006dca:	910d      	str	r1, [sp, #52]	; 0x34
 8006dcc:	9908      	ldr	r1, [sp, #32]
 8006dce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006dd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006dd6:	2900      	cmp	r1, #0
 8006dd8:	d043      	beq.n	8006e62 <_dtoa_r+0x582>
 8006dda:	494d      	ldr	r1, [pc, #308]	; (8006f10 <_dtoa_r+0x630>)
 8006ddc:	2000      	movs	r0, #0
 8006dde:	f7f9 fd5d 	bl	800089c <__aeabi_ddiv>
 8006de2:	4652      	mov	r2, sl
 8006de4:	465b      	mov	r3, fp
 8006de6:	f7f9 fa77 	bl	80002d8 <__aeabi_dsub>
 8006dea:	9d01      	ldr	r5, [sp, #4]
 8006dec:	4682      	mov	sl, r0
 8006dee:	468b      	mov	fp, r1
 8006df0:	4649      	mov	r1, r9
 8006df2:	4640      	mov	r0, r8
 8006df4:	f7f9 fed8 	bl	8000ba8 <__aeabi_d2iz>
 8006df8:	4606      	mov	r6, r0
 8006dfa:	f7f9 fbbb 	bl	8000574 <__aeabi_i2d>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4640      	mov	r0, r8
 8006e04:	4649      	mov	r1, r9
 8006e06:	f7f9 fa67 	bl	80002d8 <__aeabi_dsub>
 8006e0a:	3630      	adds	r6, #48	; 0x30
 8006e0c:	f805 6b01 	strb.w	r6, [r5], #1
 8006e10:	4652      	mov	r2, sl
 8006e12:	465b      	mov	r3, fp
 8006e14:	4680      	mov	r8, r0
 8006e16:	4689      	mov	r9, r1
 8006e18:	f7f9 fe88 	bl	8000b2c <__aeabi_dcmplt>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d163      	bne.n	8006ee8 <_dtoa_r+0x608>
 8006e20:	4642      	mov	r2, r8
 8006e22:	464b      	mov	r3, r9
 8006e24:	4936      	ldr	r1, [pc, #216]	; (8006f00 <_dtoa_r+0x620>)
 8006e26:	2000      	movs	r0, #0
 8006e28:	f7f9 fa56 	bl	80002d8 <__aeabi_dsub>
 8006e2c:	4652      	mov	r2, sl
 8006e2e:	465b      	mov	r3, fp
 8006e30:	f7f9 fe7c 	bl	8000b2c <__aeabi_dcmplt>
 8006e34:	2800      	cmp	r0, #0
 8006e36:	f040 80b5 	bne.w	8006fa4 <_dtoa_r+0x6c4>
 8006e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e3c:	429d      	cmp	r5, r3
 8006e3e:	d081      	beq.n	8006d44 <_dtoa_r+0x464>
 8006e40:	4b30      	ldr	r3, [pc, #192]	; (8006f04 <_dtoa_r+0x624>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	4650      	mov	r0, sl
 8006e46:	4659      	mov	r1, fp
 8006e48:	f7f9 fbfe 	bl	8000648 <__aeabi_dmul>
 8006e4c:	4b2d      	ldr	r3, [pc, #180]	; (8006f04 <_dtoa_r+0x624>)
 8006e4e:	4682      	mov	sl, r0
 8006e50:	468b      	mov	fp, r1
 8006e52:	4640      	mov	r0, r8
 8006e54:	4649      	mov	r1, r9
 8006e56:	2200      	movs	r2, #0
 8006e58:	f7f9 fbf6 	bl	8000648 <__aeabi_dmul>
 8006e5c:	4680      	mov	r8, r0
 8006e5e:	4689      	mov	r9, r1
 8006e60:	e7c6      	b.n	8006df0 <_dtoa_r+0x510>
 8006e62:	4650      	mov	r0, sl
 8006e64:	4659      	mov	r1, fp
 8006e66:	f7f9 fbef 	bl	8000648 <__aeabi_dmul>
 8006e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e6c:	9d01      	ldr	r5, [sp, #4]
 8006e6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e70:	4682      	mov	sl, r0
 8006e72:	468b      	mov	fp, r1
 8006e74:	4649      	mov	r1, r9
 8006e76:	4640      	mov	r0, r8
 8006e78:	f7f9 fe96 	bl	8000ba8 <__aeabi_d2iz>
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	f7f9 fb79 	bl	8000574 <__aeabi_i2d>
 8006e82:	3630      	adds	r6, #48	; 0x30
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	4640      	mov	r0, r8
 8006e8a:	4649      	mov	r1, r9
 8006e8c:	f7f9 fa24 	bl	80002d8 <__aeabi_dsub>
 8006e90:	f805 6b01 	strb.w	r6, [r5], #1
 8006e94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e96:	429d      	cmp	r5, r3
 8006e98:	4680      	mov	r8, r0
 8006e9a:	4689      	mov	r9, r1
 8006e9c:	f04f 0200 	mov.w	r2, #0
 8006ea0:	d124      	bne.n	8006eec <_dtoa_r+0x60c>
 8006ea2:	4b1b      	ldr	r3, [pc, #108]	; (8006f10 <_dtoa_r+0x630>)
 8006ea4:	4650      	mov	r0, sl
 8006ea6:	4659      	mov	r1, fp
 8006ea8:	f7f9 fa18 	bl	80002dc <__adddf3>
 8006eac:	4602      	mov	r2, r0
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4640      	mov	r0, r8
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	f7f9 fe58 	bl	8000b68 <__aeabi_dcmpgt>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	d173      	bne.n	8006fa4 <_dtoa_r+0x6c4>
 8006ebc:	4652      	mov	r2, sl
 8006ebe:	465b      	mov	r3, fp
 8006ec0:	4913      	ldr	r1, [pc, #76]	; (8006f10 <_dtoa_r+0x630>)
 8006ec2:	2000      	movs	r0, #0
 8006ec4:	f7f9 fa08 	bl	80002d8 <__aeabi_dsub>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	460b      	mov	r3, r1
 8006ecc:	4640      	mov	r0, r8
 8006ece:	4649      	mov	r1, r9
 8006ed0:	f7f9 fe2c 	bl	8000b2c <__aeabi_dcmplt>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	f43f af35 	beq.w	8006d44 <_dtoa_r+0x464>
 8006eda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006edc:	1e6b      	subs	r3, r5, #1
 8006ede:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ee0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ee4:	2b30      	cmp	r3, #48	; 0x30
 8006ee6:	d0f8      	beq.n	8006eda <_dtoa_r+0x5fa>
 8006ee8:	9700      	str	r7, [sp, #0]
 8006eea:	e049      	b.n	8006f80 <_dtoa_r+0x6a0>
 8006eec:	4b05      	ldr	r3, [pc, #20]	; (8006f04 <_dtoa_r+0x624>)
 8006eee:	f7f9 fbab 	bl	8000648 <__aeabi_dmul>
 8006ef2:	4680      	mov	r8, r0
 8006ef4:	4689      	mov	r9, r1
 8006ef6:	e7bd      	b.n	8006e74 <_dtoa_r+0x594>
 8006ef8:	08008d80 	.word	0x08008d80
 8006efc:	08008d58 	.word	0x08008d58
 8006f00:	3ff00000 	.word	0x3ff00000
 8006f04:	40240000 	.word	0x40240000
 8006f08:	401c0000 	.word	0x401c0000
 8006f0c:	40140000 	.word	0x40140000
 8006f10:	3fe00000 	.word	0x3fe00000
 8006f14:	9d01      	ldr	r5, [sp, #4]
 8006f16:	4656      	mov	r6, sl
 8006f18:	465f      	mov	r7, fp
 8006f1a:	4642      	mov	r2, r8
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	4630      	mov	r0, r6
 8006f20:	4639      	mov	r1, r7
 8006f22:	f7f9 fcbb 	bl	800089c <__aeabi_ddiv>
 8006f26:	f7f9 fe3f 	bl	8000ba8 <__aeabi_d2iz>
 8006f2a:	4682      	mov	sl, r0
 8006f2c:	f7f9 fb22 	bl	8000574 <__aeabi_i2d>
 8006f30:	4642      	mov	r2, r8
 8006f32:	464b      	mov	r3, r9
 8006f34:	f7f9 fb88 	bl	8000648 <__aeabi_dmul>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	4639      	mov	r1, r7
 8006f40:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006f44:	f7f9 f9c8 	bl	80002d8 <__aeabi_dsub>
 8006f48:	f805 6b01 	strb.w	r6, [r5], #1
 8006f4c:	9e01      	ldr	r6, [sp, #4]
 8006f4e:	9f03      	ldr	r7, [sp, #12]
 8006f50:	1bae      	subs	r6, r5, r6
 8006f52:	42b7      	cmp	r7, r6
 8006f54:	4602      	mov	r2, r0
 8006f56:	460b      	mov	r3, r1
 8006f58:	d135      	bne.n	8006fc6 <_dtoa_r+0x6e6>
 8006f5a:	f7f9 f9bf 	bl	80002dc <__adddf3>
 8006f5e:	4642      	mov	r2, r8
 8006f60:	464b      	mov	r3, r9
 8006f62:	4606      	mov	r6, r0
 8006f64:	460f      	mov	r7, r1
 8006f66:	f7f9 fdff 	bl	8000b68 <__aeabi_dcmpgt>
 8006f6a:	b9d0      	cbnz	r0, 8006fa2 <_dtoa_r+0x6c2>
 8006f6c:	4642      	mov	r2, r8
 8006f6e:	464b      	mov	r3, r9
 8006f70:	4630      	mov	r0, r6
 8006f72:	4639      	mov	r1, r7
 8006f74:	f7f9 fdd0 	bl	8000b18 <__aeabi_dcmpeq>
 8006f78:	b110      	cbz	r0, 8006f80 <_dtoa_r+0x6a0>
 8006f7a:	f01a 0f01 	tst.w	sl, #1
 8006f7e:	d110      	bne.n	8006fa2 <_dtoa_r+0x6c2>
 8006f80:	4620      	mov	r0, r4
 8006f82:	ee18 1a10 	vmov	r1, s16
 8006f86:	f000 fd13 	bl	80079b0 <_Bfree>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9800      	ldr	r0, [sp, #0]
 8006f8e:	702b      	strb	r3, [r5, #0]
 8006f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f92:	3001      	adds	r0, #1
 8006f94:	6018      	str	r0, [r3, #0]
 8006f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f43f acf1 	beq.w	8006980 <_dtoa_r+0xa0>
 8006f9e:	601d      	str	r5, [r3, #0]
 8006fa0:	e4ee      	b.n	8006980 <_dtoa_r+0xa0>
 8006fa2:	9f00      	ldr	r7, [sp, #0]
 8006fa4:	462b      	mov	r3, r5
 8006fa6:	461d      	mov	r5, r3
 8006fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fac:	2a39      	cmp	r2, #57	; 0x39
 8006fae:	d106      	bne.n	8006fbe <_dtoa_r+0x6de>
 8006fb0:	9a01      	ldr	r2, [sp, #4]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d1f7      	bne.n	8006fa6 <_dtoa_r+0x6c6>
 8006fb6:	9901      	ldr	r1, [sp, #4]
 8006fb8:	2230      	movs	r2, #48	; 0x30
 8006fba:	3701      	adds	r7, #1
 8006fbc:	700a      	strb	r2, [r1, #0]
 8006fbe:	781a      	ldrb	r2, [r3, #0]
 8006fc0:	3201      	adds	r2, #1
 8006fc2:	701a      	strb	r2, [r3, #0]
 8006fc4:	e790      	b.n	8006ee8 <_dtoa_r+0x608>
 8006fc6:	4ba6      	ldr	r3, [pc, #664]	; (8007260 <_dtoa_r+0x980>)
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f7f9 fb3d 	bl	8000648 <__aeabi_dmul>
 8006fce:	2200      	movs	r2, #0
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	4606      	mov	r6, r0
 8006fd4:	460f      	mov	r7, r1
 8006fd6:	f7f9 fd9f 	bl	8000b18 <__aeabi_dcmpeq>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d09d      	beq.n	8006f1a <_dtoa_r+0x63a>
 8006fde:	e7cf      	b.n	8006f80 <_dtoa_r+0x6a0>
 8006fe0:	9a08      	ldr	r2, [sp, #32]
 8006fe2:	2a00      	cmp	r2, #0
 8006fe4:	f000 80d7 	beq.w	8007196 <_dtoa_r+0x8b6>
 8006fe8:	9a06      	ldr	r2, [sp, #24]
 8006fea:	2a01      	cmp	r2, #1
 8006fec:	f300 80ba 	bgt.w	8007164 <_dtoa_r+0x884>
 8006ff0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ff2:	2a00      	cmp	r2, #0
 8006ff4:	f000 80b2 	beq.w	800715c <_dtoa_r+0x87c>
 8006ff8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ffc:	9e07      	ldr	r6, [sp, #28]
 8006ffe:	9d04      	ldr	r5, [sp, #16]
 8007000:	9a04      	ldr	r2, [sp, #16]
 8007002:	441a      	add	r2, r3
 8007004:	9204      	str	r2, [sp, #16]
 8007006:	9a05      	ldr	r2, [sp, #20]
 8007008:	2101      	movs	r1, #1
 800700a:	441a      	add	r2, r3
 800700c:	4620      	mov	r0, r4
 800700e:	9205      	str	r2, [sp, #20]
 8007010:	f000 fd86 	bl	8007b20 <__i2b>
 8007014:	4607      	mov	r7, r0
 8007016:	2d00      	cmp	r5, #0
 8007018:	dd0c      	ble.n	8007034 <_dtoa_r+0x754>
 800701a:	9b05      	ldr	r3, [sp, #20]
 800701c:	2b00      	cmp	r3, #0
 800701e:	dd09      	ble.n	8007034 <_dtoa_r+0x754>
 8007020:	42ab      	cmp	r3, r5
 8007022:	9a04      	ldr	r2, [sp, #16]
 8007024:	bfa8      	it	ge
 8007026:	462b      	movge	r3, r5
 8007028:	1ad2      	subs	r2, r2, r3
 800702a:	9204      	str	r2, [sp, #16]
 800702c:	9a05      	ldr	r2, [sp, #20]
 800702e:	1aed      	subs	r5, r5, r3
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	9305      	str	r3, [sp, #20]
 8007034:	9b07      	ldr	r3, [sp, #28]
 8007036:	b31b      	cbz	r3, 8007080 <_dtoa_r+0x7a0>
 8007038:	9b08      	ldr	r3, [sp, #32]
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 80af 	beq.w	800719e <_dtoa_r+0x8be>
 8007040:	2e00      	cmp	r6, #0
 8007042:	dd13      	ble.n	800706c <_dtoa_r+0x78c>
 8007044:	4639      	mov	r1, r7
 8007046:	4632      	mov	r2, r6
 8007048:	4620      	mov	r0, r4
 800704a:	f000 fe29 	bl	8007ca0 <__pow5mult>
 800704e:	ee18 2a10 	vmov	r2, s16
 8007052:	4601      	mov	r1, r0
 8007054:	4607      	mov	r7, r0
 8007056:	4620      	mov	r0, r4
 8007058:	f000 fd78 	bl	8007b4c <__multiply>
 800705c:	ee18 1a10 	vmov	r1, s16
 8007060:	4680      	mov	r8, r0
 8007062:	4620      	mov	r0, r4
 8007064:	f000 fca4 	bl	80079b0 <_Bfree>
 8007068:	ee08 8a10 	vmov	s16, r8
 800706c:	9b07      	ldr	r3, [sp, #28]
 800706e:	1b9a      	subs	r2, r3, r6
 8007070:	d006      	beq.n	8007080 <_dtoa_r+0x7a0>
 8007072:	ee18 1a10 	vmov	r1, s16
 8007076:	4620      	mov	r0, r4
 8007078:	f000 fe12 	bl	8007ca0 <__pow5mult>
 800707c:	ee08 0a10 	vmov	s16, r0
 8007080:	2101      	movs	r1, #1
 8007082:	4620      	mov	r0, r4
 8007084:	f000 fd4c 	bl	8007b20 <__i2b>
 8007088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800708a:	2b00      	cmp	r3, #0
 800708c:	4606      	mov	r6, r0
 800708e:	f340 8088 	ble.w	80071a2 <_dtoa_r+0x8c2>
 8007092:	461a      	mov	r2, r3
 8007094:	4601      	mov	r1, r0
 8007096:	4620      	mov	r0, r4
 8007098:	f000 fe02 	bl	8007ca0 <__pow5mult>
 800709c:	9b06      	ldr	r3, [sp, #24]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	4606      	mov	r6, r0
 80070a2:	f340 8081 	ble.w	80071a8 <_dtoa_r+0x8c8>
 80070a6:	f04f 0800 	mov.w	r8, #0
 80070aa:	6933      	ldr	r3, [r6, #16]
 80070ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80070b0:	6918      	ldr	r0, [r3, #16]
 80070b2:	f000 fce5 	bl	8007a80 <__hi0bits>
 80070b6:	f1c0 0020 	rsb	r0, r0, #32
 80070ba:	9b05      	ldr	r3, [sp, #20]
 80070bc:	4418      	add	r0, r3
 80070be:	f010 001f 	ands.w	r0, r0, #31
 80070c2:	f000 8092 	beq.w	80071ea <_dtoa_r+0x90a>
 80070c6:	f1c0 0320 	rsb	r3, r0, #32
 80070ca:	2b04      	cmp	r3, #4
 80070cc:	f340 808a 	ble.w	80071e4 <_dtoa_r+0x904>
 80070d0:	f1c0 001c 	rsb	r0, r0, #28
 80070d4:	9b04      	ldr	r3, [sp, #16]
 80070d6:	4403      	add	r3, r0
 80070d8:	9304      	str	r3, [sp, #16]
 80070da:	9b05      	ldr	r3, [sp, #20]
 80070dc:	4403      	add	r3, r0
 80070de:	4405      	add	r5, r0
 80070e0:	9305      	str	r3, [sp, #20]
 80070e2:	9b04      	ldr	r3, [sp, #16]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	dd07      	ble.n	80070f8 <_dtoa_r+0x818>
 80070e8:	ee18 1a10 	vmov	r1, s16
 80070ec:	461a      	mov	r2, r3
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 fe30 	bl	8007d54 <__lshift>
 80070f4:	ee08 0a10 	vmov	s16, r0
 80070f8:	9b05      	ldr	r3, [sp, #20]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	dd05      	ble.n	800710a <_dtoa_r+0x82a>
 80070fe:	4631      	mov	r1, r6
 8007100:	461a      	mov	r2, r3
 8007102:	4620      	mov	r0, r4
 8007104:	f000 fe26 	bl	8007d54 <__lshift>
 8007108:	4606      	mov	r6, r0
 800710a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800710c:	2b00      	cmp	r3, #0
 800710e:	d06e      	beq.n	80071ee <_dtoa_r+0x90e>
 8007110:	ee18 0a10 	vmov	r0, s16
 8007114:	4631      	mov	r1, r6
 8007116:	f000 fe8d 	bl	8007e34 <__mcmp>
 800711a:	2800      	cmp	r0, #0
 800711c:	da67      	bge.n	80071ee <_dtoa_r+0x90e>
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	3b01      	subs	r3, #1
 8007122:	ee18 1a10 	vmov	r1, s16
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	220a      	movs	r2, #10
 800712a:	2300      	movs	r3, #0
 800712c:	4620      	mov	r0, r4
 800712e:	f000 fc61 	bl	80079f4 <__multadd>
 8007132:	9b08      	ldr	r3, [sp, #32]
 8007134:	ee08 0a10 	vmov	s16, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	f000 81b1 	beq.w	80074a0 <_dtoa_r+0xbc0>
 800713e:	2300      	movs	r3, #0
 8007140:	4639      	mov	r1, r7
 8007142:	220a      	movs	r2, #10
 8007144:	4620      	mov	r0, r4
 8007146:	f000 fc55 	bl	80079f4 <__multadd>
 800714a:	9b02      	ldr	r3, [sp, #8]
 800714c:	2b00      	cmp	r3, #0
 800714e:	4607      	mov	r7, r0
 8007150:	f300 808e 	bgt.w	8007270 <_dtoa_r+0x990>
 8007154:	9b06      	ldr	r3, [sp, #24]
 8007156:	2b02      	cmp	r3, #2
 8007158:	dc51      	bgt.n	80071fe <_dtoa_r+0x91e>
 800715a:	e089      	b.n	8007270 <_dtoa_r+0x990>
 800715c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800715e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007162:	e74b      	b.n	8006ffc <_dtoa_r+0x71c>
 8007164:	9b03      	ldr	r3, [sp, #12]
 8007166:	1e5e      	subs	r6, r3, #1
 8007168:	9b07      	ldr	r3, [sp, #28]
 800716a:	42b3      	cmp	r3, r6
 800716c:	bfbf      	itttt	lt
 800716e:	9b07      	ldrlt	r3, [sp, #28]
 8007170:	9607      	strlt	r6, [sp, #28]
 8007172:	1af2      	sublt	r2, r6, r3
 8007174:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007176:	bfb6      	itet	lt
 8007178:	189b      	addlt	r3, r3, r2
 800717a:	1b9e      	subge	r6, r3, r6
 800717c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800717e:	9b03      	ldr	r3, [sp, #12]
 8007180:	bfb8      	it	lt
 8007182:	2600      	movlt	r6, #0
 8007184:	2b00      	cmp	r3, #0
 8007186:	bfb7      	itett	lt
 8007188:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800718c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007190:	1a9d      	sublt	r5, r3, r2
 8007192:	2300      	movlt	r3, #0
 8007194:	e734      	b.n	8007000 <_dtoa_r+0x720>
 8007196:	9e07      	ldr	r6, [sp, #28]
 8007198:	9d04      	ldr	r5, [sp, #16]
 800719a:	9f08      	ldr	r7, [sp, #32]
 800719c:	e73b      	b.n	8007016 <_dtoa_r+0x736>
 800719e:	9a07      	ldr	r2, [sp, #28]
 80071a0:	e767      	b.n	8007072 <_dtoa_r+0x792>
 80071a2:	9b06      	ldr	r3, [sp, #24]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	dc18      	bgt.n	80071da <_dtoa_r+0x8fa>
 80071a8:	f1ba 0f00 	cmp.w	sl, #0
 80071ac:	d115      	bne.n	80071da <_dtoa_r+0x8fa>
 80071ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071b2:	b993      	cbnz	r3, 80071da <_dtoa_r+0x8fa>
 80071b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80071b8:	0d1b      	lsrs	r3, r3, #20
 80071ba:	051b      	lsls	r3, r3, #20
 80071bc:	b183      	cbz	r3, 80071e0 <_dtoa_r+0x900>
 80071be:	9b04      	ldr	r3, [sp, #16]
 80071c0:	3301      	adds	r3, #1
 80071c2:	9304      	str	r3, [sp, #16]
 80071c4:	9b05      	ldr	r3, [sp, #20]
 80071c6:	3301      	adds	r3, #1
 80071c8:	9305      	str	r3, [sp, #20]
 80071ca:	f04f 0801 	mov.w	r8, #1
 80071ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f47f af6a 	bne.w	80070aa <_dtoa_r+0x7ca>
 80071d6:	2001      	movs	r0, #1
 80071d8:	e76f      	b.n	80070ba <_dtoa_r+0x7da>
 80071da:	f04f 0800 	mov.w	r8, #0
 80071de:	e7f6      	b.n	80071ce <_dtoa_r+0x8ee>
 80071e0:	4698      	mov	r8, r3
 80071e2:	e7f4      	b.n	80071ce <_dtoa_r+0x8ee>
 80071e4:	f43f af7d 	beq.w	80070e2 <_dtoa_r+0x802>
 80071e8:	4618      	mov	r0, r3
 80071ea:	301c      	adds	r0, #28
 80071ec:	e772      	b.n	80070d4 <_dtoa_r+0x7f4>
 80071ee:	9b03      	ldr	r3, [sp, #12]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	dc37      	bgt.n	8007264 <_dtoa_r+0x984>
 80071f4:	9b06      	ldr	r3, [sp, #24]
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	dd34      	ble.n	8007264 <_dtoa_r+0x984>
 80071fa:	9b03      	ldr	r3, [sp, #12]
 80071fc:	9302      	str	r3, [sp, #8]
 80071fe:	9b02      	ldr	r3, [sp, #8]
 8007200:	b96b      	cbnz	r3, 800721e <_dtoa_r+0x93e>
 8007202:	4631      	mov	r1, r6
 8007204:	2205      	movs	r2, #5
 8007206:	4620      	mov	r0, r4
 8007208:	f000 fbf4 	bl	80079f4 <__multadd>
 800720c:	4601      	mov	r1, r0
 800720e:	4606      	mov	r6, r0
 8007210:	ee18 0a10 	vmov	r0, s16
 8007214:	f000 fe0e 	bl	8007e34 <__mcmp>
 8007218:	2800      	cmp	r0, #0
 800721a:	f73f adbb 	bgt.w	8006d94 <_dtoa_r+0x4b4>
 800721e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007220:	9d01      	ldr	r5, [sp, #4]
 8007222:	43db      	mvns	r3, r3
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	f04f 0800 	mov.w	r8, #0
 800722a:	4631      	mov	r1, r6
 800722c:	4620      	mov	r0, r4
 800722e:	f000 fbbf 	bl	80079b0 <_Bfree>
 8007232:	2f00      	cmp	r7, #0
 8007234:	f43f aea4 	beq.w	8006f80 <_dtoa_r+0x6a0>
 8007238:	f1b8 0f00 	cmp.w	r8, #0
 800723c:	d005      	beq.n	800724a <_dtoa_r+0x96a>
 800723e:	45b8      	cmp	r8, r7
 8007240:	d003      	beq.n	800724a <_dtoa_r+0x96a>
 8007242:	4641      	mov	r1, r8
 8007244:	4620      	mov	r0, r4
 8007246:	f000 fbb3 	bl	80079b0 <_Bfree>
 800724a:	4639      	mov	r1, r7
 800724c:	4620      	mov	r0, r4
 800724e:	f000 fbaf 	bl	80079b0 <_Bfree>
 8007252:	e695      	b.n	8006f80 <_dtoa_r+0x6a0>
 8007254:	2600      	movs	r6, #0
 8007256:	4637      	mov	r7, r6
 8007258:	e7e1      	b.n	800721e <_dtoa_r+0x93e>
 800725a:	9700      	str	r7, [sp, #0]
 800725c:	4637      	mov	r7, r6
 800725e:	e599      	b.n	8006d94 <_dtoa_r+0x4b4>
 8007260:	40240000 	.word	0x40240000
 8007264:	9b08      	ldr	r3, [sp, #32]
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 80ca 	beq.w	8007400 <_dtoa_r+0xb20>
 800726c:	9b03      	ldr	r3, [sp, #12]
 800726e:	9302      	str	r3, [sp, #8]
 8007270:	2d00      	cmp	r5, #0
 8007272:	dd05      	ble.n	8007280 <_dtoa_r+0x9a0>
 8007274:	4639      	mov	r1, r7
 8007276:	462a      	mov	r2, r5
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fd6b 	bl	8007d54 <__lshift>
 800727e:	4607      	mov	r7, r0
 8007280:	f1b8 0f00 	cmp.w	r8, #0
 8007284:	d05b      	beq.n	800733e <_dtoa_r+0xa5e>
 8007286:	6879      	ldr	r1, [r7, #4]
 8007288:	4620      	mov	r0, r4
 800728a:	f000 fb51 	bl	8007930 <_Balloc>
 800728e:	4605      	mov	r5, r0
 8007290:	b928      	cbnz	r0, 800729e <_dtoa_r+0x9be>
 8007292:	4b87      	ldr	r3, [pc, #540]	; (80074b0 <_dtoa_r+0xbd0>)
 8007294:	4602      	mov	r2, r0
 8007296:	f240 21ea 	movw	r1, #746	; 0x2ea
 800729a:	f7ff bb3b 	b.w	8006914 <_dtoa_r+0x34>
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	3202      	adds	r2, #2
 80072a2:	0092      	lsls	r2, r2, #2
 80072a4:	f107 010c 	add.w	r1, r7, #12
 80072a8:	300c      	adds	r0, #12
 80072aa:	f000 fb33 	bl	8007914 <memcpy>
 80072ae:	2201      	movs	r2, #1
 80072b0:	4629      	mov	r1, r5
 80072b2:	4620      	mov	r0, r4
 80072b4:	f000 fd4e 	bl	8007d54 <__lshift>
 80072b8:	9b01      	ldr	r3, [sp, #4]
 80072ba:	f103 0901 	add.w	r9, r3, #1
 80072be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80072c2:	4413      	add	r3, r2
 80072c4:	9305      	str	r3, [sp, #20]
 80072c6:	f00a 0301 	and.w	r3, sl, #1
 80072ca:	46b8      	mov	r8, r7
 80072cc:	9304      	str	r3, [sp, #16]
 80072ce:	4607      	mov	r7, r0
 80072d0:	4631      	mov	r1, r6
 80072d2:	ee18 0a10 	vmov	r0, s16
 80072d6:	f7ff fa77 	bl	80067c8 <quorem>
 80072da:	4641      	mov	r1, r8
 80072dc:	9002      	str	r0, [sp, #8]
 80072de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80072e2:	ee18 0a10 	vmov	r0, s16
 80072e6:	f000 fda5 	bl	8007e34 <__mcmp>
 80072ea:	463a      	mov	r2, r7
 80072ec:	9003      	str	r0, [sp, #12]
 80072ee:	4631      	mov	r1, r6
 80072f0:	4620      	mov	r0, r4
 80072f2:	f000 fdbb 	bl	8007e6c <__mdiff>
 80072f6:	68c2      	ldr	r2, [r0, #12]
 80072f8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80072fc:	4605      	mov	r5, r0
 80072fe:	bb02      	cbnz	r2, 8007342 <_dtoa_r+0xa62>
 8007300:	4601      	mov	r1, r0
 8007302:	ee18 0a10 	vmov	r0, s16
 8007306:	f000 fd95 	bl	8007e34 <__mcmp>
 800730a:	4602      	mov	r2, r0
 800730c:	4629      	mov	r1, r5
 800730e:	4620      	mov	r0, r4
 8007310:	9207      	str	r2, [sp, #28]
 8007312:	f000 fb4d 	bl	80079b0 <_Bfree>
 8007316:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800731a:	ea43 0102 	orr.w	r1, r3, r2
 800731e:	9b04      	ldr	r3, [sp, #16]
 8007320:	430b      	orrs	r3, r1
 8007322:	464d      	mov	r5, r9
 8007324:	d10f      	bne.n	8007346 <_dtoa_r+0xa66>
 8007326:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800732a:	d02a      	beq.n	8007382 <_dtoa_r+0xaa2>
 800732c:	9b03      	ldr	r3, [sp, #12]
 800732e:	2b00      	cmp	r3, #0
 8007330:	dd02      	ble.n	8007338 <_dtoa_r+0xa58>
 8007332:	9b02      	ldr	r3, [sp, #8]
 8007334:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007338:	f88b a000 	strb.w	sl, [fp]
 800733c:	e775      	b.n	800722a <_dtoa_r+0x94a>
 800733e:	4638      	mov	r0, r7
 8007340:	e7ba      	b.n	80072b8 <_dtoa_r+0x9d8>
 8007342:	2201      	movs	r2, #1
 8007344:	e7e2      	b.n	800730c <_dtoa_r+0xa2c>
 8007346:	9b03      	ldr	r3, [sp, #12]
 8007348:	2b00      	cmp	r3, #0
 800734a:	db04      	blt.n	8007356 <_dtoa_r+0xa76>
 800734c:	9906      	ldr	r1, [sp, #24]
 800734e:	430b      	orrs	r3, r1
 8007350:	9904      	ldr	r1, [sp, #16]
 8007352:	430b      	orrs	r3, r1
 8007354:	d122      	bne.n	800739c <_dtoa_r+0xabc>
 8007356:	2a00      	cmp	r2, #0
 8007358:	ddee      	ble.n	8007338 <_dtoa_r+0xa58>
 800735a:	ee18 1a10 	vmov	r1, s16
 800735e:	2201      	movs	r2, #1
 8007360:	4620      	mov	r0, r4
 8007362:	f000 fcf7 	bl	8007d54 <__lshift>
 8007366:	4631      	mov	r1, r6
 8007368:	ee08 0a10 	vmov	s16, r0
 800736c:	f000 fd62 	bl	8007e34 <__mcmp>
 8007370:	2800      	cmp	r0, #0
 8007372:	dc03      	bgt.n	800737c <_dtoa_r+0xa9c>
 8007374:	d1e0      	bne.n	8007338 <_dtoa_r+0xa58>
 8007376:	f01a 0f01 	tst.w	sl, #1
 800737a:	d0dd      	beq.n	8007338 <_dtoa_r+0xa58>
 800737c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007380:	d1d7      	bne.n	8007332 <_dtoa_r+0xa52>
 8007382:	2339      	movs	r3, #57	; 0x39
 8007384:	f88b 3000 	strb.w	r3, [fp]
 8007388:	462b      	mov	r3, r5
 800738a:	461d      	mov	r5, r3
 800738c:	3b01      	subs	r3, #1
 800738e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007392:	2a39      	cmp	r2, #57	; 0x39
 8007394:	d071      	beq.n	800747a <_dtoa_r+0xb9a>
 8007396:	3201      	adds	r2, #1
 8007398:	701a      	strb	r2, [r3, #0]
 800739a:	e746      	b.n	800722a <_dtoa_r+0x94a>
 800739c:	2a00      	cmp	r2, #0
 800739e:	dd07      	ble.n	80073b0 <_dtoa_r+0xad0>
 80073a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80073a4:	d0ed      	beq.n	8007382 <_dtoa_r+0xaa2>
 80073a6:	f10a 0301 	add.w	r3, sl, #1
 80073aa:	f88b 3000 	strb.w	r3, [fp]
 80073ae:	e73c      	b.n	800722a <_dtoa_r+0x94a>
 80073b0:	9b05      	ldr	r3, [sp, #20]
 80073b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80073b6:	4599      	cmp	r9, r3
 80073b8:	d047      	beq.n	800744a <_dtoa_r+0xb6a>
 80073ba:	ee18 1a10 	vmov	r1, s16
 80073be:	2300      	movs	r3, #0
 80073c0:	220a      	movs	r2, #10
 80073c2:	4620      	mov	r0, r4
 80073c4:	f000 fb16 	bl	80079f4 <__multadd>
 80073c8:	45b8      	cmp	r8, r7
 80073ca:	ee08 0a10 	vmov	s16, r0
 80073ce:	f04f 0300 	mov.w	r3, #0
 80073d2:	f04f 020a 	mov.w	r2, #10
 80073d6:	4641      	mov	r1, r8
 80073d8:	4620      	mov	r0, r4
 80073da:	d106      	bne.n	80073ea <_dtoa_r+0xb0a>
 80073dc:	f000 fb0a 	bl	80079f4 <__multadd>
 80073e0:	4680      	mov	r8, r0
 80073e2:	4607      	mov	r7, r0
 80073e4:	f109 0901 	add.w	r9, r9, #1
 80073e8:	e772      	b.n	80072d0 <_dtoa_r+0x9f0>
 80073ea:	f000 fb03 	bl	80079f4 <__multadd>
 80073ee:	4639      	mov	r1, r7
 80073f0:	4680      	mov	r8, r0
 80073f2:	2300      	movs	r3, #0
 80073f4:	220a      	movs	r2, #10
 80073f6:	4620      	mov	r0, r4
 80073f8:	f000 fafc 	bl	80079f4 <__multadd>
 80073fc:	4607      	mov	r7, r0
 80073fe:	e7f1      	b.n	80073e4 <_dtoa_r+0xb04>
 8007400:	9b03      	ldr	r3, [sp, #12]
 8007402:	9302      	str	r3, [sp, #8]
 8007404:	9d01      	ldr	r5, [sp, #4]
 8007406:	ee18 0a10 	vmov	r0, s16
 800740a:	4631      	mov	r1, r6
 800740c:	f7ff f9dc 	bl	80067c8 <quorem>
 8007410:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	f805 ab01 	strb.w	sl, [r5], #1
 800741a:	1aea      	subs	r2, r5, r3
 800741c:	9b02      	ldr	r3, [sp, #8]
 800741e:	4293      	cmp	r3, r2
 8007420:	dd09      	ble.n	8007436 <_dtoa_r+0xb56>
 8007422:	ee18 1a10 	vmov	r1, s16
 8007426:	2300      	movs	r3, #0
 8007428:	220a      	movs	r2, #10
 800742a:	4620      	mov	r0, r4
 800742c:	f000 fae2 	bl	80079f4 <__multadd>
 8007430:	ee08 0a10 	vmov	s16, r0
 8007434:	e7e7      	b.n	8007406 <_dtoa_r+0xb26>
 8007436:	9b02      	ldr	r3, [sp, #8]
 8007438:	2b00      	cmp	r3, #0
 800743a:	bfc8      	it	gt
 800743c:	461d      	movgt	r5, r3
 800743e:	9b01      	ldr	r3, [sp, #4]
 8007440:	bfd8      	it	le
 8007442:	2501      	movle	r5, #1
 8007444:	441d      	add	r5, r3
 8007446:	f04f 0800 	mov.w	r8, #0
 800744a:	ee18 1a10 	vmov	r1, s16
 800744e:	2201      	movs	r2, #1
 8007450:	4620      	mov	r0, r4
 8007452:	f000 fc7f 	bl	8007d54 <__lshift>
 8007456:	4631      	mov	r1, r6
 8007458:	ee08 0a10 	vmov	s16, r0
 800745c:	f000 fcea 	bl	8007e34 <__mcmp>
 8007460:	2800      	cmp	r0, #0
 8007462:	dc91      	bgt.n	8007388 <_dtoa_r+0xaa8>
 8007464:	d102      	bne.n	800746c <_dtoa_r+0xb8c>
 8007466:	f01a 0f01 	tst.w	sl, #1
 800746a:	d18d      	bne.n	8007388 <_dtoa_r+0xaa8>
 800746c:	462b      	mov	r3, r5
 800746e:	461d      	mov	r5, r3
 8007470:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007474:	2a30      	cmp	r2, #48	; 0x30
 8007476:	d0fa      	beq.n	800746e <_dtoa_r+0xb8e>
 8007478:	e6d7      	b.n	800722a <_dtoa_r+0x94a>
 800747a:	9a01      	ldr	r2, [sp, #4]
 800747c:	429a      	cmp	r2, r3
 800747e:	d184      	bne.n	800738a <_dtoa_r+0xaaa>
 8007480:	9b00      	ldr	r3, [sp, #0]
 8007482:	3301      	adds	r3, #1
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	2331      	movs	r3, #49	; 0x31
 8007488:	7013      	strb	r3, [r2, #0]
 800748a:	e6ce      	b.n	800722a <_dtoa_r+0x94a>
 800748c:	4b09      	ldr	r3, [pc, #36]	; (80074b4 <_dtoa_r+0xbd4>)
 800748e:	f7ff ba95 	b.w	80069bc <_dtoa_r+0xdc>
 8007492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007494:	2b00      	cmp	r3, #0
 8007496:	f47f aa6e 	bne.w	8006976 <_dtoa_r+0x96>
 800749a:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <_dtoa_r+0xbd8>)
 800749c:	f7ff ba8e 	b.w	80069bc <_dtoa_r+0xdc>
 80074a0:	9b02      	ldr	r3, [sp, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dcae      	bgt.n	8007404 <_dtoa_r+0xb24>
 80074a6:	9b06      	ldr	r3, [sp, #24]
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	f73f aea8 	bgt.w	80071fe <_dtoa_r+0x91e>
 80074ae:	e7a9      	b.n	8007404 <_dtoa_r+0xb24>
 80074b0:	08008c87 	.word	0x08008c87
 80074b4:	08008be4 	.word	0x08008be4
 80074b8:	08008c08 	.word	0x08008c08

080074bc <__sflush_r>:
 80074bc:	898a      	ldrh	r2, [r1, #12]
 80074be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c2:	4605      	mov	r5, r0
 80074c4:	0710      	lsls	r0, r2, #28
 80074c6:	460c      	mov	r4, r1
 80074c8:	d458      	bmi.n	800757c <__sflush_r+0xc0>
 80074ca:	684b      	ldr	r3, [r1, #4]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	dc05      	bgt.n	80074dc <__sflush_r+0x20>
 80074d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	dc02      	bgt.n	80074dc <__sflush_r+0x20>
 80074d6:	2000      	movs	r0, #0
 80074d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074de:	2e00      	cmp	r6, #0
 80074e0:	d0f9      	beq.n	80074d6 <__sflush_r+0x1a>
 80074e2:	2300      	movs	r3, #0
 80074e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074e8:	682f      	ldr	r7, [r5, #0]
 80074ea:	602b      	str	r3, [r5, #0]
 80074ec:	d032      	beq.n	8007554 <__sflush_r+0x98>
 80074ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	075a      	lsls	r2, r3, #29
 80074f4:	d505      	bpl.n	8007502 <__sflush_r+0x46>
 80074f6:	6863      	ldr	r3, [r4, #4]
 80074f8:	1ac0      	subs	r0, r0, r3
 80074fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074fc:	b10b      	cbz	r3, 8007502 <__sflush_r+0x46>
 80074fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007500:	1ac0      	subs	r0, r0, r3
 8007502:	2300      	movs	r3, #0
 8007504:	4602      	mov	r2, r0
 8007506:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007508:	6a21      	ldr	r1, [r4, #32]
 800750a:	4628      	mov	r0, r5
 800750c:	47b0      	blx	r6
 800750e:	1c43      	adds	r3, r0, #1
 8007510:	89a3      	ldrh	r3, [r4, #12]
 8007512:	d106      	bne.n	8007522 <__sflush_r+0x66>
 8007514:	6829      	ldr	r1, [r5, #0]
 8007516:	291d      	cmp	r1, #29
 8007518:	d82c      	bhi.n	8007574 <__sflush_r+0xb8>
 800751a:	4a2a      	ldr	r2, [pc, #168]	; (80075c4 <__sflush_r+0x108>)
 800751c:	40ca      	lsrs	r2, r1
 800751e:	07d6      	lsls	r6, r2, #31
 8007520:	d528      	bpl.n	8007574 <__sflush_r+0xb8>
 8007522:	2200      	movs	r2, #0
 8007524:	6062      	str	r2, [r4, #4]
 8007526:	04d9      	lsls	r1, r3, #19
 8007528:	6922      	ldr	r2, [r4, #16]
 800752a:	6022      	str	r2, [r4, #0]
 800752c:	d504      	bpl.n	8007538 <__sflush_r+0x7c>
 800752e:	1c42      	adds	r2, r0, #1
 8007530:	d101      	bne.n	8007536 <__sflush_r+0x7a>
 8007532:	682b      	ldr	r3, [r5, #0]
 8007534:	b903      	cbnz	r3, 8007538 <__sflush_r+0x7c>
 8007536:	6560      	str	r0, [r4, #84]	; 0x54
 8007538:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800753a:	602f      	str	r7, [r5, #0]
 800753c:	2900      	cmp	r1, #0
 800753e:	d0ca      	beq.n	80074d6 <__sflush_r+0x1a>
 8007540:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007544:	4299      	cmp	r1, r3
 8007546:	d002      	beq.n	800754e <__sflush_r+0x92>
 8007548:	4628      	mov	r0, r5
 800754a:	f000 fd8b 	bl	8008064 <_free_r>
 800754e:	2000      	movs	r0, #0
 8007550:	6360      	str	r0, [r4, #52]	; 0x34
 8007552:	e7c1      	b.n	80074d8 <__sflush_r+0x1c>
 8007554:	6a21      	ldr	r1, [r4, #32]
 8007556:	2301      	movs	r3, #1
 8007558:	4628      	mov	r0, r5
 800755a:	47b0      	blx	r6
 800755c:	1c41      	adds	r1, r0, #1
 800755e:	d1c7      	bne.n	80074f0 <__sflush_r+0x34>
 8007560:	682b      	ldr	r3, [r5, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d0c4      	beq.n	80074f0 <__sflush_r+0x34>
 8007566:	2b1d      	cmp	r3, #29
 8007568:	d001      	beq.n	800756e <__sflush_r+0xb2>
 800756a:	2b16      	cmp	r3, #22
 800756c:	d101      	bne.n	8007572 <__sflush_r+0xb6>
 800756e:	602f      	str	r7, [r5, #0]
 8007570:	e7b1      	b.n	80074d6 <__sflush_r+0x1a>
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007578:	81a3      	strh	r3, [r4, #12]
 800757a:	e7ad      	b.n	80074d8 <__sflush_r+0x1c>
 800757c:	690f      	ldr	r7, [r1, #16]
 800757e:	2f00      	cmp	r7, #0
 8007580:	d0a9      	beq.n	80074d6 <__sflush_r+0x1a>
 8007582:	0793      	lsls	r3, r2, #30
 8007584:	680e      	ldr	r6, [r1, #0]
 8007586:	bf08      	it	eq
 8007588:	694b      	ldreq	r3, [r1, #20]
 800758a:	600f      	str	r7, [r1, #0]
 800758c:	bf18      	it	ne
 800758e:	2300      	movne	r3, #0
 8007590:	eba6 0807 	sub.w	r8, r6, r7
 8007594:	608b      	str	r3, [r1, #8]
 8007596:	f1b8 0f00 	cmp.w	r8, #0
 800759a:	dd9c      	ble.n	80074d6 <__sflush_r+0x1a>
 800759c:	6a21      	ldr	r1, [r4, #32]
 800759e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80075a0:	4643      	mov	r3, r8
 80075a2:	463a      	mov	r2, r7
 80075a4:	4628      	mov	r0, r5
 80075a6:	47b0      	blx	r6
 80075a8:	2800      	cmp	r0, #0
 80075aa:	dc06      	bgt.n	80075ba <__sflush_r+0xfe>
 80075ac:	89a3      	ldrh	r3, [r4, #12]
 80075ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075b2:	81a3      	strh	r3, [r4, #12]
 80075b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075b8:	e78e      	b.n	80074d8 <__sflush_r+0x1c>
 80075ba:	4407      	add	r7, r0
 80075bc:	eba8 0800 	sub.w	r8, r8, r0
 80075c0:	e7e9      	b.n	8007596 <__sflush_r+0xda>
 80075c2:	bf00      	nop
 80075c4:	20400001 	.word	0x20400001

080075c8 <_fflush_r>:
 80075c8:	b538      	push	{r3, r4, r5, lr}
 80075ca:	690b      	ldr	r3, [r1, #16]
 80075cc:	4605      	mov	r5, r0
 80075ce:	460c      	mov	r4, r1
 80075d0:	b913      	cbnz	r3, 80075d8 <_fflush_r+0x10>
 80075d2:	2500      	movs	r5, #0
 80075d4:	4628      	mov	r0, r5
 80075d6:	bd38      	pop	{r3, r4, r5, pc}
 80075d8:	b118      	cbz	r0, 80075e2 <_fflush_r+0x1a>
 80075da:	6983      	ldr	r3, [r0, #24]
 80075dc:	b90b      	cbnz	r3, 80075e2 <_fflush_r+0x1a>
 80075de:	f000 f887 	bl	80076f0 <__sinit>
 80075e2:	4b14      	ldr	r3, [pc, #80]	; (8007634 <_fflush_r+0x6c>)
 80075e4:	429c      	cmp	r4, r3
 80075e6:	d11b      	bne.n	8007620 <_fflush_r+0x58>
 80075e8:	686c      	ldr	r4, [r5, #4]
 80075ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d0ef      	beq.n	80075d2 <_fflush_r+0xa>
 80075f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075f4:	07d0      	lsls	r0, r2, #31
 80075f6:	d404      	bmi.n	8007602 <_fflush_r+0x3a>
 80075f8:	0599      	lsls	r1, r3, #22
 80075fa:	d402      	bmi.n	8007602 <_fflush_r+0x3a>
 80075fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075fe:	f000 f91a 	bl	8007836 <__retarget_lock_acquire_recursive>
 8007602:	4628      	mov	r0, r5
 8007604:	4621      	mov	r1, r4
 8007606:	f7ff ff59 	bl	80074bc <__sflush_r>
 800760a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800760c:	07da      	lsls	r2, r3, #31
 800760e:	4605      	mov	r5, r0
 8007610:	d4e0      	bmi.n	80075d4 <_fflush_r+0xc>
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	059b      	lsls	r3, r3, #22
 8007616:	d4dd      	bmi.n	80075d4 <_fflush_r+0xc>
 8007618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800761a:	f000 f90d 	bl	8007838 <__retarget_lock_release_recursive>
 800761e:	e7d9      	b.n	80075d4 <_fflush_r+0xc>
 8007620:	4b05      	ldr	r3, [pc, #20]	; (8007638 <_fflush_r+0x70>)
 8007622:	429c      	cmp	r4, r3
 8007624:	d101      	bne.n	800762a <_fflush_r+0x62>
 8007626:	68ac      	ldr	r4, [r5, #8]
 8007628:	e7df      	b.n	80075ea <_fflush_r+0x22>
 800762a:	4b04      	ldr	r3, [pc, #16]	; (800763c <_fflush_r+0x74>)
 800762c:	429c      	cmp	r4, r3
 800762e:	bf08      	it	eq
 8007630:	68ec      	ldreq	r4, [r5, #12]
 8007632:	e7da      	b.n	80075ea <_fflush_r+0x22>
 8007634:	08008cb8 	.word	0x08008cb8
 8007638:	08008cd8 	.word	0x08008cd8
 800763c:	08008c98 	.word	0x08008c98

08007640 <std>:
 8007640:	2300      	movs	r3, #0
 8007642:	b510      	push	{r4, lr}
 8007644:	4604      	mov	r4, r0
 8007646:	e9c0 3300 	strd	r3, r3, [r0]
 800764a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800764e:	6083      	str	r3, [r0, #8]
 8007650:	8181      	strh	r1, [r0, #12]
 8007652:	6643      	str	r3, [r0, #100]	; 0x64
 8007654:	81c2      	strh	r2, [r0, #14]
 8007656:	6183      	str	r3, [r0, #24]
 8007658:	4619      	mov	r1, r3
 800765a:	2208      	movs	r2, #8
 800765c:	305c      	adds	r0, #92	; 0x5c
 800765e:	f7fe faf3 	bl	8005c48 <memset>
 8007662:	4b05      	ldr	r3, [pc, #20]	; (8007678 <std+0x38>)
 8007664:	6263      	str	r3, [r4, #36]	; 0x24
 8007666:	4b05      	ldr	r3, [pc, #20]	; (800767c <std+0x3c>)
 8007668:	62a3      	str	r3, [r4, #40]	; 0x28
 800766a:	4b05      	ldr	r3, [pc, #20]	; (8007680 <std+0x40>)
 800766c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800766e:	4b05      	ldr	r3, [pc, #20]	; (8007684 <std+0x44>)
 8007670:	6224      	str	r4, [r4, #32]
 8007672:	6323      	str	r3, [r4, #48]	; 0x30
 8007674:	bd10      	pop	{r4, pc}
 8007676:	bf00      	nop
 8007678:	080084f9 	.word	0x080084f9
 800767c:	0800851b 	.word	0x0800851b
 8007680:	08008553 	.word	0x08008553
 8007684:	08008577 	.word	0x08008577

08007688 <_cleanup_r>:
 8007688:	4901      	ldr	r1, [pc, #4]	; (8007690 <_cleanup_r+0x8>)
 800768a:	f000 b8af 	b.w	80077ec <_fwalk_reent>
 800768e:	bf00      	nop
 8007690:	080075c9 	.word	0x080075c9

08007694 <__sfmoreglue>:
 8007694:	b570      	push	{r4, r5, r6, lr}
 8007696:	2268      	movs	r2, #104	; 0x68
 8007698:	1e4d      	subs	r5, r1, #1
 800769a:	4355      	muls	r5, r2
 800769c:	460e      	mov	r6, r1
 800769e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80076a2:	f000 fd4b 	bl	800813c <_malloc_r>
 80076a6:	4604      	mov	r4, r0
 80076a8:	b140      	cbz	r0, 80076bc <__sfmoreglue+0x28>
 80076aa:	2100      	movs	r1, #0
 80076ac:	e9c0 1600 	strd	r1, r6, [r0]
 80076b0:	300c      	adds	r0, #12
 80076b2:	60a0      	str	r0, [r4, #8]
 80076b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80076b8:	f7fe fac6 	bl	8005c48 <memset>
 80076bc:	4620      	mov	r0, r4
 80076be:	bd70      	pop	{r4, r5, r6, pc}

080076c0 <__sfp_lock_acquire>:
 80076c0:	4801      	ldr	r0, [pc, #4]	; (80076c8 <__sfp_lock_acquire+0x8>)
 80076c2:	f000 b8b8 	b.w	8007836 <__retarget_lock_acquire_recursive>
 80076c6:	bf00      	nop
 80076c8:	200004f1 	.word	0x200004f1

080076cc <__sfp_lock_release>:
 80076cc:	4801      	ldr	r0, [pc, #4]	; (80076d4 <__sfp_lock_release+0x8>)
 80076ce:	f000 b8b3 	b.w	8007838 <__retarget_lock_release_recursive>
 80076d2:	bf00      	nop
 80076d4:	200004f1 	.word	0x200004f1

080076d8 <__sinit_lock_acquire>:
 80076d8:	4801      	ldr	r0, [pc, #4]	; (80076e0 <__sinit_lock_acquire+0x8>)
 80076da:	f000 b8ac 	b.w	8007836 <__retarget_lock_acquire_recursive>
 80076de:	bf00      	nop
 80076e0:	200004f2 	.word	0x200004f2

080076e4 <__sinit_lock_release>:
 80076e4:	4801      	ldr	r0, [pc, #4]	; (80076ec <__sinit_lock_release+0x8>)
 80076e6:	f000 b8a7 	b.w	8007838 <__retarget_lock_release_recursive>
 80076ea:	bf00      	nop
 80076ec:	200004f2 	.word	0x200004f2

080076f0 <__sinit>:
 80076f0:	b510      	push	{r4, lr}
 80076f2:	4604      	mov	r4, r0
 80076f4:	f7ff fff0 	bl	80076d8 <__sinit_lock_acquire>
 80076f8:	69a3      	ldr	r3, [r4, #24]
 80076fa:	b11b      	cbz	r3, 8007704 <__sinit+0x14>
 80076fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007700:	f7ff bff0 	b.w	80076e4 <__sinit_lock_release>
 8007704:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007708:	6523      	str	r3, [r4, #80]	; 0x50
 800770a:	4b13      	ldr	r3, [pc, #76]	; (8007758 <__sinit+0x68>)
 800770c:	4a13      	ldr	r2, [pc, #76]	; (800775c <__sinit+0x6c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	62a2      	str	r2, [r4, #40]	; 0x28
 8007712:	42a3      	cmp	r3, r4
 8007714:	bf04      	itt	eq
 8007716:	2301      	moveq	r3, #1
 8007718:	61a3      	streq	r3, [r4, #24]
 800771a:	4620      	mov	r0, r4
 800771c:	f000 f820 	bl	8007760 <__sfp>
 8007720:	6060      	str	r0, [r4, #4]
 8007722:	4620      	mov	r0, r4
 8007724:	f000 f81c 	bl	8007760 <__sfp>
 8007728:	60a0      	str	r0, [r4, #8]
 800772a:	4620      	mov	r0, r4
 800772c:	f000 f818 	bl	8007760 <__sfp>
 8007730:	2200      	movs	r2, #0
 8007732:	60e0      	str	r0, [r4, #12]
 8007734:	2104      	movs	r1, #4
 8007736:	6860      	ldr	r0, [r4, #4]
 8007738:	f7ff ff82 	bl	8007640 <std>
 800773c:	68a0      	ldr	r0, [r4, #8]
 800773e:	2201      	movs	r2, #1
 8007740:	2109      	movs	r1, #9
 8007742:	f7ff ff7d 	bl	8007640 <std>
 8007746:	68e0      	ldr	r0, [r4, #12]
 8007748:	2202      	movs	r2, #2
 800774a:	2112      	movs	r1, #18
 800774c:	f7ff ff78 	bl	8007640 <std>
 8007750:	2301      	movs	r3, #1
 8007752:	61a3      	str	r3, [r4, #24]
 8007754:	e7d2      	b.n	80076fc <__sinit+0xc>
 8007756:	bf00      	nop
 8007758:	08008bd0 	.word	0x08008bd0
 800775c:	08007689 	.word	0x08007689

08007760 <__sfp>:
 8007760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007762:	4607      	mov	r7, r0
 8007764:	f7ff ffac 	bl	80076c0 <__sfp_lock_acquire>
 8007768:	4b1e      	ldr	r3, [pc, #120]	; (80077e4 <__sfp+0x84>)
 800776a:	681e      	ldr	r6, [r3, #0]
 800776c:	69b3      	ldr	r3, [r6, #24]
 800776e:	b913      	cbnz	r3, 8007776 <__sfp+0x16>
 8007770:	4630      	mov	r0, r6
 8007772:	f7ff ffbd 	bl	80076f0 <__sinit>
 8007776:	3648      	adds	r6, #72	; 0x48
 8007778:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800777c:	3b01      	subs	r3, #1
 800777e:	d503      	bpl.n	8007788 <__sfp+0x28>
 8007780:	6833      	ldr	r3, [r6, #0]
 8007782:	b30b      	cbz	r3, 80077c8 <__sfp+0x68>
 8007784:	6836      	ldr	r6, [r6, #0]
 8007786:	e7f7      	b.n	8007778 <__sfp+0x18>
 8007788:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800778c:	b9d5      	cbnz	r5, 80077c4 <__sfp+0x64>
 800778e:	4b16      	ldr	r3, [pc, #88]	; (80077e8 <__sfp+0x88>)
 8007790:	60e3      	str	r3, [r4, #12]
 8007792:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007796:	6665      	str	r5, [r4, #100]	; 0x64
 8007798:	f000 f84c 	bl	8007834 <__retarget_lock_init_recursive>
 800779c:	f7ff ff96 	bl	80076cc <__sfp_lock_release>
 80077a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80077a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80077a8:	6025      	str	r5, [r4, #0]
 80077aa:	61a5      	str	r5, [r4, #24]
 80077ac:	2208      	movs	r2, #8
 80077ae:	4629      	mov	r1, r5
 80077b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80077b4:	f7fe fa48 	bl	8005c48 <memset>
 80077b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80077bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80077c0:	4620      	mov	r0, r4
 80077c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077c4:	3468      	adds	r4, #104	; 0x68
 80077c6:	e7d9      	b.n	800777c <__sfp+0x1c>
 80077c8:	2104      	movs	r1, #4
 80077ca:	4638      	mov	r0, r7
 80077cc:	f7ff ff62 	bl	8007694 <__sfmoreglue>
 80077d0:	4604      	mov	r4, r0
 80077d2:	6030      	str	r0, [r6, #0]
 80077d4:	2800      	cmp	r0, #0
 80077d6:	d1d5      	bne.n	8007784 <__sfp+0x24>
 80077d8:	f7ff ff78 	bl	80076cc <__sfp_lock_release>
 80077dc:	230c      	movs	r3, #12
 80077de:	603b      	str	r3, [r7, #0]
 80077e0:	e7ee      	b.n	80077c0 <__sfp+0x60>
 80077e2:	bf00      	nop
 80077e4:	08008bd0 	.word	0x08008bd0
 80077e8:	ffff0001 	.word	0xffff0001

080077ec <_fwalk_reent>:
 80077ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077f0:	4606      	mov	r6, r0
 80077f2:	4688      	mov	r8, r1
 80077f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80077f8:	2700      	movs	r7, #0
 80077fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077fe:	f1b9 0901 	subs.w	r9, r9, #1
 8007802:	d505      	bpl.n	8007810 <_fwalk_reent+0x24>
 8007804:	6824      	ldr	r4, [r4, #0]
 8007806:	2c00      	cmp	r4, #0
 8007808:	d1f7      	bne.n	80077fa <_fwalk_reent+0xe>
 800780a:	4638      	mov	r0, r7
 800780c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007810:	89ab      	ldrh	r3, [r5, #12]
 8007812:	2b01      	cmp	r3, #1
 8007814:	d907      	bls.n	8007826 <_fwalk_reent+0x3a>
 8007816:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800781a:	3301      	adds	r3, #1
 800781c:	d003      	beq.n	8007826 <_fwalk_reent+0x3a>
 800781e:	4629      	mov	r1, r5
 8007820:	4630      	mov	r0, r6
 8007822:	47c0      	blx	r8
 8007824:	4307      	orrs	r7, r0
 8007826:	3568      	adds	r5, #104	; 0x68
 8007828:	e7e9      	b.n	80077fe <_fwalk_reent+0x12>
	...

0800782c <_localeconv_r>:
 800782c:	4800      	ldr	r0, [pc, #0]	; (8007830 <_localeconv_r+0x4>)
 800782e:	4770      	bx	lr
 8007830:	20000160 	.word	0x20000160

08007834 <__retarget_lock_init_recursive>:
 8007834:	4770      	bx	lr

08007836 <__retarget_lock_acquire_recursive>:
 8007836:	4770      	bx	lr

08007838 <__retarget_lock_release_recursive>:
 8007838:	4770      	bx	lr

0800783a <__swhatbuf_r>:
 800783a:	b570      	push	{r4, r5, r6, lr}
 800783c:	460e      	mov	r6, r1
 800783e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007842:	2900      	cmp	r1, #0
 8007844:	b096      	sub	sp, #88	; 0x58
 8007846:	4614      	mov	r4, r2
 8007848:	461d      	mov	r5, r3
 800784a:	da08      	bge.n	800785e <__swhatbuf_r+0x24>
 800784c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	602a      	str	r2, [r5, #0]
 8007854:	061a      	lsls	r2, r3, #24
 8007856:	d410      	bmi.n	800787a <__swhatbuf_r+0x40>
 8007858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800785c:	e00e      	b.n	800787c <__swhatbuf_r+0x42>
 800785e:	466a      	mov	r2, sp
 8007860:	f000 fee0 	bl	8008624 <_fstat_r>
 8007864:	2800      	cmp	r0, #0
 8007866:	dbf1      	blt.n	800784c <__swhatbuf_r+0x12>
 8007868:	9a01      	ldr	r2, [sp, #4]
 800786a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800786e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007872:	425a      	negs	r2, r3
 8007874:	415a      	adcs	r2, r3
 8007876:	602a      	str	r2, [r5, #0]
 8007878:	e7ee      	b.n	8007858 <__swhatbuf_r+0x1e>
 800787a:	2340      	movs	r3, #64	; 0x40
 800787c:	2000      	movs	r0, #0
 800787e:	6023      	str	r3, [r4, #0]
 8007880:	b016      	add	sp, #88	; 0x58
 8007882:	bd70      	pop	{r4, r5, r6, pc}

08007884 <__smakebuf_r>:
 8007884:	898b      	ldrh	r3, [r1, #12]
 8007886:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007888:	079d      	lsls	r5, r3, #30
 800788a:	4606      	mov	r6, r0
 800788c:	460c      	mov	r4, r1
 800788e:	d507      	bpl.n	80078a0 <__smakebuf_r+0x1c>
 8007890:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	6123      	str	r3, [r4, #16]
 8007898:	2301      	movs	r3, #1
 800789a:	6163      	str	r3, [r4, #20]
 800789c:	b002      	add	sp, #8
 800789e:	bd70      	pop	{r4, r5, r6, pc}
 80078a0:	ab01      	add	r3, sp, #4
 80078a2:	466a      	mov	r2, sp
 80078a4:	f7ff ffc9 	bl	800783a <__swhatbuf_r>
 80078a8:	9900      	ldr	r1, [sp, #0]
 80078aa:	4605      	mov	r5, r0
 80078ac:	4630      	mov	r0, r6
 80078ae:	f000 fc45 	bl	800813c <_malloc_r>
 80078b2:	b948      	cbnz	r0, 80078c8 <__smakebuf_r+0x44>
 80078b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078b8:	059a      	lsls	r2, r3, #22
 80078ba:	d4ef      	bmi.n	800789c <__smakebuf_r+0x18>
 80078bc:	f023 0303 	bic.w	r3, r3, #3
 80078c0:	f043 0302 	orr.w	r3, r3, #2
 80078c4:	81a3      	strh	r3, [r4, #12]
 80078c6:	e7e3      	b.n	8007890 <__smakebuf_r+0xc>
 80078c8:	4b0d      	ldr	r3, [pc, #52]	; (8007900 <__smakebuf_r+0x7c>)
 80078ca:	62b3      	str	r3, [r6, #40]	; 0x28
 80078cc:	89a3      	ldrh	r3, [r4, #12]
 80078ce:	6020      	str	r0, [r4, #0]
 80078d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078d4:	81a3      	strh	r3, [r4, #12]
 80078d6:	9b00      	ldr	r3, [sp, #0]
 80078d8:	6163      	str	r3, [r4, #20]
 80078da:	9b01      	ldr	r3, [sp, #4]
 80078dc:	6120      	str	r0, [r4, #16]
 80078de:	b15b      	cbz	r3, 80078f8 <__smakebuf_r+0x74>
 80078e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078e4:	4630      	mov	r0, r6
 80078e6:	f000 feaf 	bl	8008648 <_isatty_r>
 80078ea:	b128      	cbz	r0, 80078f8 <__smakebuf_r+0x74>
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	f023 0303 	bic.w	r3, r3, #3
 80078f2:	f043 0301 	orr.w	r3, r3, #1
 80078f6:	81a3      	strh	r3, [r4, #12]
 80078f8:	89a0      	ldrh	r0, [r4, #12]
 80078fa:	4305      	orrs	r5, r0
 80078fc:	81a5      	strh	r5, [r4, #12]
 80078fe:	e7cd      	b.n	800789c <__smakebuf_r+0x18>
 8007900:	08007689 	.word	0x08007689

08007904 <malloc>:
 8007904:	4b02      	ldr	r3, [pc, #8]	; (8007910 <malloc+0xc>)
 8007906:	4601      	mov	r1, r0
 8007908:	6818      	ldr	r0, [r3, #0]
 800790a:	f000 bc17 	b.w	800813c <_malloc_r>
 800790e:	bf00      	nop
 8007910:	2000000c 	.word	0x2000000c

08007914 <memcpy>:
 8007914:	440a      	add	r2, r1
 8007916:	4291      	cmp	r1, r2
 8007918:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800791c:	d100      	bne.n	8007920 <memcpy+0xc>
 800791e:	4770      	bx	lr
 8007920:	b510      	push	{r4, lr}
 8007922:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007926:	f803 4f01 	strb.w	r4, [r3, #1]!
 800792a:	4291      	cmp	r1, r2
 800792c:	d1f9      	bne.n	8007922 <memcpy+0xe>
 800792e:	bd10      	pop	{r4, pc}

08007930 <_Balloc>:
 8007930:	b570      	push	{r4, r5, r6, lr}
 8007932:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007934:	4604      	mov	r4, r0
 8007936:	460d      	mov	r5, r1
 8007938:	b976      	cbnz	r6, 8007958 <_Balloc+0x28>
 800793a:	2010      	movs	r0, #16
 800793c:	f7ff ffe2 	bl	8007904 <malloc>
 8007940:	4602      	mov	r2, r0
 8007942:	6260      	str	r0, [r4, #36]	; 0x24
 8007944:	b920      	cbnz	r0, 8007950 <_Balloc+0x20>
 8007946:	4b18      	ldr	r3, [pc, #96]	; (80079a8 <_Balloc+0x78>)
 8007948:	4818      	ldr	r0, [pc, #96]	; (80079ac <_Balloc+0x7c>)
 800794a:	2166      	movs	r1, #102	; 0x66
 800794c:	f000 fe2a 	bl	80085a4 <__assert_func>
 8007950:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007954:	6006      	str	r6, [r0, #0]
 8007956:	60c6      	str	r6, [r0, #12]
 8007958:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800795a:	68f3      	ldr	r3, [r6, #12]
 800795c:	b183      	cbz	r3, 8007980 <_Balloc+0x50>
 800795e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007966:	b9b8      	cbnz	r0, 8007998 <_Balloc+0x68>
 8007968:	2101      	movs	r1, #1
 800796a:	fa01 f605 	lsl.w	r6, r1, r5
 800796e:	1d72      	adds	r2, r6, #5
 8007970:	0092      	lsls	r2, r2, #2
 8007972:	4620      	mov	r0, r4
 8007974:	f000 fb60 	bl	8008038 <_calloc_r>
 8007978:	b160      	cbz	r0, 8007994 <_Balloc+0x64>
 800797a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800797e:	e00e      	b.n	800799e <_Balloc+0x6e>
 8007980:	2221      	movs	r2, #33	; 0x21
 8007982:	2104      	movs	r1, #4
 8007984:	4620      	mov	r0, r4
 8007986:	f000 fb57 	bl	8008038 <_calloc_r>
 800798a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800798c:	60f0      	str	r0, [r6, #12]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1e4      	bne.n	800795e <_Balloc+0x2e>
 8007994:	2000      	movs	r0, #0
 8007996:	bd70      	pop	{r4, r5, r6, pc}
 8007998:	6802      	ldr	r2, [r0, #0]
 800799a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800799e:	2300      	movs	r3, #0
 80079a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079a4:	e7f7      	b.n	8007996 <_Balloc+0x66>
 80079a6:	bf00      	nop
 80079a8:	08008c15 	.word	0x08008c15
 80079ac:	08008cf8 	.word	0x08008cf8

080079b0 <_Bfree>:
 80079b0:	b570      	push	{r4, r5, r6, lr}
 80079b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079b4:	4605      	mov	r5, r0
 80079b6:	460c      	mov	r4, r1
 80079b8:	b976      	cbnz	r6, 80079d8 <_Bfree+0x28>
 80079ba:	2010      	movs	r0, #16
 80079bc:	f7ff ffa2 	bl	8007904 <malloc>
 80079c0:	4602      	mov	r2, r0
 80079c2:	6268      	str	r0, [r5, #36]	; 0x24
 80079c4:	b920      	cbnz	r0, 80079d0 <_Bfree+0x20>
 80079c6:	4b09      	ldr	r3, [pc, #36]	; (80079ec <_Bfree+0x3c>)
 80079c8:	4809      	ldr	r0, [pc, #36]	; (80079f0 <_Bfree+0x40>)
 80079ca:	218a      	movs	r1, #138	; 0x8a
 80079cc:	f000 fdea 	bl	80085a4 <__assert_func>
 80079d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079d4:	6006      	str	r6, [r0, #0]
 80079d6:	60c6      	str	r6, [r0, #12]
 80079d8:	b13c      	cbz	r4, 80079ea <_Bfree+0x3a>
 80079da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80079dc:	6862      	ldr	r2, [r4, #4]
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079e4:	6021      	str	r1, [r4, #0]
 80079e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079ea:	bd70      	pop	{r4, r5, r6, pc}
 80079ec:	08008c15 	.word	0x08008c15
 80079f0:	08008cf8 	.word	0x08008cf8

080079f4 <__multadd>:
 80079f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079f8:	690d      	ldr	r5, [r1, #16]
 80079fa:	4607      	mov	r7, r0
 80079fc:	460c      	mov	r4, r1
 80079fe:	461e      	mov	r6, r3
 8007a00:	f101 0c14 	add.w	ip, r1, #20
 8007a04:	2000      	movs	r0, #0
 8007a06:	f8dc 3000 	ldr.w	r3, [ip]
 8007a0a:	b299      	uxth	r1, r3
 8007a0c:	fb02 6101 	mla	r1, r2, r1, r6
 8007a10:	0c1e      	lsrs	r6, r3, #16
 8007a12:	0c0b      	lsrs	r3, r1, #16
 8007a14:	fb02 3306 	mla	r3, r2, r6, r3
 8007a18:	b289      	uxth	r1, r1
 8007a1a:	3001      	adds	r0, #1
 8007a1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a20:	4285      	cmp	r5, r0
 8007a22:	f84c 1b04 	str.w	r1, [ip], #4
 8007a26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a2a:	dcec      	bgt.n	8007a06 <__multadd+0x12>
 8007a2c:	b30e      	cbz	r6, 8007a72 <__multadd+0x7e>
 8007a2e:	68a3      	ldr	r3, [r4, #8]
 8007a30:	42ab      	cmp	r3, r5
 8007a32:	dc19      	bgt.n	8007a68 <__multadd+0x74>
 8007a34:	6861      	ldr	r1, [r4, #4]
 8007a36:	4638      	mov	r0, r7
 8007a38:	3101      	adds	r1, #1
 8007a3a:	f7ff ff79 	bl	8007930 <_Balloc>
 8007a3e:	4680      	mov	r8, r0
 8007a40:	b928      	cbnz	r0, 8007a4e <__multadd+0x5a>
 8007a42:	4602      	mov	r2, r0
 8007a44:	4b0c      	ldr	r3, [pc, #48]	; (8007a78 <__multadd+0x84>)
 8007a46:	480d      	ldr	r0, [pc, #52]	; (8007a7c <__multadd+0x88>)
 8007a48:	21b5      	movs	r1, #181	; 0xb5
 8007a4a:	f000 fdab 	bl	80085a4 <__assert_func>
 8007a4e:	6922      	ldr	r2, [r4, #16]
 8007a50:	3202      	adds	r2, #2
 8007a52:	f104 010c 	add.w	r1, r4, #12
 8007a56:	0092      	lsls	r2, r2, #2
 8007a58:	300c      	adds	r0, #12
 8007a5a:	f7ff ff5b 	bl	8007914 <memcpy>
 8007a5e:	4621      	mov	r1, r4
 8007a60:	4638      	mov	r0, r7
 8007a62:	f7ff ffa5 	bl	80079b0 <_Bfree>
 8007a66:	4644      	mov	r4, r8
 8007a68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a6c:	3501      	adds	r5, #1
 8007a6e:	615e      	str	r6, [r3, #20]
 8007a70:	6125      	str	r5, [r4, #16]
 8007a72:	4620      	mov	r0, r4
 8007a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a78:	08008c87 	.word	0x08008c87
 8007a7c:	08008cf8 	.word	0x08008cf8

08007a80 <__hi0bits>:
 8007a80:	0c03      	lsrs	r3, r0, #16
 8007a82:	041b      	lsls	r3, r3, #16
 8007a84:	b9d3      	cbnz	r3, 8007abc <__hi0bits+0x3c>
 8007a86:	0400      	lsls	r0, r0, #16
 8007a88:	2310      	movs	r3, #16
 8007a8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007a8e:	bf04      	itt	eq
 8007a90:	0200      	lsleq	r0, r0, #8
 8007a92:	3308      	addeq	r3, #8
 8007a94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007a98:	bf04      	itt	eq
 8007a9a:	0100      	lsleq	r0, r0, #4
 8007a9c:	3304      	addeq	r3, #4
 8007a9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007aa2:	bf04      	itt	eq
 8007aa4:	0080      	lsleq	r0, r0, #2
 8007aa6:	3302      	addeq	r3, #2
 8007aa8:	2800      	cmp	r0, #0
 8007aaa:	db05      	blt.n	8007ab8 <__hi0bits+0x38>
 8007aac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007ab0:	f103 0301 	add.w	r3, r3, #1
 8007ab4:	bf08      	it	eq
 8007ab6:	2320      	moveq	r3, #32
 8007ab8:	4618      	mov	r0, r3
 8007aba:	4770      	bx	lr
 8007abc:	2300      	movs	r3, #0
 8007abe:	e7e4      	b.n	8007a8a <__hi0bits+0xa>

08007ac0 <__lo0bits>:
 8007ac0:	6803      	ldr	r3, [r0, #0]
 8007ac2:	f013 0207 	ands.w	r2, r3, #7
 8007ac6:	4601      	mov	r1, r0
 8007ac8:	d00b      	beq.n	8007ae2 <__lo0bits+0x22>
 8007aca:	07da      	lsls	r2, r3, #31
 8007acc:	d423      	bmi.n	8007b16 <__lo0bits+0x56>
 8007ace:	0798      	lsls	r0, r3, #30
 8007ad0:	bf49      	itett	mi
 8007ad2:	085b      	lsrmi	r3, r3, #1
 8007ad4:	089b      	lsrpl	r3, r3, #2
 8007ad6:	2001      	movmi	r0, #1
 8007ad8:	600b      	strmi	r3, [r1, #0]
 8007ada:	bf5c      	itt	pl
 8007adc:	600b      	strpl	r3, [r1, #0]
 8007ade:	2002      	movpl	r0, #2
 8007ae0:	4770      	bx	lr
 8007ae2:	b298      	uxth	r0, r3
 8007ae4:	b9a8      	cbnz	r0, 8007b12 <__lo0bits+0x52>
 8007ae6:	0c1b      	lsrs	r3, r3, #16
 8007ae8:	2010      	movs	r0, #16
 8007aea:	b2da      	uxtb	r2, r3
 8007aec:	b90a      	cbnz	r2, 8007af2 <__lo0bits+0x32>
 8007aee:	3008      	adds	r0, #8
 8007af0:	0a1b      	lsrs	r3, r3, #8
 8007af2:	071a      	lsls	r2, r3, #28
 8007af4:	bf04      	itt	eq
 8007af6:	091b      	lsreq	r3, r3, #4
 8007af8:	3004      	addeq	r0, #4
 8007afa:	079a      	lsls	r2, r3, #30
 8007afc:	bf04      	itt	eq
 8007afe:	089b      	lsreq	r3, r3, #2
 8007b00:	3002      	addeq	r0, #2
 8007b02:	07da      	lsls	r2, r3, #31
 8007b04:	d403      	bmi.n	8007b0e <__lo0bits+0x4e>
 8007b06:	085b      	lsrs	r3, r3, #1
 8007b08:	f100 0001 	add.w	r0, r0, #1
 8007b0c:	d005      	beq.n	8007b1a <__lo0bits+0x5a>
 8007b0e:	600b      	str	r3, [r1, #0]
 8007b10:	4770      	bx	lr
 8007b12:	4610      	mov	r0, r2
 8007b14:	e7e9      	b.n	8007aea <__lo0bits+0x2a>
 8007b16:	2000      	movs	r0, #0
 8007b18:	4770      	bx	lr
 8007b1a:	2020      	movs	r0, #32
 8007b1c:	4770      	bx	lr
	...

08007b20 <__i2b>:
 8007b20:	b510      	push	{r4, lr}
 8007b22:	460c      	mov	r4, r1
 8007b24:	2101      	movs	r1, #1
 8007b26:	f7ff ff03 	bl	8007930 <_Balloc>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	b928      	cbnz	r0, 8007b3a <__i2b+0x1a>
 8007b2e:	4b05      	ldr	r3, [pc, #20]	; (8007b44 <__i2b+0x24>)
 8007b30:	4805      	ldr	r0, [pc, #20]	; (8007b48 <__i2b+0x28>)
 8007b32:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007b36:	f000 fd35 	bl	80085a4 <__assert_func>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	6144      	str	r4, [r0, #20]
 8007b3e:	6103      	str	r3, [r0, #16]
 8007b40:	bd10      	pop	{r4, pc}
 8007b42:	bf00      	nop
 8007b44:	08008c87 	.word	0x08008c87
 8007b48:	08008cf8 	.word	0x08008cf8

08007b4c <__multiply>:
 8007b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b50:	4691      	mov	r9, r2
 8007b52:	690a      	ldr	r2, [r1, #16]
 8007b54:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	bfb8      	it	lt
 8007b5c:	460b      	movlt	r3, r1
 8007b5e:	460c      	mov	r4, r1
 8007b60:	bfbc      	itt	lt
 8007b62:	464c      	movlt	r4, r9
 8007b64:	4699      	movlt	r9, r3
 8007b66:	6927      	ldr	r7, [r4, #16]
 8007b68:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007b6c:	68a3      	ldr	r3, [r4, #8]
 8007b6e:	6861      	ldr	r1, [r4, #4]
 8007b70:	eb07 060a 	add.w	r6, r7, sl
 8007b74:	42b3      	cmp	r3, r6
 8007b76:	b085      	sub	sp, #20
 8007b78:	bfb8      	it	lt
 8007b7a:	3101      	addlt	r1, #1
 8007b7c:	f7ff fed8 	bl	8007930 <_Balloc>
 8007b80:	b930      	cbnz	r0, 8007b90 <__multiply+0x44>
 8007b82:	4602      	mov	r2, r0
 8007b84:	4b44      	ldr	r3, [pc, #272]	; (8007c98 <__multiply+0x14c>)
 8007b86:	4845      	ldr	r0, [pc, #276]	; (8007c9c <__multiply+0x150>)
 8007b88:	f240 115d 	movw	r1, #349	; 0x15d
 8007b8c:	f000 fd0a 	bl	80085a4 <__assert_func>
 8007b90:	f100 0514 	add.w	r5, r0, #20
 8007b94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b98:	462b      	mov	r3, r5
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	4543      	cmp	r3, r8
 8007b9e:	d321      	bcc.n	8007be4 <__multiply+0x98>
 8007ba0:	f104 0314 	add.w	r3, r4, #20
 8007ba4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007ba8:	f109 0314 	add.w	r3, r9, #20
 8007bac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007bb0:	9202      	str	r2, [sp, #8]
 8007bb2:	1b3a      	subs	r2, r7, r4
 8007bb4:	3a15      	subs	r2, #21
 8007bb6:	f022 0203 	bic.w	r2, r2, #3
 8007bba:	3204      	adds	r2, #4
 8007bbc:	f104 0115 	add.w	r1, r4, #21
 8007bc0:	428f      	cmp	r7, r1
 8007bc2:	bf38      	it	cc
 8007bc4:	2204      	movcc	r2, #4
 8007bc6:	9201      	str	r2, [sp, #4]
 8007bc8:	9a02      	ldr	r2, [sp, #8]
 8007bca:	9303      	str	r3, [sp, #12]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d80c      	bhi.n	8007bea <__multiply+0x9e>
 8007bd0:	2e00      	cmp	r6, #0
 8007bd2:	dd03      	ble.n	8007bdc <__multiply+0x90>
 8007bd4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d05a      	beq.n	8007c92 <__multiply+0x146>
 8007bdc:	6106      	str	r6, [r0, #16]
 8007bde:	b005      	add	sp, #20
 8007be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be4:	f843 2b04 	str.w	r2, [r3], #4
 8007be8:	e7d8      	b.n	8007b9c <__multiply+0x50>
 8007bea:	f8b3 a000 	ldrh.w	sl, [r3]
 8007bee:	f1ba 0f00 	cmp.w	sl, #0
 8007bf2:	d024      	beq.n	8007c3e <__multiply+0xf2>
 8007bf4:	f104 0e14 	add.w	lr, r4, #20
 8007bf8:	46a9      	mov	r9, r5
 8007bfa:	f04f 0c00 	mov.w	ip, #0
 8007bfe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c02:	f8d9 1000 	ldr.w	r1, [r9]
 8007c06:	fa1f fb82 	uxth.w	fp, r2
 8007c0a:	b289      	uxth	r1, r1
 8007c0c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c10:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c14:	f8d9 2000 	ldr.w	r2, [r9]
 8007c18:	4461      	add	r1, ip
 8007c1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c1e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007c22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c26:	b289      	uxth	r1, r1
 8007c28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c2c:	4577      	cmp	r7, lr
 8007c2e:	f849 1b04 	str.w	r1, [r9], #4
 8007c32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c36:	d8e2      	bhi.n	8007bfe <__multiply+0xb2>
 8007c38:	9a01      	ldr	r2, [sp, #4]
 8007c3a:	f845 c002 	str.w	ip, [r5, r2]
 8007c3e:	9a03      	ldr	r2, [sp, #12]
 8007c40:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007c44:	3304      	adds	r3, #4
 8007c46:	f1b9 0f00 	cmp.w	r9, #0
 8007c4a:	d020      	beq.n	8007c8e <__multiply+0x142>
 8007c4c:	6829      	ldr	r1, [r5, #0]
 8007c4e:	f104 0c14 	add.w	ip, r4, #20
 8007c52:	46ae      	mov	lr, r5
 8007c54:	f04f 0a00 	mov.w	sl, #0
 8007c58:	f8bc b000 	ldrh.w	fp, [ip]
 8007c5c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007c60:	fb09 220b 	mla	r2, r9, fp, r2
 8007c64:	4492      	add	sl, r2
 8007c66:	b289      	uxth	r1, r1
 8007c68:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007c6c:	f84e 1b04 	str.w	r1, [lr], #4
 8007c70:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007c74:	f8be 1000 	ldrh.w	r1, [lr]
 8007c78:	0c12      	lsrs	r2, r2, #16
 8007c7a:	fb09 1102 	mla	r1, r9, r2, r1
 8007c7e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007c82:	4567      	cmp	r7, ip
 8007c84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007c88:	d8e6      	bhi.n	8007c58 <__multiply+0x10c>
 8007c8a:	9a01      	ldr	r2, [sp, #4]
 8007c8c:	50a9      	str	r1, [r5, r2]
 8007c8e:	3504      	adds	r5, #4
 8007c90:	e79a      	b.n	8007bc8 <__multiply+0x7c>
 8007c92:	3e01      	subs	r6, #1
 8007c94:	e79c      	b.n	8007bd0 <__multiply+0x84>
 8007c96:	bf00      	nop
 8007c98:	08008c87 	.word	0x08008c87
 8007c9c:	08008cf8 	.word	0x08008cf8

08007ca0 <__pow5mult>:
 8007ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ca4:	4615      	mov	r5, r2
 8007ca6:	f012 0203 	ands.w	r2, r2, #3
 8007caa:	4606      	mov	r6, r0
 8007cac:	460f      	mov	r7, r1
 8007cae:	d007      	beq.n	8007cc0 <__pow5mult+0x20>
 8007cb0:	4c25      	ldr	r4, [pc, #148]	; (8007d48 <__pow5mult+0xa8>)
 8007cb2:	3a01      	subs	r2, #1
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cba:	f7ff fe9b 	bl	80079f4 <__multadd>
 8007cbe:	4607      	mov	r7, r0
 8007cc0:	10ad      	asrs	r5, r5, #2
 8007cc2:	d03d      	beq.n	8007d40 <__pow5mult+0xa0>
 8007cc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007cc6:	b97c      	cbnz	r4, 8007ce8 <__pow5mult+0x48>
 8007cc8:	2010      	movs	r0, #16
 8007cca:	f7ff fe1b 	bl	8007904 <malloc>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	6270      	str	r0, [r6, #36]	; 0x24
 8007cd2:	b928      	cbnz	r0, 8007ce0 <__pow5mult+0x40>
 8007cd4:	4b1d      	ldr	r3, [pc, #116]	; (8007d4c <__pow5mult+0xac>)
 8007cd6:	481e      	ldr	r0, [pc, #120]	; (8007d50 <__pow5mult+0xb0>)
 8007cd8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007cdc:	f000 fc62 	bl	80085a4 <__assert_func>
 8007ce0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ce4:	6004      	str	r4, [r0, #0]
 8007ce6:	60c4      	str	r4, [r0, #12]
 8007ce8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007cec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007cf0:	b94c      	cbnz	r4, 8007d06 <__pow5mult+0x66>
 8007cf2:	f240 2171 	movw	r1, #625	; 0x271
 8007cf6:	4630      	mov	r0, r6
 8007cf8:	f7ff ff12 	bl	8007b20 <__i2b>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d02:	4604      	mov	r4, r0
 8007d04:	6003      	str	r3, [r0, #0]
 8007d06:	f04f 0900 	mov.w	r9, #0
 8007d0a:	07eb      	lsls	r3, r5, #31
 8007d0c:	d50a      	bpl.n	8007d24 <__pow5mult+0x84>
 8007d0e:	4639      	mov	r1, r7
 8007d10:	4622      	mov	r2, r4
 8007d12:	4630      	mov	r0, r6
 8007d14:	f7ff ff1a 	bl	8007b4c <__multiply>
 8007d18:	4639      	mov	r1, r7
 8007d1a:	4680      	mov	r8, r0
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f7ff fe47 	bl	80079b0 <_Bfree>
 8007d22:	4647      	mov	r7, r8
 8007d24:	106d      	asrs	r5, r5, #1
 8007d26:	d00b      	beq.n	8007d40 <__pow5mult+0xa0>
 8007d28:	6820      	ldr	r0, [r4, #0]
 8007d2a:	b938      	cbnz	r0, 8007d3c <__pow5mult+0x9c>
 8007d2c:	4622      	mov	r2, r4
 8007d2e:	4621      	mov	r1, r4
 8007d30:	4630      	mov	r0, r6
 8007d32:	f7ff ff0b 	bl	8007b4c <__multiply>
 8007d36:	6020      	str	r0, [r4, #0]
 8007d38:	f8c0 9000 	str.w	r9, [r0]
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	e7e4      	b.n	8007d0a <__pow5mult+0x6a>
 8007d40:	4638      	mov	r0, r7
 8007d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d46:	bf00      	nop
 8007d48:	08008e48 	.word	0x08008e48
 8007d4c:	08008c15 	.word	0x08008c15
 8007d50:	08008cf8 	.word	0x08008cf8

08007d54 <__lshift>:
 8007d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d58:	460c      	mov	r4, r1
 8007d5a:	6849      	ldr	r1, [r1, #4]
 8007d5c:	6923      	ldr	r3, [r4, #16]
 8007d5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d62:	68a3      	ldr	r3, [r4, #8]
 8007d64:	4607      	mov	r7, r0
 8007d66:	4691      	mov	r9, r2
 8007d68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d6c:	f108 0601 	add.w	r6, r8, #1
 8007d70:	42b3      	cmp	r3, r6
 8007d72:	db0b      	blt.n	8007d8c <__lshift+0x38>
 8007d74:	4638      	mov	r0, r7
 8007d76:	f7ff fddb 	bl	8007930 <_Balloc>
 8007d7a:	4605      	mov	r5, r0
 8007d7c:	b948      	cbnz	r0, 8007d92 <__lshift+0x3e>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	4b2a      	ldr	r3, [pc, #168]	; (8007e2c <__lshift+0xd8>)
 8007d82:	482b      	ldr	r0, [pc, #172]	; (8007e30 <__lshift+0xdc>)
 8007d84:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007d88:	f000 fc0c 	bl	80085a4 <__assert_func>
 8007d8c:	3101      	adds	r1, #1
 8007d8e:	005b      	lsls	r3, r3, #1
 8007d90:	e7ee      	b.n	8007d70 <__lshift+0x1c>
 8007d92:	2300      	movs	r3, #0
 8007d94:	f100 0114 	add.w	r1, r0, #20
 8007d98:	f100 0210 	add.w	r2, r0, #16
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	4553      	cmp	r3, sl
 8007da0:	db37      	blt.n	8007e12 <__lshift+0xbe>
 8007da2:	6920      	ldr	r0, [r4, #16]
 8007da4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007da8:	f104 0314 	add.w	r3, r4, #20
 8007dac:	f019 091f 	ands.w	r9, r9, #31
 8007db0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007db4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007db8:	d02f      	beq.n	8007e1a <__lshift+0xc6>
 8007dba:	f1c9 0e20 	rsb	lr, r9, #32
 8007dbe:	468a      	mov	sl, r1
 8007dc0:	f04f 0c00 	mov.w	ip, #0
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	fa02 f209 	lsl.w	r2, r2, r9
 8007dca:	ea42 020c 	orr.w	r2, r2, ip
 8007dce:	f84a 2b04 	str.w	r2, [sl], #4
 8007dd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dd6:	4298      	cmp	r0, r3
 8007dd8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007ddc:	d8f2      	bhi.n	8007dc4 <__lshift+0x70>
 8007dde:	1b03      	subs	r3, r0, r4
 8007de0:	3b15      	subs	r3, #21
 8007de2:	f023 0303 	bic.w	r3, r3, #3
 8007de6:	3304      	adds	r3, #4
 8007de8:	f104 0215 	add.w	r2, r4, #21
 8007dec:	4290      	cmp	r0, r2
 8007dee:	bf38      	it	cc
 8007df0:	2304      	movcc	r3, #4
 8007df2:	f841 c003 	str.w	ip, [r1, r3]
 8007df6:	f1bc 0f00 	cmp.w	ip, #0
 8007dfa:	d001      	beq.n	8007e00 <__lshift+0xac>
 8007dfc:	f108 0602 	add.w	r6, r8, #2
 8007e00:	3e01      	subs	r6, #1
 8007e02:	4638      	mov	r0, r7
 8007e04:	612e      	str	r6, [r5, #16]
 8007e06:	4621      	mov	r1, r4
 8007e08:	f7ff fdd2 	bl	80079b0 <_Bfree>
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e12:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e16:	3301      	adds	r3, #1
 8007e18:	e7c1      	b.n	8007d9e <__lshift+0x4a>
 8007e1a:	3904      	subs	r1, #4
 8007e1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e20:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e24:	4298      	cmp	r0, r3
 8007e26:	d8f9      	bhi.n	8007e1c <__lshift+0xc8>
 8007e28:	e7ea      	b.n	8007e00 <__lshift+0xac>
 8007e2a:	bf00      	nop
 8007e2c:	08008c87 	.word	0x08008c87
 8007e30:	08008cf8 	.word	0x08008cf8

08007e34 <__mcmp>:
 8007e34:	b530      	push	{r4, r5, lr}
 8007e36:	6902      	ldr	r2, [r0, #16]
 8007e38:	690c      	ldr	r4, [r1, #16]
 8007e3a:	1b12      	subs	r2, r2, r4
 8007e3c:	d10e      	bne.n	8007e5c <__mcmp+0x28>
 8007e3e:	f100 0314 	add.w	r3, r0, #20
 8007e42:	3114      	adds	r1, #20
 8007e44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007e48:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007e4c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007e50:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007e54:	42a5      	cmp	r5, r4
 8007e56:	d003      	beq.n	8007e60 <__mcmp+0x2c>
 8007e58:	d305      	bcc.n	8007e66 <__mcmp+0x32>
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	bd30      	pop	{r4, r5, pc}
 8007e60:	4283      	cmp	r3, r0
 8007e62:	d3f3      	bcc.n	8007e4c <__mcmp+0x18>
 8007e64:	e7fa      	b.n	8007e5c <__mcmp+0x28>
 8007e66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e6a:	e7f7      	b.n	8007e5c <__mcmp+0x28>

08007e6c <__mdiff>:
 8007e6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e70:	460c      	mov	r4, r1
 8007e72:	4606      	mov	r6, r0
 8007e74:	4611      	mov	r1, r2
 8007e76:	4620      	mov	r0, r4
 8007e78:	4690      	mov	r8, r2
 8007e7a:	f7ff ffdb 	bl	8007e34 <__mcmp>
 8007e7e:	1e05      	subs	r5, r0, #0
 8007e80:	d110      	bne.n	8007ea4 <__mdiff+0x38>
 8007e82:	4629      	mov	r1, r5
 8007e84:	4630      	mov	r0, r6
 8007e86:	f7ff fd53 	bl	8007930 <_Balloc>
 8007e8a:	b930      	cbnz	r0, 8007e9a <__mdiff+0x2e>
 8007e8c:	4b3a      	ldr	r3, [pc, #232]	; (8007f78 <__mdiff+0x10c>)
 8007e8e:	4602      	mov	r2, r0
 8007e90:	f240 2132 	movw	r1, #562	; 0x232
 8007e94:	4839      	ldr	r0, [pc, #228]	; (8007f7c <__mdiff+0x110>)
 8007e96:	f000 fb85 	bl	80085a4 <__assert_func>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ea0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea4:	bfa4      	itt	ge
 8007ea6:	4643      	movge	r3, r8
 8007ea8:	46a0      	movge	r8, r4
 8007eaa:	4630      	mov	r0, r6
 8007eac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007eb0:	bfa6      	itte	ge
 8007eb2:	461c      	movge	r4, r3
 8007eb4:	2500      	movge	r5, #0
 8007eb6:	2501      	movlt	r5, #1
 8007eb8:	f7ff fd3a 	bl	8007930 <_Balloc>
 8007ebc:	b920      	cbnz	r0, 8007ec8 <__mdiff+0x5c>
 8007ebe:	4b2e      	ldr	r3, [pc, #184]	; (8007f78 <__mdiff+0x10c>)
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007ec6:	e7e5      	b.n	8007e94 <__mdiff+0x28>
 8007ec8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ecc:	6926      	ldr	r6, [r4, #16]
 8007ece:	60c5      	str	r5, [r0, #12]
 8007ed0:	f104 0914 	add.w	r9, r4, #20
 8007ed4:	f108 0514 	add.w	r5, r8, #20
 8007ed8:	f100 0e14 	add.w	lr, r0, #20
 8007edc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007ee0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007ee4:	f108 0210 	add.w	r2, r8, #16
 8007ee8:	46f2      	mov	sl, lr
 8007eea:	2100      	movs	r1, #0
 8007eec:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ef0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007ef4:	fa1f f883 	uxth.w	r8, r3
 8007ef8:	fa11 f18b 	uxtah	r1, r1, fp
 8007efc:	0c1b      	lsrs	r3, r3, #16
 8007efe:	eba1 0808 	sub.w	r8, r1, r8
 8007f02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f0a:	fa1f f888 	uxth.w	r8, r8
 8007f0e:	1419      	asrs	r1, r3, #16
 8007f10:	454e      	cmp	r6, r9
 8007f12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f16:	f84a 3b04 	str.w	r3, [sl], #4
 8007f1a:	d8e7      	bhi.n	8007eec <__mdiff+0x80>
 8007f1c:	1b33      	subs	r3, r6, r4
 8007f1e:	3b15      	subs	r3, #21
 8007f20:	f023 0303 	bic.w	r3, r3, #3
 8007f24:	3304      	adds	r3, #4
 8007f26:	3415      	adds	r4, #21
 8007f28:	42a6      	cmp	r6, r4
 8007f2a:	bf38      	it	cc
 8007f2c:	2304      	movcc	r3, #4
 8007f2e:	441d      	add	r5, r3
 8007f30:	4473      	add	r3, lr
 8007f32:	469e      	mov	lr, r3
 8007f34:	462e      	mov	r6, r5
 8007f36:	4566      	cmp	r6, ip
 8007f38:	d30e      	bcc.n	8007f58 <__mdiff+0xec>
 8007f3a:	f10c 0203 	add.w	r2, ip, #3
 8007f3e:	1b52      	subs	r2, r2, r5
 8007f40:	f022 0203 	bic.w	r2, r2, #3
 8007f44:	3d03      	subs	r5, #3
 8007f46:	45ac      	cmp	ip, r5
 8007f48:	bf38      	it	cc
 8007f4a:	2200      	movcc	r2, #0
 8007f4c:	441a      	add	r2, r3
 8007f4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007f52:	b17b      	cbz	r3, 8007f74 <__mdiff+0x108>
 8007f54:	6107      	str	r7, [r0, #16]
 8007f56:	e7a3      	b.n	8007ea0 <__mdiff+0x34>
 8007f58:	f856 8b04 	ldr.w	r8, [r6], #4
 8007f5c:	fa11 f288 	uxtah	r2, r1, r8
 8007f60:	1414      	asrs	r4, r2, #16
 8007f62:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007f66:	b292      	uxth	r2, r2
 8007f68:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007f6c:	f84e 2b04 	str.w	r2, [lr], #4
 8007f70:	1421      	asrs	r1, r4, #16
 8007f72:	e7e0      	b.n	8007f36 <__mdiff+0xca>
 8007f74:	3f01      	subs	r7, #1
 8007f76:	e7ea      	b.n	8007f4e <__mdiff+0xe2>
 8007f78:	08008c87 	.word	0x08008c87
 8007f7c:	08008cf8 	.word	0x08008cf8

08007f80 <__d2b>:
 8007f80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f84:	4689      	mov	r9, r1
 8007f86:	2101      	movs	r1, #1
 8007f88:	ec57 6b10 	vmov	r6, r7, d0
 8007f8c:	4690      	mov	r8, r2
 8007f8e:	f7ff fccf 	bl	8007930 <_Balloc>
 8007f92:	4604      	mov	r4, r0
 8007f94:	b930      	cbnz	r0, 8007fa4 <__d2b+0x24>
 8007f96:	4602      	mov	r2, r0
 8007f98:	4b25      	ldr	r3, [pc, #148]	; (8008030 <__d2b+0xb0>)
 8007f9a:	4826      	ldr	r0, [pc, #152]	; (8008034 <__d2b+0xb4>)
 8007f9c:	f240 310a 	movw	r1, #778	; 0x30a
 8007fa0:	f000 fb00 	bl	80085a4 <__assert_func>
 8007fa4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007fa8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007fac:	bb35      	cbnz	r5, 8007ffc <__d2b+0x7c>
 8007fae:	2e00      	cmp	r6, #0
 8007fb0:	9301      	str	r3, [sp, #4]
 8007fb2:	d028      	beq.n	8008006 <__d2b+0x86>
 8007fb4:	4668      	mov	r0, sp
 8007fb6:	9600      	str	r6, [sp, #0]
 8007fb8:	f7ff fd82 	bl	8007ac0 <__lo0bits>
 8007fbc:	9900      	ldr	r1, [sp, #0]
 8007fbe:	b300      	cbz	r0, 8008002 <__d2b+0x82>
 8007fc0:	9a01      	ldr	r2, [sp, #4]
 8007fc2:	f1c0 0320 	rsb	r3, r0, #32
 8007fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fca:	430b      	orrs	r3, r1
 8007fcc:	40c2      	lsrs	r2, r0
 8007fce:	6163      	str	r3, [r4, #20]
 8007fd0:	9201      	str	r2, [sp, #4]
 8007fd2:	9b01      	ldr	r3, [sp, #4]
 8007fd4:	61a3      	str	r3, [r4, #24]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	bf14      	ite	ne
 8007fda:	2202      	movne	r2, #2
 8007fdc:	2201      	moveq	r2, #1
 8007fde:	6122      	str	r2, [r4, #16]
 8007fe0:	b1d5      	cbz	r5, 8008018 <__d2b+0x98>
 8007fe2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007fe6:	4405      	add	r5, r0
 8007fe8:	f8c9 5000 	str.w	r5, [r9]
 8007fec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ff0:	f8c8 0000 	str.w	r0, [r8]
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	b003      	add	sp, #12
 8007ff8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ffc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008000:	e7d5      	b.n	8007fae <__d2b+0x2e>
 8008002:	6161      	str	r1, [r4, #20]
 8008004:	e7e5      	b.n	8007fd2 <__d2b+0x52>
 8008006:	a801      	add	r0, sp, #4
 8008008:	f7ff fd5a 	bl	8007ac0 <__lo0bits>
 800800c:	9b01      	ldr	r3, [sp, #4]
 800800e:	6163      	str	r3, [r4, #20]
 8008010:	2201      	movs	r2, #1
 8008012:	6122      	str	r2, [r4, #16]
 8008014:	3020      	adds	r0, #32
 8008016:	e7e3      	b.n	8007fe0 <__d2b+0x60>
 8008018:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800801c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008020:	f8c9 0000 	str.w	r0, [r9]
 8008024:	6918      	ldr	r0, [r3, #16]
 8008026:	f7ff fd2b 	bl	8007a80 <__hi0bits>
 800802a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800802e:	e7df      	b.n	8007ff0 <__d2b+0x70>
 8008030:	08008c87 	.word	0x08008c87
 8008034:	08008cf8 	.word	0x08008cf8

08008038 <_calloc_r>:
 8008038:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800803a:	fba1 2402 	umull	r2, r4, r1, r2
 800803e:	b94c      	cbnz	r4, 8008054 <_calloc_r+0x1c>
 8008040:	4611      	mov	r1, r2
 8008042:	9201      	str	r2, [sp, #4]
 8008044:	f000 f87a 	bl	800813c <_malloc_r>
 8008048:	9a01      	ldr	r2, [sp, #4]
 800804a:	4605      	mov	r5, r0
 800804c:	b930      	cbnz	r0, 800805c <_calloc_r+0x24>
 800804e:	4628      	mov	r0, r5
 8008050:	b003      	add	sp, #12
 8008052:	bd30      	pop	{r4, r5, pc}
 8008054:	220c      	movs	r2, #12
 8008056:	6002      	str	r2, [r0, #0]
 8008058:	2500      	movs	r5, #0
 800805a:	e7f8      	b.n	800804e <_calloc_r+0x16>
 800805c:	4621      	mov	r1, r4
 800805e:	f7fd fdf3 	bl	8005c48 <memset>
 8008062:	e7f4      	b.n	800804e <_calloc_r+0x16>

08008064 <_free_r>:
 8008064:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008066:	2900      	cmp	r1, #0
 8008068:	d044      	beq.n	80080f4 <_free_r+0x90>
 800806a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800806e:	9001      	str	r0, [sp, #4]
 8008070:	2b00      	cmp	r3, #0
 8008072:	f1a1 0404 	sub.w	r4, r1, #4
 8008076:	bfb8      	it	lt
 8008078:	18e4      	addlt	r4, r4, r3
 800807a:	f000 fb19 	bl	80086b0 <__malloc_lock>
 800807e:	4a1e      	ldr	r2, [pc, #120]	; (80080f8 <_free_r+0x94>)
 8008080:	9801      	ldr	r0, [sp, #4]
 8008082:	6813      	ldr	r3, [r2, #0]
 8008084:	b933      	cbnz	r3, 8008094 <_free_r+0x30>
 8008086:	6063      	str	r3, [r4, #4]
 8008088:	6014      	str	r4, [r2, #0]
 800808a:	b003      	add	sp, #12
 800808c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008090:	f000 bb14 	b.w	80086bc <__malloc_unlock>
 8008094:	42a3      	cmp	r3, r4
 8008096:	d908      	bls.n	80080aa <_free_r+0x46>
 8008098:	6825      	ldr	r5, [r4, #0]
 800809a:	1961      	adds	r1, r4, r5
 800809c:	428b      	cmp	r3, r1
 800809e:	bf01      	itttt	eq
 80080a0:	6819      	ldreq	r1, [r3, #0]
 80080a2:	685b      	ldreq	r3, [r3, #4]
 80080a4:	1949      	addeq	r1, r1, r5
 80080a6:	6021      	streq	r1, [r4, #0]
 80080a8:	e7ed      	b.n	8008086 <_free_r+0x22>
 80080aa:	461a      	mov	r2, r3
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	b10b      	cbz	r3, 80080b4 <_free_r+0x50>
 80080b0:	42a3      	cmp	r3, r4
 80080b2:	d9fa      	bls.n	80080aa <_free_r+0x46>
 80080b4:	6811      	ldr	r1, [r2, #0]
 80080b6:	1855      	adds	r5, r2, r1
 80080b8:	42a5      	cmp	r5, r4
 80080ba:	d10b      	bne.n	80080d4 <_free_r+0x70>
 80080bc:	6824      	ldr	r4, [r4, #0]
 80080be:	4421      	add	r1, r4
 80080c0:	1854      	adds	r4, r2, r1
 80080c2:	42a3      	cmp	r3, r4
 80080c4:	6011      	str	r1, [r2, #0]
 80080c6:	d1e0      	bne.n	800808a <_free_r+0x26>
 80080c8:	681c      	ldr	r4, [r3, #0]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	6053      	str	r3, [r2, #4]
 80080ce:	4421      	add	r1, r4
 80080d0:	6011      	str	r1, [r2, #0]
 80080d2:	e7da      	b.n	800808a <_free_r+0x26>
 80080d4:	d902      	bls.n	80080dc <_free_r+0x78>
 80080d6:	230c      	movs	r3, #12
 80080d8:	6003      	str	r3, [r0, #0]
 80080da:	e7d6      	b.n	800808a <_free_r+0x26>
 80080dc:	6825      	ldr	r5, [r4, #0]
 80080de:	1961      	adds	r1, r4, r5
 80080e0:	428b      	cmp	r3, r1
 80080e2:	bf04      	itt	eq
 80080e4:	6819      	ldreq	r1, [r3, #0]
 80080e6:	685b      	ldreq	r3, [r3, #4]
 80080e8:	6063      	str	r3, [r4, #4]
 80080ea:	bf04      	itt	eq
 80080ec:	1949      	addeq	r1, r1, r5
 80080ee:	6021      	streq	r1, [r4, #0]
 80080f0:	6054      	str	r4, [r2, #4]
 80080f2:	e7ca      	b.n	800808a <_free_r+0x26>
 80080f4:	b003      	add	sp, #12
 80080f6:	bd30      	pop	{r4, r5, pc}
 80080f8:	200004f4 	.word	0x200004f4

080080fc <sbrk_aligned>:
 80080fc:	b570      	push	{r4, r5, r6, lr}
 80080fe:	4e0e      	ldr	r6, [pc, #56]	; (8008138 <sbrk_aligned+0x3c>)
 8008100:	460c      	mov	r4, r1
 8008102:	6831      	ldr	r1, [r6, #0]
 8008104:	4605      	mov	r5, r0
 8008106:	b911      	cbnz	r1, 800810e <sbrk_aligned+0x12>
 8008108:	f000 f9e6 	bl	80084d8 <_sbrk_r>
 800810c:	6030      	str	r0, [r6, #0]
 800810e:	4621      	mov	r1, r4
 8008110:	4628      	mov	r0, r5
 8008112:	f000 f9e1 	bl	80084d8 <_sbrk_r>
 8008116:	1c43      	adds	r3, r0, #1
 8008118:	d00a      	beq.n	8008130 <sbrk_aligned+0x34>
 800811a:	1cc4      	adds	r4, r0, #3
 800811c:	f024 0403 	bic.w	r4, r4, #3
 8008120:	42a0      	cmp	r0, r4
 8008122:	d007      	beq.n	8008134 <sbrk_aligned+0x38>
 8008124:	1a21      	subs	r1, r4, r0
 8008126:	4628      	mov	r0, r5
 8008128:	f000 f9d6 	bl	80084d8 <_sbrk_r>
 800812c:	3001      	adds	r0, #1
 800812e:	d101      	bne.n	8008134 <sbrk_aligned+0x38>
 8008130:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008134:	4620      	mov	r0, r4
 8008136:	bd70      	pop	{r4, r5, r6, pc}
 8008138:	200004f8 	.word	0x200004f8

0800813c <_malloc_r>:
 800813c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008140:	1ccd      	adds	r5, r1, #3
 8008142:	f025 0503 	bic.w	r5, r5, #3
 8008146:	3508      	adds	r5, #8
 8008148:	2d0c      	cmp	r5, #12
 800814a:	bf38      	it	cc
 800814c:	250c      	movcc	r5, #12
 800814e:	2d00      	cmp	r5, #0
 8008150:	4607      	mov	r7, r0
 8008152:	db01      	blt.n	8008158 <_malloc_r+0x1c>
 8008154:	42a9      	cmp	r1, r5
 8008156:	d905      	bls.n	8008164 <_malloc_r+0x28>
 8008158:	230c      	movs	r3, #12
 800815a:	603b      	str	r3, [r7, #0]
 800815c:	2600      	movs	r6, #0
 800815e:	4630      	mov	r0, r6
 8008160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008164:	4e2e      	ldr	r6, [pc, #184]	; (8008220 <_malloc_r+0xe4>)
 8008166:	f000 faa3 	bl	80086b0 <__malloc_lock>
 800816a:	6833      	ldr	r3, [r6, #0]
 800816c:	461c      	mov	r4, r3
 800816e:	bb34      	cbnz	r4, 80081be <_malloc_r+0x82>
 8008170:	4629      	mov	r1, r5
 8008172:	4638      	mov	r0, r7
 8008174:	f7ff ffc2 	bl	80080fc <sbrk_aligned>
 8008178:	1c43      	adds	r3, r0, #1
 800817a:	4604      	mov	r4, r0
 800817c:	d14d      	bne.n	800821a <_malloc_r+0xde>
 800817e:	6834      	ldr	r4, [r6, #0]
 8008180:	4626      	mov	r6, r4
 8008182:	2e00      	cmp	r6, #0
 8008184:	d140      	bne.n	8008208 <_malloc_r+0xcc>
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	4631      	mov	r1, r6
 800818a:	4638      	mov	r0, r7
 800818c:	eb04 0803 	add.w	r8, r4, r3
 8008190:	f000 f9a2 	bl	80084d8 <_sbrk_r>
 8008194:	4580      	cmp	r8, r0
 8008196:	d13a      	bne.n	800820e <_malloc_r+0xd2>
 8008198:	6821      	ldr	r1, [r4, #0]
 800819a:	3503      	adds	r5, #3
 800819c:	1a6d      	subs	r5, r5, r1
 800819e:	f025 0503 	bic.w	r5, r5, #3
 80081a2:	3508      	adds	r5, #8
 80081a4:	2d0c      	cmp	r5, #12
 80081a6:	bf38      	it	cc
 80081a8:	250c      	movcc	r5, #12
 80081aa:	4629      	mov	r1, r5
 80081ac:	4638      	mov	r0, r7
 80081ae:	f7ff ffa5 	bl	80080fc <sbrk_aligned>
 80081b2:	3001      	adds	r0, #1
 80081b4:	d02b      	beq.n	800820e <_malloc_r+0xd2>
 80081b6:	6823      	ldr	r3, [r4, #0]
 80081b8:	442b      	add	r3, r5
 80081ba:	6023      	str	r3, [r4, #0]
 80081bc:	e00e      	b.n	80081dc <_malloc_r+0xa0>
 80081be:	6822      	ldr	r2, [r4, #0]
 80081c0:	1b52      	subs	r2, r2, r5
 80081c2:	d41e      	bmi.n	8008202 <_malloc_r+0xc6>
 80081c4:	2a0b      	cmp	r2, #11
 80081c6:	d916      	bls.n	80081f6 <_malloc_r+0xba>
 80081c8:	1961      	adds	r1, r4, r5
 80081ca:	42a3      	cmp	r3, r4
 80081cc:	6025      	str	r5, [r4, #0]
 80081ce:	bf18      	it	ne
 80081d0:	6059      	strne	r1, [r3, #4]
 80081d2:	6863      	ldr	r3, [r4, #4]
 80081d4:	bf08      	it	eq
 80081d6:	6031      	streq	r1, [r6, #0]
 80081d8:	5162      	str	r2, [r4, r5]
 80081da:	604b      	str	r3, [r1, #4]
 80081dc:	4638      	mov	r0, r7
 80081de:	f104 060b 	add.w	r6, r4, #11
 80081e2:	f000 fa6b 	bl	80086bc <__malloc_unlock>
 80081e6:	f026 0607 	bic.w	r6, r6, #7
 80081ea:	1d23      	adds	r3, r4, #4
 80081ec:	1af2      	subs	r2, r6, r3
 80081ee:	d0b6      	beq.n	800815e <_malloc_r+0x22>
 80081f0:	1b9b      	subs	r3, r3, r6
 80081f2:	50a3      	str	r3, [r4, r2]
 80081f4:	e7b3      	b.n	800815e <_malloc_r+0x22>
 80081f6:	6862      	ldr	r2, [r4, #4]
 80081f8:	42a3      	cmp	r3, r4
 80081fa:	bf0c      	ite	eq
 80081fc:	6032      	streq	r2, [r6, #0]
 80081fe:	605a      	strne	r2, [r3, #4]
 8008200:	e7ec      	b.n	80081dc <_malloc_r+0xa0>
 8008202:	4623      	mov	r3, r4
 8008204:	6864      	ldr	r4, [r4, #4]
 8008206:	e7b2      	b.n	800816e <_malloc_r+0x32>
 8008208:	4634      	mov	r4, r6
 800820a:	6876      	ldr	r6, [r6, #4]
 800820c:	e7b9      	b.n	8008182 <_malloc_r+0x46>
 800820e:	230c      	movs	r3, #12
 8008210:	603b      	str	r3, [r7, #0]
 8008212:	4638      	mov	r0, r7
 8008214:	f000 fa52 	bl	80086bc <__malloc_unlock>
 8008218:	e7a1      	b.n	800815e <_malloc_r+0x22>
 800821a:	6025      	str	r5, [r4, #0]
 800821c:	e7de      	b.n	80081dc <_malloc_r+0xa0>
 800821e:	bf00      	nop
 8008220:	200004f4 	.word	0x200004f4

08008224 <__sfputc_r>:
 8008224:	6893      	ldr	r3, [r2, #8]
 8008226:	3b01      	subs	r3, #1
 8008228:	2b00      	cmp	r3, #0
 800822a:	b410      	push	{r4}
 800822c:	6093      	str	r3, [r2, #8]
 800822e:	da08      	bge.n	8008242 <__sfputc_r+0x1e>
 8008230:	6994      	ldr	r4, [r2, #24]
 8008232:	42a3      	cmp	r3, r4
 8008234:	db01      	blt.n	800823a <__sfputc_r+0x16>
 8008236:	290a      	cmp	r1, #10
 8008238:	d103      	bne.n	8008242 <__sfputc_r+0x1e>
 800823a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800823e:	f7fe ba03 	b.w	8006648 <__swbuf_r>
 8008242:	6813      	ldr	r3, [r2, #0]
 8008244:	1c58      	adds	r0, r3, #1
 8008246:	6010      	str	r0, [r2, #0]
 8008248:	7019      	strb	r1, [r3, #0]
 800824a:	4608      	mov	r0, r1
 800824c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008250:	4770      	bx	lr

08008252 <__sfputs_r>:
 8008252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008254:	4606      	mov	r6, r0
 8008256:	460f      	mov	r7, r1
 8008258:	4614      	mov	r4, r2
 800825a:	18d5      	adds	r5, r2, r3
 800825c:	42ac      	cmp	r4, r5
 800825e:	d101      	bne.n	8008264 <__sfputs_r+0x12>
 8008260:	2000      	movs	r0, #0
 8008262:	e007      	b.n	8008274 <__sfputs_r+0x22>
 8008264:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008268:	463a      	mov	r2, r7
 800826a:	4630      	mov	r0, r6
 800826c:	f7ff ffda 	bl	8008224 <__sfputc_r>
 8008270:	1c43      	adds	r3, r0, #1
 8008272:	d1f3      	bne.n	800825c <__sfputs_r+0xa>
 8008274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008278 <_vfiprintf_r>:
 8008278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800827c:	460d      	mov	r5, r1
 800827e:	b09d      	sub	sp, #116	; 0x74
 8008280:	4614      	mov	r4, r2
 8008282:	4698      	mov	r8, r3
 8008284:	4606      	mov	r6, r0
 8008286:	b118      	cbz	r0, 8008290 <_vfiprintf_r+0x18>
 8008288:	6983      	ldr	r3, [r0, #24]
 800828a:	b90b      	cbnz	r3, 8008290 <_vfiprintf_r+0x18>
 800828c:	f7ff fa30 	bl	80076f0 <__sinit>
 8008290:	4b89      	ldr	r3, [pc, #548]	; (80084b8 <_vfiprintf_r+0x240>)
 8008292:	429d      	cmp	r5, r3
 8008294:	d11b      	bne.n	80082ce <_vfiprintf_r+0x56>
 8008296:	6875      	ldr	r5, [r6, #4]
 8008298:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800829a:	07d9      	lsls	r1, r3, #31
 800829c:	d405      	bmi.n	80082aa <_vfiprintf_r+0x32>
 800829e:	89ab      	ldrh	r3, [r5, #12]
 80082a0:	059a      	lsls	r2, r3, #22
 80082a2:	d402      	bmi.n	80082aa <_vfiprintf_r+0x32>
 80082a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082a6:	f7ff fac6 	bl	8007836 <__retarget_lock_acquire_recursive>
 80082aa:	89ab      	ldrh	r3, [r5, #12]
 80082ac:	071b      	lsls	r3, r3, #28
 80082ae:	d501      	bpl.n	80082b4 <_vfiprintf_r+0x3c>
 80082b0:	692b      	ldr	r3, [r5, #16]
 80082b2:	b9eb      	cbnz	r3, 80082f0 <_vfiprintf_r+0x78>
 80082b4:	4629      	mov	r1, r5
 80082b6:	4630      	mov	r0, r6
 80082b8:	f7fe fa18 	bl	80066ec <__swsetup_r>
 80082bc:	b1c0      	cbz	r0, 80082f0 <_vfiprintf_r+0x78>
 80082be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082c0:	07dc      	lsls	r4, r3, #31
 80082c2:	d50e      	bpl.n	80082e2 <_vfiprintf_r+0x6a>
 80082c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082c8:	b01d      	add	sp, #116	; 0x74
 80082ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ce:	4b7b      	ldr	r3, [pc, #492]	; (80084bc <_vfiprintf_r+0x244>)
 80082d0:	429d      	cmp	r5, r3
 80082d2:	d101      	bne.n	80082d8 <_vfiprintf_r+0x60>
 80082d4:	68b5      	ldr	r5, [r6, #8]
 80082d6:	e7df      	b.n	8008298 <_vfiprintf_r+0x20>
 80082d8:	4b79      	ldr	r3, [pc, #484]	; (80084c0 <_vfiprintf_r+0x248>)
 80082da:	429d      	cmp	r5, r3
 80082dc:	bf08      	it	eq
 80082de:	68f5      	ldreq	r5, [r6, #12]
 80082e0:	e7da      	b.n	8008298 <_vfiprintf_r+0x20>
 80082e2:	89ab      	ldrh	r3, [r5, #12]
 80082e4:	0598      	lsls	r0, r3, #22
 80082e6:	d4ed      	bmi.n	80082c4 <_vfiprintf_r+0x4c>
 80082e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ea:	f7ff faa5 	bl	8007838 <__retarget_lock_release_recursive>
 80082ee:	e7e9      	b.n	80082c4 <_vfiprintf_r+0x4c>
 80082f0:	2300      	movs	r3, #0
 80082f2:	9309      	str	r3, [sp, #36]	; 0x24
 80082f4:	2320      	movs	r3, #32
 80082f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80082fe:	2330      	movs	r3, #48	; 0x30
 8008300:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80084c4 <_vfiprintf_r+0x24c>
 8008304:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008308:	f04f 0901 	mov.w	r9, #1
 800830c:	4623      	mov	r3, r4
 800830e:	469a      	mov	sl, r3
 8008310:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008314:	b10a      	cbz	r2, 800831a <_vfiprintf_r+0xa2>
 8008316:	2a25      	cmp	r2, #37	; 0x25
 8008318:	d1f9      	bne.n	800830e <_vfiprintf_r+0x96>
 800831a:	ebba 0b04 	subs.w	fp, sl, r4
 800831e:	d00b      	beq.n	8008338 <_vfiprintf_r+0xc0>
 8008320:	465b      	mov	r3, fp
 8008322:	4622      	mov	r2, r4
 8008324:	4629      	mov	r1, r5
 8008326:	4630      	mov	r0, r6
 8008328:	f7ff ff93 	bl	8008252 <__sfputs_r>
 800832c:	3001      	adds	r0, #1
 800832e:	f000 80aa 	beq.w	8008486 <_vfiprintf_r+0x20e>
 8008332:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008334:	445a      	add	r2, fp
 8008336:	9209      	str	r2, [sp, #36]	; 0x24
 8008338:	f89a 3000 	ldrb.w	r3, [sl]
 800833c:	2b00      	cmp	r3, #0
 800833e:	f000 80a2 	beq.w	8008486 <_vfiprintf_r+0x20e>
 8008342:	2300      	movs	r3, #0
 8008344:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008348:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800834c:	f10a 0a01 	add.w	sl, sl, #1
 8008350:	9304      	str	r3, [sp, #16]
 8008352:	9307      	str	r3, [sp, #28]
 8008354:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008358:	931a      	str	r3, [sp, #104]	; 0x68
 800835a:	4654      	mov	r4, sl
 800835c:	2205      	movs	r2, #5
 800835e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008362:	4858      	ldr	r0, [pc, #352]	; (80084c4 <_vfiprintf_r+0x24c>)
 8008364:	f7f7 ff64 	bl	8000230 <memchr>
 8008368:	9a04      	ldr	r2, [sp, #16]
 800836a:	b9d8      	cbnz	r0, 80083a4 <_vfiprintf_r+0x12c>
 800836c:	06d1      	lsls	r1, r2, #27
 800836e:	bf44      	itt	mi
 8008370:	2320      	movmi	r3, #32
 8008372:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008376:	0713      	lsls	r3, r2, #28
 8008378:	bf44      	itt	mi
 800837a:	232b      	movmi	r3, #43	; 0x2b
 800837c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008380:	f89a 3000 	ldrb.w	r3, [sl]
 8008384:	2b2a      	cmp	r3, #42	; 0x2a
 8008386:	d015      	beq.n	80083b4 <_vfiprintf_r+0x13c>
 8008388:	9a07      	ldr	r2, [sp, #28]
 800838a:	4654      	mov	r4, sl
 800838c:	2000      	movs	r0, #0
 800838e:	f04f 0c0a 	mov.w	ip, #10
 8008392:	4621      	mov	r1, r4
 8008394:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008398:	3b30      	subs	r3, #48	; 0x30
 800839a:	2b09      	cmp	r3, #9
 800839c:	d94e      	bls.n	800843c <_vfiprintf_r+0x1c4>
 800839e:	b1b0      	cbz	r0, 80083ce <_vfiprintf_r+0x156>
 80083a0:	9207      	str	r2, [sp, #28]
 80083a2:	e014      	b.n	80083ce <_vfiprintf_r+0x156>
 80083a4:	eba0 0308 	sub.w	r3, r0, r8
 80083a8:	fa09 f303 	lsl.w	r3, r9, r3
 80083ac:	4313      	orrs	r3, r2
 80083ae:	9304      	str	r3, [sp, #16]
 80083b0:	46a2      	mov	sl, r4
 80083b2:	e7d2      	b.n	800835a <_vfiprintf_r+0xe2>
 80083b4:	9b03      	ldr	r3, [sp, #12]
 80083b6:	1d19      	adds	r1, r3, #4
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	9103      	str	r1, [sp, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	bfbb      	ittet	lt
 80083c0:	425b      	neglt	r3, r3
 80083c2:	f042 0202 	orrlt.w	r2, r2, #2
 80083c6:	9307      	strge	r3, [sp, #28]
 80083c8:	9307      	strlt	r3, [sp, #28]
 80083ca:	bfb8      	it	lt
 80083cc:	9204      	strlt	r2, [sp, #16]
 80083ce:	7823      	ldrb	r3, [r4, #0]
 80083d0:	2b2e      	cmp	r3, #46	; 0x2e
 80083d2:	d10c      	bne.n	80083ee <_vfiprintf_r+0x176>
 80083d4:	7863      	ldrb	r3, [r4, #1]
 80083d6:	2b2a      	cmp	r3, #42	; 0x2a
 80083d8:	d135      	bne.n	8008446 <_vfiprintf_r+0x1ce>
 80083da:	9b03      	ldr	r3, [sp, #12]
 80083dc:	1d1a      	adds	r2, r3, #4
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	9203      	str	r2, [sp, #12]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	bfb8      	it	lt
 80083e6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80083ea:	3402      	adds	r4, #2
 80083ec:	9305      	str	r3, [sp, #20]
 80083ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80084d4 <_vfiprintf_r+0x25c>
 80083f2:	7821      	ldrb	r1, [r4, #0]
 80083f4:	2203      	movs	r2, #3
 80083f6:	4650      	mov	r0, sl
 80083f8:	f7f7 ff1a 	bl	8000230 <memchr>
 80083fc:	b140      	cbz	r0, 8008410 <_vfiprintf_r+0x198>
 80083fe:	2340      	movs	r3, #64	; 0x40
 8008400:	eba0 000a 	sub.w	r0, r0, sl
 8008404:	fa03 f000 	lsl.w	r0, r3, r0
 8008408:	9b04      	ldr	r3, [sp, #16]
 800840a:	4303      	orrs	r3, r0
 800840c:	3401      	adds	r4, #1
 800840e:	9304      	str	r3, [sp, #16]
 8008410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008414:	482c      	ldr	r0, [pc, #176]	; (80084c8 <_vfiprintf_r+0x250>)
 8008416:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800841a:	2206      	movs	r2, #6
 800841c:	f7f7 ff08 	bl	8000230 <memchr>
 8008420:	2800      	cmp	r0, #0
 8008422:	d03f      	beq.n	80084a4 <_vfiprintf_r+0x22c>
 8008424:	4b29      	ldr	r3, [pc, #164]	; (80084cc <_vfiprintf_r+0x254>)
 8008426:	bb1b      	cbnz	r3, 8008470 <_vfiprintf_r+0x1f8>
 8008428:	9b03      	ldr	r3, [sp, #12]
 800842a:	3307      	adds	r3, #7
 800842c:	f023 0307 	bic.w	r3, r3, #7
 8008430:	3308      	adds	r3, #8
 8008432:	9303      	str	r3, [sp, #12]
 8008434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008436:	443b      	add	r3, r7
 8008438:	9309      	str	r3, [sp, #36]	; 0x24
 800843a:	e767      	b.n	800830c <_vfiprintf_r+0x94>
 800843c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008440:	460c      	mov	r4, r1
 8008442:	2001      	movs	r0, #1
 8008444:	e7a5      	b.n	8008392 <_vfiprintf_r+0x11a>
 8008446:	2300      	movs	r3, #0
 8008448:	3401      	adds	r4, #1
 800844a:	9305      	str	r3, [sp, #20]
 800844c:	4619      	mov	r1, r3
 800844e:	f04f 0c0a 	mov.w	ip, #10
 8008452:	4620      	mov	r0, r4
 8008454:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008458:	3a30      	subs	r2, #48	; 0x30
 800845a:	2a09      	cmp	r2, #9
 800845c:	d903      	bls.n	8008466 <_vfiprintf_r+0x1ee>
 800845e:	2b00      	cmp	r3, #0
 8008460:	d0c5      	beq.n	80083ee <_vfiprintf_r+0x176>
 8008462:	9105      	str	r1, [sp, #20]
 8008464:	e7c3      	b.n	80083ee <_vfiprintf_r+0x176>
 8008466:	fb0c 2101 	mla	r1, ip, r1, r2
 800846a:	4604      	mov	r4, r0
 800846c:	2301      	movs	r3, #1
 800846e:	e7f0      	b.n	8008452 <_vfiprintf_r+0x1da>
 8008470:	ab03      	add	r3, sp, #12
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	462a      	mov	r2, r5
 8008476:	4b16      	ldr	r3, [pc, #88]	; (80084d0 <_vfiprintf_r+0x258>)
 8008478:	a904      	add	r1, sp, #16
 800847a:	4630      	mov	r0, r6
 800847c:	f7fd fc8c 	bl	8005d98 <_printf_float>
 8008480:	4607      	mov	r7, r0
 8008482:	1c78      	adds	r0, r7, #1
 8008484:	d1d6      	bne.n	8008434 <_vfiprintf_r+0x1bc>
 8008486:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008488:	07d9      	lsls	r1, r3, #31
 800848a:	d405      	bmi.n	8008498 <_vfiprintf_r+0x220>
 800848c:	89ab      	ldrh	r3, [r5, #12]
 800848e:	059a      	lsls	r2, r3, #22
 8008490:	d402      	bmi.n	8008498 <_vfiprintf_r+0x220>
 8008492:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008494:	f7ff f9d0 	bl	8007838 <__retarget_lock_release_recursive>
 8008498:	89ab      	ldrh	r3, [r5, #12]
 800849a:	065b      	lsls	r3, r3, #25
 800849c:	f53f af12 	bmi.w	80082c4 <_vfiprintf_r+0x4c>
 80084a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084a2:	e711      	b.n	80082c8 <_vfiprintf_r+0x50>
 80084a4:	ab03      	add	r3, sp, #12
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	462a      	mov	r2, r5
 80084aa:	4b09      	ldr	r3, [pc, #36]	; (80084d0 <_vfiprintf_r+0x258>)
 80084ac:	a904      	add	r1, sp, #16
 80084ae:	4630      	mov	r0, r6
 80084b0:	f7fd ff16 	bl	80062e0 <_printf_i>
 80084b4:	e7e4      	b.n	8008480 <_vfiprintf_r+0x208>
 80084b6:	bf00      	nop
 80084b8:	08008cb8 	.word	0x08008cb8
 80084bc:	08008cd8 	.word	0x08008cd8
 80084c0:	08008c98 	.word	0x08008c98
 80084c4:	08008e54 	.word	0x08008e54
 80084c8:	08008e5e 	.word	0x08008e5e
 80084cc:	08005d99 	.word	0x08005d99
 80084d0:	08008253 	.word	0x08008253
 80084d4:	08008e5a 	.word	0x08008e5a

080084d8 <_sbrk_r>:
 80084d8:	b538      	push	{r3, r4, r5, lr}
 80084da:	4d06      	ldr	r5, [pc, #24]	; (80084f4 <_sbrk_r+0x1c>)
 80084dc:	2300      	movs	r3, #0
 80084de:	4604      	mov	r4, r0
 80084e0:	4608      	mov	r0, r1
 80084e2:	602b      	str	r3, [r5, #0]
 80084e4:	f7f9 fb56 	bl	8001b94 <_sbrk>
 80084e8:	1c43      	adds	r3, r0, #1
 80084ea:	d102      	bne.n	80084f2 <_sbrk_r+0x1a>
 80084ec:	682b      	ldr	r3, [r5, #0]
 80084ee:	b103      	cbz	r3, 80084f2 <_sbrk_r+0x1a>
 80084f0:	6023      	str	r3, [r4, #0]
 80084f2:	bd38      	pop	{r3, r4, r5, pc}
 80084f4:	200004fc 	.word	0x200004fc

080084f8 <__sread>:
 80084f8:	b510      	push	{r4, lr}
 80084fa:	460c      	mov	r4, r1
 80084fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008500:	f000 f8e2 	bl	80086c8 <_read_r>
 8008504:	2800      	cmp	r0, #0
 8008506:	bfab      	itete	ge
 8008508:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800850a:	89a3      	ldrhlt	r3, [r4, #12]
 800850c:	181b      	addge	r3, r3, r0
 800850e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008512:	bfac      	ite	ge
 8008514:	6563      	strge	r3, [r4, #84]	; 0x54
 8008516:	81a3      	strhlt	r3, [r4, #12]
 8008518:	bd10      	pop	{r4, pc}

0800851a <__swrite>:
 800851a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800851e:	461f      	mov	r7, r3
 8008520:	898b      	ldrh	r3, [r1, #12]
 8008522:	05db      	lsls	r3, r3, #23
 8008524:	4605      	mov	r5, r0
 8008526:	460c      	mov	r4, r1
 8008528:	4616      	mov	r6, r2
 800852a:	d505      	bpl.n	8008538 <__swrite+0x1e>
 800852c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008530:	2302      	movs	r3, #2
 8008532:	2200      	movs	r2, #0
 8008534:	f000 f898 	bl	8008668 <_lseek_r>
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800853e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	4632      	mov	r2, r6
 8008546:	463b      	mov	r3, r7
 8008548:	4628      	mov	r0, r5
 800854a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800854e:	f000 b817 	b.w	8008580 <_write_r>

08008552 <__sseek>:
 8008552:	b510      	push	{r4, lr}
 8008554:	460c      	mov	r4, r1
 8008556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800855a:	f000 f885 	bl	8008668 <_lseek_r>
 800855e:	1c43      	adds	r3, r0, #1
 8008560:	89a3      	ldrh	r3, [r4, #12]
 8008562:	bf15      	itete	ne
 8008564:	6560      	strne	r0, [r4, #84]	; 0x54
 8008566:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800856a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800856e:	81a3      	strheq	r3, [r4, #12]
 8008570:	bf18      	it	ne
 8008572:	81a3      	strhne	r3, [r4, #12]
 8008574:	bd10      	pop	{r4, pc}

08008576 <__sclose>:
 8008576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800857a:	f000 b831 	b.w	80085e0 <_close_r>
	...

08008580 <_write_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	4d07      	ldr	r5, [pc, #28]	; (80085a0 <_write_r+0x20>)
 8008584:	4604      	mov	r4, r0
 8008586:	4608      	mov	r0, r1
 8008588:	4611      	mov	r1, r2
 800858a:	2200      	movs	r2, #0
 800858c:	602a      	str	r2, [r5, #0]
 800858e:	461a      	mov	r2, r3
 8008590:	f7f9 faaf 	bl	8001af2 <_write>
 8008594:	1c43      	adds	r3, r0, #1
 8008596:	d102      	bne.n	800859e <_write_r+0x1e>
 8008598:	682b      	ldr	r3, [r5, #0]
 800859a:	b103      	cbz	r3, 800859e <_write_r+0x1e>
 800859c:	6023      	str	r3, [r4, #0]
 800859e:	bd38      	pop	{r3, r4, r5, pc}
 80085a0:	200004fc 	.word	0x200004fc

080085a4 <__assert_func>:
 80085a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085a6:	4614      	mov	r4, r2
 80085a8:	461a      	mov	r2, r3
 80085aa:	4b09      	ldr	r3, [pc, #36]	; (80085d0 <__assert_func+0x2c>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4605      	mov	r5, r0
 80085b0:	68d8      	ldr	r0, [r3, #12]
 80085b2:	b14c      	cbz	r4, 80085c8 <__assert_func+0x24>
 80085b4:	4b07      	ldr	r3, [pc, #28]	; (80085d4 <__assert_func+0x30>)
 80085b6:	9100      	str	r1, [sp, #0]
 80085b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085bc:	4906      	ldr	r1, [pc, #24]	; (80085d8 <__assert_func+0x34>)
 80085be:	462b      	mov	r3, r5
 80085c0:	f000 f81e 	bl	8008600 <fiprintf>
 80085c4:	f000 f89f 	bl	8008706 <abort>
 80085c8:	4b04      	ldr	r3, [pc, #16]	; (80085dc <__assert_func+0x38>)
 80085ca:	461c      	mov	r4, r3
 80085cc:	e7f3      	b.n	80085b6 <__assert_func+0x12>
 80085ce:	bf00      	nop
 80085d0:	2000000c 	.word	0x2000000c
 80085d4:	08008e65 	.word	0x08008e65
 80085d8:	08008e72 	.word	0x08008e72
 80085dc:	08008ea0 	.word	0x08008ea0

080085e0 <_close_r>:
 80085e0:	b538      	push	{r3, r4, r5, lr}
 80085e2:	4d06      	ldr	r5, [pc, #24]	; (80085fc <_close_r+0x1c>)
 80085e4:	2300      	movs	r3, #0
 80085e6:	4604      	mov	r4, r0
 80085e8:	4608      	mov	r0, r1
 80085ea:	602b      	str	r3, [r5, #0]
 80085ec:	f7f9 fa9d 	bl	8001b2a <_close>
 80085f0:	1c43      	adds	r3, r0, #1
 80085f2:	d102      	bne.n	80085fa <_close_r+0x1a>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	b103      	cbz	r3, 80085fa <_close_r+0x1a>
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	bd38      	pop	{r3, r4, r5, pc}
 80085fc:	200004fc 	.word	0x200004fc

08008600 <fiprintf>:
 8008600:	b40e      	push	{r1, r2, r3}
 8008602:	b503      	push	{r0, r1, lr}
 8008604:	4601      	mov	r1, r0
 8008606:	ab03      	add	r3, sp, #12
 8008608:	4805      	ldr	r0, [pc, #20]	; (8008620 <fiprintf+0x20>)
 800860a:	f853 2b04 	ldr.w	r2, [r3], #4
 800860e:	6800      	ldr	r0, [r0, #0]
 8008610:	9301      	str	r3, [sp, #4]
 8008612:	f7ff fe31 	bl	8008278 <_vfiprintf_r>
 8008616:	b002      	add	sp, #8
 8008618:	f85d eb04 	ldr.w	lr, [sp], #4
 800861c:	b003      	add	sp, #12
 800861e:	4770      	bx	lr
 8008620:	2000000c 	.word	0x2000000c

08008624 <_fstat_r>:
 8008624:	b538      	push	{r3, r4, r5, lr}
 8008626:	4d07      	ldr	r5, [pc, #28]	; (8008644 <_fstat_r+0x20>)
 8008628:	2300      	movs	r3, #0
 800862a:	4604      	mov	r4, r0
 800862c:	4608      	mov	r0, r1
 800862e:	4611      	mov	r1, r2
 8008630:	602b      	str	r3, [r5, #0]
 8008632:	f7f9 fa86 	bl	8001b42 <_fstat>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	d102      	bne.n	8008640 <_fstat_r+0x1c>
 800863a:	682b      	ldr	r3, [r5, #0]
 800863c:	b103      	cbz	r3, 8008640 <_fstat_r+0x1c>
 800863e:	6023      	str	r3, [r4, #0]
 8008640:	bd38      	pop	{r3, r4, r5, pc}
 8008642:	bf00      	nop
 8008644:	200004fc 	.word	0x200004fc

08008648 <_isatty_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	4d06      	ldr	r5, [pc, #24]	; (8008664 <_isatty_r+0x1c>)
 800864c:	2300      	movs	r3, #0
 800864e:	4604      	mov	r4, r0
 8008650:	4608      	mov	r0, r1
 8008652:	602b      	str	r3, [r5, #0]
 8008654:	f7f9 fa85 	bl	8001b62 <_isatty>
 8008658:	1c43      	adds	r3, r0, #1
 800865a:	d102      	bne.n	8008662 <_isatty_r+0x1a>
 800865c:	682b      	ldr	r3, [r5, #0]
 800865e:	b103      	cbz	r3, 8008662 <_isatty_r+0x1a>
 8008660:	6023      	str	r3, [r4, #0]
 8008662:	bd38      	pop	{r3, r4, r5, pc}
 8008664:	200004fc 	.word	0x200004fc

08008668 <_lseek_r>:
 8008668:	b538      	push	{r3, r4, r5, lr}
 800866a:	4d07      	ldr	r5, [pc, #28]	; (8008688 <_lseek_r+0x20>)
 800866c:	4604      	mov	r4, r0
 800866e:	4608      	mov	r0, r1
 8008670:	4611      	mov	r1, r2
 8008672:	2200      	movs	r2, #0
 8008674:	602a      	str	r2, [r5, #0]
 8008676:	461a      	mov	r2, r3
 8008678:	f7f9 fa7e 	bl	8001b78 <_lseek>
 800867c:	1c43      	adds	r3, r0, #1
 800867e:	d102      	bne.n	8008686 <_lseek_r+0x1e>
 8008680:	682b      	ldr	r3, [r5, #0]
 8008682:	b103      	cbz	r3, 8008686 <_lseek_r+0x1e>
 8008684:	6023      	str	r3, [r4, #0]
 8008686:	bd38      	pop	{r3, r4, r5, pc}
 8008688:	200004fc 	.word	0x200004fc

0800868c <__ascii_mbtowc>:
 800868c:	b082      	sub	sp, #8
 800868e:	b901      	cbnz	r1, 8008692 <__ascii_mbtowc+0x6>
 8008690:	a901      	add	r1, sp, #4
 8008692:	b142      	cbz	r2, 80086a6 <__ascii_mbtowc+0x1a>
 8008694:	b14b      	cbz	r3, 80086aa <__ascii_mbtowc+0x1e>
 8008696:	7813      	ldrb	r3, [r2, #0]
 8008698:	600b      	str	r3, [r1, #0]
 800869a:	7812      	ldrb	r2, [r2, #0]
 800869c:	1e10      	subs	r0, r2, #0
 800869e:	bf18      	it	ne
 80086a0:	2001      	movne	r0, #1
 80086a2:	b002      	add	sp, #8
 80086a4:	4770      	bx	lr
 80086a6:	4610      	mov	r0, r2
 80086a8:	e7fb      	b.n	80086a2 <__ascii_mbtowc+0x16>
 80086aa:	f06f 0001 	mvn.w	r0, #1
 80086ae:	e7f8      	b.n	80086a2 <__ascii_mbtowc+0x16>

080086b0 <__malloc_lock>:
 80086b0:	4801      	ldr	r0, [pc, #4]	; (80086b8 <__malloc_lock+0x8>)
 80086b2:	f7ff b8c0 	b.w	8007836 <__retarget_lock_acquire_recursive>
 80086b6:	bf00      	nop
 80086b8:	200004f0 	.word	0x200004f0

080086bc <__malloc_unlock>:
 80086bc:	4801      	ldr	r0, [pc, #4]	; (80086c4 <__malloc_unlock+0x8>)
 80086be:	f7ff b8bb 	b.w	8007838 <__retarget_lock_release_recursive>
 80086c2:	bf00      	nop
 80086c4:	200004f0 	.word	0x200004f0

080086c8 <_read_r>:
 80086c8:	b538      	push	{r3, r4, r5, lr}
 80086ca:	4d07      	ldr	r5, [pc, #28]	; (80086e8 <_read_r+0x20>)
 80086cc:	4604      	mov	r4, r0
 80086ce:	4608      	mov	r0, r1
 80086d0:	4611      	mov	r1, r2
 80086d2:	2200      	movs	r2, #0
 80086d4:	602a      	str	r2, [r5, #0]
 80086d6:	461a      	mov	r2, r3
 80086d8:	f7f9 f9ee 	bl	8001ab8 <_read>
 80086dc:	1c43      	adds	r3, r0, #1
 80086de:	d102      	bne.n	80086e6 <_read_r+0x1e>
 80086e0:	682b      	ldr	r3, [r5, #0]
 80086e2:	b103      	cbz	r3, 80086e6 <_read_r+0x1e>
 80086e4:	6023      	str	r3, [r4, #0]
 80086e6:	bd38      	pop	{r3, r4, r5, pc}
 80086e8:	200004fc 	.word	0x200004fc

080086ec <__ascii_wctomb>:
 80086ec:	b149      	cbz	r1, 8008702 <__ascii_wctomb+0x16>
 80086ee:	2aff      	cmp	r2, #255	; 0xff
 80086f0:	bf85      	ittet	hi
 80086f2:	238a      	movhi	r3, #138	; 0x8a
 80086f4:	6003      	strhi	r3, [r0, #0]
 80086f6:	700a      	strbls	r2, [r1, #0]
 80086f8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80086fc:	bf98      	it	ls
 80086fe:	2001      	movls	r0, #1
 8008700:	4770      	bx	lr
 8008702:	4608      	mov	r0, r1
 8008704:	4770      	bx	lr

08008706 <abort>:
 8008706:	b508      	push	{r3, lr}
 8008708:	2006      	movs	r0, #6
 800870a:	f000 f82b 	bl	8008764 <raise>
 800870e:	2001      	movs	r0, #1
 8008710:	f7f9 f9c8 	bl	8001aa4 <_exit>

08008714 <_raise_r>:
 8008714:	291f      	cmp	r1, #31
 8008716:	b538      	push	{r3, r4, r5, lr}
 8008718:	4604      	mov	r4, r0
 800871a:	460d      	mov	r5, r1
 800871c:	d904      	bls.n	8008728 <_raise_r+0x14>
 800871e:	2316      	movs	r3, #22
 8008720:	6003      	str	r3, [r0, #0]
 8008722:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008726:	bd38      	pop	{r3, r4, r5, pc}
 8008728:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800872a:	b112      	cbz	r2, 8008732 <_raise_r+0x1e>
 800872c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008730:	b94b      	cbnz	r3, 8008746 <_raise_r+0x32>
 8008732:	4620      	mov	r0, r4
 8008734:	f000 f830 	bl	8008798 <_getpid_r>
 8008738:	462a      	mov	r2, r5
 800873a:	4601      	mov	r1, r0
 800873c:	4620      	mov	r0, r4
 800873e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008742:	f000 b817 	b.w	8008774 <_kill_r>
 8008746:	2b01      	cmp	r3, #1
 8008748:	d00a      	beq.n	8008760 <_raise_r+0x4c>
 800874a:	1c59      	adds	r1, r3, #1
 800874c:	d103      	bne.n	8008756 <_raise_r+0x42>
 800874e:	2316      	movs	r3, #22
 8008750:	6003      	str	r3, [r0, #0]
 8008752:	2001      	movs	r0, #1
 8008754:	e7e7      	b.n	8008726 <_raise_r+0x12>
 8008756:	2400      	movs	r4, #0
 8008758:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800875c:	4628      	mov	r0, r5
 800875e:	4798      	blx	r3
 8008760:	2000      	movs	r0, #0
 8008762:	e7e0      	b.n	8008726 <_raise_r+0x12>

08008764 <raise>:
 8008764:	4b02      	ldr	r3, [pc, #8]	; (8008770 <raise+0xc>)
 8008766:	4601      	mov	r1, r0
 8008768:	6818      	ldr	r0, [r3, #0]
 800876a:	f7ff bfd3 	b.w	8008714 <_raise_r>
 800876e:	bf00      	nop
 8008770:	2000000c 	.word	0x2000000c

08008774 <_kill_r>:
 8008774:	b538      	push	{r3, r4, r5, lr}
 8008776:	4d07      	ldr	r5, [pc, #28]	; (8008794 <_kill_r+0x20>)
 8008778:	2300      	movs	r3, #0
 800877a:	4604      	mov	r4, r0
 800877c:	4608      	mov	r0, r1
 800877e:	4611      	mov	r1, r2
 8008780:	602b      	str	r3, [r5, #0]
 8008782:	f7f9 f97f 	bl	8001a84 <_kill>
 8008786:	1c43      	adds	r3, r0, #1
 8008788:	d102      	bne.n	8008790 <_kill_r+0x1c>
 800878a:	682b      	ldr	r3, [r5, #0]
 800878c:	b103      	cbz	r3, 8008790 <_kill_r+0x1c>
 800878e:	6023      	str	r3, [r4, #0]
 8008790:	bd38      	pop	{r3, r4, r5, pc}
 8008792:	bf00      	nop
 8008794:	200004fc 	.word	0x200004fc

08008798 <_getpid_r>:
 8008798:	f7f9 b96c 	b.w	8001a74 <_getpid>

0800879c <sqrt>:
 800879c:	b538      	push	{r3, r4, r5, lr}
 800879e:	ed2d 8b02 	vpush	{d8}
 80087a2:	ec55 4b10 	vmov	r4, r5, d0
 80087a6:	f000 f825 	bl	80087f4 <__ieee754_sqrt>
 80087aa:	4622      	mov	r2, r4
 80087ac:	462b      	mov	r3, r5
 80087ae:	4620      	mov	r0, r4
 80087b0:	4629      	mov	r1, r5
 80087b2:	eeb0 8a40 	vmov.f32	s16, s0
 80087b6:	eef0 8a60 	vmov.f32	s17, s1
 80087ba:	f7f8 f9df 	bl	8000b7c <__aeabi_dcmpun>
 80087be:	b990      	cbnz	r0, 80087e6 <sqrt+0x4a>
 80087c0:	2200      	movs	r2, #0
 80087c2:	2300      	movs	r3, #0
 80087c4:	4620      	mov	r0, r4
 80087c6:	4629      	mov	r1, r5
 80087c8:	f7f8 f9b0 	bl	8000b2c <__aeabi_dcmplt>
 80087cc:	b158      	cbz	r0, 80087e6 <sqrt+0x4a>
 80087ce:	f7fd fa11 	bl	8005bf4 <__errno>
 80087d2:	2321      	movs	r3, #33	; 0x21
 80087d4:	6003      	str	r3, [r0, #0]
 80087d6:	2200      	movs	r2, #0
 80087d8:	2300      	movs	r3, #0
 80087da:	4610      	mov	r0, r2
 80087dc:	4619      	mov	r1, r3
 80087de:	f7f8 f85d 	bl	800089c <__aeabi_ddiv>
 80087e2:	ec41 0b18 	vmov	d8, r0, r1
 80087e6:	eeb0 0a48 	vmov.f32	s0, s16
 80087ea:	eef0 0a68 	vmov.f32	s1, s17
 80087ee:	ecbd 8b02 	vpop	{d8}
 80087f2:	bd38      	pop	{r3, r4, r5, pc}

080087f4 <__ieee754_sqrt>:
 80087f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f8:	ec55 4b10 	vmov	r4, r5, d0
 80087fc:	4e55      	ldr	r6, [pc, #340]	; (8008954 <__ieee754_sqrt+0x160>)
 80087fe:	43ae      	bics	r6, r5
 8008800:	ee10 0a10 	vmov	r0, s0
 8008804:	ee10 3a10 	vmov	r3, s0
 8008808:	462a      	mov	r2, r5
 800880a:	4629      	mov	r1, r5
 800880c:	d110      	bne.n	8008830 <__ieee754_sqrt+0x3c>
 800880e:	ee10 2a10 	vmov	r2, s0
 8008812:	462b      	mov	r3, r5
 8008814:	f7f7 ff18 	bl	8000648 <__aeabi_dmul>
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	4620      	mov	r0, r4
 800881e:	4629      	mov	r1, r5
 8008820:	f7f7 fd5c 	bl	80002dc <__adddf3>
 8008824:	4604      	mov	r4, r0
 8008826:	460d      	mov	r5, r1
 8008828:	ec45 4b10 	vmov	d0, r4, r5
 800882c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008830:	2d00      	cmp	r5, #0
 8008832:	dc10      	bgt.n	8008856 <__ieee754_sqrt+0x62>
 8008834:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008838:	4330      	orrs	r0, r6
 800883a:	d0f5      	beq.n	8008828 <__ieee754_sqrt+0x34>
 800883c:	b15d      	cbz	r5, 8008856 <__ieee754_sqrt+0x62>
 800883e:	ee10 2a10 	vmov	r2, s0
 8008842:	462b      	mov	r3, r5
 8008844:	ee10 0a10 	vmov	r0, s0
 8008848:	f7f7 fd46 	bl	80002d8 <__aeabi_dsub>
 800884c:	4602      	mov	r2, r0
 800884e:	460b      	mov	r3, r1
 8008850:	f7f8 f824 	bl	800089c <__aeabi_ddiv>
 8008854:	e7e6      	b.n	8008824 <__ieee754_sqrt+0x30>
 8008856:	1512      	asrs	r2, r2, #20
 8008858:	d074      	beq.n	8008944 <__ieee754_sqrt+0x150>
 800885a:	07d4      	lsls	r4, r2, #31
 800885c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008860:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008864:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008868:	bf5e      	ittt	pl
 800886a:	0fda      	lsrpl	r2, r3, #31
 800886c:	005b      	lslpl	r3, r3, #1
 800886e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008872:	2400      	movs	r4, #0
 8008874:	0fda      	lsrs	r2, r3, #31
 8008876:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800887a:	107f      	asrs	r7, r7, #1
 800887c:	005b      	lsls	r3, r3, #1
 800887e:	2516      	movs	r5, #22
 8008880:	4620      	mov	r0, r4
 8008882:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008886:	1886      	adds	r6, r0, r2
 8008888:	428e      	cmp	r6, r1
 800888a:	bfde      	ittt	le
 800888c:	1b89      	suble	r1, r1, r6
 800888e:	18b0      	addle	r0, r6, r2
 8008890:	18a4      	addle	r4, r4, r2
 8008892:	0049      	lsls	r1, r1, #1
 8008894:	3d01      	subs	r5, #1
 8008896:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800889a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800889e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80088a2:	d1f0      	bne.n	8008886 <__ieee754_sqrt+0x92>
 80088a4:	462a      	mov	r2, r5
 80088a6:	f04f 0e20 	mov.w	lr, #32
 80088aa:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80088ae:	4281      	cmp	r1, r0
 80088b0:	eb06 0c05 	add.w	ip, r6, r5
 80088b4:	dc02      	bgt.n	80088bc <__ieee754_sqrt+0xc8>
 80088b6:	d113      	bne.n	80088e0 <__ieee754_sqrt+0xec>
 80088b8:	459c      	cmp	ip, r3
 80088ba:	d811      	bhi.n	80088e0 <__ieee754_sqrt+0xec>
 80088bc:	f1bc 0f00 	cmp.w	ip, #0
 80088c0:	eb0c 0506 	add.w	r5, ip, r6
 80088c4:	da43      	bge.n	800894e <__ieee754_sqrt+0x15a>
 80088c6:	2d00      	cmp	r5, #0
 80088c8:	db41      	blt.n	800894e <__ieee754_sqrt+0x15a>
 80088ca:	f100 0801 	add.w	r8, r0, #1
 80088ce:	1a09      	subs	r1, r1, r0
 80088d0:	459c      	cmp	ip, r3
 80088d2:	bf88      	it	hi
 80088d4:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 80088d8:	eba3 030c 	sub.w	r3, r3, ip
 80088dc:	4432      	add	r2, r6
 80088de:	4640      	mov	r0, r8
 80088e0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80088e4:	f1be 0e01 	subs.w	lr, lr, #1
 80088e8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80088ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80088f0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80088f4:	d1db      	bne.n	80088ae <__ieee754_sqrt+0xba>
 80088f6:	430b      	orrs	r3, r1
 80088f8:	d006      	beq.n	8008908 <__ieee754_sqrt+0x114>
 80088fa:	1c50      	adds	r0, r2, #1
 80088fc:	bf13      	iteet	ne
 80088fe:	3201      	addne	r2, #1
 8008900:	3401      	addeq	r4, #1
 8008902:	4672      	moveq	r2, lr
 8008904:	f022 0201 	bicne.w	r2, r2, #1
 8008908:	1063      	asrs	r3, r4, #1
 800890a:	0852      	lsrs	r2, r2, #1
 800890c:	07e1      	lsls	r1, r4, #31
 800890e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008912:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008916:	bf48      	it	mi
 8008918:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800891c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008920:	4614      	mov	r4, r2
 8008922:	e781      	b.n	8008828 <__ieee754_sqrt+0x34>
 8008924:	0ad9      	lsrs	r1, r3, #11
 8008926:	3815      	subs	r0, #21
 8008928:	055b      	lsls	r3, r3, #21
 800892a:	2900      	cmp	r1, #0
 800892c:	d0fa      	beq.n	8008924 <__ieee754_sqrt+0x130>
 800892e:	02cd      	lsls	r5, r1, #11
 8008930:	d50a      	bpl.n	8008948 <__ieee754_sqrt+0x154>
 8008932:	f1c2 0420 	rsb	r4, r2, #32
 8008936:	fa23 f404 	lsr.w	r4, r3, r4
 800893a:	1e55      	subs	r5, r2, #1
 800893c:	4093      	lsls	r3, r2
 800893e:	4321      	orrs	r1, r4
 8008940:	1b42      	subs	r2, r0, r5
 8008942:	e78a      	b.n	800885a <__ieee754_sqrt+0x66>
 8008944:	4610      	mov	r0, r2
 8008946:	e7f0      	b.n	800892a <__ieee754_sqrt+0x136>
 8008948:	0049      	lsls	r1, r1, #1
 800894a:	3201      	adds	r2, #1
 800894c:	e7ef      	b.n	800892e <__ieee754_sqrt+0x13a>
 800894e:	4680      	mov	r8, r0
 8008950:	e7bd      	b.n	80088ce <__ieee754_sqrt+0xda>
 8008952:	bf00      	nop
 8008954:	7ff00000 	.word	0x7ff00000

08008958 <_init>:
 8008958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895a:	bf00      	nop
 800895c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800895e:	bc08      	pop	{r3}
 8008960:	469e      	mov	lr, r3
 8008962:	4770      	bx	lr

08008964 <_fini>:
 8008964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008966:	bf00      	nop
 8008968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800896a:	bc08      	pop	{r3}
 800896c:	469e      	mov	lr, r3
 800896e:	4770      	bx	lr
