

================================================================
== Vivado HLS Report for 'sum_io'
================================================================
* Date:           Mon Nov 13 15:34:56 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        proj_sum_io
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-3-e-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.46|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  400002|  400002|  400003|  400003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   20000|   20000|         1|          -|          -|  20000|    no    |
        |- Loop 2  |  380000|  380000|        19|          -|          -|  20000|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|      522|     1086|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|     11|      828|      695|    -|
|Memory           |        0|      -|       10|        0|   10|
|Multiplexer      |        -|      -|        -|      162|    -|
|Register         |        -|      -|      265|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|     11|     1625|     1943|   10|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |    ~0   |    1|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |sum_io_dmul_64ns_bkb_U1  |sum_io_dmul_64ns_bkb  |        0|     11|  416|  227|
    |sum_io_sitodp_32scud_U2  |sum_io_sitodp_32scud  |        0|      0|  412|  468|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     11|  828|  695|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-------+-----+------+-------------+
    |empty_U    |sum_io_empty    |        0|  4|   0|  20000|    4|     1|        80000|
    |empty_6_U  |sum_io_empty_6  |        0|  6|   0|  20000|    6|     1|       120000|
    +-----------+----------------+---------+---+----+-------+-----+------+-------------+
    |Total      |                |        0| 10|   0|  40000|   10|     2|       200000|
    +-----------+----------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+-----+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+-----+-----+------------+------------+
    |i_1_fu_163_p2          |     +    |      0|    0|   22|          15|           1|
    |iterator_1_fu_181_p2   |     +    |      0|    0|   22|          15|           1|
    |sh_assign_fu_254_p2    |     +    |      0|    0|   19|          11|          12|
    |tmp_3_fu_201_p2        |     +    |      0|    0|   15|           7|           7|
    |tmp_9_i_i_i_fu_344_p2  |     -    |      0|    0|   71|           1|          64|
    |tmp_i_i_i_fu_268_p2    |     -    |      0|    0|   18|          10|          11|
    |exitcond2_fu_157_p2    |   icmp   |      0|    0|    8|          15|          15|
    |exitcond_fu_175_p2     |   icmp   |      0|    0|    8|          15|          15|
    |tmp_2_i_i_i_fu_298_p2  |   lshr   |      0|  143|  162|          54|          54|
    |p_Val2_3_fu_332_p3     |  select  |      0|    0|   63|           1|          63|
    |p_Val2_s_fu_350_p3     |  select  |      0|    0|   64|           1|          64|
    |sh_assign_1_fu_278_p3  |  select  |      0|    0|   12|           1|          12|
    |tmp_4_i_i_i_fu_304_p2  |    shl   |      0|  379|  602|         169|         169|
    +-----------------------+----------+-------+-----+-----+------------+------------+
    |Total                  |          |      0|  522| 1086|         315|         488|
    +-----------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  105|         22|    1|         22|
    |empty_6_address0  |   15|          3|   15|         45|
    |empty_address0    |   15|          3|   15|         45|
    |i_reg_116         |    9|          2|   15|         30|
    |iterator_reg_127  |    9|          2|   15|         30|
    |sum_reg_138       |    9|          2|   64|        128|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  162|         34|  125|        300|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  21|   0|   21|          0|
    |i_reg_116           |  15|   0|   15|          0|
    |iterator_1_reg_369  |  15|   0|   15|          0|
    |iterator_reg_127    |  15|   0|   15|          0|
    |sum_reg_138         |  64|   0|   64|          0|
    |tmp_3_reg_384       |   7|   0|    7|          0|
    |tmp_4_reg_394       |  64|   0|   64|          0|
    |x_assign_reg_399    |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 265|   0|  265|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_return  | out |   64| ap_ctrl_hs |    sum_io    | return value |
+-----------+-----+-----+------------+--------------+--------------+

