// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module MultiHeadedQueue_1(	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
  input         clock,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
  input         reset,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
  output        io_enq_ready,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  input         io_enq_valid,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  input  [6:0]  io_enq_bits_cmd_inst_funct,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  input  [63:0] io_enq_bits_cmd_rs1,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  input  [63:0] io_enq_bits_cmd_rs2,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  input         io_enq_bits_rob_id_valid,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  input  [2:0]  io_enq_bits_rob_id_bits,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output        io_deq_valid_0,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output        io_deq_valid_1,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output        io_deq_valid_2,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [6:0]  io_deq_bits_0_cmd_inst_funct,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [63:0] io_deq_bits_0_cmd_rs1,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [63:0] io_deq_bits_0_cmd_rs2,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output        io_deq_bits_0_rob_id_valid,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [2:0]  io_deq_bits_0_rob_id_bits,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [6:0]  io_deq_bits_1_cmd_inst_funct,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [63:0] io_deq_bits_1_cmd_rs1,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [63:0] io_deq_bits_1_cmd_rs2,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output        io_deq_bits_1_rob_id_valid,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [2:0]  io_deq_bits_1_rob_id_bits,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [63:0] io_deq_bits_2_cmd_rs1,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [63:0] io_deq_bits_2_cmd_rs2,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  output [2:0]  io_deq_bits_2_rob_id_bits,	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
  input  [1:0]  io_deq_pop	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:8:14]
);

  reg  [6:0]       regs_0_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_0_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_0_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg              regs_0_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [2:0]       regs_0_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [6:0]       regs_1_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_1_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_1_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg              regs_1_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [2:0]       regs_1_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [6:0]       regs_2_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_2_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_2_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg              regs_2_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [2:0]       regs_2_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [6:0]       regs_3_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_3_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [63:0]      regs_3_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg              regs_3_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [2:0]       regs_3_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
  reg  [1:0]       raddr;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:23:22]
  reg  [1:0]       waddr;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:24:22]
  reg  [2:0]       len;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:25:20]
  wire [1:0]       _raddr_T_11 = 2'h3 - raddr;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:23:22, generators/gemmini/src/main/scala/gemmini/Util.scala:13:57]
  wire [3:0][6:0]  _GEN = {{regs_3_cmd_inst_funct}, {regs_2_cmd_inst_funct}, {regs_1_cmd_inst_funct}, {regs_0_cmd_inst_funct}};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :32:20]
  wire [3:0][63:0] _GEN_0 = {{regs_3_cmd_rs1}, {regs_2_cmd_rs1}, {regs_1_cmd_rs1}, {regs_0_cmd_rs1}};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :32:20]
  wire [3:0][63:0] _GEN_1 = {{regs_3_cmd_rs2}, {regs_2_cmd_rs2}, {regs_1_cmd_rs2}, {regs_0_cmd_rs2}};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :32:20]
  wire [3:0]       _GEN_2 = {{regs_3_rob_id_valid}, {regs_2_rob_id_valid}, {regs_1_rob_id_valid}, {regs_0_rob_id_valid}};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :32:20]
  wire [3:0][2:0]  _GEN_3 = {{regs_3_rob_id_bits}, {regs_2_rob_id_bits}, {regs_1_rob_id_bits}, {regs_0_rob_id_bits}};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :32:20]
  wire [1:0]       _io_deq_bits_1_T_19 = (&raddr) ? 2'h1 - _raddr_T_11 - 2'h1 : raddr + 2'h1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:23:22, generators/gemmini/src/main/scala/gemmini/Util.scala:13:{10,13,48,57,62,71}]
  wire [1:0]       _io_deq_bits_2_T_19 = raddr[1] ? 2'h2 - _raddr_T_11 - 2'h1 : raddr - 2'h2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:23:22, generators/gemmini/src/main/scala/gemmini/Util.scala:13:{10,13,48,57,62,71}]
  wire [2:0]       _GEN_4 = {1'h0, io_deq_pop};	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:13:22]
  `ifndef SYNTHESIS	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:48:9]
    always @(posedge clock) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:48:9]
      if (~reset & ~(_GEN_4 <= len & io_deq_pop != 2'h3)) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:25:20, :48:{9,21,53,67}, generators/gemmini/src/main/scala/gemmini/Util.scala:13:22]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:48:9]
          $error("Assertion failed\n    at MultiHeadedQueue.scala:48 assert(io.deq.pop <= len && io.deq.pop <= heads.U && io.deq.pop <= maxpop.U)\n");	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:48:9]
        if (`STOP_COND_)	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:48:9]
          $fatal;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:48:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             _len_T_4 = ~(len[2]) & io_enq_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:25:20, :27:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
    if (_len_T_4 & waddr == 2'h0) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :24:22, :36:22, :37:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      regs_0_cmd_inst_funct <= io_enq_bits_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_0_cmd_rs1 <= io_enq_bits_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_0_cmd_rs2 <= io_enq_bits_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_0_rob_id_valid <= io_enq_bits_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_0_rob_id_bits <= io_enq_bits_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
    end
    if (_len_T_4 & waddr == 2'h1) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :24:22, :36:22, :37:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      regs_1_cmd_inst_funct <= io_enq_bits_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_1_cmd_rs1 <= io_enq_bits_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_1_cmd_rs2 <= io_enq_bits_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_1_rob_id_valid <= io_enq_bits_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_1_rob_id_bits <= io_enq_bits_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
    end
    if (_len_T_4 & waddr == 2'h2) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :24:22, :36:22, :37:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      regs_2_cmd_inst_funct <= io_enq_bits_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_2_cmd_rs1 <= io_enq_bits_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_2_cmd_rs2 <= io_enq_bits_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_2_rob_id_valid <= io_enq_bits_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_2_rob_id_bits <= io_enq_bits_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
    end
    if (_len_T_4 & (&waddr)) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17, :24:22, :36:22, :37:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      regs_3_cmd_inst_funct <= io_enq_bits_cmd_inst_funct;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_3_cmd_rs1 <= io_enq_bits_cmd_rs1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_3_cmd_rs2 <= io_enq_bits_cmd_rs2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_3_rob_id_valid <= io_enq_bits_rob_id_valid;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
      regs_3_rob_id_bits <= io_enq_bits_rob_id_bits;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:22:17]
    end
    if (reset) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
      raddr <= 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:23:22]
      waddr <= 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:24:22]
      len <= 3'h0;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:25:20]
    end
    else begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
      if (|io_deq_pop) begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:43:19]
        raddr <= raddr >= 2'h3 - io_deq_pop + 2'h1 & (|io_deq_pop) ? io_deq_pop - _raddr_T_11 - 2'h1 : raddr + io_deq_pop;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:23:22, generators/gemmini/src/main/scala/gemmini/Util.scala:13:{10,13,22,26,32,37,48,57,62,71}]
        len <= len - _GEN_4 + {2'h0, _len_T_4};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:25:20, :45:{16,29}, generators/gemmini/src/main/scala/gemmini/Util.scala:13:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      end
      else if (_len_T_4)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        len <= len + 3'h1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:25:20, :39:16]
      if (_len_T_4)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        waddr <= (&waddr) ? 2'h1 - (2'h3 - waddr) - 2'h1 : waddr + 2'h1;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:24:22, generators/gemmini/src/main/scala/gemmini/Util.scala:13:{10,13,48,57,62,71}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:34];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
    initial begin	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h23; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
        end	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
        regs_0_cmd_inst_funct = _RANDOM[6'h0][6:0];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_0_cmd_rs1 = {_RANDOM[6'h1], _RANDOM[6'h2]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_0_cmd_rs2 = {_RANDOM[6'h3], _RANDOM[6'h4]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_0_rob_id_valid = _RANDOM[6'h8][9];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_0_rob_id_bits = _RANDOM[6'h8][12:10];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_1_cmd_inst_funct = _RANDOM[6'h8][21:15];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_1_cmd_rs1 = {_RANDOM[6'h9][31:15], _RANDOM[6'hA], _RANDOM[6'hB][14:0]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_1_cmd_rs2 = {_RANDOM[6'hB][31:15], _RANDOM[6'hC], _RANDOM[6'hD][14:0]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_1_rob_id_valid = _RANDOM[6'h10][24];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_1_rob_id_bits = _RANDOM[6'h10][27:25];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_2_cmd_inst_funct = {_RANDOM[6'h10][31:30], _RANDOM[6'h11][4:0]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_2_cmd_rs1 = {_RANDOM[6'h11][31:30], _RANDOM[6'h12], _RANDOM[6'h13][29:0]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_2_cmd_rs2 = {_RANDOM[6'h13][31:30], _RANDOM[6'h14], _RANDOM[6'h15][29:0]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_2_rob_id_valid = _RANDOM[6'h19][7];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_2_rob_id_bits = _RANDOM[6'h19][10:8];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_3_cmd_inst_funct = _RANDOM[6'h19][19:13];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_3_cmd_rs1 = {_RANDOM[6'h1A][31:13], _RANDOM[6'h1B], _RANDOM[6'h1C][12:0]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_3_cmd_rs2 = {_RANDOM[6'h1C][31:13], _RANDOM[6'h1D], _RANDOM[6'h1E][12:0]};	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_3_rob_id_valid = _RANDOM[6'h21][22];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        regs_3_rob_id_bits = _RANDOM[6'h21][25:23];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17]
        raddr = _RANDOM[6'h21][29:28];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17, :23:22]
        waddr = _RANDOM[6'h21][31:30];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :22:17, :24:22]
        len = _RANDOM[6'h22][2:0];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :25:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~(len[2]);	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :25:20, :27:23]
  assign io_deq_valid_0 = |len;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :25:20, :31:28]
  assign io_deq_valid_1 = |(len[2:1]);	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :25:20, :31:28]
  assign io_deq_valid_2 = len > 3'h2;	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :25:20, :31:28]
  assign io_deq_bits_0_cmd_inst_funct = _GEN[raddr];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :23:22, :32:20]
  assign io_deq_bits_0_cmd_rs1 = _GEN_0[raddr];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :23:22, :32:20]
  assign io_deq_bits_0_cmd_rs2 = _GEN_1[raddr];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :23:22, :32:20]
  assign io_deq_bits_0_rob_id_valid = _GEN_2[raddr];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :23:22, :32:20]
  assign io_deq_bits_0_rob_id_bits = _GEN_3[raddr];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :23:22, :32:20]
  assign io_deq_bits_1_cmd_inst_funct = _GEN[_io_deq_bits_1_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
  assign io_deq_bits_1_cmd_rs1 = _GEN_0[_io_deq_bits_1_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
  assign io_deq_bits_1_cmd_rs2 = _GEN_1[_io_deq_bits_1_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
  assign io_deq_bits_1_rob_id_valid = _GEN_2[_io_deq_bits_1_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
  assign io_deq_bits_1_rob_id_bits = _GEN_3[_io_deq_bits_1_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
  assign io_deq_bits_2_cmd_rs1 = _GEN_0[_io_deq_bits_2_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
  assign io_deq_bits_2_cmd_rs2 = _GEN_1[_io_deq_bits_2_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
  assign io_deq_bits_2_rob_id_bits = _GEN_3[_io_deq_bits_2_T_19];	// @[generators/gemmini/src/main/scala/gemmini/MultiHeadedQueue.scala:7:7, :32:20, generators/gemmini/src/main/scala/gemmini/Util.scala:13:10]
endmodule

