

================================================================
== Vitis HLS Report for 'runTestAfterInit_Block_entry79_proc'
================================================================
* Date:           Wed Oct  5 22:50:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.956 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  18.000 ns|  18.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|      31|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      31|     52|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  14|          3|    1|          3|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    8|         16|
    |ap_return_1  |   9|          2|    6|         12|
    |ap_return_2  |   9|          2|    8|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        |  50|         11|   24|         49|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  2|   0|    2|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |ap_return_0_preg    |  8|   0|    8|          0|
    |ap_return_1_preg    |  6|   0|    6|          0|
    |ap_return_2_preg    |  8|   0|    8|          0|
    |trunc_ln576_reg_59  |  6|   0|    6|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 31|   0|   31|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_return_0           |  out|    8|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_return_1           |  out|    6|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_return_2           |  out|    8|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|p_read                |   in|    8|     ap_none|                               p_read|        scalar|
|n_regions_V_address0  |  out|    6|   ap_memory|                          n_regions_V|         array|
|n_regions_V_ce0       |  out|    1|   ap_memory|                          n_regions_V|         array|
|n_regions_V_q0        |   in|    8|   ap_memory|                          n_regions_V|         array|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 3 'read' 'p_read_23' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %p_read_23"   --->   Operation 4 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln576 = trunc i8 %p_read_23" [detector_solid/abs_solid_detector.cpp:576]   --->   Operation 5 'trunc' 'trunc_ln576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:576]   --->   Operation 6 'getelementptr' 'n_regions_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:576]   --->   Operation 7 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 8 [1/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:576]   --->   Operation 8 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%mrv = insertvalue i22 <undef>, i8 %p_read_23"   --->   Operation 9 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i22 %mrv, i6 %trunc_ln576"   --->   Operation 10 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i22 %mrv_1, i8 %n_regions_V_load"   --->   Operation 11 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln587 = ret i22 %mrv_2"   --->   Operation 12 'ret' 'ret_ln587' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_23        (read         ) [ 001]
zext_ln587       (zext         ) [ 000]
trunc_ln576      (trunc        ) [ 001]
n_regions_V_addr (getelementptr) [ 001]
n_regions_V_load (load         ) [ 000]
mrv              (insertvalue  ) [ 000]
mrv_1            (insertvalue  ) [ 000]
mrv_2            (insertvalue  ) [ 000]
ret_ln587        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_regions_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="p_read_23_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="8" slack="0"/>
<pin id="12" dir="0" index="1" bw="8" slack="0"/>
<pin id="13" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="n_regions_V_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="8" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="8" slack="0"/>
<pin id="20" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_regions_V_addr/1 "/>
</bind>
</comp>

<comp id="23" class="1004" name="grp_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="6" slack="0"/>
<pin id="25" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="26" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="27" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_regions_V_load/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="zext_ln587_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="8" slack="0"/>
<pin id="31" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln576_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln576/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="mrv_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="22" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="1"/>
<pin id="41" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="mrv_1_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="22" slack="0"/>
<pin id="45" dir="0" index="1" bw="6" slack="1"/>
<pin id="46" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mrv_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="22" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="54" class="1005" name="p_read_23_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="1"/>
<pin id="56" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_23 "/>
</bind>
</comp>

<comp id="59" class="1005" name="trunc_ln576_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="1"/>
<pin id="61" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln576 "/>
</bind>
</comp>

<comp id="64" class="1005" name="n_regions_V_addr_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="1"/>
<pin id="66" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="4" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="0" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="6" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="28"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="32"><net_src comp="10" pin="2"/><net_sink comp="29" pin=0"/></net>

<net id="33"><net_src comp="29" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="37"><net_src comp="10" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="38" pin="2"/><net_sink comp="43" pin=0"/></net>

<net id="52"><net_src comp="43" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="23" pin="3"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="10" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="62"><net_src comp="34" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="67"><net_src comp="16" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="23" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_regions_V | {}
 - Input state : 
	Port: runTestAfterInit_Block_entry79_proc : p_read | {1 }
	Port: runTestAfterInit_Block_entry79_proc : n_regions_V | {1 2 }
  - Chain level:
	State 1
		n_regions_V_addr : 1
		n_regions_V_load : 2
	State 2
		mrv_1 : 1
		mrv_2 : 2
		ret_ln587 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | p_read_23_read_fu_10 |
|----------|----------------------|
|   zext   |   zext_ln587_fu_29   |
|----------|----------------------|
|   trunc  |   trunc_ln576_fu_34  |
|----------|----------------------|
|          |       mrv_fu_38      |
|insertvalue|      mrv_1_fu_43     |
|          |      mrv_2_fu_48     |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|n_regions_V_addr_reg_64|    6   |
|    p_read_23_reg_54   |    8   |
|   trunc_ln576_reg_59  |    6   |
+-----------------------+--------+
|         Total         |   20   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_23 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   20   |    9   |
+-----------+--------+--------+--------+
