
Tutorial1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001e8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000380  08000388  00010388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000380  08000380  00010380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000384  08000384  00010384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000388  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  08000388  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00010388  2**0
                  CONTENTS, READONLY
  9 .debug_info   000008b1  00000000  00000000  000103b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000218  00000000  00000000  00010c69  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000070  00000000  00000000  00010e88  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  00010ef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000043a  00000000  00000000  00010f40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000003b2  00000000  00000000  0001137a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0001172c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000000b0  00000000  00000000  000117a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00011858  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000368 	.word	0x08000368

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000368 	.word	0x08000368

080001d8 <main>:
**===========================================================================
*/
//STM32F4 Reference Manual is needed and STM32F4 Schematic

int main(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 // initialize the clock for GPIO A
	RCC->AHB1ENR |= (1<<0); //Shifted a 1 into bit 0 of this register to enable GPIOA
 80001de:	4a1d      	ldr	r2, [pc, #116]	; (8000254 <main+0x7c>)
 80001e0:	4b1c      	ldr	r3, [pc, #112]	; (8000254 <main+0x7c>)
 80001e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e4:	f043 0301 	orr.w	r3, r3, #1
 80001e8:	6313      	str	r3, [r2, #48]	; 0x30

// Configuring Pin5 as general purpose output mode
	GPIOA->MODER |= (1<<10); //Port Mode Register. Shifted a 1 into bit 10 of MODER
 80001ea:	4a1b      	ldr	r2, [pc, #108]	; (8000258 <main+0x80>)
 80001ec:	4b1a      	ldr	r3, [pc, #104]	; (8000258 <main+0x80>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001f4:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1<<11); // Shifted a 0 into bit 11 of MODER
 80001f6:	4a18      	ldr	r2, [pc, #96]	; (8000258 <main+0x80>)
 80001f8:	4b17      	ldr	r3, [pc, #92]	; (8000258 <main+0x80>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000200:	6013      	str	r3, [r2, #0]

//Configuring  Pin 5. Using the below, we configured the I/O (OUTPUT in this case) as pull-up.
	GPIOA->PUPDR |= (1<<10); //Shifted a 1 into bit 10
 8000202:	4a15      	ldr	r2, [pc, #84]	; (8000258 <main+0x80>)
 8000204:	4b14      	ldr	r3, [pc, #80]	; (8000258 <main+0x80>)
 8000206:	68db      	ldr	r3, [r3, #12]
 8000208:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800020c:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR &= ~(1<11); //Shifted a 0 into bit 11
 800020e:	4a12      	ldr	r2, [pc, #72]	; (8000258 <main+0x80>)
 8000210:	4b11      	ldr	r3, [pc, #68]	; (8000258 <main+0x80>)
 8000212:	68db      	ldr	r3, [r3, #12]
 8000214:	f023 0301 	bic.w	r3, r3, #1
 8000218:	60d3      	str	r3, [r2, #12]
//actually don't need the above, as it as it is by default push-pull
	while (1)
	{
		GPIOA->BSRR = 1<<5; // Bit Set/Reset Register. Shifted a 1 into bit 5 of BSRR to set Pin 5 of GPIOA
 800021a:	4b0f      	ldr	r3, [pc, #60]	; (8000258 <main+0x80>)
 800021c:	2220      	movs	r2, #32
 800021e:	619a      	str	r2, [r3, #24]
		for(int i=0; i<500000; i++); // wait some time. Basically a delay
 8000220:	2300      	movs	r3, #0
 8000222:	607b      	str	r3, [r7, #4]
 8000224:	e002      	b.n	800022c <main+0x54>
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	3301      	adds	r3, #1
 800022a:	607b      	str	r3, [r7, #4]
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a0b      	ldr	r2, [pc, #44]	; (800025c <main+0x84>)
 8000230:	4293      	cmp	r3, r2
 8000232:	ddf8      	ble.n	8000226 <main+0x4e>
		GPIOA->BSRR = 1<<21; //Shifted a 1 into bit 21 of BSRR to reset (clear) pin 5 of GPIOA
 8000234:	4b08      	ldr	r3, [pc, #32]	; (8000258 <main+0x80>)
 8000236:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800023a:	619a      	str	r2, [r3, #24]
		for(int i=0; i<500000; i++); //
 800023c:	2300      	movs	r3, #0
 800023e:	603b      	str	r3, [r7, #0]
 8000240:	e002      	b.n	8000248 <main+0x70>
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	3301      	adds	r3, #1
 8000246:	603b      	str	r3, [r7, #0]
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	4a04      	ldr	r2, [pc, #16]	; (800025c <main+0x84>)
 800024c:	4293      	cmp	r3, r2
 800024e:	ddf8      	ble.n	8000242 <main+0x6a>
		GPIOA->BSRR = 1<<5; // Bit Set/Reset Register. Shifted a 1 into bit 5 of BSRR to set Pin 5 of GPIOA
 8000250:	e7e3      	b.n	800021a <main+0x42>
 8000252:	bf00      	nop
 8000254:	40023800 	.word	0x40023800
 8000258:	40020000 	.word	0x40020000
 800025c:	0007a11f 	.word	0x0007a11f

08000260 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000260:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000298 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000264:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000266:	e003      	b.n	8000270 <LoopCopyDataInit>

08000268 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800026a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800026c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800026e:	3104      	adds	r1, #4

08000270 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000270:	480b      	ldr	r0, [pc, #44]	; (80002a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000272:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000274:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000276:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000278:	d3f6      	bcc.n	8000268 <CopyDataInit>
  ldr  r2, =_sbss
 800027a:	4a0b      	ldr	r2, [pc, #44]	; (80002a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800027c:	e002      	b.n	8000284 <LoopFillZerobss>

0800027e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800027e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000280:	f842 3b04 	str.w	r3, [r2], #4

08000284 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000286:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000288:	d3f9      	bcc.n	800027e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800028a:	f000 f813 	bl	80002b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800028e:	f000 f847 	bl	8000320 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000292:	f7ff ffa1 	bl	80001d8 <main>
  bx  lr    
 8000296:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000298:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800029c:	08000388 	.word	0x08000388
  ldr  r0, =_sdata
 80002a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002a4:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80002a8:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80002ac:	2000001c 	.word	0x2000001c

080002b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002b0:	e7fe      	b.n	80002b0 <ADC_IRQHandler>
	...

080002b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002b8:	4a16      	ldr	r2, [pc, #88]	; (8000314 <SystemInit+0x60>)
 80002ba:	4b16      	ldr	r3, [pc, #88]	; (8000314 <SystemInit+0x60>)
 80002bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002c8:	4a13      	ldr	r2, [pc, #76]	; (8000318 <SystemInit+0x64>)
 80002ca:	4b13      	ldr	r3, [pc, #76]	; (8000318 <SystemInit+0x64>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80002d4:	4b10      	ldr	r3, [pc, #64]	; (8000318 <SystemInit+0x64>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002da:	4a0f      	ldr	r2, [pc, #60]	; (8000318 <SystemInit+0x64>)
 80002dc:	4b0e      	ldr	r3, [pc, #56]	; (8000318 <SystemInit+0x64>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80002e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80002e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80002ea:	4b0b      	ldr	r3, [pc, #44]	; (8000318 <SystemInit+0x64>)
 80002ec:	4a0b      	ldr	r2, [pc, #44]	; (800031c <SystemInit+0x68>)
 80002ee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002f0:	4a09      	ldr	r2, [pc, #36]	; (8000318 <SystemInit+0x64>)
 80002f2:	4b09      	ldr	r3, [pc, #36]	; (8000318 <SystemInit+0x64>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80002fc:	4b06      	ldr	r3, [pc, #24]	; (8000318 <SystemInit+0x64>)
 80002fe:	2200      	movs	r2, #0
 8000300:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000302:	4b04      	ldr	r3, [pc, #16]	; (8000314 <SystemInit+0x60>)
 8000304:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000308:	609a      	str	r2, [r3, #8]
#endif
}
 800030a:	bf00      	nop
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	e000ed00 	.word	0xe000ed00
 8000318:	40023800 	.word	0x40023800
 800031c:	24003010 	.word	0x24003010

08000320 <__libc_init_array>:
 8000320:	b570      	push	{r4, r5, r6, lr}
 8000322:	4e0d      	ldr	r6, [pc, #52]	; (8000358 <__libc_init_array+0x38>)
 8000324:	4c0d      	ldr	r4, [pc, #52]	; (800035c <__libc_init_array+0x3c>)
 8000326:	1ba4      	subs	r4, r4, r6
 8000328:	10a4      	asrs	r4, r4, #2
 800032a:	2500      	movs	r5, #0
 800032c:	42a5      	cmp	r5, r4
 800032e:	d109      	bne.n	8000344 <__libc_init_array+0x24>
 8000330:	4e0b      	ldr	r6, [pc, #44]	; (8000360 <__libc_init_array+0x40>)
 8000332:	4c0c      	ldr	r4, [pc, #48]	; (8000364 <__libc_init_array+0x44>)
 8000334:	f000 f818 	bl	8000368 <_init>
 8000338:	1ba4      	subs	r4, r4, r6
 800033a:	10a4      	asrs	r4, r4, #2
 800033c:	2500      	movs	r5, #0
 800033e:	42a5      	cmp	r5, r4
 8000340:	d105      	bne.n	800034e <__libc_init_array+0x2e>
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000348:	4798      	blx	r3
 800034a:	3501      	adds	r5, #1
 800034c:	e7ee      	b.n	800032c <__libc_init_array+0xc>
 800034e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000352:	4798      	blx	r3
 8000354:	3501      	adds	r5, #1
 8000356:	e7f2      	b.n	800033e <__libc_init_array+0x1e>
 8000358:	08000380 	.word	0x08000380
 800035c:	08000380 	.word	0x08000380
 8000360:	08000380 	.word	0x08000380
 8000364:	08000384 	.word	0x08000384

08000368 <_init>:
 8000368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036a:	bf00      	nop
 800036c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800036e:	bc08      	pop	{r3}
 8000370:	469e      	mov	lr, r3
 8000372:	4770      	bx	lr

08000374 <_fini>:
 8000374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000376:	bf00      	nop
 8000378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800037a:	bc08      	pop	{r3}
 800037c:	469e      	mov	lr, r3
 800037e:	4770      	bx	lr
