// Seed: 1742237843
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input wor module_0,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    input wire id_9
);
  assign id_6 = ~id_8;
endmodule
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri id_3
    , id_11,
    input tri0 id_4,
    output uwire id_5,
    output wor id_6,
    output wire id_7,
    input supply1 id_8,
    input wor module_1
);
  wire id_12;
  id_13(
      .id_0(id_9), .id_1(~id_2), .id_2((1'h0)), .id_3(id_12)
  ); module_0(
      id_4, id_0, id_8, id_4, id_1, id_4, id_3, id_8, id_1, id_0
  );
endmodule
