# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd" \
"../../../../project_reti_logiche_final.srcs/sim_1/new/project_tb_2324.vhd" \

# Do not sort compile order
nosort
