#! /home/free/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-372-g9a0ce046c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/home/free/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555573633c0 .scope module, "femtoPLL" "femtoPLL" 2 8;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /OUTPUT 1 "clk";
P_0x555557301ce0 .param/l "freq" 0 2 9, +C4<00000000000000000000000000101000>;
v0x55555738e1f0_0 .net "clk", 0 0, L_0x555557364cb0;  1 drivers
o0x7f2b2d4d3168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555738e2b0_0 .net "pclk", 0 0, o0x7f2b2d4d3168;  0 drivers
S_0x555557339d90 .scope generate, "genblk1" "genblk1" 2 23, 2 23 0, S_0x5555573633c0;
 .timescale -9 -9;
S_0x5555573439a0 .scope module, "pll" "SB_PLL40_CORE" 2 14, 3 13 0, S_0x5555573633c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 1 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /INPUT 1 "SDI";
    .port_info 10 /INPUT 1 "SCLK";
    .port_info 11 /INPUT 1 "SHIFTREG_O";
P_0x555557344590 .param/l "DIVF" 0 3 30, C4<0000000>;
P_0x5555573445d0 .param/l "DIVQ" 0 3 31, C4<000>;
P_0x555557344610 .param/l "DIVR" 0 3 29, C4<0000>;
P_0x555557344650 .param/str "FEEDBACK_PATH" 0 3 27, "SIMPLE";
P_0x555557344690 .param/l "FILTER_RANGE" 0 3 32, C4<000>;
P_0x5555573446d0 .param/str "PLLOUT_SELECT" 0 3 28, "GENCLK";
L_0x555557364cb0 .functor BUFZ 1, o0x7f2b2d4d3168, C4<0>, C4<0>, C4<0>;
L_0x555557376990 .functor BUFZ 1, o0x7f2b2d4d3168, C4<0>, C4<0>, C4<0>;
L_0x7f2b2d48a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557376aa0_0 .net "BYPASS", 0 0, L_0x7f2b2d48a060;  1 drivers
o0x7f2b2d4d3048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555573794a0_0 .net "DYNAMICDELAY", 0 0, o0x7f2b2d4d3048;  0 drivers
o0x7f2b2d4d3078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557374280_0 .net "EXTFEEDBACK", 0 0, o0x7f2b2d4d3078;  0 drivers
o0x7f2b2d4d30a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557370400_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2b2d4d30a8;  0 drivers
L_0x7f2b2d48a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555573721d0_0 .net "LOCK", 0 0, L_0x7f2b2d48a018;  1 drivers
v0x555557371030_0 .net "PLLOUTCORE", 0 0, L_0x555557364cb0;  alias, 1 drivers
v0x55555736fe90_0 .net "PLLOUTGLOBAL", 0 0, L_0x555557376990;  1 drivers
v0x55555738dcb0_0 .net "REFERENCECLK", 0 0, o0x7f2b2d4d3168;  alias, 0 drivers
L_0x7f2b2d48a0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555738dd70_0 .net "RESETB", 0 0, L_0x7f2b2d48a0a8;  1 drivers
o0x7f2b2d4d31c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555738de30_0 .net "SCLK", 0 0, o0x7f2b2d4d31c8;  0 drivers
o0x7f2b2d4d31f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555738def0_0 .net "SDI", 0 0, o0x7f2b2d4d31f8;  0 drivers
o0x7f2b2d4d3228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555738dfb0_0 .net "SHIFTREG_O", 0 0, o0x7f2b2d4d3228;  0 drivers
S_0x555557365030 .scope module, "testbench" "testbench" 4 2;
 .timescale -9 -9;
v0x5555573a4f30_0 .net "LEDS", 3 0, L_0x5555573cc130;  1 drivers
v0x5555573a5010_0 .net "PWM", 0 0, v0x55555739fee0_0;  1 drivers
v0x5555573a5120_0 .var "RESET", 0 0;
v0x5555573a5210_0 .var "RXD", 0 0;
v0x5555573a52b0_0 .net "TXD", 0 0, L_0x5555573cb530;  1 drivers
S_0x5555573286d0 .scope module, "uut" "SOC" 4 9, 5 313 0, S_0x555557365030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INOUT 4 "LEDS";
    .port_info 2 /INPUT 1 "RXD";
    .port_info 3 /OUTPUT 1 "TXD";
    .port_info 4 /OUTPUT 1 "PWM";
L_0x5555573c9b20 .functor AND 1, L_0x5555573c9940, L_0x5555573c9290, C4<1>, C4<1>;
L_0x5555573ca480 .functor AND 4, L_0x5555573ca350, L_0x5555573c8640, C4<1111>, C4<1111>;
L_0x5555573ca710 .functor AND 1, L_0x5555573c98a0, L_0x5555573ca620, C4<1>, C4<1>;
L_0x5555573caa50 .functor AND 1, L_0x5555573c98a0, L_0x5555573ca910, C4<1>, C4<1>;
L_0x5555573cacb0 .functor AND 1, L_0x5555573c98a0, L_0x5555573cabc0, C4<1>, C4<1>;
L_0x5555573cadc0 .functor AND 1, L_0x5555573caa50, L_0x5555573c99e0, C4<1>, C4<1>;
L_0x5555573cb150 .functor AND 1, L_0x5555573cadc0, L_0x5555573cb060, C4<1>, C4<1>;
L_0x5555573ccd30 .functor AND 1, L_0x5555573caa50, L_0x5555573ccbc0, C4<1>, C4<1>;
v0x5555573a2530_0 .net "IO_rdata", 31 0, L_0x5555573cd470;  1 drivers
v0x5555573a2610_0 .net "LEDS", 3 0, L_0x5555573cc130;  alias, 1 drivers
v0x5555573a2700_0 .net "PWM", 0 0, v0x55555739fee0_0;  alias, 1 drivers
v0x5555573a2800_0 .net "RAM_rdata", 31 0, v0x5555573a09a0_0;  1 drivers
v0x5555573a28d0_0 .net "RESET", 0 0, v0x5555573a5120_0;  1 drivers
v0x5555573a29c0_0 .net "RXD", 0 0, v0x5555573a5210_0;  1 drivers
v0x5555573a2a60_0 .net "TXD", 0 0, L_0x5555573cb530;  alias, 1 drivers
v0x5555573a2b30_0 .net *"_ivl_10", 3 0, L_0x5555573ca350;  1 drivers
v0x5555573a2bd0_0 .net *"_ivl_15", 3 0, L_0x5555573ca580;  1 drivers
L_0x7f2b2d48ad08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555573a2d00_0 .net/2u *"_ivl_16", 3 0, L_0x7f2b2d48ad08;  1 drivers
v0x5555573a2de0_0 .net *"_ivl_18", 0 0, L_0x5555573ca620;  1 drivers
v0x5555573a2ea0_0 .net *"_ivl_23", 3 0, L_0x5555573ca820;  1 drivers
L_0x7f2b2d48ad50 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5555573a2f80_0 .net/2u *"_ivl_24", 3 0, L_0x7f2b2d48ad50;  1 drivers
v0x5555573a3060_0 .net *"_ivl_26", 0 0, L_0x5555573ca910;  1 drivers
v0x5555573a3120_0 .net *"_ivl_31", 3 0, L_0x5555573caac0;  1 drivers
L_0x7f2b2d48ad98 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5555573a3200_0 .net/2u *"_ivl_32", 3 0, L_0x7f2b2d48ad98;  1 drivers
v0x5555573a32e0_0 .net *"_ivl_34", 0 0, L_0x5555573cabc0;  1 drivers
v0x5555573a33a0_0 .net *"_ivl_38", 0 0, L_0x5555573cadc0;  1 drivers
v0x5555573a3480_0 .net *"_ivl_41", 3 0, L_0x5555573caf50;  1 drivers
L_0x7f2b2d48ade0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555573a3560_0 .net/2u *"_ivl_42", 3 0, L_0x7f2b2d48ade0;  1 drivers
v0x5555573a3640_0 .net *"_ivl_44", 0 0, L_0x5555573cb060;  1 drivers
v0x5555573a3700_0 .net *"_ivl_61", 3 0, L_0x5555573cca20;  1 drivers
L_0x7f2b2d48aeb8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5555573a37e0_0 .net/2u *"_ivl_62", 3 0, L_0x7f2b2d48aeb8;  1 drivers
v0x5555573a38c0_0 .net *"_ivl_64", 0 0, L_0x5555573ccbc0;  1 drivers
v0x5555573a3980_0 .net *"_ivl_67", 0 0, L_0x5555573ccd30;  1 drivers
L_0x7f2b2d48af00 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555573a3a40_0 .net/2u *"_ivl_68", 21 0, L_0x7f2b2d48af00;  1 drivers
v0x5555573a3b20_0 .net *"_ivl_71", 0 0, L_0x5555573cce40;  1 drivers
L_0x7f2b2d48af48 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555573a3be0_0 .net/2u *"_ivl_72", 8 0, L_0x7f2b2d48af48;  1 drivers
v0x5555573a3cc0_0 .net *"_ivl_74", 31 0, L_0x5555573ccaf0;  1 drivers
L_0x7f2b2d48af90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555573a3da0_0 .net/2u *"_ivl_76", 31 0, L_0x7f2b2d48af90;  1 drivers
v0x5555573a3e80_0 .net *"_ivl_78", 31 0, L_0x5555573cd130;  1 drivers
v0x5555573a3f60_0 .net *"_ivl_80", 31 0, L_0x5555573cd330;  1 drivers
v0x5555573a4040_0 .net "clk", 0 0, L_0x5555573caff0;  1 drivers
v0x5555573a40e0_0 .net "clk_int", 0 0, v0x5555573a2280_0;  1 drivers
v0x5555573a4180_0 .net "gpio_rdata", 31 0, v0x55555739eec0_0;  1 drivers
v0x5555573a4240_0 .net "gpio_sel", 0 0, L_0x5555573ca710;  1 drivers
v0x5555573a4310_0 .net "isIO", 0 0, L_0x5555573c98a0;  1 drivers
v0x5555573a43b0_0 .net "isRAM", 0 0, L_0x5555573c9940;  1 drivers
v0x5555573a4450_0 .net "mem_addr", 31 0, L_0x5555573c8c20;  1 drivers
v0x5555573a4560_0 .net "mem_rdata", 31 0, L_0x5555573cd6d0;  1 drivers
v0x5555573a4620_0 .net "mem_rstrb", 0 0, L_0x5555573c9290;  1 drivers
v0x5555573a46f0_0 .net "mem_wdata", 31 0, L_0x5555573c61e0;  1 drivers
v0x5555573a4790_0 .net "mem_wmask", 3 0, L_0x5555573c8640;  1 drivers
v0x5555573a4860_0 .net "mem_wordaddr", 29 0, L_0x5555573c9770;  1 drivers
v0x5555573a4920_0 .net "mem_wstrb", 0 0, L_0x5555573c99e0;  1 drivers
v0x5555573a49c0_0 .net "pwm_rdata", 31 0, v0x55555739fd90_0;  1 drivers
v0x5555573a4a80_0 .net "pwm_sel", 0 0, L_0x5555573cacb0;  1 drivers
v0x5555573a4b50_0 .net "resetn", 0 0, L_0x5555573cb800;  1 drivers
v0x5555573a4c80_0 .net "uart_ready", 0 0, v0x5555573a1d90_0;  1 drivers
v0x5555573a4d50_0 .net "uart_sel", 0 0, L_0x5555573caa50;  1 drivers
v0x5555573a4df0_0 .net "uart_valid", 0 0, L_0x5555573cb150;  1 drivers
L_0x5555573c9770 .part L_0x5555573c8c20, 2, 30;
L_0x5555573c98a0 .part L_0x5555573c8c20, 22, 1;
L_0x5555573c9940 .reduce/nor L_0x5555573c98a0;
L_0x5555573c99e0 .reduce/or L_0x5555573c8640;
L_0x5555573ca350 .concat [ 1 1 1 1], L_0x5555573c9940, L_0x5555573c9940, L_0x5555573c9940, L_0x5555573c9940;
L_0x5555573ca580 .part L_0x5555573c8c20, 4, 4;
L_0x5555573ca620 .cmp/eq 4, L_0x5555573ca580, L_0x7f2b2d48ad08;
L_0x5555573ca820 .part L_0x5555573c8c20, 4, 4;
L_0x5555573ca910 .cmp/eq 4, L_0x5555573ca820, L_0x7f2b2d48ad50;
L_0x5555573caac0 .part L_0x5555573c8c20, 4, 4;
L_0x5555573cabc0 .cmp/eq 4, L_0x5555573caac0, L_0x7f2b2d48ad98;
L_0x5555573caf50 .part L_0x5555573c8c20, 0, 4;
L_0x5555573cb060 .cmp/eq 4, L_0x5555573caf50, L_0x7f2b2d48ade0;
L_0x5555573cb640 .reduce/nor L_0x5555573cb800;
L_0x5555573cb760 .part L_0x5555573c61e0, 0, 8;
L_0x5555573cc660 .part L_0x5555573c8c20, 0, 4;
L_0x5555573cc980 .part L_0x5555573c8c20, 0, 4;
L_0x5555573cca20 .part L_0x5555573c8c20, 0, 4;
L_0x5555573ccbc0 .cmp/eq 4, L_0x5555573cca20, L_0x7f2b2d48aeb8;
L_0x5555573cce40 .reduce/nor v0x5555573a1d90_0;
L_0x5555573ccaf0 .concat [ 9 1 22 0], L_0x7f2b2d48af48, L_0x5555573cce40, L_0x7f2b2d48af00;
L_0x5555573cd130 .functor MUXZ 32, L_0x7f2b2d48af90, v0x55555739fd90_0, L_0x5555573cacb0, C4<>;
L_0x5555573cd330 .functor MUXZ 32, L_0x5555573cd130, v0x55555739eec0_0, L_0x5555573ca710, C4<>;
L_0x5555573cd470 .functor MUXZ 32, L_0x5555573cd330, L_0x5555573ccaf0, L_0x5555573ccd30, C4<>;
L_0x5555573cd6d0 .functor MUXZ 32, L_0x5555573cd470, v0x5555573a09a0_0, L_0x5555573c9940, C4<>;
S_0x5555573292e0 .scope module, "CPU" "Processor" 5 333, 5 38 0, S_0x5555573286d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 32 "mem_addr";
    .port_info 3 /INPUT 32 "mem_rdata";
    .port_info 4 /OUTPUT 1 "mem_rstrb";
    .port_info 5 /OUTPUT 32 "mem_wdata";
    .port_info 6 /OUTPUT 4 "mem_wmask";
P_0x55555726b310 .param/l "EXECUTE" 1 5 249, +C4<00000000000000000000000000000011>;
P_0x55555726b350 .param/l "FETCH_INSTR" 1 5 246, +C4<00000000000000000000000000000000>;
P_0x55555726b390 .param/l "FETCH_REGS" 1 5 248, +C4<00000000000000000000000000000010>;
P_0x55555726b3d0 .param/l "LOAD" 1 5 250, +C4<00000000000000000000000000000100>;
P_0x55555726b410 .param/l "STORE" 1 5 252, +C4<00000000000000000000000000000110>;
P_0x55555726b450 .param/l "WAIT_DATA" 1 5 251, +C4<00000000000000000000000000000101>;
P_0x55555726b490 .param/l "WAIT_INSTR" 1 5 247, +C4<00000000000000000000000000000001>;
L_0x555557379350 .functor BUFZ 32, v0x55555739b540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555573741b0 .functor OR 1, L_0x5555573a5590, L_0x5555573a5a50, C4<0>, C4<0>;
L_0x555557314ff0 .functor NOT 32, L_0x5555573ba120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555573bb020 .functor XOR 1, L_0x5555573bb480, L_0x5555573bb520, C4<0>, C4<0>;
L_0x5555573bcc90 .functor AND 1, L_0x5555573bc910, L_0x5555573bcbf0, C4<1>, C4<1>;
L_0x5555573be400 .functor OR 1, L_0x5555573a5ee0, L_0x5555573a5d00, C4<0>, C4<0>;
L_0x5555573bf440 .functor AND 1, L_0x5555573a5a50, v0x55555739bc40_0, C4<1>, C4<1>;
L_0x5555573bf4b0 .functor OR 1, L_0x5555573bf440, L_0x5555573a5ee0, C4<0>, C4<0>;
L_0x5555573c01b0 .functor AND 1, L_0x5555573c2480, L_0x5555573c2e60, C4<1>, C4<1>;
L_0x5555573c80b0 .functor AND 1, L_0x5555573c7ed0, L_0x5555573c8010, C4<1>, C4<1>;
L_0x5555573c8270 .functor AND 1, L_0x5555573c80b0, L_0x5555573c81d0, C4<1>, C4<1>;
L_0x5555573c8530 .functor OR 1, L_0x5555573c8270, L_0x5555573c89d0, C4<0>, C4<0>;
L_0x5555573c8b10 .functor OR 1, L_0x5555573c87a0, L_0x5555573c9060, C4<0>, C4<0>;
L_0x5555573c9290 .functor OR 1, L_0x5555573c8e00, L_0x5555573c9150, C4<0>, C4<0>;
L_0x5555573c8640 .functor AND 4, L_0x5555573c9c70, L_0x5555573c7cf0, C4<1111>, C4<1111>;
v0x55555738eb90_0 .net "Bimm", 31 0, L_0x5555573b8df0;  1 drivers
v0x55555738ec90_0 .net "EQ", 0 0, L_0x5555573bc080;  1 drivers
v0x55555738ed50_0 .net "Iimm", 31 0, L_0x5555573b7850;  1 drivers
v0x55555738ee40_0 .net "Jimm", 31 0, L_0x5555573b9670;  1 drivers
v0x55555738ef20_0 .net "LOAD_byte", 7 0, L_0x5555573c1f00;  1 drivers
v0x55555738f050_0 .net "LOAD_data", 31 0, L_0x5555573c4540;  1 drivers
v0x55555738f130_0 .net "LOAD_halfword", 15 0, L_0x5555573c14d0;  1 drivers
v0x55555738f210_0 .net "LOAD_sign", 0 0, L_0x5555573c01b0;  1 drivers
v0x55555738f2d0_0 .net "LT", 0 0, L_0x5555573bbba0;  1 drivers
v0x55555738f390_0 .net "LTU", 0 0, L_0x5555573bbd30;  1 drivers
v0x55555738f450_0 .var "PC", 31 0;
v0x55555738f530_0 .net "PCplus4", 31 0, L_0x5555573be4c0;  1 drivers
v0x55555738f610_0 .net "PCplusImm", 31 0, L_0x5555573be360;  1 drivers
v0x55555738f6f0 .array "RegisterBank", 31 0, 31 0;
v0x55555738f7b0_0 .net "STORE_wmask", 3 0, L_0x5555573c7cf0;  1 drivers
v0x55555738f890_0 .net "Simm", 31 0, L_0x5555573b8310;  1 drivers
v0x55555738f970_0 .net "Uimm", 31 0, L_0x5555573b6f60;  1 drivers
v0x55555738fa50_0 .net *"_ivl_1", 6 0, L_0x5555573a5490;  1 drivers
v0x55555738fb30_0 .net *"_ivl_101", 0 0, L_0x5555573b8bc0;  1 drivers
v0x55555738fc10_0 .net *"_ivl_102", 11 0, L_0x5555573b9140;  1 drivers
v0x55555738fcf0_0 .net *"_ivl_105", 7 0, L_0x5555573b9330;  1 drivers
v0x55555738fdd0_0 .net *"_ivl_107", 0 0, L_0x5555573b93d0;  1 drivers
v0x55555738feb0_0 .net *"_ivl_109", 9 0, L_0x5555573b95d0;  1 drivers
L_0x7f2b2d48a450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555738ff90_0 .net/2u *"_ivl_110", 0 0, L_0x7f2b2d48a450;  1 drivers
v0x555557390070_0 .net *"_ivl_126", 0 0, L_0x5555573741b0;  1 drivers
v0x555557390150_0 .net *"_ivl_13", 6 0, L_0x5555573a59b0;  1 drivers
v0x555557390230_0 .net *"_ivl_131", 4 0, L_0x5555573ba400;  1 drivers
v0x555557390310_0 .net *"_ivl_133", 4 0, L_0x5555573ba4f0;  1 drivers
L_0x7f2b2d48a498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555573903f0_0 .net/2u *"_ivl_138", 0 0, L_0x7f2b2d48a498;  1 drivers
L_0x7f2b2d48a180 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x5555573904d0_0 .net/2u *"_ivl_14", 6 0, L_0x7f2b2d48a180;  1 drivers
v0x5555573905b0_0 .net *"_ivl_140", 31 0, L_0x555557314ff0;  1 drivers
v0x555557390690_0 .net *"_ivl_142", 32 0, L_0x5555573bab80;  1 drivers
L_0x7f2b2d48a4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557390770_0 .net/2u *"_ivl_144", 0 0, L_0x7f2b2d48a4e0;  1 drivers
v0x555557390a60_0 .net *"_ivl_146", 32 0, L_0x5555573bacc0;  1 drivers
v0x555557390b40_0 .net *"_ivl_148", 32 0, L_0x5555573baf80;  1 drivers
L_0x7f2b2d48a528 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555557390c20_0 .net/2u *"_ivl_150", 32 0, L_0x7f2b2d48a528;  1 drivers
v0x555557390d00_0 .net *"_ivl_155", 0 0, L_0x5555573bb480;  1 drivers
v0x555557390de0_0 .net *"_ivl_157", 0 0, L_0x5555573bb520;  1 drivers
v0x555557390ec0_0 .net *"_ivl_158", 0 0, L_0x5555573bb020;  1 drivers
v0x555557390fa0_0 .net *"_ivl_161", 0 0, L_0x5555573bb810;  1 drivers
v0x555557391080_0 .net *"_ivl_163", 0 0, L_0x5555573bb8b0;  1 drivers
v0x555557391160_0 .net *"_ivl_169", 31 0, L_0x5555573bbfe0;  1 drivers
L_0x7f2b2d48a570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557391240_0 .net/2u *"_ivl_170", 31 0, L_0x7f2b2d48a570;  1 drivers
L_0x7f2b2d48a5b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555557391320_0 .net/2u *"_ivl_174", 2 0, L_0x7f2b2d48a5b8;  1 drivers
v0x555557391400_0 .net *"_ivl_176", 0 0, L_0x5555573bc3c0;  1 drivers
v0x5555573914c0_0 .net *"_ivl_179", 31 0, L_0x5555573bc500;  1 drivers
v0x5555573915a0_0 .net *"_ivl_183", 0 0, L_0x5555573bc910;  1 drivers
v0x555557391680_0 .net *"_ivl_185", 0 0, L_0x5555573bcbf0;  1 drivers
v0x555557391760_0 .net *"_ivl_186", 0 0, L_0x5555573bcc90;  1 drivers
v0x555557391840_0 .net *"_ivl_188", 32 0, L_0x5555573bcdd0;  1 drivers
v0x555557391920_0 .net *"_ivl_19", 6 0, L_0x5555573a5bd0;  1 drivers
v0x555557391a00_0 .net *"_ivl_191", 4 0, L_0x5555573bd160;  1 drivers
v0x555557391ae0_0 .net *"_ivl_192", 32 0, L_0x5555573bd200;  1 drivers
v0x555557391bc0_0 .net *"_ivl_199", 0 0, L_0x5555573bd9f0;  1 drivers
L_0x7f2b2d48a0f0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555557391ca0_0 .net/2u *"_ivl_2", 6 0, L_0x7f2b2d48a0f0;  1 drivers
L_0x7f2b2d48a1c8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555557391d80_0 .net/2u *"_ivl_20", 6 0, L_0x7f2b2d48a1c8;  1 drivers
v0x555557391e60_0 .net *"_ivl_201", 0 0, L_0x5555573bda90;  1 drivers
v0x555557391f40_0 .net *"_ivl_202", 31 0, L_0x5555573bddb0;  1 drivers
v0x555557392020_0 .net *"_ivl_204", 31 0, L_0x5555573bdf40;  1 drivers
L_0x7f2b2d48a600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555557392100_0 .net/2u *"_ivl_208", 31 0, L_0x7f2b2d48a600;  1 drivers
v0x5555573921e0_0 .net *"_ivl_213", 0 0, L_0x5555573be400;  1 drivers
v0x5555573922a0_0 .net *"_ivl_214", 31 0, L_0x5555573be980;  1 drivers
v0x555557392380_0 .net *"_ivl_216", 31 0, L_0x5555573bea70;  1 drivers
v0x555557392460_0 .net *"_ivl_218", 31 0, L_0x5555573beeb0;  1 drivers
v0x555557392540_0 .net *"_ivl_223", 0 0, L_0x5555573bf440;  1 drivers
v0x555557392a10_0 .net *"_ivl_225", 0 0, L_0x5555573bf4b0;  1 drivers
v0x555557392ad0_0 .net *"_ivl_227", 30 0, L_0x5555573bf5c0;  1 drivers
L_0x7f2b2d48a648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557392bb0_0 .net/2u *"_ivl_228", 0 0, L_0x7f2b2d48a648;  1 drivers
v0x555557392c90_0 .net *"_ivl_230", 31 0, L_0x5555573bf6b0;  1 drivers
v0x555557392d70_0 .net *"_ivl_232", 31 0, L_0x5555573bfac0;  1 drivers
v0x555557392e50_0 .net *"_ivl_236", 31 0, L_0x5555573bffd0;  1 drivers
v0x555557392f30_0 .net *"_ivl_241", 1 0, L_0x5555573c05b0;  1 drivers
L_0x7f2b2d48a690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555557393010_0 .net/2u *"_ivl_242", 1 0, L_0x7f2b2d48a690;  1 drivers
v0x5555573930f0_0 .net *"_ivl_247", 1 0, L_0x5555573c0a90;  1 drivers
L_0x7f2b2d48a6d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5555573931d0_0 .net/2u *"_ivl_248", 1 0, L_0x7f2b2d48a6d8;  1 drivers
v0x5555573932b0_0 .net *"_ivl_25", 6 0, L_0x5555573a5e40;  1 drivers
v0x555557393390_0 .net *"_ivl_253", 0 0, L_0x5555573c0f30;  1 drivers
v0x555557393470_0 .net *"_ivl_255", 15 0, L_0x5555573c1020;  1 drivers
v0x555557393550_0 .net *"_ivl_257", 15 0, L_0x5555573c1430;  1 drivers
L_0x7f2b2d48a210 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555557393630_0 .net/2u *"_ivl_26", 6 0, L_0x7f2b2d48a210;  1 drivers
v0x555557393710_0 .net *"_ivl_261", 0 0, L_0x5555573c1990;  1 drivers
v0x5555573937f0_0 .net *"_ivl_263", 7 0, L_0x5555573c1a30;  1 drivers
v0x5555573938d0_0 .net *"_ivl_265", 7 0, L_0x5555573c1e60;  1 drivers
v0x5555573939b0_0 .net *"_ivl_269", 0 0, L_0x5555573c23e0;  1 drivers
v0x555557393a90_0 .net *"_ivl_271", 0 0, L_0x5555573c2480;  1 drivers
v0x555557393b50_0 .net *"_ivl_273", 0 0, L_0x5555573c28d0;  1 drivers
v0x555557393c30_0 .net *"_ivl_275", 0 0, L_0x5555573c29c0;  1 drivers
v0x555557393d10_0 .net *"_ivl_276", 0 0, L_0x5555573c2e60;  1 drivers
v0x555557393df0_0 .net *"_ivl_280", 23 0, L_0x5555573c3040;  1 drivers
v0x555557393ed0_0 .net *"_ivl_282", 31 0, L_0x5555573c3650;  1 drivers
v0x555557393fb0_0 .net *"_ivl_284", 15 0, L_0x5555573c36f0;  1 drivers
v0x555557394090_0 .net *"_ivl_286", 31 0, L_0x5555573c3f30;  1 drivers
v0x555557394170_0 .net *"_ivl_288", 31 0, L_0x5555573c4020;  1 drivers
v0x555557394250_0 .net *"_ivl_295", 7 0, L_0x5555573c46d0;  1 drivers
v0x555557394330_0 .net *"_ivl_299", 0 0, L_0x5555573c4b20;  1 drivers
v0x555557394410_0 .net *"_ivl_301", 7 0, L_0x5555573c4c50;  1 drivers
v0x5555573944f0_0 .net *"_ivl_303", 7 0, L_0x5555573c5140;  1 drivers
v0x5555573945d0_0 .net *"_ivl_304", 7 0, L_0x5555573c51e0;  1 drivers
v0x5555573946b0_0 .net *"_ivl_309", 0 0, L_0x5555573c56a0;  1 drivers
v0x555557394790_0 .net *"_ivl_31", 6 0, L_0x5555573a60b0;  1 drivers
v0x555557394870_0 .net *"_ivl_311", 7 0, L_0x5555573c5740;  1 drivers
v0x555557394950_0 .net *"_ivl_313", 7 0, L_0x5555573c5bc0;  1 drivers
v0x555557394a30_0 .net *"_ivl_314", 7 0, L_0x5555573c5c60;  1 drivers
L_0x7f2b2d48a258 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555557394b10_0 .net/2u *"_ivl_32", 6 0, L_0x7f2b2d48a258;  1 drivers
v0x555557394bf0_0 .net *"_ivl_320", 0 0, L_0x5555573c6370;  1 drivers
v0x555557394cd0_0 .net *"_ivl_322", 7 0, L_0x5555573c6810;  1 drivers
v0x555557394db0_0 .net *"_ivl_324", 0 0, L_0x5555573c68b0;  1 drivers
v0x555557394e90_0 .net *"_ivl_326", 7 0, L_0x5555573c6d60;  1 drivers
v0x555557394f70_0 .net *"_ivl_328", 7 0, L_0x5555573c6e00;  1 drivers
v0x555557395050_0 .net *"_ivl_329", 7 0, L_0x5555573c72c0;  1 drivers
v0x555557395130_0 .net *"_ivl_331", 7 0, L_0x5555573c7450;  1 drivers
v0x555557395210_0 .net *"_ivl_334", 0 0, L_0x5555573c6fe0;  1 drivers
v0x5555573952f0_0 .net *"_ivl_336", 0 0, L_0x5555573c7190;  1 drivers
L_0x7f2b2d48a720 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5555573953d0_0 .net/2u *"_ivl_337", 3 0, L_0x7f2b2d48a720;  1 drivers
L_0x7f2b2d48a768 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5555573954b0_0 .net/2u *"_ivl_339", 3 0, L_0x7f2b2d48a768;  1 drivers
v0x555557395590_0 .net *"_ivl_341", 3 0, L_0x5555573c7930;  1 drivers
v0x555557395670_0 .net *"_ivl_344", 0 0, L_0x5555573c7a70;  1 drivers
L_0x7f2b2d48a7b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555557395750_0 .net/2u *"_ivl_345", 3 0, L_0x7f2b2d48a7b0;  1 drivers
L_0x7f2b2d48a7f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555557395830_0 .net/2u *"_ivl_347", 3 0, L_0x7f2b2d48a7f8;  1 drivers
v0x555557395910_0 .net *"_ivl_349", 3 0, L_0x5555573c74f0;  1 drivers
v0x5555573959f0_0 .net *"_ivl_351", 3 0, L_0x5555573c7680;  1 drivers
v0x555557395ad0_0 .net *"_ivl_354", 0 0, L_0x5555573c7810;  1 drivers
L_0x7f2b2d48a840 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x555557395bb0_0 .net/2u *"_ivl_355", 3 0, L_0x7f2b2d48a840;  1 drivers
L_0x7f2b2d48a888 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555557395c90_0 .net/2u *"_ivl_357", 3 0, L_0x7f2b2d48a888;  1 drivers
v0x555557395d70_0 .net *"_ivl_359", 3 0, L_0x5555573c7f70;  1 drivers
L_0x7f2b2d48a8d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555557395e50_0 .net/2u *"_ivl_361", 3 0, L_0x7f2b2d48a8d0;  1 drivers
v0x555557395f30_0 .net *"_ivl_363", 3 0, L_0x5555573c7bb0;  1 drivers
v0x555557396010_0 .net *"_ivl_367", 31 0, L_0x5555573c7de0;  1 drivers
v0x5555573960f0_0 .net *"_ivl_37", 6 0, L_0x5555573a6320;  1 drivers
L_0x7f2b2d48a918 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555573969e0_0 .net *"_ivl_370", 28 0, L_0x7f2b2d48a918;  1 drivers
L_0x7f2b2d48a960 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555557396ac0_0 .net/2u *"_ivl_371", 31 0, L_0x7f2b2d48a960;  1 drivers
v0x555557396ba0_0 .net *"_ivl_373", 0 0, L_0x5555573c7ed0;  1 drivers
v0x555557396c60_0 .net *"_ivl_376", 0 0, L_0x5555573c8010;  1 drivers
v0x555557396d20_0 .net *"_ivl_378", 0 0, L_0x5555573c80b0;  1 drivers
L_0x7f2b2d48a2a0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555557396de0_0 .net/2u *"_ivl_38", 6 0, L_0x7f2b2d48a2a0;  1 drivers
v0x555557396ec0_0 .net *"_ivl_380", 0 0, L_0x5555573c81d0;  1 drivers
v0x555557396f80_0 .net *"_ivl_382", 0 0, L_0x5555573c8270;  1 drivers
v0x555557397040_0 .net *"_ivl_383", 31 0, L_0x5555573c8330;  1 drivers
L_0x7f2b2d48a9a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557397120_0 .net *"_ivl_386", 28 0, L_0x7f2b2d48a9a8;  1 drivers
L_0x7f2b2d48a9f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x555557397200_0 .net/2u *"_ivl_387", 31 0, L_0x7f2b2d48a9f0;  1 drivers
v0x5555573972e0_0 .net *"_ivl_389", 0 0, L_0x5555573c89d0;  1 drivers
v0x5555573973a0_0 .net *"_ivl_393", 31 0, L_0x5555573c86b0;  1 drivers
L_0x7f2b2d48aa38 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557397480_0 .net *"_ivl_396", 28 0, L_0x7f2b2d48aa38;  1 drivers
L_0x7f2b2d48aa80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555557397560_0 .net/2u *"_ivl_397", 31 0, L_0x7f2b2d48aa80;  1 drivers
v0x555557397640_0 .net *"_ivl_399", 0 0, L_0x5555573c87a0;  1 drivers
v0x555557397700_0 .net *"_ivl_401", 31 0, L_0x5555573c88e0;  1 drivers
L_0x7f2b2d48aac8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555573977e0_0 .net *"_ivl_404", 28 0, L_0x7f2b2d48aac8;  1 drivers
L_0x7f2b2d48ab10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555573978c0_0 .net/2u *"_ivl_405", 31 0, L_0x7f2b2d48ab10;  1 drivers
v0x5555573979a0_0 .net *"_ivl_407", 0 0, L_0x5555573c9060;  1 drivers
v0x555557397a60_0 .net *"_ivl_410", 0 0, L_0x5555573c8b10;  1 drivers
v0x555557397b20_0 .net *"_ivl_413", 31 0, L_0x5555573c8d10;  1 drivers
L_0x7f2b2d48ab58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557397c00_0 .net *"_ivl_416", 28 0, L_0x7f2b2d48ab58;  1 drivers
L_0x7f2b2d48aba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557397ce0_0 .net/2u *"_ivl_417", 31 0, L_0x7f2b2d48aba0;  1 drivers
v0x555557397dc0_0 .net *"_ivl_419", 0 0, L_0x5555573c8e00;  1 drivers
v0x555557397e80_0 .net *"_ivl_421", 31 0, L_0x5555573c9630;  1 drivers
L_0x7f2b2d48abe8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557397f60_0 .net *"_ivl_424", 28 0, L_0x7f2b2d48abe8;  1 drivers
L_0x7f2b2d48ac30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555557398040_0 .net/2u *"_ivl_425", 31 0, L_0x7f2b2d48ac30;  1 drivers
v0x555557398120_0 .net *"_ivl_427", 0 0, L_0x5555573c9150;  1 drivers
v0x5555573981e0_0 .net *"_ivl_43", 6 0, L_0x5555573a65b0;  1 drivers
v0x5555573982c0_0 .net *"_ivl_431", 31 0, L_0x5555573c9470;  1 drivers
L_0x7f2b2d48ac78 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555573983a0_0 .net *"_ivl_434", 28 0, L_0x7f2b2d48ac78;  1 drivers
L_0x7f2b2d48acc0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x555557398480_0 .net/2u *"_ivl_435", 31 0, L_0x7f2b2d48acc0;  1 drivers
v0x555557398560_0 .net *"_ivl_437", 0 0, L_0x5555573c9560;  1 drivers
v0x555557398620_0 .net *"_ivl_439", 3 0, L_0x5555573c9c70;  1 drivers
L_0x7f2b2d48a2e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x555557398700_0 .net/2u *"_ivl_44", 6 0, L_0x7f2b2d48a2e8;  1 drivers
v0x5555573987e0_0 .net *"_ivl_49", 6 0, L_0x5555573a6850;  1 drivers
L_0x7f2b2d48a330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x5555573988c0_0 .net/2u *"_ivl_50", 6 0, L_0x7f2b2d48a330;  1 drivers
v0x5555573989a0_0 .net *"_ivl_55", 6 0, L_0x5555573a6b00;  1 drivers
L_0x7f2b2d48a378 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x555557398a80_0 .net/2u *"_ivl_56", 6 0, L_0x7f2b2d48a378;  1 drivers
v0x555557398b60_0 .net *"_ivl_61", 0 0, L_0x5555573a6a60;  1 drivers
v0x555557398c40_0 .net *"_ivl_63", 18 0, L_0x5555573a6dc0;  1 drivers
L_0x7f2b2d48a3c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557398d20_0 .net/2u *"_ivl_64", 11 0, L_0x7f2b2d48a3c0;  1 drivers
v0x555557398e00_0 .net *"_ivl_69", 0 0, L_0x5555573b7150;  1 drivers
v0x555557398ee0_0 .net *"_ivl_7", 6 0, L_0x5555573a5700;  1 drivers
v0x555557398fc0_0 .net *"_ivl_70", 20 0, L_0x5555573b72c0;  1 drivers
v0x5555573990a0_0 .net *"_ivl_73", 10 0, L_0x5555573b76d0;  1 drivers
v0x555557399180_0 .net *"_ivl_77", 0 0, L_0x5555573b7940;  1 drivers
v0x555557399260_0 .net *"_ivl_78", 20 0, L_0x5555573b7ad0;  1 drivers
L_0x7f2b2d48a138 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x555557399340_0 .net/2u *"_ivl_8", 6 0, L_0x7f2b2d48a138;  1 drivers
v0x555557399420_0 .net *"_ivl_81", 5 0, L_0x5555573b7e90;  1 drivers
v0x555557399500_0 .net *"_ivl_83", 4 0, L_0x5555573b8240;  1 drivers
v0x5555573995e0_0 .net *"_ivl_87", 0 0, L_0x5555573b85c0;  1 drivers
v0x5555573996c0_0 .net *"_ivl_88", 19 0, L_0x5555573b8660;  1 drivers
v0x5555573997a0_0 .net *"_ivl_91", 0 0, L_0x5555573b8a80;  1 drivers
v0x555557399880_0 .net *"_ivl_93", 5 0, L_0x5555573b8b20;  1 drivers
v0x555557399960_0 .net *"_ivl_95", 3 0, L_0x5555573b8cf0;  1 drivers
L_0x7f2b2d48a408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557399a40_0 .net/2u *"_ivl_96", 0 0, L_0x7f2b2d48a408;  1 drivers
v0x555557399b20_0 .net "aluIn1", 31 0, L_0x555557379350;  1 drivers
v0x555557399c00_0 .net "aluIn2", 31 0, L_0x5555573ba120;  1 drivers
v0x555557399ce0_0 .net "aluMinus", 32 0, L_0x5555573bb160;  1 drivers
v0x555557399dc0_0 .var "aluOut", 31 0;
v0x555557399ea0_0 .net "aluPlus", 31 0, L_0x5555573ba880;  1 drivers
v0x555557399f80_0 .net "clk", 0 0, L_0x5555573caff0;  alias, 1 drivers
v0x55555739a040_0 .net "funct3", 2 0, L_0x5555573b9d20;  1 drivers
v0x55555739a120_0 .net "funct7", 6 0, L_0x5555573b9f50;  1 drivers
v0x55555739a200_0 .var/i "i", 31 0;
v0x55555739a2e0_0 .var "instr", 31 0;
v0x55555739a3c0_0 .net "isALUimm", 0 0, L_0x5555573a5840;  1 drivers
v0x55555739a480_0 .net "isALUreg", 0 0, L_0x5555573a5590;  1 drivers
v0x55555739a540_0 .net "isAUIPC", 0 0, L_0x5555573a61e0;  1 drivers
v0x55555739a600_0 .net "isBranch", 0 0, L_0x5555573a5a50;  1 drivers
v0x55555739a6c0_0 .net "isJAL", 0 0, L_0x5555573a5ee0;  1 drivers
v0x55555739a780_0 .net "isJALR", 0 0, L_0x5555573a5d00;  1 drivers
v0x55555739a840_0 .net "isLUI", 0 0, L_0x5555573a63c0;  1 drivers
v0x55555739a900_0 .net "isLoad", 0 0, L_0x5555573a6650;  1 drivers
v0x55555739a9c0_0 .net "isSYSTEM", 0 0, L_0x5555573a6ba0;  1 drivers
v0x55555739aa80_0 .net "isStore", 0 0, L_0x5555573a68f0;  1 drivers
v0x55555739ab40_0 .net "leftshift", 31 0, L_0x5555573bd690;  1 drivers
v0x55555739ac20_0 .net "loadstore_addr", 31 0, L_0x5555573c0110;  1 drivers
v0x55555739ad00_0 .net "mem_addr", 31 0, L_0x5555573c8c20;  alias, 1 drivers
v0x55555739ade0_0 .net "mem_byteAccess", 0 0, L_0x5555573c0650;  1 drivers
v0x55555739aea0_0 .net "mem_halfwordAccess", 0 0, L_0x5555573c0b30;  1 drivers
v0x55555739af60_0 .net "mem_rdata", 31 0, L_0x5555573cd6d0;  alias, 1 drivers
v0x55555739b040_0 .net "mem_rstrb", 0 0, L_0x5555573c9290;  alias, 1 drivers
v0x55555739b100_0 .net "mem_wdata", 31 0, L_0x5555573c61e0;  alias, 1 drivers
v0x55555739b1e0_0 .net "mem_wmask", 3 0, L_0x5555573c8640;  alias, 1 drivers
v0x55555739b2c0_0 .net "nextPC", 31 0, L_0x5555573bfbb0;  1 drivers
v0x55555739b3a0_0 .net "rdId", 4 0, L_0x5555573b9c80;  1 drivers
v0x55555739b480_0 .net "resetn", 0 0, L_0x5555573cb800;  alias, 1 drivers
v0x55555739b540_0 .var "rs1", 31 0;
v0x55555739b620_0 .net "rs1Id", 4 0, L_0x5555573b99c0;  1 drivers
v0x55555739b700_0 .var "rs2", 31 0;
v0x55555739b7e0_0 .net "rs2Id", 4 0, L_0x5555573b9a60;  1 drivers
v0x55555739b8c0_0 .net "shamt", 4 0, L_0x5555573ba740;  1 drivers
v0x55555739b9a0_0 .net "shifter", 31 0, L_0x5555573bd5a0;  1 drivers
v0x55555739ba80_0 .net "shifter_in", 31 0, L_0x5555573bc7d0;  1 drivers
v0x55555739bb60_0 .var "state", 2 0;
v0x55555739bc40_0 .var "takeBranch", 0 0;
v0x55555739bd00_0 .net "writeBackData", 31 0, L_0x5555573beff0;  1 drivers
v0x55555739bde0_0 .net "writeBackEn", 0 0, L_0x5555573c8530;  1 drivers
E_0x55555728c8c0 .event posedge, v0x555557399f80_0;
E_0x55555737da30 .event anyedge, v0x55555739a040_0, v0x55555738ec90_0, v0x55555738f2d0_0, v0x55555738f390_0;
E_0x55555737df80/0 .event anyedge, v0x55555739a040_0, v0x55555739a120_0, v0x55555739a2e0_0, v0x555557399ce0_0;
E_0x55555737df80/1 .event anyedge, v0x555557399ea0_0, v0x55555739ab40_0, v0x55555738f2d0_0, v0x55555738f390_0;
E_0x55555737df80/2 .event anyedge, v0x555557399b20_0, v0x555557399c00_0, v0x55555739b9a0_0;
E_0x55555737df80 .event/or E_0x55555737df80/0, E_0x55555737df80/1, E_0x55555737df80/2;
L_0x5555573a5490 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a5590 .cmp/eq 7, L_0x5555573a5490, L_0x7f2b2d48a0f0;
L_0x5555573a5700 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a5840 .cmp/eq 7, L_0x5555573a5700, L_0x7f2b2d48a138;
L_0x5555573a59b0 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a5a50 .cmp/eq 7, L_0x5555573a59b0, L_0x7f2b2d48a180;
L_0x5555573a5bd0 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a5d00 .cmp/eq 7, L_0x5555573a5bd0, L_0x7f2b2d48a1c8;
L_0x5555573a5e40 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a5ee0 .cmp/eq 7, L_0x5555573a5e40, L_0x7f2b2d48a210;
L_0x5555573a60b0 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a61e0 .cmp/eq 7, L_0x5555573a60b0, L_0x7f2b2d48a258;
L_0x5555573a6320 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a63c0 .cmp/eq 7, L_0x5555573a6320, L_0x7f2b2d48a2a0;
L_0x5555573a65b0 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a6650 .cmp/eq 7, L_0x5555573a65b0, L_0x7f2b2d48a2e8;
L_0x5555573a6850 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a68f0 .cmp/eq 7, L_0x5555573a6850, L_0x7f2b2d48a330;
L_0x5555573a6b00 .part v0x55555739a2e0_0, 0, 7;
L_0x5555573a6ba0 .cmp/eq 7, L_0x5555573a6b00, L_0x7f2b2d48a378;
L_0x5555573a6a60 .part v0x55555739a2e0_0, 31, 1;
L_0x5555573a6dc0 .part v0x55555739a2e0_0, 12, 19;
L_0x5555573b6f60 .concat [ 12 19 1 0], L_0x7f2b2d48a3c0, L_0x5555573a6dc0, L_0x5555573a6a60;
L_0x5555573b7150 .part v0x55555739a2e0_0, 31, 1;
LS_0x5555573b72c0_0_0 .concat [ 1 1 1 1], L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150;
LS_0x5555573b72c0_0_4 .concat [ 1 1 1 1], L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150;
LS_0x5555573b72c0_0_8 .concat [ 1 1 1 1], L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150;
LS_0x5555573b72c0_0_12 .concat [ 1 1 1 1], L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150;
LS_0x5555573b72c0_0_16 .concat [ 1 1 1 1], L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150, L_0x5555573b7150;
LS_0x5555573b72c0_0_20 .concat [ 1 0 0 0], L_0x5555573b7150;
LS_0x5555573b72c0_1_0 .concat [ 4 4 4 4], LS_0x5555573b72c0_0_0, LS_0x5555573b72c0_0_4, LS_0x5555573b72c0_0_8, LS_0x5555573b72c0_0_12;
LS_0x5555573b72c0_1_4 .concat [ 4 1 0 0], LS_0x5555573b72c0_0_16, LS_0x5555573b72c0_0_20;
L_0x5555573b72c0 .concat [ 16 5 0 0], LS_0x5555573b72c0_1_0, LS_0x5555573b72c0_1_4;
L_0x5555573b76d0 .part v0x55555739a2e0_0, 20, 11;
L_0x5555573b7850 .concat [ 11 21 0 0], L_0x5555573b76d0, L_0x5555573b72c0;
L_0x5555573b7940 .part v0x55555739a2e0_0, 31, 1;
LS_0x5555573b7ad0_0_0 .concat [ 1 1 1 1], L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940;
LS_0x5555573b7ad0_0_4 .concat [ 1 1 1 1], L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940;
LS_0x5555573b7ad0_0_8 .concat [ 1 1 1 1], L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940;
LS_0x5555573b7ad0_0_12 .concat [ 1 1 1 1], L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940;
LS_0x5555573b7ad0_0_16 .concat [ 1 1 1 1], L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940, L_0x5555573b7940;
LS_0x5555573b7ad0_0_20 .concat [ 1 0 0 0], L_0x5555573b7940;
LS_0x5555573b7ad0_1_0 .concat [ 4 4 4 4], LS_0x5555573b7ad0_0_0, LS_0x5555573b7ad0_0_4, LS_0x5555573b7ad0_0_8, LS_0x5555573b7ad0_0_12;
LS_0x5555573b7ad0_1_4 .concat [ 4 1 0 0], LS_0x5555573b7ad0_0_16, LS_0x5555573b7ad0_0_20;
L_0x5555573b7ad0 .concat [ 16 5 0 0], LS_0x5555573b7ad0_1_0, LS_0x5555573b7ad0_1_4;
L_0x5555573b7e90 .part v0x55555739a2e0_0, 25, 6;
L_0x5555573b8240 .part v0x55555739a2e0_0, 7, 5;
L_0x5555573b8310 .concat [ 5 6 21 0], L_0x5555573b8240, L_0x5555573b7e90, L_0x5555573b7ad0;
L_0x5555573b85c0 .part v0x55555739a2e0_0, 31, 1;
LS_0x5555573b8660_0_0 .concat [ 1 1 1 1], L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0;
LS_0x5555573b8660_0_4 .concat [ 1 1 1 1], L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0;
LS_0x5555573b8660_0_8 .concat [ 1 1 1 1], L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0;
LS_0x5555573b8660_0_12 .concat [ 1 1 1 1], L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0;
LS_0x5555573b8660_0_16 .concat [ 1 1 1 1], L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0, L_0x5555573b85c0;
LS_0x5555573b8660_1_0 .concat [ 4 4 4 4], LS_0x5555573b8660_0_0, LS_0x5555573b8660_0_4, LS_0x5555573b8660_0_8, LS_0x5555573b8660_0_12;
LS_0x5555573b8660_1_4 .concat [ 4 0 0 0], LS_0x5555573b8660_0_16;
L_0x5555573b8660 .concat [ 16 4 0 0], LS_0x5555573b8660_1_0, LS_0x5555573b8660_1_4;
L_0x5555573b8a80 .part v0x55555739a2e0_0, 7, 1;
L_0x5555573b8b20 .part v0x55555739a2e0_0, 25, 6;
L_0x5555573b8cf0 .part v0x55555739a2e0_0, 8, 4;
LS_0x5555573b8df0_0_0 .concat [ 1 4 6 1], L_0x7f2b2d48a408, L_0x5555573b8cf0, L_0x5555573b8b20, L_0x5555573b8a80;
LS_0x5555573b8df0_0_4 .concat [ 20 0 0 0], L_0x5555573b8660;
L_0x5555573b8df0 .concat [ 12 20 0 0], LS_0x5555573b8df0_0_0, LS_0x5555573b8df0_0_4;
L_0x5555573b8bc0 .part v0x55555739a2e0_0, 31, 1;
LS_0x5555573b9140_0_0 .concat [ 1 1 1 1], L_0x5555573b8bc0, L_0x5555573b8bc0, L_0x5555573b8bc0, L_0x5555573b8bc0;
LS_0x5555573b9140_0_4 .concat [ 1 1 1 1], L_0x5555573b8bc0, L_0x5555573b8bc0, L_0x5555573b8bc0, L_0x5555573b8bc0;
LS_0x5555573b9140_0_8 .concat [ 1 1 1 1], L_0x5555573b8bc0, L_0x5555573b8bc0, L_0x5555573b8bc0, L_0x5555573b8bc0;
L_0x5555573b9140 .concat [ 4 4 4 0], LS_0x5555573b9140_0_0, LS_0x5555573b9140_0_4, LS_0x5555573b9140_0_8;
L_0x5555573b9330 .part v0x55555739a2e0_0, 12, 8;
L_0x5555573b93d0 .part v0x55555739a2e0_0, 20, 1;
L_0x5555573b95d0 .part v0x55555739a2e0_0, 21, 10;
LS_0x5555573b9670_0_0 .concat [ 1 10 1 8], L_0x7f2b2d48a450, L_0x5555573b95d0, L_0x5555573b93d0, L_0x5555573b9330;
LS_0x5555573b9670_0_4 .concat [ 12 0 0 0], L_0x5555573b9140;
L_0x5555573b9670 .concat [ 20 12 0 0], LS_0x5555573b9670_0_0, LS_0x5555573b9670_0_4;
L_0x5555573b99c0 .part v0x55555739a2e0_0, 15, 5;
L_0x5555573b9a60 .part v0x55555739a2e0_0, 20, 5;
L_0x5555573b9c80 .part v0x55555739a2e0_0, 7, 5;
L_0x5555573b9d20 .part v0x55555739a2e0_0, 12, 3;
L_0x5555573b9f50 .part v0x55555739a2e0_0, 25, 7;
L_0x5555573ba120 .functor MUXZ 32, L_0x5555573b7850, v0x55555739b700_0, L_0x5555573741b0, C4<>;
L_0x5555573ba400 .part v0x55555739b700_0, 0, 5;
L_0x5555573ba4f0 .part v0x55555739a2e0_0, 20, 5;
L_0x5555573ba740 .functor MUXZ 5, L_0x5555573ba4f0, L_0x5555573ba400, L_0x5555573a5590, C4<>;
L_0x5555573ba880 .arith/sum 32, L_0x555557379350, L_0x5555573ba120;
L_0x5555573bab80 .concat [ 32 1 0 0], L_0x555557314ff0, L_0x7f2b2d48a498;
L_0x5555573bacc0 .concat [ 32 1 0 0], L_0x555557379350, L_0x7f2b2d48a4e0;
L_0x5555573baf80 .arith/sum 33, L_0x5555573bab80, L_0x5555573bacc0;
L_0x5555573bb160 .arith/sum 33, L_0x5555573baf80, L_0x7f2b2d48a528;
L_0x5555573bb480 .part L_0x555557379350, 31, 1;
L_0x5555573bb520 .part L_0x5555573ba120, 31, 1;
L_0x5555573bb810 .part L_0x555557379350, 31, 1;
L_0x5555573bb8b0 .part L_0x5555573bb160, 32, 1;
L_0x5555573bbba0 .functor MUXZ 1, L_0x5555573bb8b0, L_0x5555573bb810, L_0x5555573bb020, C4<>;
L_0x5555573bbd30 .part L_0x5555573bb160, 32, 1;
L_0x5555573bbfe0 .part L_0x5555573bb160, 0, 32;
L_0x5555573bc080 .cmp/eq 32, L_0x5555573bbfe0, L_0x7f2b2d48a570;
L_0x5555573bc3c0 .cmp/eq 3, L_0x5555573b9d20, L_0x7f2b2d48a5b8;
L_0x5555573bc500 .ufunc/vec4 TD_testbench.uut.CPU.flip32, 32, L_0x555557379350 (v0x55555738eab0_0) S_0x555557329ef0;
L_0x5555573bc7d0 .functor MUXZ 32, L_0x555557379350, L_0x5555573bc500, L_0x5555573bc3c0, C4<>;
L_0x5555573bc910 .part v0x55555739a2e0_0, 30, 1;
L_0x5555573bcbf0 .part L_0x555557379350, 31, 1;
L_0x5555573bcdd0 .concat [ 32 1 0 0], L_0x5555573bc7d0, L_0x5555573bcc90;
L_0x5555573bd160 .part L_0x5555573ba120, 0, 5;
L_0x5555573bd200 .shift/rs 33, L_0x5555573bcdd0, L_0x5555573bd160;
L_0x5555573bd5a0 .part L_0x5555573bd200, 0, 32;
L_0x5555573bd690 .ufunc/vec4 TD_testbench.uut.CPU.flip32, 32, L_0x5555573bd5a0 (v0x55555738eab0_0) S_0x555557329ef0;
L_0x5555573bd9f0 .part v0x55555739a2e0_0, 3, 1;
L_0x5555573bda90 .part v0x55555739a2e0_0, 4, 1;
L_0x5555573bddb0 .functor MUXZ 32, L_0x5555573b8df0, L_0x5555573b6f60, L_0x5555573bda90, C4<>;
L_0x5555573bdf40 .functor MUXZ 32, L_0x5555573bddb0, L_0x5555573b9670, L_0x5555573bd9f0, C4<>;
L_0x5555573be360 .arith/sum 32, v0x55555738f450_0, L_0x5555573bdf40;
L_0x5555573be4c0 .arith/sum 32, v0x55555738f450_0, L_0x7f2b2d48a600;
L_0x5555573be980 .functor MUXZ 32, v0x555557399dc0_0, L_0x5555573c4540, L_0x5555573a6650, C4<>;
L_0x5555573bea70 .functor MUXZ 32, L_0x5555573be980, L_0x5555573be360, L_0x5555573a61e0, C4<>;
L_0x5555573beeb0 .functor MUXZ 32, L_0x5555573bea70, L_0x5555573b6f60, L_0x5555573a63c0, C4<>;
L_0x5555573beff0 .functor MUXZ 32, L_0x5555573beeb0, L_0x5555573be4c0, L_0x5555573be400, C4<>;
L_0x5555573bf5c0 .part L_0x5555573ba880, 1, 31;
L_0x5555573bf6b0 .concat [ 1 31 0 0], L_0x7f2b2d48a648, L_0x5555573bf5c0;
L_0x5555573bfac0 .functor MUXZ 32, L_0x5555573be4c0, L_0x5555573bf6b0, L_0x5555573a5d00, C4<>;
L_0x5555573bfbb0 .functor MUXZ 32, L_0x5555573bfac0, L_0x5555573be360, L_0x5555573bf4b0, C4<>;
L_0x5555573bffd0 .functor MUXZ 32, L_0x5555573b7850, L_0x5555573b8310, L_0x5555573a68f0, C4<>;
L_0x5555573c0110 .arith/sum 32, v0x55555739b540_0, L_0x5555573bffd0;
L_0x5555573c05b0 .part L_0x5555573b9d20, 0, 2;
L_0x5555573c0650 .cmp/eq 2, L_0x5555573c05b0, L_0x7f2b2d48a690;
L_0x5555573c0a90 .part L_0x5555573b9d20, 0, 2;
L_0x5555573c0b30 .cmp/eq 2, L_0x5555573c0a90, L_0x7f2b2d48a6d8;
L_0x5555573c0f30 .part L_0x5555573c0110, 1, 1;
L_0x5555573c1020 .part L_0x5555573cd6d0, 16, 16;
L_0x5555573c1430 .part L_0x5555573cd6d0, 0, 16;
L_0x5555573c14d0 .functor MUXZ 16, L_0x5555573c1430, L_0x5555573c1020, L_0x5555573c0f30, C4<>;
L_0x5555573c1990 .part L_0x5555573c0110, 0, 1;
L_0x5555573c1a30 .part L_0x5555573c14d0, 8, 8;
L_0x5555573c1e60 .part L_0x5555573c14d0, 0, 8;
L_0x5555573c1f00 .functor MUXZ 8, L_0x5555573c1e60, L_0x5555573c1a30, L_0x5555573c1990, C4<>;
L_0x5555573c23e0 .part L_0x5555573b9d20, 2, 1;
L_0x5555573c2480 .reduce/nor L_0x5555573c23e0;
L_0x5555573c28d0 .part L_0x5555573c1f00, 7, 1;
L_0x5555573c29c0 .part L_0x5555573c14d0, 15, 1;
L_0x5555573c2e60 .functor MUXZ 1, L_0x5555573c29c0, L_0x5555573c28d0, L_0x5555573c0650, C4<>;
LS_0x5555573c3040_0_0 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c3040_0_4 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c3040_0_8 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c3040_0_12 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c3040_0_16 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c3040_0_20 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c3040_1_0 .concat [ 4 4 4 4], LS_0x5555573c3040_0_0, LS_0x5555573c3040_0_4, LS_0x5555573c3040_0_8, LS_0x5555573c3040_0_12;
LS_0x5555573c3040_1_4 .concat [ 4 4 0 0], LS_0x5555573c3040_0_16, LS_0x5555573c3040_0_20;
L_0x5555573c3040 .concat [ 16 8 0 0], LS_0x5555573c3040_1_0, LS_0x5555573c3040_1_4;
L_0x5555573c3650 .concat [ 8 24 0 0], L_0x5555573c1f00, L_0x5555573c3040;
LS_0x5555573c36f0_0_0 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c36f0_0_4 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c36f0_0_8 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
LS_0x5555573c36f0_0_12 .concat [ 1 1 1 1], L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0, L_0x5555573c01b0;
L_0x5555573c36f0 .concat [ 4 4 4 4], LS_0x5555573c36f0_0_0, LS_0x5555573c36f0_0_4, LS_0x5555573c36f0_0_8, LS_0x5555573c36f0_0_12;
L_0x5555573c3f30 .concat [ 16 16 0 0], L_0x5555573c14d0, L_0x5555573c36f0;
L_0x5555573c4020 .functor MUXZ 32, L_0x5555573cd6d0, L_0x5555573c3f30, L_0x5555573c0b30, C4<>;
L_0x5555573c4540 .functor MUXZ 32, L_0x5555573c4020, L_0x5555573c3650, L_0x5555573c0650, C4<>;
L_0x5555573c46d0 .part v0x55555739b700_0, 0, 8;
L_0x5555573c4b20 .part L_0x5555573c0110, 0, 1;
L_0x5555573c4c50 .part v0x55555739b700_0, 0, 8;
L_0x5555573c5140 .part v0x55555739b700_0, 8, 8;
L_0x5555573c51e0 .functor MUXZ 8, L_0x5555573c5140, L_0x5555573c4c50, L_0x5555573c4b20, C4<>;
L_0x5555573c56a0 .part L_0x5555573c0110, 1, 1;
L_0x5555573c5740 .part v0x55555739b700_0, 0, 8;
L_0x5555573c5bc0 .part v0x55555739b700_0, 16, 8;
L_0x5555573c5c60 .functor MUXZ 8, L_0x5555573c5bc0, L_0x5555573c5740, L_0x5555573c56a0, C4<>;
L_0x5555573c61e0 .concat8 [ 8 8 8 8], L_0x5555573c46d0, L_0x5555573c51e0, L_0x5555573c5c60, L_0x5555573c7450;
L_0x5555573c6370 .part L_0x5555573c0110, 0, 1;
L_0x5555573c6810 .part v0x55555739b700_0, 0, 8;
L_0x5555573c68b0 .part L_0x5555573c0110, 1, 1;
L_0x5555573c6d60 .part v0x55555739b700_0, 8, 8;
L_0x5555573c6e00 .part v0x55555739b700_0, 24, 8;
L_0x5555573c72c0 .functor MUXZ 8, L_0x5555573c6e00, L_0x5555573c6d60, L_0x5555573c68b0, C4<>;
L_0x5555573c7450 .functor MUXZ 8, L_0x5555573c72c0, L_0x5555573c6810, L_0x5555573c6370, C4<>;
L_0x5555573c6fe0 .part L_0x5555573c0110, 1, 1;
L_0x5555573c7190 .part L_0x5555573c0110, 0, 1;
L_0x5555573c7930 .functor MUXZ 4, L_0x7f2b2d48a768, L_0x7f2b2d48a720, L_0x5555573c7190, C4<>;
L_0x5555573c7a70 .part L_0x5555573c0110, 0, 1;
L_0x5555573c74f0 .functor MUXZ 4, L_0x7f2b2d48a7f8, L_0x7f2b2d48a7b0, L_0x5555573c7a70, C4<>;
L_0x5555573c7680 .functor MUXZ 4, L_0x5555573c74f0, L_0x5555573c7930, L_0x5555573c6fe0, C4<>;
L_0x5555573c7810 .part L_0x5555573c0110, 1, 1;
L_0x5555573c7f70 .functor MUXZ 4, L_0x7f2b2d48a888, L_0x7f2b2d48a840, L_0x5555573c7810, C4<>;
L_0x5555573c7bb0 .functor MUXZ 4, L_0x7f2b2d48a8d0, L_0x5555573c7f70, L_0x5555573c0b30, C4<>;
L_0x5555573c7cf0 .functor MUXZ 4, L_0x5555573c7bb0, L_0x5555573c7680, L_0x5555573c0650, C4<>;
L_0x5555573c7de0 .concat [ 3 29 0 0], v0x55555739bb60_0, L_0x7f2b2d48a918;
L_0x5555573c7ed0 .cmp/eq 32, L_0x5555573c7de0, L_0x7f2b2d48a960;
L_0x5555573c8010 .reduce/nor L_0x5555573a5a50;
L_0x5555573c81d0 .reduce/nor L_0x5555573a68f0;
L_0x5555573c8330 .concat [ 3 29 0 0], v0x55555739bb60_0, L_0x7f2b2d48a9a8;
L_0x5555573c89d0 .cmp/eq 32, L_0x5555573c8330, L_0x7f2b2d48a9f0;
L_0x5555573c86b0 .concat [ 3 29 0 0], v0x55555739bb60_0, L_0x7f2b2d48aa38;
L_0x5555573c87a0 .cmp/eq 32, L_0x5555573c86b0, L_0x7f2b2d48aa80;
L_0x5555573c88e0 .concat [ 3 29 0 0], v0x55555739bb60_0, L_0x7f2b2d48aac8;
L_0x5555573c9060 .cmp/eq 32, L_0x5555573c88e0, L_0x7f2b2d48ab10;
L_0x5555573c8c20 .functor MUXZ 32, L_0x5555573c0110, v0x55555738f450_0, L_0x5555573c8b10, C4<>;
L_0x5555573c8d10 .concat [ 3 29 0 0], v0x55555739bb60_0, L_0x7f2b2d48ab58;
L_0x5555573c8e00 .cmp/eq 32, L_0x5555573c8d10, L_0x7f2b2d48aba0;
L_0x5555573c9630 .concat [ 3 29 0 0], v0x55555739bb60_0, L_0x7f2b2d48abe8;
L_0x5555573c9150 .cmp/eq 32, L_0x5555573c9630, L_0x7f2b2d48ac30;
L_0x5555573c9470 .concat [ 3 29 0 0], v0x55555739bb60_0, L_0x7f2b2d48ac78;
L_0x5555573c9560 .cmp/eq 32, L_0x5555573c9470, L_0x7f2b2d48acc0;
L_0x5555573c9c70 .concat [ 1 1 1 1], L_0x5555573c9560, L_0x5555573c9560, L_0x5555573c9560, L_0x5555573c9560;
S_0x555557329ef0 .scope function.vec4.s32, "flip32" "flip32" 5 115, 5 115 0, S_0x5555573292e0;
 .timescale -9 -9;
; Variable flip32 is vec4 return value of scope S_0x555557329ef0
v0x55555738eab0_0 .var "x", 31 0;
TD_testbench.uut.CPU.flip32 ;
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555738eab0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip32 (store_vec4_to_lval)
    %end;
S_0x55555739bfc0 .scope module, "CW" "Clockworks" 5 402, 6 33 0, S_0x5555573286d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_0x55555739c170 .param/l "SLOW" 0 6 41, +C4<00000000000000000000000000000000>;
v0x55555739c560_0 .net "CLK", 0 0, v0x5555573a2280_0;  alias, 1 drivers
v0x55555739c640_0 .net "RESET", 0 0, v0x5555573a5120_0;  alias, 1 drivers
v0x55555739c700_0 .net "clk", 0 0, L_0x5555573caff0;  alias, 1 drivers
v0x55555739c800_0 .net "resetn", 0 0, L_0x5555573cb800;  alias, 1 drivers
S_0x55555739c240 .scope generate, "genblk1" "genblk1" 6 52, 6 52 0, S_0x55555739bfc0;
 .timescale -9 -9;
L_0x5555573caff0 .functor BUFZ 1, v0x5555573a2280_0, C4<0>, C4<0>, C4<0>;
v0x55555739c460_0 .var "reset_cnt", 2 0;
E_0x5555572b7270 .event posedge, v0x55555739c640_0, v0x555557399f80_0;
L_0x5555573cb800 .reduce/and v0x55555739c460_0;
S_0x55555739c920 .scope module, "MyGPIO" "gpio_control_ip" 5 411, 7 1 0, S_0x5555573286d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "i_sel";
    .port_info 3 /INPUT 1 "i_we";
    .port_info 4 /INPUT 4 "i_addr";
    .port_info 5 /INPUT 32 "i_wdata";
    .port_info 6 /OUTPUT 32 "o_rdata";
    .port_info 7 /INOUT 4 "gpio_pins";
P_0x55555739cb00 .param/l "DATA" 1 7 15, C4<0000>;
P_0x55555739cb40 .param/l "DIR" 1 7 16, C4<0100>;
P_0x55555739cb80 .param/l "READ" 1 7 17, C4<1000>;
v0x55555739e7e0_0 .net "clk", 0 0, L_0x5555573caff0;  alias, 1 drivers
v0x55555739e8f0_0 .var "gpio_data", 3 0;
v0x55555739e9d0_0 .var "gpio_dir", 3 0;
v0x55555739ea90_0 .net "gpio_pins", 3 0, L_0x5555573cc130;  alias, 1 drivers
v0x55555739eb70_0 .net "i_addr", 3 0, L_0x5555573cc660;  1 drivers
v0x55555739eca0_0 .net "i_sel", 0 0, L_0x5555573ca710;  alias, 1 drivers
v0x55555739ed60_0 .net "i_wdata", 31 0, L_0x5555573c61e0;  alias, 1 drivers
v0x55555739ee20_0 .net "i_we", 0 0, L_0x5555573c99e0;  alias, 1 drivers
v0x55555739eec0_0 .var "o_rdata", 31 0;
v0x55555739efa0_0 .net "resetn", 0 0, L_0x5555573cb800;  alias, 1 drivers
E_0x55555739cd70/0 .event anyedge, v0x55555739eca0_0, v0x55555739ee20_0, v0x55555739eb70_0, v0x55555739e8f0_0;
E_0x55555739cd70/1 .event anyedge, v0x55555739e9d0_0, v0x55555739ea90_0;
E_0x55555739cd70 .event/or E_0x55555739cd70/0, E_0x55555739cd70/1;
L_0x5555573cb8a0 .part v0x55555739e9d0_0, 0, 1;
L_0x5555573cb940 .part v0x55555739e8f0_0, 0, 1;
L_0x5555573cbb20 .part v0x55555739e9d0_0, 1, 1;
L_0x5555573cbc10 .part v0x55555739e8f0_0, 1, 1;
L_0x5555573cbe70 .part v0x55555739e9d0_0, 2, 1;
L_0x5555573cbf10 .part v0x55555739e8f0_0, 2, 1;
L_0x5555573cc130 .concat8 [ 1 1 1 1], L_0x5555573cb9e0, L_0x5555573cbd30, L_0x5555573cbff0, L_0x5555573cc570;
L_0x5555573cc2c0 .part v0x55555739e9d0_0, 3, 1;
L_0x5555573cc440 .part v0x55555739e8f0_0, 3, 1;
S_0x55555739cdf0 .scope generate, "gpio_ctrl[0]" "gpio_ctrl[0]" 7 52, 7 52 0, S_0x55555739c920;
 .timescale -9 -9;
P_0x55555739d010 .param/l "i" 1 7 52, +C4<00>;
v0x55555739d0f0_0 .net *"_ivl_0", 0 0, L_0x5555573cb8a0;  1 drivers
v0x55555739d1d0_0 .net *"_ivl_1", 0 0, L_0x5555573cb940;  1 drivers
o0x7f2b2d4d6348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555739d2b0_0 name=_ivl_2
v0x55555739d3a0_0 .net *"_ivl_4", 0 0, L_0x5555573cb9e0;  1 drivers
L_0x5555573cb9e0 .functor MUXZ 1, o0x7f2b2d4d6348, L_0x5555573cb940, L_0x5555573cb8a0, C4<>;
S_0x55555739d480 .scope generate, "gpio_ctrl[1]" "gpio_ctrl[1]" 7 52, 7 52 0, S_0x55555739c920;
 .timescale -9 -9;
P_0x55555739d6a0 .param/l "i" 1 7 52, +C4<01>;
v0x55555739d760_0 .net *"_ivl_0", 0 0, L_0x5555573cbb20;  1 drivers
v0x55555739d840_0 .net *"_ivl_1", 0 0, L_0x5555573cbc10;  1 drivers
o0x7f2b2d4d6408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555739d920_0 name=_ivl_2
v0x55555739da10_0 .net *"_ivl_4", 0 0, L_0x5555573cbd30;  1 drivers
L_0x5555573cbd30 .functor MUXZ 1, o0x7f2b2d4d6408, L_0x5555573cbc10, L_0x5555573cbb20, C4<>;
S_0x55555739daf0 .scope generate, "gpio_ctrl[2]" "gpio_ctrl[2]" 7 52, 7 52 0, S_0x55555739c920;
 .timescale -9 -9;
P_0x55555739dd20 .param/l "i" 1 7 52, +C4<010>;
v0x55555739dde0_0 .net *"_ivl_0", 0 0, L_0x5555573cbe70;  1 drivers
v0x55555739dec0_0 .net *"_ivl_1", 0 0, L_0x5555573cbf10;  1 drivers
o0x7f2b2d4d64c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555739dfa0_0 name=_ivl_2
v0x55555739e090_0 .net *"_ivl_4", 0 0, L_0x5555573cbff0;  1 drivers
L_0x5555573cbff0 .functor MUXZ 1, o0x7f2b2d4d64c8, L_0x5555573cbf10, L_0x5555573cbe70, C4<>;
S_0x55555739e170 .scope generate, "gpio_ctrl[3]" "gpio_ctrl[3]" 7 52, 7 52 0, S_0x55555739c920;
 .timescale -9 -9;
P_0x55555739e370 .param/l "i" 1 7 52, +C4<011>;
v0x55555739e450_0 .net *"_ivl_0", 0 0, L_0x5555573cc2c0;  1 drivers
v0x55555739e530_0 .net *"_ivl_1", 0 0, L_0x5555573cc440;  1 drivers
o0x7f2b2d4d6588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555739e610_0 name=_ivl_2
v0x55555739e700_0 .net *"_ivl_4", 0 0, L_0x5555573cc570;  1 drivers
L_0x5555573cc570 .functor MUXZ 1, o0x7f2b2d4d6588, L_0x5555573cc440, L_0x5555573cc2c0, C4<>;
S_0x55555739f190 .scope module, "MyPWM" "pwm_ip" 5 424, 8 1 0, S_0x5555573286d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "i_sel";
    .port_info 3 /INPUT 1 "i_we";
    .port_info 4 /INPUT 4 "i_addr";
    .port_info 5 /INPUT 32 "i_wdata";
    .port_info 6 /OUTPUT 32 "o_rdata";
    .port_info 7 /OUTPUT 1 "pwm_out";
P_0x55555737dd20 .param/l "CTRL" 1 8 15, C4<0000>;
P_0x55555737dd60 .param/l "DUTY" 1 8 17, C4<1000>;
P_0x55555737dda0 .param/l "PERIOD" 1 8 16, C4<0100>;
P_0x55555737dde0 .param/l "STATUS" 1 8 18, C4<1100>;
v0x55555739f6f0_0 .net "clk", 0 0, L_0x5555573caff0;  alias, 1 drivers
v0x55555739f7b0_0 .var "counter", 31 0;
v0x55555739f890_0 .net "ctrl_en", 0 0, L_0x5555573cc790;  1 drivers
v0x55555739f930_0 .net "ctrl_pol", 0 0, L_0x5555573cc860;  1 drivers
v0x55555739f9f0_0 .net "i_addr", 3 0, L_0x5555573cc980;  1 drivers
v0x55555739fb20_0 .net "i_sel", 0 0, L_0x5555573cacb0;  alias, 1 drivers
v0x55555739fbe0_0 .net "i_wdata", 31 0, L_0x5555573c61e0;  alias, 1 drivers
v0x55555739fcf0_0 .net "i_we", 0 0, L_0x5555573c99e0;  alias, 1 drivers
v0x55555739fd90_0 .var "o_rdata", 31 0;
v0x55555739fee0_0 .var "pwm_out", 0 0;
v0x55555739ffa0_0 .var "reg_ctrl", 31 0;
v0x5555573a0080_0 .var "reg_duty", 31 0;
v0x5555573a0160_0 .var "reg_period", 31 0;
v0x5555573a0240_0 .net "resetn", 0 0, L_0x5555573cb800;  alias, 1 drivers
E_0x55555739f660/0 .event anyedge, v0x55555739fb20_0, v0x55555739ee20_0, v0x55555739f9f0_0, v0x55555739ffa0_0;
E_0x55555739f660/1 .event anyedge, v0x5555573a0160_0, v0x5555573a0080_0, v0x55555739f7b0_0, v0x55555739f890_0;
E_0x55555739f660 .event/or E_0x55555739f660/0, E_0x55555739f660/1;
L_0x5555573cc790 .part v0x55555739ffa0_0, 0, 1;
L_0x5555573cc860 .part v0x55555739ffa0_0, 1, 1;
S_0x5555573a03e0 .scope module, "RAM" "Memory" 5 349, 5 10 0, S_0x5555573286d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "mem_addr";
    .port_info 2 /OUTPUT 32 "mem_rdata";
    .port_info 3 /INPUT 1 "mem_rstrb";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wmask";
v0x5555573a06d0 .array "MEM", 1535 0, 31 0;
v0x5555573a07b0_0 .net "clk", 0 0, L_0x5555573caff0;  alias, 1 drivers
v0x5555573a0900_0 .net "mem_addr", 31 0, L_0x5555573c8c20;  alias, 1 drivers
v0x5555573a09a0_0 .var "mem_rdata", 31 0;
v0x5555573a0a40_0 .net "mem_rstrb", 0 0, L_0x5555573c9b20;  1 drivers
v0x5555573a0b00_0 .net "mem_wdata", 31 0, L_0x5555573c61e0;  alias, 1 drivers
v0x5555573a0bc0_0 .net "mem_wmask", 3 0, L_0x5555573ca480;  1 drivers
v0x5555573a0ca0_0 .net "word_addr", 29 0, L_0x5555573c9a80;  1 drivers
L_0x5555573c9a80 .part L_0x5555573c8c20, 2, 30;
S_0x5555573a0e80 .scope module, "UART" "corescore_emitter_uart" 5 379, 9 1 0, S_0x5555573286d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_valid";
    .port_info 4 /OUTPUT 1 "o_ready";
    .port_info 5 /OUTPUT 1 "o_uart_tx";
P_0x5555573a1060 .param/l "START_VALUE" 1 9 14, +C4<0000000000000000000000000000000000000000000000000000010011100010>;
P_0x5555573a10a0 .param/l "WIDTH" 1 9 16, +C4<00000000000000000000000000001011>;
P_0x5555573a10e0 .param/l "baud_rate" 0 9 4, +C4<00000000000000000010010110000000>;
P_0x5555573a1120 .param/l "clk_freq_hz" 0 9 3, +C4<0000000000000000000000000000000000000000101101110001101100000000>;
L_0x5555573cb530 .functor OR 1, L_0x5555573cb2b0, L_0x5555573cb440, C4<0>, C4<0>;
v0x5555573a15f0_0 .net *"_ivl_1", 0 0, L_0x5555573cb2b0;  1 drivers
v0x5555573a16f0_0 .net *"_ivl_3", 0 0, L_0x5555573cb350;  1 drivers
v0x5555573a17b0_0 .net *"_ivl_5", 0 0, L_0x5555573cb440;  1 drivers
v0x5555573a1880_0 .var "cnt", 11 0;
v0x5555573a1960_0 .var "data", 9 0;
v0x5555573a1a90_0 .net "i_clk", 0 0, L_0x5555573caff0;  alias, 1 drivers
v0x5555573a1b30_0 .net "i_data", 7 0, L_0x5555573cb760;  1 drivers
v0x5555573a1c10_0 .net "i_rst", 0 0, L_0x5555573cb640;  1 drivers
v0x5555573a1cd0_0 .net "i_valid", 0 0, L_0x5555573cb150;  alias, 1 drivers
v0x5555573a1d90_0 .var "o_ready", 0 0;
v0x5555573a1e50_0 .net "o_uart_tx", 0 0, L_0x5555573cb530;  alias, 1 drivers
L_0x5555573cb2b0 .part v0x5555573a1960_0, 0, 1;
L_0x5555573cb350 .reduce/or v0x5555573a1960_0;
L_0x5555573cb440 .reduce/nor L_0x5555573cb350;
S_0x5555573a2010 .scope module, "hfosc" "SB_HFOSC" 5 394, 3 2 0, S_0x5555573286d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLKHFEN";
    .port_info 1 /INPUT 1 "CLKHFPU";
    .port_info 2 /OUTPUT 1 "CLKHF";
P_0x5555573a21a0 .param/str "CLKHF_DIV" 0 3 7, "0b10";
v0x5555573a2280_0 .var "CLKHF", 0 0;
L_0x7f2b2d48ae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555573a2340_0 .net "CLKHFEN", 0 0, L_0x7f2b2d48ae28;  1 drivers
L_0x7f2b2d48ae70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555573a23e0_0 .net "CLKHFPU", 0 0, L_0x7f2b2d48ae70;  1 drivers
    .scope S_0x5555573292e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555738f450_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555739bb60_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x5555573292e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555739a200_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x55555739a200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55555739a200_0;
    %store/vec4a v0x55555738f6f0, 4, 0;
T_2.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55555739a200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55555739a200_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .thread T_2;
    .scope S_0x5555573292e0;
T_3 ;
    %wait E_0x55555737df80;
    %load/vec4 v0x55555739a040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x55555739a120_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x55555739a2e0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %load/vec4 v0x555557399ce0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v0x555557399ea0_0;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x55555739ab40_0;
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55555738f2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55555738f390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x555557399b20_0;
    %load/vec4 v0x555557399c00_0;
    %xor;
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x55555739b9a0_0;
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x555557399b20_0;
    %load/vec4 v0x555557399c00_0;
    %or;
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x555557399b20_0;
    %load/vec4 v0x555557399c00_0;
    %and;
    %store/vec4 v0x555557399dc0_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555573292e0;
T_4 ;
    %wait E_0x55555737da30;
    %load/vec4 v0x55555739a040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555739bc40_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x55555738ec90_0;
    %store/vec4 v0x55555739bc40_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x55555738ec90_0;
    %nor/r;
    %store/vec4 v0x55555739bc40_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x55555738f2d0_0;
    %store/vec4 v0x55555739bc40_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x55555738f2d0_0;
    %nor/r;
    %store/vec4 v0x55555739bc40_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x55555738f390_0;
    %store/vec4 v0x55555739bc40_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x55555738f390_0;
    %nor/r;
    %store/vec4 v0x55555739bc40_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555573292e0;
T_5 ;
    %wait E_0x55555728c8c0;
    %load/vec4 v0x55555739b480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555738f450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55555739bde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x55555739b3a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55555739bd00_0;
    %load/vec4 v0x55555739b3a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555738f6f0, 0, 4;
T_5.2 ;
    %load/vec4 v0x55555739bb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x55555739af60_0;
    %assign/vec4 v0x55555739a2e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x55555739b620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55555738f6f0, 4;
    %assign/vec4 v0x55555739b540_0, 0;
    %load/vec4 v0x55555739b7e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55555738f6f0, 4;
    %assign/vec4 v0x55555739b700_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x55555739a9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x55555739b2c0_0;
    %assign/vec4 v0x55555738f450_0, 0;
T_5.13 ;
    %load/vec4 v0x55555739a900_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %load/vec4 v0x55555739aa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.17, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.18, 9;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 9;
 ; End of false expr.
    %blend;
T_5.18;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %load/vec4 v0x55555739a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %vpi_call 5 286 "$finish" {0 0 0};
T_5.19 ;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555739bb60_0, 0;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555573a03e0;
T_6 ;
    %vpi_call 5 22 "$readmemh", "firmware.hex", v0x5555573a06d0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5555573a03e0;
T_7 ;
    %wait E_0x55555728c8c0;
    %load/vec4 v0x5555573a0a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x5555573a0ca0_0;
    %load/vec4a v0x5555573a06d0, 4;
    %assign/vec4 v0x5555573a09a0_0, 0;
T_7.0 ;
    %load/vec4 v0x5555573a0bc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5555573a0b00_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5555573a0ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555573a06d0, 0, 4;
T_7.2 ;
    %load/vec4 v0x5555573a0bc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5555573a0b00_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x5555573a0ca0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555573a06d0, 4, 5;
T_7.4 ;
    %load/vec4 v0x5555573a0bc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5555573a0b00_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x5555573a0ca0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555573a06d0, 4, 5;
T_7.6 ;
    %load/vec4 v0x5555573a0bc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x5555573a0b00_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x5555573a0ca0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555573a06d0, 4, 5;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555573a0e80;
T_8 ;
    %wait E_0x55555728c8c0;
    %load/vec4 v0x5555573a1c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5555573a1880_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555573a1960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555573a1d90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555573a1880_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5555573a1960_0;
    %or/r;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555573a1d90_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5555573a1cd0_0;
    %load/vec4 v0x5555573a1d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555573a1d90_0, 0;
T_8.4 ;
T_8.3 ;
    %load/vec4 v0x5555573a1d90_0;
    %load/vec4 v0x5555573a1880_0;
    %parti/s 1, 11, 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1250, 0, 12;
    %assign/vec4 v0x5555573a1880_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5555573a1880_0;
    %subi 1, 0, 12;
    %assign/vec4 v0x5555573a1880_0, 0;
T_8.7 ;
    %load/vec4 v0x5555573a1880_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555573a1960_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555573a1960_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5555573a1cd0_0;
    %load/vec4 v0x5555573a1d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5555573a1b30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5555573a1960_0, 0;
T_8.10 ;
T_8.9 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555573a2010;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555573a2280_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5555573a2010;
T_10 ;
    %delay 42, 0;
    %load/vec4 v0x5555573a2280_0;
    %inv;
    %store/vec4 v0x5555573a2280_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55555739c240;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555739c460_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x55555739c240;
T_12 ;
    %wait E_0x5555572b7270;
    %load/vec4 v0x55555739c640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555739c460_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55555739c460_0;
    %load/vec4 v0x55555739c800_0;
    %nor/r;
    %pad/u 3;
    %add;
    %assign/vec4 v0x55555739c460_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55555739c920;
T_13 ;
    %wait E_0x55555728c8c0;
    %load/vec4 v0x55555739efa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555739e8f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555739e9d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55555739eca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x55555739ee20_0;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55555739eb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x55555739ed60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55555739e8f0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x55555739ed60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55555739e9d0_0, 0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55555739c920;
T_14 ;
    %wait E_0x55555739cd70;
    %load/vec4 v0x55555739eca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x55555739ee20_0;
    %nor/r;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55555739eb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555739eec0_0, 0, 32;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x55555739e8f0_0;
    %pad/u 32;
    %store/vec4 v0x55555739eec0_0, 0, 32;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x55555739e9d0_0;
    %pad/u 32;
    %store/vec4 v0x55555739eec0_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55555739ea90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555739eec0_0, 0, 32;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55555739f190;
T_15 ;
    %wait E_0x55555728c8c0;
    %load/vec4 v0x5555573a0240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555739ffa0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5555573a0160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555573a0080_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55555739fb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x55555739fcf0_0;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55555739f9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.5 ;
    %load/vec4 v0x55555739fbe0_0;
    %assign/vec4 v0x55555739ffa0_0, 0;
    %jmp T_15.8;
T_15.6 ;
    %load/vec4 v0x55555739fbe0_0;
    %assign/vec4 v0x5555573a0160_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x55555739fbe0_0;
    %assign/vec4 v0x5555573a0080_0, 0;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55555739f190;
T_16 ;
    %wait E_0x55555739f660;
    %load/vec4 v0x55555739fb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x55555739fcf0_0;
    %nor/r;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55555739f9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555739fd90_0, 0, 32;
    %jmp T_16.8;
T_16.3 ;
    %load/vec4 v0x55555739ffa0_0;
    %store/vec4 v0x55555739fd90_0, 0, 32;
    %jmp T_16.8;
T_16.4 ;
    %load/vec4 v0x5555573a0160_0;
    %store/vec4 v0x55555739fd90_0, 0, 32;
    %jmp T_16.8;
T_16.5 ;
    %load/vec4 v0x5555573a0080_0;
    %store/vec4 v0x55555739fd90_0, 0, 32;
    %jmp T_16.8;
T_16.6 ;
    %load/vec4 v0x55555739f7b0_0;
    %concati/vec4 0, 0, 15;
    %load/vec4 v0x55555739f890_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55555739fd90_0, 0, 32;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555739fd90_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55555739f190;
T_17 ;
    %wait E_0x55555728c8c0;
    %load/vec4 v0x5555573a0240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555739f7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555739fee0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55555739f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5555573a0160_0;
    %subi 1, 0, 32;
    %load/vec4 v0x55555739f7b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555739f7b0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55555739f7b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555739f7b0_0, 0;
T_17.5 ;
    %load/vec4 v0x55555739f7b0_0;
    %load/vec4 v0x5555573a0080_0;
    %cmp/u;
    %jmp/0xz  T_17.6, 5;
    %load/vec4 v0x55555739f930_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %assign/vec4 v0x55555739fee0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55555739f930_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %assign/vec4 v0x55555739fee0_0, 0;
T_17.7 ;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555739f7b0_0, 0;
    %load/vec4 v0x55555739f930_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %assign/vec4 v0x55555739fee0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5555573286d0;
T_18 ;
    %wait E_0x55555728c8c0;
    %load/vec4 v0x5555573a4df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call 5 447 "$write", "%c", &PV<v0x5555573a46f0_0, 0, 8> {0 0 0};
    %vpi_call 5 448 "$fflush", 32'b10000000000000000000000000000001 {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555557365030;
T_19 ;
    %vpi_call 4 18 "$dumpfile", "gpio_test.vcd" {0 0 0};
    %vpi_call 4 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555557365030 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555573a5210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555573a5120_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555573a5120_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555573a5120_0, 0, 1;
    %delay 600000000, 0;
    %vpi_call 4 30 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./femtopll.v";
    "sim_cells.v";
    "tb.v";
    "riscv.v";
    "./clockworks.v";
    "gpio_control_ip.v";
    "pwm_ip.v";
    "./emitter_uart.v";
