void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 , * V_5 ;\r\nstruct V_6 V_7 ;\r\nF_2 ( & V_7 ) ;\r\nF_3 (connector, tmp,\r\n&dev->mode_config.connector_list, head) {\r\nif ( V_4 -> V_8 == V_9 ||\r\nV_4 -> V_8 == V_10 )\r\nF_4 ( & V_4 -> V_11 , & V_7 ) ;\r\n}\r\nF_5 ( & V_7 , & V_2 -> V_12 . V_13 ) ;\r\n}\r\nbool F_6 ( struct V_14 * V_15 )\r\n{\r\nstruct V_3 * V_4 ;\r\nstruct V_1 * V_2 = V_15 -> V_2 ;\r\nif ( ! V_16 ) {\r\nF_7 ( ! F_8 ( & V_2 -> V_12 . V_17 ) ) ;\r\nF_7 ( ! F_9 ( & V_2 -> V_12 . V_18 ) ) ;\r\n}\r\nF_10 (connector, &dev->mode_config.connector_list, head)\r\nif ( V_4 -> V_15 == V_15 )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nbool F_11 ( struct V_19 * V_20 )\r\n{\r\nstruct V_14 * V_15 ;\r\nstruct V_1 * V_2 = V_20 -> V_2 ;\r\nif ( ! V_16 )\r\nF_7 ( ! F_8 ( & V_2 -> V_12 . V_17 ) ) ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head)\r\nif ( V_15 -> V_20 == V_20 && F_6 ( V_15 ) )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nstatic void\r\nF_12 ( struct V_14 * V_15 )\r\n{\r\nstruct V_21 * V_22 = V_15 -> V_23 ;\r\nif ( V_15 -> V_24 )\r\nV_15 -> V_24 -> V_25 -> V_26 ( V_15 -> V_24 ) ;\r\nif ( V_22 -> V_26 )\r\n(* V_22 -> V_26 )( V_15 ) ;\r\nelse\r\n(* V_22 -> V_27 )( V_15 , V_28 ) ;\r\nif ( V_15 -> V_24 )\r\nV_15 -> V_24 -> V_25 -> V_29 ( V_15 -> V_24 ) ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_15 ;\r\nstruct V_19 * V_20 ;\r\nF_14 ( V_2 ) ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( ! F_6 ( V_15 ) ) {\r\nF_12 ( V_15 ) ;\r\nV_15 -> V_20 = NULL ;\r\n}\r\n}\r\nF_10 (crtc, &dev->mode_config.crtc_list, head) {\r\nstruct V_30 * V_31 = V_20 -> V_23 ;\r\nV_20 -> V_32 = F_11 ( V_20 ) ;\r\nif ( ! V_20 -> V_32 ) {\r\nif ( V_31 -> V_26 )\r\n(* V_31 -> V_26 )( V_20 ) ;\r\nelse\r\n(* V_31 -> V_27 )( V_20 , V_28 ) ;\r\nV_20 -> V_33 -> V_34 = NULL ;\r\n}\r\n}\r\n}\r\nvoid F_15 ( struct V_1 * V_2 )\r\n{\r\nF_16 ( V_2 ) ;\r\nF_13 ( V_2 ) ;\r\nF_17 ( V_2 ) ;\r\n}\r\nstatic void\r\nF_18 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 ;\r\nstruct V_14 * V_15 ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_22 = V_15 -> V_23 ;\r\nif ( V_15 -> V_20 == NULL )\r\nF_12 ( V_15 ) ;\r\nif ( V_22 -> V_35 &&\r\nV_15 -> V_20 != (* V_22 -> V_35 )( V_15 ) )\r\nF_12 ( V_15 ) ;\r\n}\r\n}\r\nbool F_19 ( struct V_19 * V_20 ,\r\nstruct V_36 * V_37 ,\r\nint V_38 , int V_39 ,\r\nstruct V_40 * V_41 )\r\n{\r\nstruct V_1 * V_2 = V_20 -> V_2 ;\r\nstruct V_36 * V_42 , V_43 ;\r\nstruct V_30 * V_31 = V_20 -> V_23 ;\r\nstruct V_21 * V_22 ;\r\nint V_44 , V_45 ;\r\nbool V_46 ;\r\nstruct V_14 * V_15 ;\r\nbool V_47 = true ;\r\nF_14 ( V_2 ) ;\r\nV_46 = V_20 -> V_32 ;\r\nV_20 -> V_32 = F_11 ( V_20 ) ;\r\nif ( ! V_20 -> V_32 )\r\nreturn true ;\r\nV_42 = F_20 ( V_2 , V_37 ) ;\r\nif ( ! V_42 ) {\r\nV_20 -> V_32 = V_46 ;\r\nreturn false ;\r\n}\r\nV_43 = V_20 -> V_37 ;\r\nV_44 = V_20 -> V_38 ;\r\nV_45 = V_20 -> V_39 ;\r\nV_20 -> V_37 = * V_37 ;\r\nV_20 -> V_38 = V_38 ;\r\nV_20 -> V_39 = V_39 ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_15 -> V_20 != V_20 )\r\ncontinue;\r\nif ( V_15 -> V_24 && V_15 -> V_24 -> V_25 -> V_48 ) {\r\nV_47 = V_15 -> V_24 -> V_25 -> V_48 (\r\nV_15 -> V_24 , V_37 , V_42 ) ;\r\nif ( ! V_47 ) {\r\nF_21 ( L_1 ) ;\r\ngoto V_49;\r\n}\r\n}\r\nV_22 = V_15 -> V_23 ;\r\nif ( ! ( V_47 = V_22 -> V_48 ( V_15 , V_37 ,\r\nV_42 ) ) ) {\r\nF_21 ( L_2 ) ;\r\ngoto V_49;\r\n}\r\n}\r\nif ( ! ( V_47 = V_31 -> V_48 ( V_20 , V_37 , V_42 ) ) ) {\r\nF_21 ( L_3 ) ;\r\ngoto V_49;\r\n}\r\nF_21 ( L_4 , V_20 -> V_50 . V_51 ) ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_15 -> V_20 != V_20 )\r\ncontinue;\r\nif ( V_15 -> V_24 )\r\nV_15 -> V_24 -> V_25 -> V_26 ( V_15 -> V_24 ) ;\r\nV_22 = V_15 -> V_23 ;\r\nV_22 -> V_52 ( V_15 ) ;\r\nif ( V_15 -> V_24 )\r\nV_15 -> V_24 -> V_25 -> V_29 ( V_15 -> V_24 ) ;\r\n}\r\nF_18 ( V_2 ) ;\r\nV_31 -> V_52 ( V_20 ) ;\r\nV_47 = ! V_31 -> V_53 ( V_20 , V_37 , V_42 , V_38 , V_39 , V_41 ) ;\r\nif ( ! V_47 )\r\ngoto V_49;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_15 -> V_20 != V_20 )\r\ncontinue;\r\nF_21 ( L_5 ,\r\nV_15 -> V_50 . V_51 , V_15 -> V_54 ,\r\nV_37 -> V_50 . V_51 , V_37 -> V_54 ) ;\r\nV_22 = V_15 -> V_23 ;\r\nV_22 -> V_53 ( V_15 , V_37 , V_42 ) ;\r\nif ( V_15 -> V_24 && V_15 -> V_24 -> V_25 -> V_53 )\r\nV_15 -> V_24 -> V_25 -> V_53 ( V_15 -> V_24 , V_37 ,\r\nV_42 ) ;\r\n}\r\nV_31 -> V_55 ( V_20 ) ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_15 -> V_20 != V_20 )\r\ncontinue;\r\nif ( V_15 -> V_24 )\r\nV_15 -> V_24 -> V_25 -> V_56 ( V_15 -> V_24 ) ;\r\nV_22 = V_15 -> V_23 ;\r\nV_22 -> V_55 ( V_15 ) ;\r\nif ( V_15 -> V_24 )\r\nV_15 -> V_24 -> V_25 -> V_57 ( V_15 -> V_24 ) ;\r\n}\r\nV_20 -> V_58 = * V_42 ;\r\nF_22 ( V_20 , & V_20 -> V_58 ) ;\r\nV_49:\r\nF_23 ( V_2 , V_42 ) ;\r\nif ( ! V_47 ) {\r\nV_20 -> V_32 = V_46 ;\r\nV_20 -> V_37 = V_43 ;\r\nV_20 -> V_38 = V_44 ;\r\nV_20 -> V_39 = V_45 ;\r\n}\r\nreturn V_47 ;\r\n}\r\nstatic void\r\nF_24 ( struct V_19 * V_20 )\r\n{\r\nstruct V_1 * V_2 = V_20 -> V_2 ;\r\nstruct V_3 * V_4 ;\r\nstruct V_14 * V_15 ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_15 -> V_20 != V_20 )\r\ncontinue;\r\nF_10 (connector, &dev->mode_config.connector_list, head) {\r\nif ( V_4 -> V_15 != V_15 )\r\ncontinue;\r\nV_4 -> V_15 = NULL ;\r\nV_4 -> V_27 = V_28 ;\r\n}\r\n}\r\nF_13 ( V_2 ) ;\r\n}\r\nint F_25 ( struct V_59 * V_60 )\r\n{\r\nstruct V_1 * V_2 ;\r\nstruct V_19 * V_61 ;\r\nstruct V_14 * V_62 , * V_63 , * V_15 ;\r\nbool V_64 = false ;\r\nbool V_65 = false ;\r\nstruct V_3 * V_66 , * V_4 ;\r\nint V_67 = 0 , V_68 , V_69 = 0 ;\r\nstruct V_30 * V_31 ;\r\nstruct V_59 V_70 ;\r\nint V_47 ;\r\nint V_71 ;\r\nF_21 ( L_6 ) ;\r\nF_26 ( ! V_60 ) ;\r\nF_26 ( ! V_60 -> V_20 ) ;\r\nF_26 ( ! V_60 -> V_20 -> V_23 ) ;\r\nF_26 ( ! V_60 -> V_37 && V_60 -> V_34 ) ;\r\nF_26 ( V_60 -> V_34 && V_60 -> V_72 == 0 ) ;\r\nV_31 = V_60 -> V_20 -> V_23 ;\r\nif ( ! V_60 -> V_37 )\r\nV_60 -> V_34 = NULL ;\r\nif ( V_60 -> V_34 ) {\r\nF_21 ( L_7 ,\r\nV_60 -> V_20 -> V_50 . V_51 , V_60 -> V_34 -> V_50 . V_51 ,\r\n( int ) V_60 -> V_72 , V_60 -> V_38 , V_60 -> V_39 ) ;\r\n} else {\r\nF_21 ( L_8 , V_60 -> V_20 -> V_50 . V_51 ) ;\r\nF_24 ( V_60 -> V_20 ) ;\r\nreturn 0 ;\r\n}\r\nV_2 = V_60 -> V_20 -> V_2 ;\r\nF_14 ( V_2 ) ;\r\nV_62 = F_27 ( V_2 -> V_12 . V_73 *\r\nsizeof( struct V_14 ) , V_74 ) ;\r\nif ( ! V_62 )\r\nreturn - V_75 ;\r\nV_66 = F_27 ( V_2 -> V_12 . V_76 *\r\nsizeof( struct V_3 ) , V_74 ) ;\r\nif ( ! V_66 ) {\r\nF_28 ( V_62 ) ;\r\nreturn - V_75 ;\r\n}\r\nV_67 = 0 ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_62 [ V_67 ++ ] = * V_15 ;\r\n}\r\nV_67 = 0 ;\r\nF_10 (connector, &dev->mode_config.connector_list, head) {\r\nV_66 [ V_67 ++ ] = * V_4 ;\r\n}\r\nV_70 . V_20 = V_60 -> V_20 ;\r\nV_70 . V_37 = & V_60 -> V_20 -> V_37 ;\r\nV_70 . V_38 = V_60 -> V_20 -> V_38 ;\r\nV_70 . V_39 = V_60 -> V_20 -> V_39 ;\r\nV_70 . V_34 = V_60 -> V_20 -> V_33 -> V_34 ;\r\nif ( V_60 -> V_20 -> V_33 -> V_34 != V_60 -> V_34 ) {\r\nif ( V_60 -> V_20 -> V_33 -> V_34 == NULL ) {\r\nF_21 ( L_9 ) ;\r\nV_64 = true ;\r\n} else if ( V_60 -> V_34 == NULL ) {\r\nV_64 = true ;\r\n} else if ( V_60 -> V_34 -> V_77 !=\r\nV_60 -> V_20 -> V_33 -> V_34 -> V_77 ) {\r\nV_64 = true ;\r\n} else\r\nV_65 = true ;\r\n}\r\nif ( V_60 -> V_38 != V_60 -> V_20 -> V_38 || V_60 -> V_39 != V_60 -> V_20 -> V_39 )\r\nV_65 = true ;\r\nif ( V_60 -> V_37 && ! F_29 ( V_60 -> V_37 , & V_60 -> V_20 -> V_37 ) ) {\r\nF_21 ( L_10 ) ;\r\nF_30 ( & V_60 -> V_20 -> V_37 ) ;\r\nF_30 ( V_60 -> V_37 ) ;\r\nV_64 = true ;\r\n}\r\nV_67 = 0 ;\r\nF_10 (connector, &dev->mode_config.connector_list, head) {\r\nstruct V_78 * V_79 =\r\nV_4 -> V_23 ;\r\nV_63 = V_4 -> V_15 ;\r\nfor ( V_68 = 0 ; V_68 < V_60 -> V_72 ; V_68 ++ ) {\r\nif ( V_60 -> V_80 [ V_68 ] == V_4 ) {\r\nV_63 = V_79 -> V_81 ( V_4 ) ;\r\nif ( V_63 == NULL )\r\nV_69 = 1 ;\r\nif ( V_4 -> V_27 != V_82 ) {\r\nF_21 ( L_11 ) ;\r\nV_64 = true ;\r\n}\r\nbreak;\r\n}\r\n}\r\nif ( V_63 != V_4 -> V_15 ) {\r\nF_21 ( L_12 ) ;\r\nV_64 = true ;\r\nif ( V_4 -> V_15 )\r\nV_4 -> V_15 -> V_20 = NULL ;\r\nV_4 -> V_15 = V_63 ;\r\n}\r\n}\r\nif ( V_69 ) {\r\nV_47 = - V_83 ;\r\ngoto V_69;\r\n}\r\nV_67 = 0 ;\r\nF_10 (connector, &dev->mode_config.connector_list, head) {\r\nif ( ! V_4 -> V_15 )\r\ncontinue;\r\nif ( V_4 -> V_15 -> V_20 == V_60 -> V_20 )\r\nV_61 = NULL ;\r\nelse\r\nV_61 = V_4 -> V_15 -> V_20 ;\r\nfor ( V_68 = 0 ; V_68 < V_60 -> V_72 ; V_68 ++ ) {\r\nif ( V_60 -> V_80 [ V_68 ] == V_4 )\r\nV_61 = V_60 -> V_20 ;\r\n}\r\nif ( V_61 &&\r\n! F_31 ( V_4 -> V_15 , V_61 ) ) {\r\nV_47 = - V_83 ;\r\ngoto V_69;\r\n}\r\nif ( V_61 != V_4 -> V_15 -> V_20 ) {\r\nF_21 ( L_13 ) ;\r\nV_64 = true ;\r\nV_4 -> V_15 -> V_20 = V_61 ;\r\n}\r\nif ( V_61 ) {\r\nF_21 ( L_14 ,\r\nV_4 -> V_50 . V_51 , V_4 -> V_54 ,\r\nV_61 -> V_50 . V_51 ) ;\r\n} else {\r\nF_21 ( L_15 ,\r\nV_4 -> V_50 . V_51 , V_4 -> V_54 ) ;\r\n}\r\n}\r\nif ( V_65 && ! V_31 -> V_84 )\r\nV_64 = true ;\r\nif ( V_64 ) {\r\nif ( F_11 ( V_60 -> V_20 ) ) {\r\nF_21 ( L_16\r\nL_17 ) ;\r\nF_30 ( V_60 -> V_37 ) ;\r\nV_60 -> V_20 -> V_33 -> V_34 = V_60 -> V_34 ;\r\nif ( ! F_19 ( V_60 -> V_20 , V_60 -> V_37 ,\r\nV_60 -> V_38 , V_60 -> V_39 ,\r\nV_70 . V_34 ) ) {\r\nF_32 ( L_18 ,\r\nV_60 -> V_20 -> V_50 . V_51 ) ;\r\nV_60 -> V_20 -> V_33 -> V_34 = V_70 . V_34 ;\r\nV_47 = - V_83 ;\r\ngoto V_69;\r\n}\r\nF_21 ( L_19 ) ;\r\nfor ( V_71 = 0 ; V_71 < V_60 -> V_72 ; V_71 ++ ) {\r\nF_21 ( L_20 , V_60 -> V_80 [ V_71 ] -> V_50 . V_51 ,\r\nV_60 -> V_80 [ V_71 ] -> V_54 ) ;\r\nV_60 -> V_80 [ V_71 ] -> V_25 -> V_27 ( V_60 -> V_80 [ V_71 ] , V_82 ) ;\r\n}\r\n}\r\nF_13 ( V_2 ) ;\r\n} else if ( V_65 ) {\r\nV_60 -> V_20 -> V_38 = V_60 -> V_38 ;\r\nV_60 -> V_20 -> V_39 = V_60 -> V_39 ;\r\nV_60 -> V_20 -> V_33 -> V_34 = V_60 -> V_34 ;\r\nV_47 = V_31 -> V_84 ( V_60 -> V_20 ,\r\nV_60 -> V_38 , V_60 -> V_39 , V_70 . V_34 ) ;\r\nif ( V_47 != 0 ) {\r\nV_60 -> V_20 -> V_38 = V_70 . V_38 ;\r\nV_60 -> V_20 -> V_39 = V_70 . V_39 ;\r\nV_60 -> V_20 -> V_33 -> V_34 = V_70 . V_34 ;\r\ngoto V_69;\r\n}\r\n}\r\nF_28 ( V_66 ) ;\r\nF_28 ( V_62 ) ;\r\nreturn 0 ;\r\nV_69:\r\nV_67 = 0 ;\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\n* V_15 = V_62 [ V_67 ++ ] ;\r\n}\r\nV_67 = 0 ;\r\nF_10 (connector, &dev->mode_config.connector_list, head) {\r\n* V_4 = V_66 [ V_67 ++ ] ;\r\n}\r\nif ( V_64 &&\r\n! F_19 ( V_70 . V_20 , V_70 . V_37 , V_70 . V_38 ,\r\nV_70 . V_39 , V_70 . V_34 ) )\r\nF_32 ( L_21 ) ;\r\nF_28 ( V_66 ) ;\r\nF_28 ( V_62 ) ;\r\nreturn V_47 ;\r\n}\r\nstatic int F_33 ( struct V_14 * V_15 )\r\n{\r\nint V_27 = V_28 ;\r\nstruct V_3 * V_4 ;\r\nstruct V_1 * V_2 = V_15 -> V_2 ;\r\nF_10 (connector, &dev->mode_config.connector_list, head)\r\nif ( V_4 -> V_15 == V_15 )\r\nif ( V_4 -> V_27 < V_27 )\r\nV_27 = V_4 -> V_27 ;\r\nreturn V_27 ;\r\n}\r\nstatic void F_34 ( struct V_14 * V_15 , int V_37 )\r\n{\r\nstruct V_85 * V_24 = V_15 -> V_24 ;\r\nstruct V_21 * V_22 ;\r\nif ( V_24 ) {\r\nif ( V_37 == V_82 )\r\nV_24 -> V_25 -> V_56 ( V_24 ) ;\r\nelse\r\nV_24 -> V_25 -> V_26 ( V_24 ) ;\r\n}\r\nV_22 = V_15 -> V_23 ;\r\nif ( V_22 -> V_27 )\r\nV_22 -> V_27 ( V_15 , V_37 ) ;\r\nif ( V_24 ) {\r\nif ( V_37 == V_82 )\r\nV_24 -> V_25 -> V_57 ( V_24 ) ;\r\nelse\r\nV_24 -> V_25 -> V_29 ( V_24 ) ;\r\n}\r\n}\r\nstatic int F_35 ( struct V_19 * V_20 )\r\n{\r\nint V_27 = V_28 ;\r\nstruct V_3 * V_4 ;\r\nstruct V_1 * V_2 = V_20 -> V_2 ;\r\nF_10 (connector, &dev->mode_config.connector_list, head)\r\nif ( V_4 -> V_15 && V_4 -> V_15 -> V_20 == V_20 )\r\nif ( V_4 -> V_27 < V_27 )\r\nV_27 = V_4 -> V_27 ;\r\nreturn V_27 ;\r\n}\r\nvoid F_36 ( struct V_3 * V_4 , int V_37 )\r\n{\r\nstruct V_14 * V_15 = V_4 -> V_15 ;\r\nstruct V_19 * V_20 = V_15 ? V_15 -> V_20 : NULL ;\r\nint V_86 , V_87 = V_28 ;\r\nif ( V_37 == V_4 -> V_27 )\r\nreturn;\r\nV_86 = V_4 -> V_27 ;\r\nV_4 -> V_27 = V_37 ;\r\nif ( V_15 )\r\nV_87 = F_33 ( V_15 ) ;\r\nif ( V_37 < V_86 ) {\r\nif ( V_20 ) {\r\nstruct V_30 * V_31 = V_20 -> V_23 ;\r\nif ( V_31 -> V_27 )\r\n(* V_31 -> V_27 ) ( V_20 ,\r\nF_35 ( V_20 ) ) ;\r\n}\r\nif ( V_15 )\r\nF_34 ( V_15 , V_87 ) ;\r\n}\r\nif ( V_37 > V_86 ) {\r\nif ( V_15 )\r\nF_34 ( V_15 , V_87 ) ;\r\nif ( V_20 ) {\r\nstruct V_30 * V_31 = V_20 -> V_23 ;\r\nif ( V_31 -> V_27 )\r\n(* V_31 -> V_27 ) ( V_20 ,\r\nF_35 ( V_20 ) ) ;\r\n}\r\n}\r\nreturn;\r\n}\r\nvoid F_37 ( struct V_40 * V_34 ,\r\nstruct V_88 * V_89 )\r\n{\r\nint V_71 ;\r\nV_34 -> V_90 = V_89 -> V_90 ;\r\nV_34 -> V_91 = V_89 -> V_91 ;\r\nfor ( V_71 = 0 ; V_71 < 4 ; V_71 ++ ) {\r\nV_34 -> V_92 [ V_71 ] = V_89 -> V_92 [ V_71 ] ;\r\nV_34 -> V_93 [ V_71 ] = V_89 -> V_93 [ V_71 ] ;\r\n}\r\nF_38 ( V_89 -> V_77 , & V_34 -> V_94 ,\r\n& V_34 -> V_95 ) ;\r\nV_34 -> V_77 = V_89 -> V_77 ;\r\nV_34 -> V_96 = V_89 -> V_96 ;\r\n}\r\nvoid F_39 ( struct V_1 * V_2 )\r\n{\r\nstruct V_19 * V_20 ;\r\nstruct V_14 * V_15 ;\r\nstruct V_30 * V_31 ;\r\nint V_87 ;\r\nbool V_47 ;\r\nF_16 ( V_2 ) ;\r\nF_10 (crtc, &dev->mode_config.crtc_list, head) {\r\nif ( ! V_20 -> V_32 )\r\ncontinue;\r\nV_47 = F_19 ( V_20 , & V_20 -> V_37 ,\r\nV_20 -> V_38 , V_20 -> V_39 , V_20 -> V_33 -> V_34 ) ;\r\nif ( V_47 == false )\r\nF_32 ( L_22 , V_20 ) ;\r\nif ( F_35 ( V_20 ) ) {\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif( V_15 -> V_20 != V_20 )\r\ncontinue;\r\nV_87 = F_33 (\r\nV_15 ) ;\r\nF_34 ( V_15 , V_87 ) ;\r\n}\r\nV_31 = V_20 -> V_23 ;\r\nif ( V_31 -> V_27 )\r\n(* V_31 -> V_27 ) ( V_20 ,\r\nF_35 ( V_20 ) ) ;\r\n}\r\n}\r\nF_13 ( V_2 ) ;\r\nF_17 ( V_2 ) ;\r\n}
