#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Mon Jul 21 12:08:42 2025
# Process ID         : 20860
# Current directory  : C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1
# Command line       : vivado.exe -log pfet_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pfet_system_wrapper.tcl -notrace
# Log file           : C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper.vdi
# Journal file       : C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1\vivado.jou
# Running On         : Jupiter
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 68369 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72664 MB
# Available Virtual  : 40551 MB
#-----------------------------------------------------------
source pfet_system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 622.320 ; gain = 194.648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ychna/xilinx_vivado/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top pfet_system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_dma_0_4/pfet_system_axi_dma_0_4.dcp' for cell 'pfet_system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_gpio_0_0/pfet_system_axi_gpio_0_0.dcp' for cell 'pfet_system_i/axi_gpio_led'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_intc_0_0/pfet_system_axi_intc_0_0.dcp' for cell 'pfet_system_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_smc_0/pfet_system_axi_smc_0.dcp' for cell 'pfet_system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axis_subset_converter_0_0/pfet_system_axis_subset_converter_0_0.dcp' for cell 'pfet_system_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_processing_system7_0_2/pfet_system_processing_system7_0_2.dcp' for cell 'pfet_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_rst_ps7_0_50M_0/pfet_system_rst_ps7_0_50M_0.dcp' for cell 'pfet_system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_smartconnect_0_0/pfet_system_smartconnect_0_0.dcp' for cell 'pfet_system_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_xadc_wiz_0_0/pfet_system_xadc_wiz_0_0.dcp' for cell 'pfet_system_i/xadc_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1028.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_gpio_0_0/pfet_system_axi_gpio_0_0_board.xdc] for cell 'pfet_system_i/axi_gpio_led/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_gpio_0_0/pfet_system_axi_gpio_0_0_board.xdc] for cell 'pfet_system_i/axi_gpio_led/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_gpio_0_0/pfet_system_axi_gpio_0_0.xdc] for cell 'pfet_system_i/axi_gpio_led/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_gpio_0_0/pfet_system_axi_gpio_0_0.xdc] for cell 'pfet_system_i/axi_gpio_led/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_rst_ps7_0_50M_0/pfet_system_rst_ps7_0_50M_0_board.xdc] for cell 'pfet_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_rst_ps7_0_50M_0/pfet_system_rst_ps7_0_50M_0_board.xdc] for cell 'pfet_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_rst_ps7_0_50M_0/pfet_system_rst_ps7_0_50M_0.xdc] for cell 'pfet_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_rst_ps7_0_50M_0/pfet_system_rst_ps7_0_50M_0.xdc] for cell 'pfet_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_smc_0/bd_0/ip/ip_1/bd_7199_psr_aclk_0_board.xdc] for cell 'pfet_system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_smc_0/bd_0/ip/ip_1/bd_7199_psr_aclk_0_board.xdc] for cell 'pfet_system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_smc_0/bd_0/ip/ip_1/bd_7199_psr_aclk_0.xdc] for cell 'pfet_system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_smc_0/bd_0/ip/ip_1/bd_7199_psr_aclk_0.xdc] for cell 'pfet_system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_smc_0/smartconnect.xdc] for cell 'pfet_system_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_smc_0/smartconnect.xdc] for cell 'pfet_system_i/axi_smc/inst'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_processing_system7_0_2/pfet_system_processing_system7_0_2.xdc] for cell 'pfet_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_processing_system7_0_2/pfet_system_processing_system7_0_2.xdc] for cell 'pfet_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_xadc_wiz_0_0/pfet_system_xadc_wiz_0_0.xdc] for cell 'pfet_system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_xadc_wiz_0_0/pfet_system_xadc_wiz_0_0.xdc] for cell 'pfet_system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_intc_0_0/pfet_system_axi_intc_0_0.xdc] for cell 'pfet_system_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_intc_0_0/pfet_system_axi_intc_0_0.xdc] for cell 'pfet_system_i/axi_intc_0/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_smartconnect_0_0/bd_0/ip/ip_1/bd_f344_psr_aclk_0_board.xdc] for cell 'pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_smartconnect_0_0/bd_0/ip/ip_1/bd_f344_psr_aclk_0_board.xdc] for cell 'pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_smartconnect_0_0/bd_0/ip/ip_1/bd_f344_psr_aclk_0.xdc] for cell 'pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_smartconnect_0_0/bd_0/ip/ip_1/bd_f344_psr_aclk_0.xdc] for cell 'pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_smartconnect_0_0/smartconnect.xdc] for cell 'pfet_system_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_smartconnect_0_0/smartconnect.xdc] for cell 'pfet_system_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_dma_0_4/pfet_system_axi_dma_0_4.xdc] for cell 'pfet_system_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_dma_0_4/pfet_system_axi_dma_0_4.xdc:61]
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_dma_0_4/pfet_system_axi_dma_0_4.xdc] for cell 'pfet_system_i/axi_dma_0/U0'
Parsing XDC File [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'Pmod' is not supported in the xdc constraint file. [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc:132]
Finished Parsing XDC File [C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.srcs/constrs_1/imports/xilinx_vivado/Zybo-Z7-Master.xdc]
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_intc_0_0/pfet_system_axi_intc_0_0_clocks.xdc] for cell 'pfet_system_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_intc_0_0/pfet_system_axi_intc_0_0_clocks.xdc] for cell 'pfet_system_i/axi_intc_0/U0'
Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_dma_0_4/pfet_system_axi_dma_0_4_clocks.xdc] for cell 'pfet_system_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.gen/sources_1/bd/pfet_system/ip/pfet_system_axi_dma_0_4/pfet_system_axi_dma_0_4_clocks.xdc] for cell 'pfet_system_i/axi_dma_0/U0'
INFO: [Project 1-1714] 132 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1832.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 163 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

20 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1832.387 ; gain = 1111.727
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.387 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 226a27cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.479 . Memory (MB): peak = 1832.387 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 226a27cb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2219.363 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 226a27cb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2219.363 ; gain = 0.000
Phase 1 Initialization | Checksum: 226a27cb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2219.363 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 226a27cb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2219.363 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 226a27cb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2219.363 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 226a27cb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 2219.363 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 20 pins
INFO: [Opt 31-138] Pushed 27 inverter(s) to 120 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e365fdd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 2219.363 ; gain = 0.000
Retarget | Checksum: 1e365fdd4
INFO: [Opt 31-389] Phase Retarget created 120 cells and removed 230 cells
INFO: [Opt 31-1021] In phase Retarget, 180 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 21284ff0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 2219.363 ; gain = 0.000
Constant propagation | Checksum: 21284ff0f
INFO: [Opt 31-389] Phase Constant propagation created 102 cells and removed 727 cells
INFO: [Opt 31-1021] In phase Constant propagation, 180 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2219.363 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2219.363 ; gain = 0.000
Phase 5 Sweep | Checksum: 215182801

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.363 ; gain = 0.000
Sweep | Checksum: 215182801
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 516 cells
INFO: [Opt 31-1021] In phase Sweep, 226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 215182801

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.363 ; gain = 0.000
BUFG optimization | Checksum: 215182801
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 215182801

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.363 ; gain = 0.000
Shift Register Optimization | Checksum: 215182801
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
Phase 8 Post Processing Netlist | Checksum: 188023819

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.363 ; gain = 0.000
Post Processing Netlist | Checksum: 188023819
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 205 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 287f55f1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.363 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2219.363 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 287f55f1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.363 ; gain = 0.000
Phase 9 Finalization | Checksum: 287f55f1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.363 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             120  |             230  |                                            180  |
|  Constant propagation         |             102  |             727  |                                            180  |
|  Sweep                        |               4  |             516  |                                            226  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            205  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 287f55f1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.363 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 273836cc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2350.629 ; gain = 0.000
Ending Power Optimization Task | Checksum: 273836cc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2350.629 ; gain = 131.266

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 273836cc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2350.629 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2350.629 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21649b5f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.629 ; gain = 518.242
INFO: [Vivado 12-24828] Executing command : report_drc -file pfet_system_wrapper_drc_opted.rpt -pb pfet_system_wrapper_drc_opted.pb -rpx pfet_system_wrapper_drc_opted.rpx
Command: report_drc -file pfet_system_wrapper_drc_opted.rpt -pb pfet_system_wrapper_drc_opted.pb -rpx pfet_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2350.629 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2350.629 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2350.629 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2350.629 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.629 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2350.629 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a57325ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2350.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d91fb557

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dc8ebe95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dc8ebe95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dc8ebe95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f490dca5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10aa821e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10aa821e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1cb330c6c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2476a5429

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 497 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 188 nets or LUTs. Breaked 0 LUT, combined 188 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2350.629 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            188  |                   188  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            188  |                   188  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1dbaf4c67

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 134894b03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 2 Global Placement | Checksum: 134894b03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f825fdb3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d43f234

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 176bc7bba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19b525549

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 201df46a1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17a7dd235

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20708b6a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20708b6a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e715a31f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.360 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f48ca62b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16ed2be5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e715a31f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.360. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1432a9c58

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2350.629 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1432a9c58

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1432a9c58

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1432a9c58

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1432a9c58

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2350.629 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2350.629 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2350.629 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 133fd2a3e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2350.629 ; gain = 0.000
Ending Placer Task | Checksum: eecebbfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2350.629 ; gain = 0.000
87 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file pfet_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pfet_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file pfet_system_wrapper_utilization_placed.rpt -pb pfet_system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2350.629 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.659 . Memory (MB): peak = 2350.629 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.629 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2350.629 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2350.629 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2350.629 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.715 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2350.629 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 11.360 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2372.387 ; gain = 15.539
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.676 . Memory (MB): peak = 2379.254 ; gain = 22.355
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.254 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2379.254 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2379.254 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2379.254 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.731 . Memory (MB): peak = 2379.254 ; gain = 22.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4d661a4d ConstDB: 0 ShapeSum: 8b6f2ebd RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: fab7d0cc | NumContArr: 3c106c27 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2bc1a322d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2469.488 ; gain = 90.234

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2bc1a322d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2469.488 ; gain = 90.234

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bc1a322d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2469.488 ; gain = 90.234
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2658581c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2516.926 ; gain = 137.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.428 | TNS=0.000  | WHS=-0.356 | THS=-329.040|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12326
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12326
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2004ebfab

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2004ebfab

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26f8f6511

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2516.926 ; gain = 137.672
Phase 4 Initial Routing | Checksum: 26f8f6511

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 682
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.567 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 31308719a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.567 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2f22d792c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.567 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 29a4e16a5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.926 ; gain = 137.672
Phase 5 Rip-up And Reroute | Checksum: 29a4e16a5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 29a4e16a5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 29a4e16a5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.926 ; gain = 137.672
Phase 6 Delay and Skew Optimization | Checksum: 29a4e16a5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.581 | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2fe84c765

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672
Phase 7 Post Hold Fix | Checksum: 2fe84c765

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.10438 %
  Global Horizontal Routing Utilization  = 2.68644 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2fe84c765

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2fe84c765

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 33bb7c8ed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 33bb7c8ed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.581 | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 33bb7c8ed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672
Total Elapsed time in route_design: 24.086 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 10be89797

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 10be89797

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.926 ; gain = 137.672
INFO: [Vivado 12-24828] Executing command : report_drc -file pfet_system_wrapper_drc_routed.rpt -pb pfet_system_wrapper_drc_routed.pb -rpx pfet_system_wrapper_drc_routed.rpx
Command: report_drc -file pfet_system_wrapper_drc_routed.rpt -pb pfet_system_wrapper_drc_routed.pb -rpx pfet_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pfet_system_wrapper_methodology_drc_routed.rpt -pb pfet_system_wrapper_methodology_drc_routed.pb -rpx pfet_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pfet_system_wrapper_methodology_drc_routed.rpt -pb pfet_system_wrapper_methodology_drc_routed.pb -rpx pfet_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file pfet_system_wrapper_timing_summary_routed.rpt -pb pfet_system_wrapper_timing_summary_routed.pb -rpx pfet_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pfet_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pfet_system_wrapper_route_status.rpt -pb pfet_system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file pfet_system_wrapper_power_routed.rpt -pb pfet_system_wrapper_power_summary_routed.pb -rpx pfet_system_wrapper_power_routed.rpx
Command: report_power -file pfet_system_wrapper_power_routed.rpt -pb pfet_system_wrapper_power_summary_routed.pb -rpx pfet_system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
128 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pfet_system_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pfet_system_wrapper_bus_skew_routed.rpt -pb pfet_system_wrapper_bus_skew_routed.pb -rpx pfet_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.336 ; gain = 110.410
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2659.762 ; gain = 15.918
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.701 . Memory (MB): peak = 2679.078 ; gain = 35.215
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.078 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2679.078 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2679.078 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2679.078 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.823 . Memory (MB): peak = 2679.078 ; gain = 35.215
INFO: [Common 17-1381] The checkpoint 'C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 12:10:22 2025...
#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Mon Jul 21 12:10:41 2025
# Process ID         : 33872
# Current directory  : C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1
# Command line       : vivado.exe -log pfet_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pfet_system_wrapper.tcl -notrace
# Log file           : C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1/pfet_system_wrapper.vdi
# Journal file       : C:/Users/ychna/xilinx_vivado/PFET_System_v1.0/PFET_System_v1.0.runs/impl_1\vivado.jou
# Running On         : Jupiter
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 68369 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72664 MB
# Available Virtual  : 40434 MB
#-----------------------------------------------------------
source pfet_system_wrapper.tcl -notrace
Command: open_checkpoint pfet_system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 443.258 ; gain = 7.203
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 915.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1106.023 ; gain = 6.781
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1742.766 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1742.766 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.523 . Memory (MB): peak = 1742.766 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.766 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1742.766 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1742.766 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.743 . Memory (MB): peak = 1742.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1742.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 163 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2.2 (64-bit) build 6060944
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1742.766 ; gain = 1315.934
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pfet_system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pfet_system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force pfet_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pfet_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2346.781 ; gain = 595.309
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 12:11:19 2025...
