-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_4_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_0_V_ce0 : OUT STD_LOGIC;
    weight_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_1_V_ce0 : OUT STD_LOGIC;
    weight_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_2_V_ce0 : OUT STD_LOGIC;
    weight_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_3_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_3_V_ce0 : OUT STD_LOGIC;
    weight_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_4_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_4_V_ce0 : OUT STD_LOGIC;
    weight_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_5_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_5_V_ce0 : OUT STD_LOGIC;
    weight_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_6_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_6_V_ce0 : OUT STD_LOGIC;
    weight_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_7_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_7_V_ce0 : OUT STD_LOGIC;
    weight_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_8_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_8_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_8_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_8_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_1_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_1_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_1_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_1_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_2_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_2_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_2_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_2_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_3_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_3_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_3_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_3_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_4_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_4_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_4_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_4_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_5_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_5_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_5_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_5_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_6_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_6_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_6_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_6_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_7_ce0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_7_we0 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_96_4x4_p_V_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    buffer1_1_96_4x4_p_V_7_ce1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_7_we1 : OUT STD_LOGIC;
    buffer1_1_96_4x4_p_V_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_1x1_4_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv11_600 : STD_LOGIC_VECTOR (10 downto 0) := "11000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten7_reg_545 : STD_LOGIC_VECTOR (10 downto 0);
    signal co_reg_556 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_reg_567 : STD_LOGIC_VECTOR (5 downto 0);
    signal h_reg_578 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_reg_590 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten8_reg_648 : STD_LOGIC_VECTOR (10 downto 0);
    signal co4_reg_659 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten9_reg_670 : STD_LOGIC_VECTOR (5 downto 0);
    signal h5_reg_681 : STD_LOGIC_VECTOR (2 downto 0);
    signal w6_reg_693 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_flatten7_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten7_reg_3230 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten7_reg_3230 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_711_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_3239 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_v_fu_729_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_mid2_v_reg_3246 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_339_fu_737_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_339_reg_3252 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter1_tmp_339_reg_3252 : STD_LOGIC_VECTOR (2 downto 0);
    signal newIndex2_mid2_v_reg_3256 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_next_fu_757_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_mid2_fu_836_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_mid2_reg_3267 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_178_mid2_fu_844_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_178_mid2_reg_3272 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_266_fu_856_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_266_reg_3277 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_340_fu_862_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_340_reg_3282 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_13_fu_866_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_13_reg_3292 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond2_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_cast3_fu_919_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_cast3_reg_3301 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_cast_fu_923_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_cast_reg_3306 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_179_cast1_fu_933_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_179_cast1_reg_3314 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal exitcond3_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_cast_fu_937_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_179_cast_reg_3319 : STD_LOGIC_VECTOR (12 downto 0);
    signal h_4_fu_941_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ci_3_fu_953_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_3_reg_3332 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_182_cast_fu_959_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_182_cast_reg_3337 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond4_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_reg_3342 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_14_fu_1038_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond5_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_291_fu_1172_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_291_reg_3395 : STD_LOGIC_VECTOR (9 downto 0);
    signal co_15_7_fu_1177_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal co_15_7_reg_3400 : STD_LOGIC_VECTOR (6 downto 0);
    signal buffer1_1_96_4x4_p_V_23_reg_3405 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal buffer1_1_96_4x4_p_V_24_reg_3410 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_25_reg_3415 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_26_reg_3420 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_27_reg_3425 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_28_reg_3430 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_29_reg_3435 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_30_reg_3440 : STD_LOGIC_VECTOR (8 downto 0);
    signal weight_0_V_load_reg_3445 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_load_reg_3450 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_1_V_load_reg_3455 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_2_V_load_reg_3460 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_3_V_load_reg_3465 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_4_V_load_reg_3470 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_5_V_load_reg_3475 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_6_V_load_reg_3480 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_7_V_load_reg_3485 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_3490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal buffer1_1_96_4x4_p_V_31_reg_3495 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_347_reg_3500 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_1_fu_1217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_1_reg_3505 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_96_4x4_p_V_32_reg_3510 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_352_reg_3515 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_2_fu_1234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_2_reg_3520 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_96_4x4_p_V_33_reg_3525 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_357_reg_3530 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_3_fu_1251_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_3_reg_3535 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_96_4x4_p_V_34_reg_3540 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_362_reg_3545 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_4_fu_1268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_4_reg_3550 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_96_4x4_p_V_35_reg_3555 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_367_reg_3560 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_5_fu_1285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_5_reg_3565 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_96_4x4_p_V_36_reg_3570 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_372_reg_3575 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_6_fu_1302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_6_reg_3580 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_96_4x4_p_V_37_reg_3585 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_377_reg_3590 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_7_fu_1319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_7_reg_3595 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_96_4x4_p_V_38_reg_3600 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_382_reg_3605 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_reg_3610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_346_reg_3615 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1378_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_reg_3622 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_349_fu_1384_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_349_reg_3628 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_reg_3634 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_186_reg_3641 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_58_1_fu_1425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_1_reg_3647 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_351_reg_3652 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_1_fu_1459_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_1_reg_3659 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_354_fu_1465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_354_reg_3665 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_1_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_1_reg_3671 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_reg_3678 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_58_2_fu_1506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_2_reg_3684 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_356_reg_3689 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_2_fu_1540_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_2_reg_3696 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_359_fu_1546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_359_reg_3702 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_2_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_2_reg_3708 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_190_reg_3715 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_58_3_fu_1587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_3_reg_3721 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_361_reg_3726 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_3_fu_1621_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_3_reg_3733 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_364_fu_1627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_364_reg_3739 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_3_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_3_reg_3745 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_reg_3752 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_58_4_fu_1668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_4_reg_3758 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_366_reg_3763 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_4_fu_1702_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_4_reg_3770 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_369_fu_1708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_369_reg_3776 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_4_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_4_reg_3782 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_192_reg_3789 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_58_5_fu_1749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_5_reg_3795 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_371_reg_3800 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_5_fu_1783_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_5_reg_3807 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_374_fu_1789_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_374_reg_3813 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_5_fu_1803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_5_reg_3819 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_193_reg_3826 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_58_6_fu_1830_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_6_reg_3832 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_376_reg_3837 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_6_fu_1864_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_6_reg_3844 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_379_fu_1870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_379_reg_3850 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_6_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_6_reg_3856 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_194_reg_3863 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_58_7_fu_1911_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_58_7_reg_3869 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_381_reg_3874 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_7_fu_1945_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_7_reg_3881 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_fu_1951_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_384_reg_3887 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_7_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_7_reg_3893 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_reg_3900 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_38_i_i_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_reg_3906 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_188_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_reg_3911 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_reg_3916 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_2067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_3921 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_reg_3926 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_fu_2120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_reg_3931 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_1_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_1_reg_3936 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_11_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_11_reg_3941 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_reg_3946 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_reg_3951 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_fu_2217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_reg_3956 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_2_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_2_reg_3961 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_5_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_5_reg_3966 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_reg_3971 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_reg_3976 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_fu_2314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_reg_3981 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_3_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_3_reg_3986 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_6_fu_2341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_6_reg_3991 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_reg_3996 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_reg_4001 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_reg_4006 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_4_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_4_reg_4011 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_7_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_7_reg_4016 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_reg_4021 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_reg_4026 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_reg_4031 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_5_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_5_reg_4036 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_8_fu_2535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_8_reg_4041 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_reg_4046 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_reg_4051 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_reg_4056 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_6_fu_2621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_6_reg_4061 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_9_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_9_reg_4066 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_reg_4071 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_reg_4076 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_reg_4081 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_7_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_7_reg_4086 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_10_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_10_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_reg_4096 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_reg_4101 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten9_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten9_reg_4106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state15_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state18_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond_flatten9_reg_4106 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next9_fu_3003_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten4_fu_3015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten4_reg_4115 : STD_LOGIC_VECTOR (0 downto 0);
    signal arrayNo_mid2_v_fu_3021_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal arrayNo_mid2_v_reg_4122 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_341_fu_3029_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_341_reg_4127 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp1_iter1_tmp_341_reg_4127 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp1_iter2_tmp_341_reg_4127 : STD_LOGIC_VECTOR (2 downto 0);
    signal newIndex4_mid2_v_reg_4132 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_next8_fu_3049_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal w6_mid2_fu_3124_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w6_mid2_reg_4143 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_181_mid2_fu_3132_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_181_mid2_reg_4148 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tmp_273_fu_3144_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_273_reg_4153 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_342_fu_3150_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_342_reg_4158 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_15_fu_3154_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_15_reg_4163 : STD_LOGIC_VECTOR (2 downto 0);
    signal buffer1_1_96_4x4_p_V_39_reg_4168 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_40_reg_4174 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_41_reg_4180 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_42_reg_4186 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_43_reg_4192 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_44_reg_4198 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_45_reg_4204 : STD_LOGIC_VECTOR (8 downto 0);
    signal buffer1_1_96_4x4_p_V_46_reg_4210 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state15 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal co_phi_fu_560_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal h_phi_fu_582_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_phi_fu_594_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal h1_reg_602 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal w2_reg_614 : STD_LOGIC_VECTOR (2 downto 0);
    signal ci_reg_626 : STD_LOGIC_VECTOR (6 downto 0);
    signal co3_reg_637 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal co4_phi_fu_663_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp1_stage0_flag00000000 : BOOLEAN;
    signal h5_phi_fu_685_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal w6_phi_fu_697_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid2_fu_772_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_298_cast_fu_901_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_315_cast_fu_1033_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_319_cast_fu_1095_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_327_cast_fu_1183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_307_cast_fu_3189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_assign_1_6_fu_2958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_343_fu_3222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_assign_1_5_fu_2928_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_4_fu_2898_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_3_fu_2868_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_2_fu_2838_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_1_fu_2808_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_fu_2778_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_7_fu_2988_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal co_13_fu_717_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_op_fu_751_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_776_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_787_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl2_cast_fu_783_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl3_cast_fu_794_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_264_fu_798_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_mid_fu_765_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond14_mid_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_265_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_13_fu_825_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_178_mid2_cast_fu_852_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_292_cast_fu_804_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_872_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_879_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_176_cast_fu_892_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_267_fu_886_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_268_fu_895_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_276_fu_963_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_277_fu_975_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl6_cast_fu_971_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_cast_fu_983_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_278_fu_987_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_310_cast_fu_993_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_279_fu_997_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_344_fu_1002_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl4_cast_fu_1006_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl5_cast_fu_1014_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_280_fu_1022_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_281_fu_1028_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal newIndex5_fu_1050_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_282_fu_1060_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_283_fu_1072_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl12_cast_fu_1068_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl13_cast_fu_1080_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_284_fu_1084_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_285_fu_1090_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_286_fu_1107_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_287_fu_1119_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl10_cast_fu_1115_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl11_cast_fu_1127_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_288_fu_1131_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_322_cast_fu_1137_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_289_fu_1141_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_345_fu_1146_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl8_cast_fu_1150_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl9_cast_fu_1158_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_290_fu_1166_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_fu_1200_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP2_V_fu_1197_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_1_fu_1217_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_1_fu_1217_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_2_fu_1234_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_2_fu_1234_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_3_fu_1251_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_3_fu_1251_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_4_fu_1268_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_4_fu_1268_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_5_fu_1285_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_5_fu_1285_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_6_fu_1302_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_6_fu_1302_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_7_fu_1319_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_7_fu_1319_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_183_fu_1333_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_199_cast_fu_1340_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_8_fu_1357_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_184_fu_1367_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_348_fu_1370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_185_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_1_fu_1414_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_245_1_cast_fu_1421_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_1_fu_1438_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_1_fu_1448_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_353_fu_1451_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_1_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_2_fu_1495_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_245_2_cast_fu_1502_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_2_fu_1519_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_2_fu_1529_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_358_fu_1532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_2_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_3_fu_1576_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_245_3_cast_fu_1583_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_3_fu_1600_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_3_fu_1610_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_363_fu_1613_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_3_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_4_fu_1657_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_245_4_cast_fu_1664_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_4_fu_1681_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_4_fu_1691_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_368_fu_1694_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_4_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_5_fu_1738_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_245_5_cast_fu_1745_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_5_fu_1762_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_5_fu_1772_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_373_fu_1775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_5_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_6_fu_1819_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_245_6_cast_fu_1826_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_6_fu_1843_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_6_fu_1853_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_378_fu_1856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_6_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_7_fu_1900_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_245_7_cast_fu_1907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_59_7_fu_1924_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_7_fu_1934_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_383_fu_1937_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_7_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_350_fu_1981_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_fu_2005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1998_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_2016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_demorgan_fu_2055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_2061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_fu_2078_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_1_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_1_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_2095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_1_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_2113_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_demorgan_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_360_fu_2175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_2_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_2_fu_2205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_2192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_2_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_2210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_demorgan_fu_2249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_fu_2272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_3_fu_2296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_3_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_2289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_3_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_3_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_2307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_demorgan_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_2352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_2335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_370_fu_2369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_4_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_4_fu_2399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_4_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_4_fu_2422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_4_fu_2404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_demorgan_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_2449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_fu_2473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_375_fu_2466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_5_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_5_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_2483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_5_fu_2513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_5_fu_2519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_demorgan_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_2529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_380_fu_2563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_6_fu_2587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_6_fu_2593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_2580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_6_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_6_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_demorgan_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_385_fu_2660_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_7_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_7_fu_2690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_2677_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_7_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_7_fu_2713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_demorgan_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_fu_2761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_fu_2766_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_102_fu_2772_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_1_fu_2791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_1_fu_2796_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_1_103_fu_2802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_2_fu_2821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_2_fu_2826_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_2_104_fu_2832_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_fu_2847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_3_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_3_fu_2856_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_3_105_fu_2862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_4_fu_2881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_4_fu_2886_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_4_106_fu_2892_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp12_fu_2907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_5_fu_2911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_5_fu_2916_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_5_107_fu_2922_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp14_fu_2937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_6_fu_2941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_6_fu_2946_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_6_108_fu_2952_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp16_fu_2967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_7_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_60_mux_7_fu_2976_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_60_7_109_fu_2982_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal co_15_fu_3009_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten21_op_fu_3043_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_269_fu_3064_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_270_fu_3075_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl16_cast_fu_3071_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl17_cast_fu_3082_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_271_fu_3086_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond6_fu_3101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_6_fu_3096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h5_mid_fu_3057_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_mid_fu_3107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_272_fu_3119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_3_fu_3113_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_181_mid2_cast_fu_3140_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_301_cast_fu_3092_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl14_cast_fu_3160_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl15_cast_fu_3167_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_178_cast_fu_3180_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_274_fu_3174_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_275_fu_3183_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_180_fu_3201_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component ShuffleNetV2_mux_jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    ShuffleNetV2_mux_jbC_x_U290 : component ShuffleNetV2_mux_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => buffer1_1_96_4x4_p_V_8_q0,
        din2 => buffer1_1_96_4x4_p_V_1_q0,
        din3 => buffer1_1_96_4x4_p_V_2_q0,
        din4 => buffer1_1_96_4x4_p_V_3_q0,
        din5 => buffer1_1_96_4x4_p_V_4_q0,
        din6 => buffer1_1_96_4x4_p_V_5_q0,
        din7 => buffer1_1_96_4x4_p_V_6_q0,
        din8 => buffer1_1_96_4x4_p_V_7_q0,
        din9 => ap_reg_pp1_iter2_tmp_341_reg_4127,
        dout => tmp_180_fu_3201_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state15 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ci_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = exitcond5_fu_1044_p2))) then 
                ci_reg_626 <= ci_3_reg_3332;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond3_fu_927_p2))) then 
                ci_reg_626 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    co3_reg_637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond4_fu_947_p2))) then 
                co3_reg_637 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                co3_reg_637 <= co_15_7_reg_3400;
            end if; 
        end if;
    end process;

    co4_reg_659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then 
                co4_reg_659 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten9_reg_4106) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
                co4_reg_659 <= arrayNo_mid2_v_reg_4122;
            end if; 
        end if;
    end process;

    co_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten7_reg_3230 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                co_reg_556 <= tmp_mid2_v_reg_3246;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_556 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    h1_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                h1_reg_602 <= ap_const_lv3_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond3_fu_927_p2 = ap_const_lv1_1))) then 
                h1_reg_602 <= h_4_fu_941_p2;
            end if; 
        end if;
    end process;

    h5_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then 
                h5_reg_681 <= ap_const_lv3_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_4106) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                h5_reg_681 <= tmp_181_mid2_reg_4148;
            end if; 
        end if;
    end process;

    h_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten7_reg_3230 = ap_const_lv1_0))) then 
                h_reg_578 <= tmp_178_mid2_reg_3272;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_reg_578 <= ap_const_lv3_1;
            end if; 
        end if;
    end process;

    indvar_flatten7_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten7_fu_705_p2 = ap_const_lv1_0))) then 
                indvar_flatten7_reg_545 <= indvar_flatten_next7_fu_711_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten7_reg_545 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    indvar_flatten8_reg_648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then 
                indvar_flatten8_reg_648 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten9_fu_2997_p2))) then 
                indvar_flatten8_reg_648 <= indvar_flatten_next9_fu_3003_p2;
            end if; 
        end if;
    end process;

    indvar_flatten9_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then 
                indvar_flatten9_reg_670 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten9_fu_2997_p2))) then 
                indvar_flatten9_reg_670 <= indvar_flatten_next8_fu_3049_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten7_fu_705_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_567 <= indvar_flatten_next_fu_757_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_567 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    w2_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond2_fu_913_p2))) then 
                w2_reg_614 <= ap_const_lv3_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond4_fu_947_p2))) then 
                w2_reg_614 <= w_14_fu_1038_p2;
            end if; 
        end if;
    end process;

    w6_reg_693_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then 
                w6_reg_693 <= ap_const_lv3_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_4106) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                w6_reg_693 <= w_15_reg_4163;
            end if; 
        end if;
    end process;

    w_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten7_reg_3230 = ap_const_lv1_0))) then 
                w_reg_590 <= w_13_reg_3292;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w_reg_590 <= ap_const_lv3_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten7_reg_3230 <= exitcond_flatten7_reg_3230;
                ap_reg_pp0_iter1_tmp_339_reg_3252 <= tmp_339_reg_3252;
                exitcond_flatten7_reg_3230 <= exitcond_flatten7_fu_705_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_exitcond_flatten9_reg_4106 <= exitcond_flatten9_reg_4106;
                ap_reg_pp1_iter1_tmp_341_reg_4127 <= tmp_341_reg_4127;
                exitcond_flatten9_reg_4106 <= exitcond_flatten9_fu_2997_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp1_iter2_tmp_341_reg_4127 <= ap_reg_pp1_iter1_tmp_341_reg_4127;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten9_fu_2997_p2))) then
                arrayNo_mid2_v_reg_4122 <= arrayNo_mid2_v_fu_3021_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                brmerge40_demorgan_i_10_reg_4091 <= brmerge40_demorgan_i_10_fu_2729_p2;
                brmerge40_demorgan_i_11_reg_3941 <= brmerge40_demorgan_i_11_fu_2147_p2;
                brmerge40_demorgan_i_5_reg_3966 <= brmerge40_demorgan_i_5_fu_2244_p2;
                brmerge40_demorgan_i_6_reg_3991 <= brmerge40_demorgan_i_6_fu_2341_p2;
                brmerge40_demorgan_i_7_reg_4016 <= brmerge40_demorgan_i_7_fu_2438_p2;
                brmerge40_demorgan_i_8_reg_4041 <= brmerge40_demorgan_i_8_fu_2535_p2;
                brmerge40_demorgan_i_9_reg_4066 <= brmerge40_demorgan_i_9_fu_2632_p2;
                brmerge40_demorgan_i_reg_3916 <= brmerge40_demorgan_i_fu_2050_p2;
                brmerge_i_i_i_1_reg_3951 <= brmerge_i_i_i_1_fu_2169_p2;
                brmerge_i_i_i_2_reg_3976 <= brmerge_i_i_i_2_fu_2266_p2;
                brmerge_i_i_i_3_reg_4001 <= brmerge_i_i_i_3_fu_2363_p2;
                brmerge_i_i_i_4_reg_4026 <= brmerge_i_i_i_4_fu_2460_p2;
                brmerge_i_i_i_5_reg_4051 <= brmerge_i_i_i_5_fu_2557_p2;
                brmerge_i_i_i_6_reg_4076 <= brmerge_i_i_i_6_fu_2654_p2;
                brmerge_i_i_i_7_reg_4101 <= brmerge_i_i_i_7_fu_2751_p2;
                brmerge_i_i_i_reg_3926 <= brmerge_i_i_i_fu_2072_p2;
                p_38_i_i_1_reg_3931 <= p_38_i_i_1_fu_2120_p2;
                p_38_i_i_2_reg_3956 <= p_38_i_i_2_fu_2217_p2;
                p_38_i_i_3_reg_3981 <= p_38_i_i_3_fu_2314_p2;
                p_38_i_i_4_reg_4006 <= p_38_i_i_4_fu_2411_p2;
                p_38_i_i_5_reg_4031 <= p_38_i_i_5_fu_2508_p2;
                p_38_i_i_6_reg_4056 <= p_38_i_i_6_fu_2605_p2;
                p_38_i_i_7_reg_4081 <= p_38_i_i_7_fu_2702_p2;
                p_38_i_i_reg_3906 <= p_38_i_i_fu_2023_p2;
                tmp_188_reg_3911 <= tmp_188_fu_2039_p2;
                tmp_258_1_reg_3936 <= tmp_258_1_fu_2136_p2;
                tmp_258_2_reg_3961 <= tmp_258_2_fu_2233_p2;
                tmp_258_3_reg_3986 <= tmp_258_3_fu_2330_p2;
                tmp_258_4_reg_4011 <= tmp_258_4_fu_2427_p2;
                tmp_258_5_reg_4036 <= tmp_258_5_fu_2524_p2;
                tmp_258_6_reg_4061 <= tmp_258_6_fu_2621_p2;
                tmp_258_7_reg_4086 <= tmp_258_7_fu_2718_p2;
                underflow_1_reg_3946 <= underflow_1_fu_2164_p2;
                underflow_2_reg_3971 <= underflow_2_fu_2261_p2;
                underflow_3_reg_3996 <= underflow_3_fu_2358_p2;
                underflow_4_reg_4021 <= underflow_4_fu_2455_p2;
                underflow_5_reg_4046 <= underflow_5_fu_2552_p2;
                underflow_6_reg_4071 <= underflow_6_fu_2649_p2;
                underflow_7_reg_4096 <= underflow_7_fu_2746_p2;
                underflow_reg_3921 <= underflow_fu_2067_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                buffer1_1_96_4x4_p_V_23_reg_3405 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_24_reg_3410 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_25_reg_3415 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_26_reg_3420 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_27_reg_3425 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_28_reg_3430 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_29_reg_3435 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_30_reg_3440 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
                input_V_load_reg_3450 <= input_V_q0;
                weight_0_V_load_reg_3445 <= weight_0_V_q0;
                weight_1_V_load_reg_3455 <= weight_1_V_q0;
                weight_2_V_load_reg_3460 <= weight_2_V_q0;
                weight_3_V_load_reg_3465 <= weight_3_V_q0;
                weight_4_V_load_reg_3470 <= weight_4_V_q0;
                weight_5_V_load_reg_3475 <= weight_5_V_q0;
                weight_6_V_load_reg_3480 <= weight_6_V_q0;
                weight_7_V_load_reg_3485 <= weight_7_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                buffer1_1_96_4x4_p_V_31_reg_3495 <= buffer1_1_96_4x4_p_V_8_q0;
                buffer1_1_96_4x4_p_V_32_reg_3510 <= buffer1_1_96_4x4_p_V_1_q0;
                buffer1_1_96_4x4_p_V_33_reg_3525 <= buffer1_1_96_4x4_p_V_2_q0;
                buffer1_1_96_4x4_p_V_34_reg_3540 <= buffer1_1_96_4x4_p_V_3_q0;
                buffer1_1_96_4x4_p_V_35_reg_3555 <= buffer1_1_96_4x4_p_V_4_q0;
                buffer1_1_96_4x4_p_V_36_reg_3570 <= buffer1_1_96_4x4_p_V_5_q0;
                buffer1_1_96_4x4_p_V_37_reg_3585 <= buffer1_1_96_4x4_p_V_6_q0;
                buffer1_1_96_4x4_p_V_38_reg_3600 <= buffer1_1_96_4x4_p_V_7_q0;
                p_Val2_57_1_reg_3505 <= p_Val2_57_1_fu_1217_p2;
                p_Val2_57_2_reg_3520 <= p_Val2_57_2_fu_1234_p2;
                p_Val2_57_3_reg_3535 <= p_Val2_57_3_fu_1251_p2;
                p_Val2_57_4_reg_3550 <= p_Val2_57_4_fu_1268_p2;
                p_Val2_57_5_reg_3565 <= p_Val2_57_5_fu_1285_p2;
                p_Val2_57_6_reg_3580 <= p_Val2_57_6_fu_1302_p2;
                p_Val2_57_7_reg_3595 <= p_Val2_57_7_fu_1319_p2;
                p_Val2_s_reg_3490 <= p_Val2_s_fu_1200_p2;
                tmp_347_reg_3500 <= p_Val2_s_fu_1200_p2(5 downto 5);
                tmp_352_reg_3515 <= p_Val2_57_1_fu_1217_p2(5 downto 5);
                tmp_357_reg_3530 <= p_Val2_57_2_fu_1234_p2(5 downto 5);
                tmp_362_reg_3545 <= p_Val2_57_3_fu_1251_p2(5 downto 5);
                tmp_367_reg_3560 <= p_Val2_57_4_fu_1268_p2(5 downto 5);
                tmp_372_reg_3575 <= p_Val2_57_5_fu_1285_p2(5 downto 5);
                tmp_377_reg_3590 <= p_Val2_57_6_fu_1302_p2(5 downto 5);
                tmp_382_reg_3605 <= p_Val2_57_7_fu_1319_p2(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_4106))) then
                buffer1_1_96_4x4_p_V_39_reg_4168 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_40_reg_4174 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_41_reg_4180 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_42_reg_4186 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_43_reg_4192 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_44_reg_4198 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_45_reg_4204 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
                buffer1_1_96_4x4_p_V_46_reg_4210 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                carry_9_1_reg_3671 <= carry_9_1_fu_1479_p2;
                carry_9_2_reg_3708 <= carry_9_2_fu_1560_p2;
                carry_9_3_reg_3745 <= carry_9_3_fu_1641_p2;
                carry_9_4_reg_3782 <= carry_9_4_fu_1722_p2;
                carry_9_5_reg_3819 <= carry_9_5_fu_1803_p2;
                carry_9_6_reg_3856 <= carry_9_6_fu_1884_p2;
                carry_9_7_reg_3893 <= carry_9_7_fu_1965_p2;
                carry_9_reg_3634 <= carry_9_fu_1398_p2;
                p_Val2_58_1_reg_3647 <= p_Val2_58_1_fu_1425_p2;
                p_Val2_58_2_reg_3684 <= p_Val2_58_2_fu_1506_p2;
                p_Val2_58_3_reg_3721 <= p_Val2_58_3_fu_1587_p2;
                p_Val2_58_4_reg_3758 <= p_Val2_58_4_fu_1668_p2;
                p_Val2_58_5_reg_3795 <= p_Val2_58_5_fu_1749_p2;
                p_Val2_58_6_reg_3832 <= p_Val2_58_6_fu_1830_p2;
                p_Val2_58_7_reg_3869 <= p_Val2_58_7_fu_1911_p2;
                p_Val2_60_1_reg_3659 <= p_Val2_60_1_fu_1459_p2;
                p_Val2_60_2_reg_3696 <= p_Val2_60_2_fu_1540_p2;
                p_Val2_60_3_reg_3733 <= p_Val2_60_3_fu_1621_p2;
                p_Val2_60_4_reg_3770 <= p_Val2_60_4_fu_1702_p2;
                p_Val2_60_5_reg_3807 <= p_Val2_60_5_fu_1783_p2;
                p_Val2_60_6_reg_3844 <= p_Val2_60_6_fu_1864_p2;
                p_Val2_60_7_reg_3881 <= p_Val2_60_7_fu_1945_p2;
                p_Val2_7_reg_3610 <= p_Val2_7_fu_1344_p2;
                p_Val2_9_reg_3622 <= p_Val2_9_fu_1378_p2;
                tmp_186_reg_3641 <= p_Val2_7_fu_1344_p2(15 downto 14);
                tmp_189_reg_3678 <= p_Val2_58_1_fu_1425_p2(15 downto 14);
                tmp_190_reg_3715 <= p_Val2_58_2_fu_1506_p2(15 downto 14);
                tmp_191_reg_3752 <= p_Val2_58_3_fu_1587_p2(15 downto 14);
                tmp_192_reg_3789 <= p_Val2_58_4_fu_1668_p2(15 downto 14);
                tmp_193_reg_3826 <= p_Val2_58_5_fu_1749_p2(15 downto 14);
                tmp_194_reg_3863 <= p_Val2_58_6_fu_1830_p2(15 downto 14);
                tmp_195_reg_3900 <= p_Val2_58_7_fu_1911_p2(15 downto 14);
                tmp_346_reg_3615 <= p_Val2_7_fu_1344_p2(15 downto 15);
                tmp_349_reg_3628 <= p_Val2_9_fu_1378_p2(7 downto 7);
                tmp_351_reg_3652 <= p_Val2_58_1_fu_1425_p2(15 downto 15);
                tmp_354_reg_3665 <= p_Val2_60_1_fu_1459_p2(7 downto 7);
                tmp_356_reg_3689 <= p_Val2_58_2_fu_1506_p2(15 downto 15);
                tmp_359_reg_3702 <= p_Val2_60_2_fu_1540_p2(7 downto 7);
                tmp_361_reg_3726 <= p_Val2_58_3_fu_1587_p2(15 downto 15);
                tmp_364_reg_3739 <= p_Val2_60_3_fu_1621_p2(7 downto 7);
                tmp_366_reg_3763 <= p_Val2_58_4_fu_1668_p2(15 downto 15);
                tmp_369_reg_3776 <= p_Val2_60_4_fu_1702_p2(7 downto 7);
                tmp_371_reg_3800 <= p_Val2_58_5_fu_1749_p2(15 downto 15);
                tmp_374_reg_3813 <= p_Val2_60_5_fu_1783_p2(7 downto 7);
                tmp_376_reg_3837 <= p_Val2_58_6_fu_1830_p2(15 downto 15);
                tmp_379_reg_3850 <= p_Val2_60_6_fu_1864_p2(7 downto 7);
                tmp_381_reg_3874 <= p_Val2_58_7_fu_1911_p2(15 downto 15);
                tmp_384_reg_3887 <= p_Val2_60_7_fu_1945_p2(7 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ci_3_reg_3332 <= ci_3_fu_953_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = exitcond5_fu_1044_p2))) then
                co_15_7_reg_3400 <= co_15_7_fu_1177_p2;
                tmp_291_reg_3395 <= tmp_291_fu_1172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten9_fu_2997_p2))) then
                exitcond_flatten4_reg_4115 <= exitcond_flatten4_fu_3015_p2;
                newIndex4_mid2_v_reg_4132 <= arrayNo_mid2_v_fu_3021_p3(6 downto 3);
                tmp_341_reg_4127 <= tmp_341_fu_3029_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten7_fu_705_p2 = ap_const_lv1_0))) then
                exitcond_flatten_reg_3239 <= exitcond_flatten_fu_723_p2;
                newIndex2_mid2_v_reg_3256 <= tmp_mid2_v_fu_729_p3(6 downto 3);
                tmp_339_reg_3252 <= tmp_339_fu_737_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond4_fu_947_p2))) then
                input_V_addr_reg_3342 <= tmp_315_cast_fu_1033_p1(12 - 1 downto 0);
                    tmp_182_cast_reg_3337(6 downto 0) <= tmp_182_cast_fu_959_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten7_reg_3230 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                tmp_178_mid2_reg_3272 <= tmp_178_mid2_fu_844_p3;
                w_13_reg_3292 <= w_13_fu_866_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond3_fu_927_p2))) then
                    tmp_179_cast1_reg_3314(2 downto 0) <= tmp_179_cast1_fu_933_p1(2 downto 0);
                    tmp_179_cast_reg_3319(2 downto 0) <= tmp_179_cast_fu_937_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten9_reg_4106) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then
                tmp_181_mid2_reg_4148 <= tmp_181_mid2_fu_3132_p3;
                w_15_reg_4163 <= w_15_fu_3154_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten7_reg_3230 = ap_const_lv1_0))) then
                tmp_266_reg_3277 <= tmp_266_fu_856_p2;
                tmp_340_reg_3282 <= tmp_340_fu_862_p1;
                w_mid2_reg_3267 <= w_mid2_fu_836_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten9_reg_4106))) then
                tmp_273_reg_4153 <= tmp_273_fu_3144_p2;
                tmp_342_reg_4158 <= tmp_342_fu_3150_p1;
                w6_mid2_reg_4143 <= w6_mid2_fu_3124_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond2_fu_913_p2))) then
                    tmp_cast3_reg_3301(2 downto 0) <= tmp_cast3_fu_919_p1(2 downto 0);
                    tmp_cast_reg_3306(2 downto 0) <= tmp_cast_fu_923_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten7_fu_705_p2 = ap_const_lv1_0))) then
                tmp_mid2_v_reg_3246 <= tmp_mid2_v_fu_729_p3;
            end if;
        end if;
    end process;
    tmp_cast3_reg_3301(8 downto 3) <= "000000";
    tmp_cast_reg_3306(11 downto 3) <= "000000000";
    tmp_179_cast1_reg_3314(9 downto 3) <= "0000000";
    tmp_179_cast_reg_3319(12 downto 3) <= "0000000000";
    tmp_182_cast_reg_3337(11 downto 7) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, exitcond_flatten7_fu_705_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond2_fu_913_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, exitcond3_fu_927_p2, ap_CS_fsm_state8, exitcond4_fu_947_p2, ap_CS_fsm_state9, exitcond5_fu_1044_p2, exitcond_flatten9_fu_2997_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0_flag00011011, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011011, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten7_fu_705_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten7_fu_705_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond2_fu_913_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond3_fu_927_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond4_fu_947_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = exitcond5_fu_1044_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten9_fu_2997_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten9_fu_2997_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
        OP2_V_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_V_load_reg_3450),16));

    Range1_all_ones_1_fu_2085_p2 <= "1" when (tmp_189_reg_3678 = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_2182_p2 <= "1" when (tmp_190_reg_3715 = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_2279_p2 <= "1" when (tmp_191_reg_3752 = ap_const_lv2_3) else "0";
    Range1_all_ones_4_fu_2376_p2 <= "1" when (tmp_192_reg_3789 = ap_const_lv2_3) else "0";
    Range1_all_ones_5_fu_2473_p2 <= "1" when (tmp_193_reg_3826 = ap_const_lv2_3) else "0";
    Range1_all_ones_6_fu_2570_p2 <= "1" when (tmp_194_reg_3863 = ap_const_lv2_3) else "0";
    Range1_all_ones_7_fu_2667_p2 <= "1" when (tmp_195_reg_3900 = ap_const_lv2_3) else "0";
    Range1_all_ones_fu_1988_p2 <= "1" when (tmp_186_reg_3641 = ap_const_lv2_3) else "0";
    Range1_all_zeros_1_fu_2090_p2 <= "1" when (tmp_189_reg_3678 = ap_const_lv2_0) else "0";
    Range1_all_zeros_2_fu_2187_p2 <= "1" when (tmp_190_reg_3715 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_2284_p2 <= "1" when (tmp_191_reg_3752 = ap_const_lv2_0) else "0";
    Range1_all_zeros_4_fu_2381_p2 <= "1" when (tmp_192_reg_3789 = ap_const_lv2_0) else "0";
    Range1_all_zeros_5_fu_2478_p2 <= "1" when (tmp_193_reg_3826 = ap_const_lv2_0) else "0";
    Range1_all_zeros_6_fu_2575_p2 <= "1" when (tmp_194_reg_3863 = ap_const_lv2_0) else "0";
    Range1_all_zeros_7_fu_2672_p2 <= "1" when (tmp_195_reg_3900 = ap_const_lv2_0) else "0";
    Range1_all_zeros_fu_1993_p2 <= "1" when (tmp_186_reg_3641 = ap_const_lv2_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(11);
    ap_CS_fsm_state19 <= ap_CS_fsm(13);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten7_fu_705_p2)
    begin
        if ((exitcond_flatten7_fu_705_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state15_assign_proc : process(exitcond_flatten9_fu_2997_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_flatten9_fu_2997_p2)) then 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2) and (ap_const_logic_0 = ap_enable_reg_pp1_iter3))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arrayNo_mid2_v_fu_3021_p3 <= 
        co_15_fu_3009_p2 when (exitcond_flatten4_fu_3015_p2(0) = '1') else 
        co4_phi_fu_663_p4;
    bias_V_address0 <= tmp_mid2_fu_772_p1(7 - 1 downto 0);

    bias_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge40_demorgan_i_10_fu_2729_p2 <= (tmp_384_reg_3887 and deleted_ones_7_fu_2695_p3);
    brmerge40_demorgan_i_11_fu_2147_p2 <= (tmp_354_reg_3665 and deleted_ones_1_fu_2113_p3);
    brmerge40_demorgan_i_5_fu_2244_p2 <= (tmp_359_reg_3702 and deleted_ones_2_fu_2210_p3);
    brmerge40_demorgan_i_6_fu_2341_p2 <= (tmp_364_reg_3739 and deleted_ones_3_fu_2307_p3);
    brmerge40_demorgan_i_7_fu_2438_p2 <= (tmp_369_reg_3776 and deleted_ones_4_fu_2404_p3);
    brmerge40_demorgan_i_8_fu_2535_p2 <= (tmp_374_reg_3813 and deleted_ones_5_fu_2501_p3);
    brmerge40_demorgan_i_9_fu_2632_p2 <= (tmp_379_reg_3850 and deleted_ones_6_fu_2598_p3);
    brmerge40_demorgan_i_fu_2050_p2 <= (tmp_349_reg_3628 and deleted_ones_fu_2016_p3);
    brmerge_i_i_1_fu_2131_p2 <= (tmp_354_reg_3665 or p_not_i_i_1_fu_2125_p2);
    brmerge_i_i_2_fu_2228_p2 <= (tmp_359_reg_3702 or p_not_i_i_2_fu_2222_p2);
    brmerge_i_i_3_fu_2325_p2 <= (tmp_364_reg_3739 or p_not_i_i_3_fu_2319_p2);
    brmerge_i_i_4_fu_2422_p2 <= (tmp_369_reg_3776 or p_not_i_i_4_fu_2416_p2);
    brmerge_i_i_5_fu_2519_p2 <= (tmp_374_reg_3813 or p_not_i_i_5_fu_2513_p2);
    brmerge_i_i_6_fu_2616_p2 <= (tmp_379_reg_3850 or p_not_i_i_6_fu_2610_p2);
    brmerge_i_i_7_fu_2713_p2 <= (tmp_384_reg_3887 or p_not_i_i_7_fu_2707_p2);
    brmerge_i_i_fu_2034_p2 <= (tmp_349_reg_3628 or p_not_i_i_fu_2028_p2);
    brmerge_i_i_i_1_fu_2169_p2 <= (underflow_1_fu_2164_p2 or overflow_1_fu_2141_p2);
    brmerge_i_i_i_2_fu_2266_p2 <= (underflow_2_fu_2261_p2 or overflow_2_fu_2238_p2);
    brmerge_i_i_i_3_fu_2363_p2 <= (underflow_3_fu_2358_p2 or overflow_3_fu_2335_p2);
    brmerge_i_i_i_4_fu_2460_p2 <= (underflow_4_fu_2455_p2 or overflow_4_fu_2432_p2);
    brmerge_i_i_i_5_fu_2557_p2 <= (underflow_5_fu_2552_p2 or overflow_5_fu_2529_p2);
    brmerge_i_i_i_6_fu_2654_p2 <= (underflow_6_fu_2649_p2 or overflow_6_fu_2626_p2);
    brmerge_i_i_i_7_fu_2751_p2 <= (underflow_7_fu_2746_p2 or overflow_7_fu_2723_p2);
    brmerge_i_i_i_fu_2072_p2 <= (underflow_fu_2067_p2 or overflow_fu_2044_p2);

    buffer1_1_96_4x4_p_V_1_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_96_4x4_p_V_24_reg_3410, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_1_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_1_address0 <= buffer1_1_96_4x4_p_V_24_reg_3410;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_1_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_1_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_1_address1 <= buffer1_1_96_4x4_p_V_40_reg_4174;

    buffer1_1_96_4x4_p_V_1_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_1_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_1_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_1_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_1_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_1_fu_2808_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_1_d0 <= this_assign_1_1_fu_2808_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_1_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_1_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_1_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_1_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_1)))) then 
            buffer1_1_96_4x4_p_V_1_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_1_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_1))) then 
            buffer1_1_96_4x4_p_V_1_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_2_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_96_4x4_p_V_30_reg_3440, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_2_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_2_address0 <= buffer1_1_96_4x4_p_V_30_reg_3440;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_2_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_2_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_2_address1 <= buffer1_1_96_4x4_p_V_46_reg_4210;

    buffer1_1_96_4x4_p_V_2_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_2_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_2_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_2_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_2_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_2_fu_2838_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_2_d0 <= this_assign_1_2_fu_2838_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_2_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_2_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_2_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_2)))) then 
            buffer1_1_96_4x4_p_V_2_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_2_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_2))) then 
            buffer1_1_96_4x4_p_V_2_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_3_address0_assign_proc : process(buffer1_1_96_4x4_p_V_23_reg_3405, ap_CS_fsm_state10, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_3_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_3_address0 <= buffer1_1_96_4x4_p_V_23_reg_3405;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_3_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_3_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_3_address1 <= buffer1_1_96_4x4_p_V_39_reg_4168;

    buffer1_1_96_4x4_p_V_3_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_3_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_3_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_3_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_3_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_3_fu_2868_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_3_d0 <= this_assign_1_3_fu_2868_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_3_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_3_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_3_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_3_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_3)))) then 
            buffer1_1_96_4x4_p_V_3_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_3_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_3))) then 
            buffer1_1_96_4x4_p_V_3_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_4_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_96_4x4_p_V_25_reg_3415, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_4_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_4_address0 <= buffer1_1_96_4x4_p_V_25_reg_3415;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_4_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_4_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_4_address1 <= buffer1_1_96_4x4_p_V_41_reg_4180;

    buffer1_1_96_4x4_p_V_4_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_4_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_4_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_4_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_4_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_4_fu_2898_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_4_d0 <= this_assign_1_4_fu_2898_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_4_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_4_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_4_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_4_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_4)))) then 
            buffer1_1_96_4x4_p_V_4_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_4_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_4))) then 
            buffer1_1_96_4x4_p_V_4_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_5_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_96_4x4_p_V_27_reg_3425, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_5_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_5_address0 <= buffer1_1_96_4x4_p_V_27_reg_3425;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_5_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_5_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_5_address1 <= buffer1_1_96_4x4_p_V_43_reg_4192;

    buffer1_1_96_4x4_p_V_5_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_5_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_5_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_5_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_5_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_5_fu_2928_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_5_d0 <= this_assign_1_5_fu_2928_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_5_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_5_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_5_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_5_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_5)))) then 
            buffer1_1_96_4x4_p_V_5_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_5_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_5))) then 
            buffer1_1_96_4x4_p_V_5_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_6_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_96_4x4_p_V_28_reg_3430, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_6_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_6_address0 <= buffer1_1_96_4x4_p_V_28_reg_3430;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_6_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_6_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_6_address1 <= buffer1_1_96_4x4_p_V_44_reg_4198;

    buffer1_1_96_4x4_p_V_6_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_6_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_6_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_6_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_6_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_6_fu_2958_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_6_d0 <= this_assign_1_6_fu_2958_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_6_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_6_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_6_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_6_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_6)))) then 
            buffer1_1_96_4x4_p_V_6_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_6_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_6))) then 
            buffer1_1_96_4x4_p_V_6_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_7_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_96_4x4_p_V_26_reg_3420, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_7_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_7_address0 <= buffer1_1_96_4x4_p_V_26_reg_3420;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_7_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_7_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_7_address1 <= buffer1_1_96_4x4_p_V_42_reg_4186;

    buffer1_1_96_4x4_p_V_7_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_7_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_7_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_7_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_7_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_7_fu_2988_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_7_d0 <= this_assign_1_7_fu_2988_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_7_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_7_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_7_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_7_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_7)))) then 
            buffer1_1_96_4x4_p_V_7_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_7_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_7))) then 
            buffer1_1_96_4x4_p_V_7_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_8_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_96_4x4_p_V_29_reg_3435, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_298_cast_fu_901_p1, tmp_327_cast_fu_1183_p1, tmp_307_cast_fu_3189_p1)
    begin
        if (((ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            buffer1_1_96_4x4_p_V_8_address0 <= tmp_307_cast_fu_3189_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_8_address0 <= buffer1_1_96_4x4_p_V_29_reg_3435;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_96_4x4_p_V_8_address0 <= tmp_327_cast_fu_1183_p1(9 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_8_address0 <= tmp_298_cast_fu_901_p1(9 - 1 downto 0);
        else 
            buffer1_1_96_4x4_p_V_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_8_address1 <= buffer1_1_96_4x4_p_V_45_reg_4204;

    buffer1_1_96_4x4_p_V_8_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_96_4x4_p_V_8_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_8_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_96_4x4_p_V_8_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_8_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_fu_2778_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_96_4x4_p_V_8_d0 <= this_assign_1_fu_2778_p3;
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            buffer1_1_96_4x4_p_V_8_d0 <= bias_V_q0;
        else 
            buffer1_1_96_4x4_p_V_8_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_96_4x4_p_V_8_d1 <= ap_const_lv8_0;

    buffer1_1_96_4x4_p_V_8_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_tmp_339_reg_3252, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_tmp_339_reg_3252 = ap_const_lv3_0)))) then 
            buffer1_1_96_4x4_p_V_8_we0 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_96_4x4_p_V_8_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_341_reg_4127, ap_enable_reg_pp1_iter3, tmp_343_fu_3222_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_343_fu_3222_p3) and (ap_reg_pp1_iter2_tmp_341_reg_4127 = ap_const_lv3_0))) then 
            buffer1_1_96_4x4_p_V_8_we1 <= ap_const_logic_1;
        else 
            buffer1_1_96_4x4_p_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    carry_9_1_fu_1479_p2 <= (tmp_353_fu_1451_p3 and tmp_253_1_fu_1473_p2);
    carry_9_2_fu_1560_p2 <= (tmp_358_fu_1532_p3 and tmp_253_2_fu_1554_p2);
    carry_9_3_fu_1641_p2 <= (tmp_363_fu_1613_p3 and tmp_253_3_fu_1635_p2);
    carry_9_4_fu_1722_p2 <= (tmp_368_fu_1694_p3 and tmp_253_4_fu_1716_p2);
    carry_9_5_fu_1803_p2 <= (tmp_373_fu_1775_p3 and tmp_253_5_fu_1797_p2);
    carry_9_6_fu_1884_p2 <= (tmp_378_fu_1856_p3 and tmp_253_6_fu_1878_p2);
    carry_9_7_fu_1965_p2 <= (tmp_383_fu_1937_p3 and tmp_253_7_fu_1959_p2);
    carry_9_fu_1398_p2 <= (tmp_348_fu_1370_p3 and tmp_185_fu_1392_p2);
    ci_3_fu_953_p2 <= std_logic_vector(unsigned(ci_reg_626) + unsigned(ap_const_lv7_1));

    co4_phi_fu_663_p4_assign_proc : process(co4_reg_659, exitcond_flatten9_reg_4106, ap_CS_fsm_pp1_stage0, arrayNo_mid2_v_reg_4122, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = exitcond_flatten9_reg_4106) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            co4_phi_fu_663_p4 <= arrayNo_mid2_v_reg_4122;
        else 
            co4_phi_fu_663_p4 <= co4_reg_659;
        end if; 
    end process;

    co_13_fu_717_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(co_phi_fu_560_p4));
    co_15_7_fu_1177_p2 <= std_logic_vector(unsigned(ap_const_lv7_8) + unsigned(co3_reg_637));
    co_15_fu_3009_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(co4_phi_fu_663_p4));

    co_phi_fu_560_p4_assign_proc : process(co_reg_556, exitcond_flatten7_reg_3230, ap_CS_fsm_pp0_stage0, tmp_mid2_v_reg_3246, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten7_reg_3230 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            co_phi_fu_560_p4 <= tmp_mid2_v_reg_3246;
        else 
            co_phi_fu_560_p4 <= co_reg_556;
        end if; 
    end process;

    deleted_ones_1_fu_2113_p3 <= 
        p_41_i_i_1_fu_2108_p2 when (carry_9_1_reg_3671(0) = '1') else 
        Range1_all_ones_1_fu_2085_p2;
    deleted_ones_2_fu_2210_p3 <= 
        p_41_i_i_2_fu_2205_p2 when (carry_9_2_reg_3708(0) = '1') else 
        Range1_all_ones_2_fu_2182_p2;
    deleted_ones_3_fu_2307_p3 <= 
        p_41_i_i_3_fu_2302_p2 when (carry_9_3_reg_3745(0) = '1') else 
        Range1_all_ones_3_fu_2279_p2;
    deleted_ones_4_fu_2404_p3 <= 
        p_41_i_i_4_fu_2399_p2 when (carry_9_4_reg_3782(0) = '1') else 
        Range1_all_ones_4_fu_2376_p2;
    deleted_ones_5_fu_2501_p3 <= 
        p_41_i_i_5_fu_2496_p2 when (carry_9_5_reg_3819(0) = '1') else 
        Range1_all_ones_5_fu_2473_p2;
    deleted_ones_6_fu_2598_p3 <= 
        p_41_i_i_6_fu_2593_p2 when (carry_9_6_reg_3856(0) = '1') else 
        Range1_all_ones_6_fu_2570_p2;
    deleted_ones_7_fu_2695_p3 <= 
        p_41_i_i_7_fu_2690_p2 when (carry_9_7_reg_3893(0) = '1') else 
        Range1_all_ones_7_fu_2667_p2;
    deleted_ones_fu_2016_p3 <= 
        p_41_i_i_fu_2011_p2 when (carry_9_reg_3634(0) = '1') else 
        Range1_all_ones_fu_1988_p2;
    deleted_zeros_1_fu_2095_p3 <= 
        Range1_all_ones_1_fu_2085_p2 when (carry_9_1_reg_3671(0) = '1') else 
        Range1_all_zeros_1_fu_2090_p2;
    deleted_zeros_2_fu_2192_p3 <= 
        Range1_all_ones_2_fu_2182_p2 when (carry_9_2_reg_3708(0) = '1') else 
        Range1_all_zeros_2_fu_2187_p2;
    deleted_zeros_3_fu_2289_p3 <= 
        Range1_all_ones_3_fu_2279_p2 when (carry_9_3_reg_3745(0) = '1') else 
        Range1_all_zeros_3_fu_2284_p2;
    deleted_zeros_4_fu_2386_p3 <= 
        Range1_all_ones_4_fu_2376_p2 when (carry_9_4_reg_3782(0) = '1') else 
        Range1_all_zeros_4_fu_2381_p2;
    deleted_zeros_5_fu_2483_p3 <= 
        Range1_all_ones_5_fu_2473_p2 when (carry_9_5_reg_3819(0) = '1') else 
        Range1_all_zeros_5_fu_2478_p2;
    deleted_zeros_6_fu_2580_p3 <= 
        Range1_all_ones_6_fu_2570_p2 when (carry_9_6_reg_3856(0) = '1') else 
        Range1_all_zeros_6_fu_2575_p2;
    deleted_zeros_7_fu_2677_p3 <= 
        Range1_all_ones_7_fu_2667_p2 when (carry_9_7_reg_3893(0) = '1') else 
        Range1_all_zeros_7_fu_2672_p2;
    deleted_zeros_fu_1998_p3 <= 
        Range1_all_ones_fu_1988_p2 when (carry_9_reg_3634(0) = '1') else 
        Range1_all_zeros_fu_1993_p2;
    exitcond14_mid_fu_819_p2 <= (exitcond_fu_813_p2 and not_exitcond_flatten_fu_808_p2);
    exitcond2_fu_913_p2 <= "1" when (h1_reg_602 = ap_const_lv3_5) else "0";
    exitcond3_fu_927_p2 <= "1" when (w2_reg_614 = ap_const_lv3_5) else "0";
    exitcond4_fu_947_p2 <= "1" when (ci_reg_626 = ap_const_lv7_60) else "0";
    exitcond5_fu_1044_p2 <= "1" when (co3_reg_637 = ap_const_lv7_60) else "0";
    exitcond6_fu_3101_p2 <= "1" when (w6_phi_fu_697_p4 = ap_const_lv3_5) else "0";
    exitcond_flatten4_fu_3015_p2 <= "1" when (indvar_flatten9_reg_670 = ap_const_lv6_10) else "0";
    exitcond_flatten7_fu_705_p2 <= "1" when (indvar_flatten7_reg_545 = ap_const_lv11_600) else "0";
    exitcond_flatten9_fu_2997_p2 <= "1" when (indvar_flatten8_reg_648 = ap_const_lv11_600) else "0";
    exitcond_flatten_fu_723_p2 <= "1" when (indvar_flatten_reg_567 = ap_const_lv6_10) else "0";
    exitcond_fu_813_p2 <= "1" when (w_phi_fu_594_p4 = ap_const_lv3_5) else "0";
    exitcond_mid_fu_3107_p2 <= (exitcond6_fu_3101_p2 and not_exitcond_flatten_6_fu_3096_p2);
    h5_mid_fu_3057_p3 <= 
        ap_const_lv3_1 when (exitcond_flatten4_reg_4115(0) = '1') else 
        h5_phi_fu_685_p4;

    h5_phi_fu_685_p4_assign_proc : process(h5_reg_681, ap_reg_pp1_iter1_exitcond_flatten9_reg_4106, tmp_181_mid2_reg_4148, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_4106) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            h5_phi_fu_685_p4 <= tmp_181_mid2_reg_4148;
        else 
            h5_phi_fu_685_p4 <= h5_reg_681;
        end if; 
    end process;

    h_13_fu_825_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(h_mid_fu_765_p3));
    h_3_fu_3113_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(h5_mid_fu_3057_p3));
    h_4_fu_941_p2 <= std_logic_vector(unsigned(h1_reg_602) + unsigned(ap_const_lv3_1));
    h_mid_fu_765_p3 <= 
        ap_const_lv3_1 when (exitcond_flatten_reg_3239(0) = '1') else 
        h_phi_fu_582_p4;

    h_phi_fu_582_p4_assign_proc : process(h_reg_578, ap_reg_pp0_iter1_exitcond_flatten7_reg_3230, tmp_178_mid2_reg_3272, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten7_reg_3230 = ap_const_lv1_0))) then 
            h_phi_fu_582_p4 <= tmp_178_mid2_reg_3272;
        else 
            h_phi_fu_582_p4 <= h_reg_578;
        end if; 
    end process;

    indvar_flatten21_op_fu_3043_p2 <= std_logic_vector(unsigned(indvar_flatten9_reg_670) + unsigned(ap_const_lv6_1));
    indvar_flatten_next7_fu_711_p2 <= std_logic_vector(unsigned(indvar_flatten7_reg_545) + unsigned(ap_const_lv11_1));
    indvar_flatten_next8_fu_3049_p3 <= 
        ap_const_lv6_1 when (exitcond_flatten4_fu_3015_p2(0) = '1') else 
        indvar_flatten21_op_fu_3043_p2;
    indvar_flatten_next9_fu_3003_p2 <= std_logic_vector(unsigned(indvar_flatten8_reg_648) + unsigned(ap_const_lv11_1));
    indvar_flatten_next_fu_757_p3 <= 
        ap_const_lv6_1 when (exitcond_flatten_fu_723_p2(0) = '1') else 
        indvar_flatten_op_fu_751_p2;
    indvar_flatten_op_fu_751_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_567) + unsigned(ap_const_lv6_1));
    input_V_address0 <= input_V_addr_reg_3342;

    input_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    newIndex5_fu_1050_p4 <= co3_reg_637(6 downto 3);
    not_exitcond_flatten_6_fu_3096_p2 <= (exitcond_flatten4_reg_4115 xor ap_const_lv1_1);
    not_exitcond_flatten_fu_808_p2 <= (exitcond_flatten_reg_3239 xor ap_const_lv1_1);
    overflow_1_fu_2141_p2 <= (brmerge_i_i_1_fu_2131_p2 and tmp_258_1_fu_2136_p2);
    overflow_2_fu_2238_p2 <= (brmerge_i_i_2_fu_2228_p2 and tmp_258_2_fu_2233_p2);
    overflow_3_fu_2335_p2 <= (brmerge_i_i_3_fu_2325_p2 and tmp_258_3_fu_2330_p2);
    overflow_4_fu_2432_p2 <= (brmerge_i_i_4_fu_2422_p2 and tmp_258_4_fu_2427_p2);
    overflow_5_fu_2529_p2 <= (brmerge_i_i_5_fu_2519_p2 and tmp_258_5_fu_2524_p2);
    overflow_6_fu_2626_p2 <= (brmerge_i_i_6_fu_2616_p2 and tmp_258_6_fu_2621_p2);
    overflow_7_fu_2723_p2 <= (brmerge_i_i_7_fu_2713_p2 and tmp_258_7_fu_2718_p2);
    overflow_fu_2044_p2 <= (brmerge_i_i_fu_2034_p2 and tmp_188_fu_2039_p2);
    p_38_i_i_1_fu_2120_p2 <= (carry_9_1_reg_3671 and Range1_all_ones_1_fu_2085_p2);
    p_38_i_i_2_fu_2217_p2 <= (carry_9_2_reg_3708 and Range1_all_ones_2_fu_2182_p2);
    p_38_i_i_3_fu_2314_p2 <= (carry_9_3_reg_3745 and Range1_all_ones_3_fu_2279_p2);
    p_38_i_i_4_fu_2411_p2 <= (carry_9_4_reg_3782 and Range1_all_ones_4_fu_2376_p2);
    p_38_i_i_5_fu_2508_p2 <= (carry_9_5_reg_3819 and Range1_all_ones_5_fu_2473_p2);
    p_38_i_i_6_fu_2605_p2 <= (carry_9_6_reg_3856 and Range1_all_ones_6_fu_2570_p2);
    p_38_i_i_7_fu_2702_p2 <= (carry_9_7_reg_3893 and Range1_all_ones_7_fu_2667_p2);
    p_38_i_i_fu_2023_p2 <= (carry_9_reg_3634 and Range1_all_ones_fu_1988_p2);
    p_41_i_i_1_fu_2108_p2 <= (tmp_351_reg_3652 and tmp_256_1_fu_2102_p2);
    p_41_i_i_2_fu_2205_p2 <= (tmp_356_reg_3689 and tmp_256_2_fu_2199_p2);
    p_41_i_i_3_fu_2302_p2 <= (tmp_361_reg_3726 and tmp_256_3_fu_2296_p2);
    p_41_i_i_4_fu_2399_p2 <= (tmp_366_reg_3763 and tmp_256_4_fu_2393_p2);
    p_41_i_i_5_fu_2496_p2 <= (tmp_371_reg_3800 and tmp_256_5_fu_2490_p2);
    p_41_i_i_6_fu_2593_p2 <= (tmp_376_reg_3837 and tmp_256_6_fu_2587_p2);
    p_41_i_i_7_fu_2690_p2 <= (tmp_381_reg_3874 and tmp_256_7_fu_2684_p2);
    p_41_i_i_fu_2011_p2 <= (tmp_346_reg_3615 and tmp_187_fu_2005_p2);
    p_Val2_57_1_fu_1217_p0 <= weight_1_V_load_reg_3455;
    p_Val2_57_1_fu_1217_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_57_1_fu_1217_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_57_1_fu_1217_p0) * signed(p_Val2_57_1_fu_1217_p1))), 16));
    p_Val2_57_2_fu_1234_p0 <= weight_2_V_load_reg_3460;
    p_Val2_57_2_fu_1234_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_57_2_fu_1234_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_57_2_fu_1234_p0) * signed(p_Val2_57_2_fu_1234_p1))), 16));
    p_Val2_57_3_fu_1251_p0 <= weight_3_V_load_reg_3465;
    p_Val2_57_3_fu_1251_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_57_3_fu_1251_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_57_3_fu_1251_p0) * signed(p_Val2_57_3_fu_1251_p1))), 16));
    p_Val2_57_4_fu_1268_p0 <= weight_4_V_load_reg_3470;
    p_Val2_57_4_fu_1268_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_57_4_fu_1268_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_57_4_fu_1268_p0) * signed(p_Val2_57_4_fu_1268_p1))), 16));
    p_Val2_57_5_fu_1285_p0 <= weight_5_V_load_reg_3475;
    p_Val2_57_5_fu_1285_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_57_5_fu_1285_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_57_5_fu_1285_p0) * signed(p_Val2_57_5_fu_1285_p1))), 16));
    p_Val2_57_6_fu_1302_p0 <= weight_6_V_load_reg_3480;
    p_Val2_57_6_fu_1302_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_57_6_fu_1302_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_57_6_fu_1302_p0) * signed(p_Val2_57_6_fu_1302_p1))), 16));
    p_Val2_57_7_fu_1319_p0 <= weight_7_V_load_reg_3485;
    p_Val2_57_7_fu_1319_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_57_7_fu_1319_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_57_7_fu_1319_p0) * signed(p_Val2_57_7_fu_1319_p1))), 16));
    p_Val2_58_1_fu_1425_p2 <= std_logic_vector(signed(tmp_245_1_cast_fu_1421_p1) + signed(p_Val2_57_1_reg_3505));
    p_Val2_58_2_fu_1506_p2 <= std_logic_vector(signed(tmp_245_2_cast_fu_1502_p1) + signed(p_Val2_57_2_reg_3520));
    p_Val2_58_3_fu_1587_p2 <= std_logic_vector(signed(tmp_245_3_cast_fu_1583_p1) + signed(p_Val2_57_3_reg_3535));
    p_Val2_58_4_fu_1668_p2 <= std_logic_vector(signed(tmp_245_4_cast_fu_1664_p1) + signed(p_Val2_57_4_reg_3550));
    p_Val2_58_5_fu_1749_p2 <= std_logic_vector(signed(tmp_245_5_cast_fu_1745_p1) + signed(p_Val2_57_5_reg_3565));
    p_Val2_58_6_fu_1830_p2 <= std_logic_vector(signed(tmp_245_6_cast_fu_1826_p1) + signed(p_Val2_57_6_reg_3580));
    p_Val2_58_7_fu_1911_p2 <= std_logic_vector(signed(tmp_245_7_cast_fu_1907_p1) + signed(p_Val2_57_7_reg_3595));
    p_Val2_59_1_fu_1438_p4 <= p_Val2_58_1_fu_1425_p2(13 downto 6);
    p_Val2_59_2_fu_1519_p4 <= p_Val2_58_2_fu_1506_p2(13 downto 6);
    p_Val2_59_3_fu_1600_p4 <= p_Val2_58_3_fu_1587_p2(13 downto 6);
    p_Val2_59_4_fu_1681_p4 <= p_Val2_58_4_fu_1668_p2(13 downto 6);
    p_Val2_59_5_fu_1762_p4 <= p_Val2_58_5_fu_1749_p2(13 downto 6);
    p_Val2_59_6_fu_1843_p4 <= p_Val2_58_6_fu_1830_p2(13 downto 6);
    p_Val2_59_7_fu_1924_p4 <= p_Val2_58_7_fu_1911_p2(13 downto 6);
    p_Val2_60_1_103_fu_2802_p3 <= 
        ap_const_lv8_80 when (underflow_1_reg_3946(0) = '1') else 
        p_Val2_60_1_reg_3659;
    p_Val2_60_1_fu_1459_p2 <= std_logic_vector(unsigned(p_Val2_59_1_fu_1438_p4) + unsigned(tmp_249_1_fu_1448_p1));
    p_Val2_60_2_104_fu_2832_p3 <= 
        ap_const_lv8_80 when (underflow_2_reg_3971(0) = '1') else 
        p_Val2_60_2_reg_3696;
    p_Val2_60_2_fu_1540_p2 <= std_logic_vector(unsigned(p_Val2_59_2_fu_1519_p4) + unsigned(tmp_249_2_fu_1529_p1));
    p_Val2_60_3_105_fu_2862_p3 <= 
        ap_const_lv8_80 when (underflow_3_reg_3996(0) = '1') else 
        p_Val2_60_3_reg_3733;
    p_Val2_60_3_fu_1621_p2 <= std_logic_vector(unsigned(p_Val2_59_3_fu_1600_p4) + unsigned(tmp_249_3_fu_1610_p1));
    p_Val2_60_4_106_fu_2892_p3 <= 
        ap_const_lv8_80 when (underflow_4_reg_4021(0) = '1') else 
        p_Val2_60_4_reg_3770;
    p_Val2_60_4_fu_1702_p2 <= std_logic_vector(unsigned(p_Val2_59_4_fu_1681_p4) + unsigned(tmp_249_4_fu_1691_p1));
    p_Val2_60_5_107_fu_2922_p3 <= 
        ap_const_lv8_80 when (underflow_5_reg_4046(0) = '1') else 
        p_Val2_60_5_reg_3807;
    p_Val2_60_5_fu_1783_p2 <= std_logic_vector(unsigned(p_Val2_59_5_fu_1762_p4) + unsigned(tmp_249_5_fu_1772_p1));
    p_Val2_60_6_108_fu_2952_p3 <= 
        ap_const_lv8_80 when (underflow_6_reg_4071(0) = '1') else 
        p_Val2_60_6_reg_3844;
    p_Val2_60_6_fu_1864_p2 <= std_logic_vector(unsigned(p_Val2_59_6_fu_1843_p4) + unsigned(tmp_249_6_fu_1853_p1));
    p_Val2_60_7_109_fu_2982_p3 <= 
        ap_const_lv8_80 when (underflow_7_reg_4096(0) = '1') else 
        p_Val2_60_7_reg_3881;
    p_Val2_60_7_fu_1945_p2 <= std_logic_vector(unsigned(p_Val2_59_7_fu_1924_p4) + unsigned(tmp_249_7_fu_1934_p1));
    p_Val2_60_mux_1_fu_2796_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_1_reg_3951(0) = '1') else 
        p_Val2_60_1_reg_3659;
    p_Val2_60_mux_2_fu_2826_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_2_reg_3976(0) = '1') else 
        p_Val2_60_2_reg_3696;
    p_Val2_60_mux_3_fu_2856_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_3_reg_4001(0) = '1') else 
        p_Val2_60_3_reg_3733;
    p_Val2_60_mux_4_fu_2886_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_4_reg_4026(0) = '1') else 
        p_Val2_60_4_reg_3770;
    p_Val2_60_mux_5_fu_2916_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_5_reg_4051(0) = '1') else 
        p_Val2_60_5_reg_3807;
    p_Val2_60_mux_6_fu_2946_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_6_reg_4076(0) = '1') else 
        p_Val2_60_6_reg_3844;
    p_Val2_60_mux_7_fu_2976_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_7_reg_4101(0) = '1') else 
        p_Val2_60_7_reg_3881;
    p_Val2_60_mux_fu_2766_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_reg_3926(0) = '1') else 
        p_Val2_9_reg_3622;
    p_Val2_7_fu_1344_p2 <= std_logic_vector(signed(tmp_199_cast_fu_1340_p1) + signed(p_Val2_s_reg_3490));
    p_Val2_8_fu_1357_p4 <= p_Val2_7_fu_1344_p2(13 downto 6);
    p_Val2_9_fu_1378_p2 <= std_logic_vector(unsigned(p_Val2_8_fu_1357_p4) + unsigned(tmp_184_fu_1367_p1));
    p_Val2_s_102_fu_2772_p3 <= 
        ap_const_lv8_80 when (underflow_reg_3921(0) = '1') else 
        p_Val2_9_reg_3622;
    p_Val2_s_fu_1200_p0 <= weight_0_V_load_reg_3445;
    p_Val2_s_fu_1200_p1 <= OP2_V_fu_1197_p1(8 - 1 downto 0);
    p_Val2_s_fu_1200_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_s_fu_1200_p0) * signed(p_Val2_s_fu_1200_p1))), 16));
    p_not_i_i_1_fu_2125_p2 <= (deleted_zeros_1_fu_2095_p3 xor ap_const_lv1_1);
    p_not_i_i_2_fu_2222_p2 <= (deleted_zeros_2_fu_2192_p3 xor ap_const_lv1_1);
    p_not_i_i_3_fu_2319_p2 <= (deleted_zeros_3_fu_2289_p3 xor ap_const_lv1_1);
    p_not_i_i_4_fu_2416_p2 <= (deleted_zeros_4_fu_2386_p3 xor ap_const_lv1_1);
    p_not_i_i_5_fu_2513_p2 <= (deleted_zeros_5_fu_2483_p3 xor ap_const_lv1_1);
    p_not_i_i_6_fu_2610_p2 <= (deleted_zeros_6_fu_2580_p3 xor ap_const_lv1_1);
    p_not_i_i_7_fu_2707_p2 <= (deleted_zeros_7_fu_2677_p3 xor ap_const_lv1_1);
    p_not_i_i_fu_2028_p2 <= (deleted_zeros_fu_1998_p3 xor ap_const_lv1_1);
    p_shl10_cast_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_286_fu_1107_p3),8));
    p_shl11_cast_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_287_fu_1119_p3),8));
    p_shl12_cast_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_282_fu_1060_p3),12));
    p_shl13_cast_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_283_fu_1072_p3),12));
    p_shl14_cast_fu_3160_p3 <= (tmp_342_reg_4158 & ap_const_lv3_0);
    p_shl15_cast_fu_3167_p3 <= (tmp_273_reg_4153 & ap_const_lv1_0);
    p_shl16_cast_fu_3071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_269_fu_3064_p3),8));
    p_shl17_cast_fu_3082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_270_fu_3075_p3),8));
    p_shl1_cast_fu_879_p3 <= (tmp_266_reg_3277 & ap_const_lv1_0);
    p_shl2_cast_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_776_p3),8));
    p_shl3_cast_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_787_p3),8));
    p_shl4_cast_fu_1006_p3 <= (tmp_344_fu_1002_p1 & ap_const_lv3_0);
    p_shl5_cast_fu_1014_p3 <= (tmp_279_fu_997_p2 & ap_const_lv1_0);
    p_shl6_cast_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_276_fu_963_p3),11));
    p_shl7_cast_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_277_fu_975_p3),11));
    p_shl8_cast_fu_1150_p3 <= (tmp_345_fu_1146_p1 & ap_const_lv3_0);
    p_shl9_cast_fu_1158_p3 <= (tmp_289_fu_1141_p2 & ap_const_lv1_0);
    p_shl_cast_fu_872_p3 <= (tmp_340_reg_3282 & ap_const_lv3_0);
    this_assign_1_1_fu_2808_p3 <= 
        p_Val2_60_mux_1_fu_2796_p3 when (underflow_not_1_fu_2791_p2(0) = '1') else 
        p_Val2_60_1_103_fu_2802_p3;
    this_assign_1_2_fu_2838_p3 <= 
        p_Val2_60_mux_2_fu_2826_p3 when (underflow_not_2_fu_2821_p2(0) = '1') else 
        p_Val2_60_2_104_fu_2832_p3;
    this_assign_1_3_fu_2868_p3 <= 
        p_Val2_60_mux_3_fu_2856_p3 when (underflow_not_3_fu_2851_p2(0) = '1') else 
        p_Val2_60_3_105_fu_2862_p3;
    this_assign_1_4_fu_2898_p3 <= 
        p_Val2_60_mux_4_fu_2886_p3 when (underflow_not_4_fu_2881_p2(0) = '1') else 
        p_Val2_60_4_106_fu_2892_p3;
    this_assign_1_5_fu_2928_p3 <= 
        p_Val2_60_mux_5_fu_2916_p3 when (underflow_not_5_fu_2911_p2(0) = '1') else 
        p_Val2_60_5_107_fu_2922_p3;
    this_assign_1_6_fu_2958_p3 <= 
        p_Val2_60_mux_6_fu_2946_p3 when (underflow_not_6_fu_2941_p2(0) = '1') else 
        p_Val2_60_6_108_fu_2952_p3;
    this_assign_1_7_fu_2988_p3 <= 
        p_Val2_60_mux_7_fu_2976_p3 when (underflow_not_7_fu_2971_p2(0) = '1') else 
        p_Val2_60_7_109_fu_2982_p3;
    this_assign_1_fu_2778_p3 <= 
        p_Val2_60_mux_fu_2766_p3 when (underflow_not_fu_2761_p2(0) = '1') else 
        p_Val2_s_102_fu_2772_p3;
    tmp10_fu_2877_p2 <= (brmerge40_demorgan_i_7_reg_4016 or tmp_258_4_reg_4011);
    tmp11_demorgan_fu_2540_p2 <= (p_38_i_i_5_fu_2508_p2 or brmerge40_demorgan_i_8_fu_2535_p2);
    tmp11_fu_2546_p2 <= (tmp11_demorgan_fu_2540_p2 xor ap_const_lv1_1);
    tmp12_fu_2907_p2 <= (brmerge40_demorgan_i_8_reg_4041 or tmp_258_5_reg_4036);
    tmp13_demorgan_fu_2637_p2 <= (p_38_i_i_6_fu_2605_p2 or brmerge40_demorgan_i_9_fu_2632_p2);
    tmp13_fu_2643_p2 <= (tmp13_demorgan_fu_2637_p2 xor ap_const_lv1_1);
    tmp14_fu_2937_p2 <= (brmerge40_demorgan_i_9_reg_4066 or tmp_258_6_reg_4061);
    tmp15_demorgan_fu_2734_p2 <= (p_38_i_i_7_fu_2702_p2 or brmerge40_demorgan_i_10_fu_2729_p2);
    tmp15_fu_2740_p2 <= (tmp15_demorgan_fu_2734_p2 xor ap_const_lv1_1);
    tmp16_fu_2967_p2 <= (brmerge40_demorgan_i_10_reg_4091 or tmp_258_7_reg_4086);
    tmp1_demorgan_fu_2055_p2 <= (p_38_i_i_fu_2023_p2 or brmerge40_demorgan_i_fu_2050_p2);
    tmp1_fu_2061_p2 <= (tmp1_demorgan_fu_2055_p2 xor ap_const_lv1_1);
    tmp2_fu_2757_p2 <= (brmerge40_demorgan_i_reg_3916 or tmp_188_reg_3911);
    tmp3_demorgan_fu_2152_p2 <= (p_38_i_i_1_fu_2120_p2 or brmerge40_demorgan_i_11_fu_2147_p2);
    tmp3_fu_2158_p2 <= (tmp3_demorgan_fu_2152_p2 xor ap_const_lv1_1);
    tmp4_fu_2787_p2 <= (brmerge40_demorgan_i_11_reg_3941 or tmp_258_1_reg_3936);
    tmp5_demorgan_fu_2249_p2 <= (p_38_i_i_2_fu_2217_p2 or brmerge40_demorgan_i_5_fu_2244_p2);
    tmp5_fu_2255_p2 <= (tmp5_demorgan_fu_2249_p2 xor ap_const_lv1_1);
    tmp6_fu_2817_p2 <= (brmerge40_demorgan_i_5_reg_3966 or tmp_258_2_reg_3961);
    tmp7_demorgan_fu_2346_p2 <= (p_38_i_i_3_fu_2314_p2 or brmerge40_demorgan_i_6_fu_2341_p2);
    tmp7_fu_2352_p2 <= (tmp7_demorgan_fu_2346_p2 xor ap_const_lv1_1);
    tmp8_fu_2847_p2 <= (brmerge40_demorgan_i_6_reg_3991 or tmp_258_3_reg_3986);
    tmp9_demorgan_fu_2443_p2 <= (p_38_i_i_4_fu_2411_p2 or brmerge40_demorgan_i_7_fu_2438_p2);
    tmp9_fu_2449_p2 <= (tmp9_demorgan_fu_2443_p2 xor ap_const_lv1_1);
    tmp_176_cast_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_mid2_reg_3267),10));
    tmp_178_cast_fu_3180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w6_mid2_reg_4143),10));
    tmp_178_mid2_cast_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_178_mid2_fu_844_p3),9));
    tmp_178_mid2_fu_844_p3 <= 
        h_13_fu_825_p2 when (exitcond14_mid_fu_819_p2(0) = '1') else 
        h_mid_fu_765_p3;
    tmp_179_cast1_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_614),10));
    tmp_179_cast_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_614),13));
    tmp_181_mid2_cast_fu_3140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_181_mid2_fu_3132_p3),9));
    tmp_181_mid2_fu_3132_p3 <= 
        h_3_fu_3113_p2 when (exitcond_mid_fu_3107_p2(0) = '1') else 
        h5_mid_fu_3057_p3;
    tmp_182_cast_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_626),12));
    tmp_183_fu_1333_p3 <= (buffer1_1_96_4x4_p_V_31_reg_3495 & ap_const_lv6_0);
    tmp_184_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_347_reg_3500),8));
    tmp_185_fu_1392_p2 <= (tmp_349_fu_1384_p3 xor ap_const_lv1_1);
    tmp_187_fu_2005_p2 <= (tmp_350_fu_1981_p3 xor ap_const_lv1_1);
    tmp_188_fu_2039_p2 <= (tmp_346_reg_3615 xor ap_const_lv1_1);
        tmp_199_cast_fu_1340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_183_fu_1333_p3),16));

        tmp_245_1_cast_fu_1421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_245_1_fu_1414_p3),16));

    tmp_245_1_fu_1414_p3 <= (buffer1_1_96_4x4_p_V_32_reg_3510 & ap_const_lv6_0);
        tmp_245_2_cast_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_245_2_fu_1495_p3),16));

    tmp_245_2_fu_1495_p3 <= (buffer1_1_96_4x4_p_V_33_reg_3525 & ap_const_lv6_0);
        tmp_245_3_cast_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_245_3_fu_1576_p3),16));

    tmp_245_3_fu_1576_p3 <= (buffer1_1_96_4x4_p_V_34_reg_3540 & ap_const_lv6_0);
        tmp_245_4_cast_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_245_4_fu_1657_p3),16));

    tmp_245_4_fu_1657_p3 <= (buffer1_1_96_4x4_p_V_35_reg_3555 & ap_const_lv6_0);
        tmp_245_5_cast_fu_1745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_245_5_fu_1738_p3),16));

    tmp_245_5_fu_1738_p3 <= (buffer1_1_96_4x4_p_V_36_reg_3570 & ap_const_lv6_0);
        tmp_245_6_cast_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_245_6_fu_1819_p3),16));

    tmp_245_6_fu_1819_p3 <= (buffer1_1_96_4x4_p_V_37_reg_3585 & ap_const_lv6_0);
        tmp_245_7_cast_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_245_7_fu_1900_p3),16));

    tmp_245_7_fu_1900_p3 <= (buffer1_1_96_4x4_p_V_38_reg_3600 & ap_const_lv6_0);
    tmp_249_1_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_352_reg_3515),8));
    tmp_249_2_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_357_reg_3530),8));
    tmp_249_3_fu_1610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_362_reg_3545),8));
    tmp_249_4_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_367_reg_3560),8));
    tmp_249_5_fu_1772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_372_reg_3575),8));
    tmp_249_6_fu_1853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_377_reg_3590),8));
    tmp_249_7_fu_1934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_382_reg_3605),8));
    tmp_253_1_fu_1473_p2 <= (tmp_354_fu_1465_p3 xor ap_const_lv1_1);
    tmp_253_2_fu_1554_p2 <= (tmp_359_fu_1546_p3 xor ap_const_lv1_1);
    tmp_253_3_fu_1635_p2 <= (tmp_364_fu_1627_p3 xor ap_const_lv1_1);
    tmp_253_4_fu_1716_p2 <= (tmp_369_fu_1708_p3 xor ap_const_lv1_1);
    tmp_253_5_fu_1797_p2 <= (tmp_374_fu_1789_p3 xor ap_const_lv1_1);
    tmp_253_6_fu_1878_p2 <= (tmp_379_fu_1870_p3 xor ap_const_lv1_1);
    tmp_253_7_fu_1959_p2 <= (tmp_384_fu_1951_p3 xor ap_const_lv1_1);
    tmp_256_1_fu_2102_p2 <= (tmp_355_fu_2078_p3 xor ap_const_lv1_1);
    tmp_256_2_fu_2199_p2 <= (tmp_360_fu_2175_p3 xor ap_const_lv1_1);
    tmp_256_3_fu_2296_p2 <= (tmp_365_fu_2272_p3 xor ap_const_lv1_1);
    tmp_256_4_fu_2393_p2 <= (tmp_370_fu_2369_p3 xor ap_const_lv1_1);
    tmp_256_5_fu_2490_p2 <= (tmp_375_fu_2466_p3 xor ap_const_lv1_1);
    tmp_256_6_fu_2587_p2 <= (tmp_380_fu_2563_p3 xor ap_const_lv1_1);
    tmp_256_7_fu_2684_p2 <= (tmp_385_fu_2660_p3 xor ap_const_lv1_1);
    tmp_258_1_fu_2136_p2 <= (tmp_351_reg_3652 xor ap_const_lv1_1);
    tmp_258_2_fu_2233_p2 <= (tmp_356_reg_3689 xor ap_const_lv1_1);
    tmp_258_3_fu_2330_p2 <= (tmp_361_reg_3726 xor ap_const_lv1_1);
    tmp_258_4_fu_2427_p2 <= (tmp_366_reg_3763 xor ap_const_lv1_1);
    tmp_258_5_fu_2524_p2 <= (tmp_371_reg_3800 xor ap_const_lv1_1);
    tmp_258_6_fu_2621_p2 <= (tmp_376_reg_3837 xor ap_const_lv1_1);
    tmp_258_7_fu_2718_p2 <= (tmp_381_reg_3874 xor ap_const_lv1_1);
    tmp_264_fu_798_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_783_p1) - unsigned(p_shl3_cast_fu_794_p1));
    tmp_265_fu_831_p2 <= (exitcond14_mid_fu_819_p2 or exitcond_flatten_reg_3239);
    tmp_266_fu_856_p2 <= std_logic_vector(unsigned(tmp_178_mid2_cast_fu_852_p1) + unsigned(tmp_292_cast_fu_804_p1));
    tmp_267_fu_886_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_872_p3) - unsigned(p_shl1_cast_fu_879_p3));
    tmp_268_fu_895_p2 <= std_logic_vector(unsigned(tmp_176_cast_fu_892_p1) + unsigned(tmp_267_fu_886_p2));
    tmp_269_fu_3064_p3 <= (newIndex4_mid2_v_reg_4132 & ap_const_lv3_0);
    tmp_270_fu_3075_p3 <= (newIndex4_mid2_v_reg_4132 & ap_const_lv1_0);
    tmp_271_fu_3086_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_3071_p1) - unsigned(p_shl17_cast_fu_3082_p1));
    tmp_272_fu_3119_p2 <= (exitcond_mid_fu_3107_p2 or exitcond_flatten4_reg_4115);
    tmp_273_fu_3144_p2 <= std_logic_vector(unsigned(tmp_181_mid2_cast_fu_3140_p1) + unsigned(tmp_301_cast_fu_3092_p1));
    tmp_274_fu_3174_p2 <= std_logic_vector(unsigned(p_shl14_cast_fu_3160_p3) - unsigned(p_shl15_cast_fu_3167_p3));
    tmp_275_fu_3183_p2 <= std_logic_vector(unsigned(tmp_178_cast_fu_3180_p1) + unsigned(tmp_274_fu_3174_p2));
    tmp_276_fu_963_p3 <= (ci_reg_626 & ap_const_lv3_0);
    tmp_277_fu_975_p3 <= (ci_reg_626 & ap_const_lv1_0);
    tmp_278_fu_987_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_971_p1) - unsigned(p_shl7_cast_fu_983_p1));
    tmp_279_fu_997_p2 <= std_logic_vector(unsigned(tmp_cast_reg_3306) + unsigned(tmp_310_cast_fu_993_p1));
    tmp_280_fu_1022_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_1006_p3) - unsigned(p_shl5_cast_fu_1014_p3));
    tmp_281_fu_1028_p2 <= std_logic_vector(unsigned(tmp_179_cast_reg_3319) + unsigned(tmp_280_fu_1022_p2));
    tmp_282_fu_1060_p3 <= (newIndex5_fu_1050_p4 & ap_const_lv7_0);
    tmp_283_fu_1072_p3 <= (newIndex5_fu_1050_p4 & ap_const_lv5_0);
    tmp_284_fu_1084_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1068_p1) - unsigned(p_shl13_cast_fu_1080_p1));
    tmp_285_fu_1090_p2 <= std_logic_vector(unsigned(tmp_182_cast_reg_3337) + unsigned(tmp_284_fu_1084_p2));
    tmp_286_fu_1107_p3 <= (newIndex5_fu_1050_p4 & ap_const_lv3_0);
    tmp_287_fu_1119_p3 <= (newIndex5_fu_1050_p4 & ap_const_lv1_0);
    tmp_288_fu_1131_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_1115_p1) - unsigned(p_shl11_cast_fu_1127_p1));
    tmp_289_fu_1141_p2 <= std_logic_vector(unsigned(tmp_cast3_reg_3301) + unsigned(tmp_322_cast_fu_1137_p1));
    tmp_290_fu_1166_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_1150_p3) - unsigned(p_shl9_cast_fu_1158_p3));
    tmp_291_fu_1172_p2 <= std_logic_vector(unsigned(tmp_179_cast1_reg_3314) + unsigned(tmp_290_fu_1166_p2));
        tmp_292_cast_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_264_fu_798_p2),9));

    tmp_298_cast_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_268_fu_895_p2),64));
        tmp_301_cast_fu_3092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_271_fu_3086_p2),9));

    tmp_307_cast_fu_3189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_275_fu_3183_p2),64));
        tmp_310_cast_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_278_fu_987_p2),12));

    tmp_315_cast_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_281_fu_1028_p2),64));
        tmp_319_cast_fu_1095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_285_fu_1090_p2),64));

        tmp_322_cast_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_288_fu_1131_p2),9));

    tmp_327_cast_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_291_reg_3395),64));
    tmp_339_fu_737_p1 <= tmp_mid2_v_fu_729_p3(3 - 1 downto 0);
    tmp_340_fu_862_p1 <= tmp_266_fu_856_p2(7 - 1 downto 0);
    tmp_341_fu_3029_p1 <= arrayNo_mid2_v_fu_3021_p3(3 - 1 downto 0);
    tmp_342_fu_3150_p1 <= tmp_273_fu_3144_p2(7 - 1 downto 0);
    tmp_343_fu_3222_p3 <= tmp_180_fu_3201_p10(7 downto 7);
    tmp_344_fu_1002_p1 <= tmp_279_fu_997_p2(10 - 1 downto 0);
    tmp_345_fu_1146_p1 <= tmp_289_fu_1141_p2(7 - 1 downto 0);
    tmp_348_fu_1370_p3 <= p_Val2_7_fu_1344_p2(13 downto 13);
    tmp_349_fu_1384_p3 <= p_Val2_9_fu_1378_p2(7 downto 7);
    tmp_350_fu_1981_p3 <= p_Val2_7_reg_3610(14 downto 14);
    tmp_353_fu_1451_p3 <= p_Val2_58_1_fu_1425_p2(13 downto 13);
    tmp_354_fu_1465_p3 <= p_Val2_60_1_fu_1459_p2(7 downto 7);
    tmp_355_fu_2078_p3 <= p_Val2_58_1_reg_3647(14 downto 14);
    tmp_358_fu_1532_p3 <= p_Val2_58_2_fu_1506_p2(13 downto 13);
    tmp_359_fu_1546_p3 <= p_Val2_60_2_fu_1540_p2(7 downto 7);
    tmp_360_fu_2175_p3 <= p_Val2_58_2_reg_3684(14 downto 14);
    tmp_363_fu_1613_p3 <= p_Val2_58_3_fu_1587_p2(13 downto 13);
    tmp_364_fu_1627_p3 <= p_Val2_60_3_fu_1621_p2(7 downto 7);
    tmp_365_fu_2272_p3 <= p_Val2_58_3_reg_3721(14 downto 14);
    tmp_368_fu_1694_p3 <= p_Val2_58_4_fu_1668_p2(13 downto 13);
    tmp_369_fu_1708_p3 <= p_Val2_60_4_fu_1702_p2(7 downto 7);
    tmp_370_fu_2369_p3 <= p_Val2_58_4_reg_3758(14 downto 14);
    tmp_373_fu_1775_p3 <= p_Val2_58_5_fu_1749_p2(13 downto 13);
    tmp_374_fu_1789_p3 <= p_Val2_60_5_fu_1783_p2(7 downto 7);
    tmp_375_fu_2466_p3 <= p_Val2_58_5_reg_3795(14 downto 14);
    tmp_378_fu_1856_p3 <= p_Val2_58_6_fu_1830_p2(13 downto 13);
    tmp_379_fu_1870_p3 <= p_Val2_60_6_fu_1864_p2(7 downto 7);
    tmp_380_fu_2563_p3 <= p_Val2_58_6_reg_3832(14 downto 14);
    tmp_383_fu_1937_p3 <= p_Val2_58_7_fu_1911_p2(13 downto 13);
    tmp_384_fu_1951_p3 <= p_Val2_60_7_fu_1945_p2(7 downto 7);
    tmp_385_fu_2660_p3 <= p_Val2_58_7_reg_3869(14 downto 14);
    tmp_cast3_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_602),9));
    tmp_cast_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_602),12));
    tmp_fu_776_p3 <= (newIndex2_mid2_v_reg_3256 & ap_const_lv3_0);
    tmp_mid2_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_mid2_v_reg_3246),64));
    tmp_mid2_v_fu_729_p3 <= 
        co_13_fu_717_p2 when (exitcond_flatten_fu_723_p2(0) = '1') else 
        co_phi_fu_560_p4;
    tmp_s_fu_787_p3 <= (newIndex2_mid2_v_reg_3256 & ap_const_lv1_0);
    underflow_1_fu_2164_p2 <= (tmp_351_reg_3652 and tmp3_fu_2158_p2);
    underflow_2_fu_2261_p2 <= (tmp_356_reg_3689 and tmp5_fu_2255_p2);
    underflow_3_fu_2358_p2 <= (tmp_361_reg_3726 and tmp7_fu_2352_p2);
    underflow_4_fu_2455_p2 <= (tmp_366_reg_3763 and tmp9_fu_2449_p2);
    underflow_5_fu_2552_p2 <= (tmp_371_reg_3800 and tmp11_fu_2546_p2);
    underflow_6_fu_2649_p2 <= (tmp_376_reg_3837 and tmp13_fu_2643_p2);
    underflow_7_fu_2746_p2 <= (tmp_381_reg_3874 and tmp15_fu_2740_p2);
    underflow_fu_2067_p2 <= (tmp_346_reg_3615 and tmp1_fu_2061_p2);
    underflow_not_1_fu_2791_p2 <= (tmp4_fu_2787_p2 or p_38_i_i_1_reg_3931);
    underflow_not_2_fu_2821_p2 <= (tmp6_fu_2817_p2 or p_38_i_i_2_reg_3956);
    underflow_not_3_fu_2851_p2 <= (tmp8_fu_2847_p2 or p_38_i_i_3_reg_3981);
    underflow_not_4_fu_2881_p2 <= (tmp10_fu_2877_p2 or p_38_i_i_4_reg_4006);
    underflow_not_5_fu_2911_p2 <= (tmp12_fu_2907_p2 or p_38_i_i_5_reg_4031);
    underflow_not_6_fu_2941_p2 <= (tmp14_fu_2937_p2 or p_38_i_i_6_reg_4056);
    underflow_not_7_fu_2971_p2 <= (tmp16_fu_2967_p2 or p_38_i_i_7_reg_4081);
    underflow_not_fu_2761_p2 <= (tmp2_fu_2757_p2 or p_38_i_i_reg_3906);
    w6_mid2_fu_3124_p3 <= 
        ap_const_lv3_1 when (tmp_272_fu_3119_p2(0) = '1') else 
        w6_phi_fu_697_p4;

    w6_phi_fu_697_p4_assign_proc : process(w6_reg_693, ap_reg_pp1_iter1_exitcond_flatten9_reg_4106, w_15_reg_4163, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_4106) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
            w6_phi_fu_697_p4 <= w_15_reg_4163;
        else 
            w6_phi_fu_697_p4 <= w6_reg_693;
        end if; 
    end process;

    w_13_fu_866_p2 <= std_logic_vector(unsigned(w_mid2_fu_836_p3) + unsigned(ap_const_lv3_1));
    w_14_fu_1038_p2 <= std_logic_vector(unsigned(w2_reg_614) + unsigned(ap_const_lv3_1));
    w_15_fu_3154_p2 <= std_logic_vector(unsigned(w6_mid2_fu_3124_p3) + unsigned(ap_const_lv3_1));
    w_mid2_fu_836_p3 <= 
        ap_const_lv3_1 when (tmp_265_fu_831_p2(0) = '1') else 
        w_phi_fu_594_p4;

    w_phi_fu_594_p4_assign_proc : process(w_reg_590, ap_reg_pp0_iter1_exitcond_flatten7_reg_3230, w_13_reg_3292, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten7_reg_3230 = ap_const_lv1_0))) then 
            w_phi_fu_594_p4 <= w_13_reg_3292;
        else 
            w_phi_fu_594_p4 <= w_reg_590;
        end if; 
    end process;

    weight_0_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_0_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_0_V_ce0 <= ap_const_logic_1;
        else 
            weight_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_1_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_1_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_1_V_ce0 <= ap_const_logic_1;
        else 
            weight_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_2_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_2_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_2_V_ce0 <= ap_const_logic_1;
        else 
            weight_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_3_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_3_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_3_V_ce0 <= ap_const_logic_1;
        else 
            weight_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_4_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_4_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_4_V_ce0 <= ap_const_logic_1;
        else 
            weight_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_5_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_5_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_5_V_ce0 <= ap_const_logic_1;
        else 
            weight_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_6_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_6_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_6_V_ce0 <= ap_const_logic_1;
        else 
            weight_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_7_V_address0 <= tmp_319_cast_fu_1095_p1(11 - 1 downto 0);

    weight_7_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_7_V_ce0 <= ap_const_logic_1;
        else 
            weight_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
