# C.5. Memory Management for heterogeneous architectures