{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705671137306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705671137306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 16:32:17 2024 " "Processing started: Fri Jan 19 16:32:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705671137306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671137306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671137306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705671137585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705671137585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/Quartus_Workspace/proje3Onur/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/full_adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/full_adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_Adder_1bit " "Found entity 1: full_Adder_1bit" {  } { { "alu/full_Adder_1bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_Adder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/full_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/full_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "alu/full_adder_4bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_lookahead_level1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_lookahead_level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_Lookahead_Level1 " "Found entity 1: carry_Lookahead_Level1" {  } { { "alu/carry_Lookahead_Level1.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/carry_Lookahead_Level1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/full_adder_lastbit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/full_adder_lastbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_lastBit " "Found entity 1: full_adder_lastBit" {  } { { "alu/full_adder_lastBit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_lastBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "alu/mux_not.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/mux_not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1 " "Found entity 1: mux_3x1" {  } { { "alu/mux_3x1.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/mux_3x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/secondlevel_p_g.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/secondlevel_p_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondLevel_p_g " "Found entity 1: secondLevel_p_g" {  } { { "alu/secondLevel_p_g.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/secondLevel_p_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "alu/full_adder_32bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/full_adder_4bit_lastblock.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/full_adder_4bit_lastblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit_lastBlock " "Found entity 1: full_adder_4bit_lastBlock" {  } { { "alu/full_adder_4bit_lastBlock.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_4bit_lastBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/firstlevel_p_g.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/firstlevel_p_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 firstLevel_p_g " "Found entity 1: firstLevel_p_g" {  } { { "alu/firstLevel_p_g.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/firstLevel_p_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_lookahead_level2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_lookahead_level2.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_Lookahead_Level2 " "Found entity 1: carry_Lookahead_Level2" {  } { { "alu/carry_Lookahead_Level2.v" "" { Text "D:/Quartus_Workspace/proje3Onur/alu/carry_Lookahead_Level2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "D:/Quartus_Workspace/proje3Onur/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/register_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bit " "Found entity 1: mux2x1_5bit" {  } { { "mux2x1_5bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/mux2x1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_32bit " "Found entity 1: extend_32bit" {  } { { "extend_32bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/extend_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bit " "Found entity 1: mux2x1_32bit" {  } { { "mux2x1_32bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/mux2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_and_32bit " "Found entity 1: my_and_32bit" {  } { { "my_and_32bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/my_and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or_32bit " "Found entity 1: my_or_32bit" {  } { { "my_or_32bit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/my_or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705671144490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671144490 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu2_5 control_unit.v(55) " "Verilog HDL Implicit Net warning at control_unit.v(55): created implicit net for \"alu2_5\"" {  } { { "control_unit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/control_unit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144490 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu1_4 control_unit.v(62) " "Verilog HDL Implicit Net warning at control_unit.v(62): created implicit net for \"alu1_4\"" {  } { { "control_unit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/control_unit.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144490 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu0_5 control_unit.v(70) " "Verilog HDL Implicit Net warning at control_unit.v(70): created implicit net for \"alu0_5\"" {  } { { "control_unit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/control_unit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705671144519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:instr_block " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:instr_block\"" {  } { { "mips.v" "instr_block" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144522 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 31 instruction_block.v(6) " "Verilog HDL warning at instruction_block.v(6): number of words (7) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "instruction_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/instruction_block.v" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705671144522 "|mips|instruction_block:instr_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.data_a 0 instruction_block.v(2) " "Net \"registers.data_a\" at instruction_block.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/instruction_block.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705671144522 "|mips|instruction_block:instr_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.waddr_a 0 instruction_block.v(2) " "Net \"registers.waddr_a\" at instruction_block.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/instruction_block.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705671144522 "|mips|instruction_block:instr_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.we_a 0 instruction_block.v(2) " "Net \"registers.we_a\" at instruction_block.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/instruction_block.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705671144523 "|mips|instruction_block:instr_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controlUnit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controlUnit\"" {  } { { "mips.v" "controlUnit" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144523 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUsrc control_unit.v(7) " "Output port \"ALUsrc\" at control_unit.v(7) has no driver" {  } { { "control_unit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/control_unit.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705671144524 "|mips|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jump control_unit.v(9) " "Output port \"jump\" at control_unit.v(9) has no driver" {  } { { "control_unit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/control_unit.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705671144524 "|mips|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "byteOperations control_unit.v(10) " "Output port \"byteOperations\" at control_unit.v(10) has no driver" {  } { { "control_unit.v" "" { Text "D:/Quartus_Workspace/proje3Onur/control_unit.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705671144524 "|mips|control_unit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:aluControl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:aluControl\"" {  } { { "mips.v" "aluControl" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:registerBlock " "Elaborating entity \"register_block\" for hierarchy \"register_block:registerBlock\"" {  } { { "mips.v" "registerBlock" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144526 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 1023 register_block.v(15) " "Verilog HDL warning at register_block.v(15): number of words (1) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "register_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/register_block.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705671144534 "|mips|register_block:registerBlock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(24) " "Verilog HDL warning at register_block.v(24): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "D:/Quartus_Workspace/proje3Onur/register_block.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705671144547 "|mips|register_block:registerBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "mips.v" "alu1" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144570 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Alu.v(11) " "Verilog HDL warning at Alu.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "Alu.v" "" { Text "D:/Quartus_Workspace/proje3Onur/Alu.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705671144571 "|mips|Alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_32bit Alu:alu1\|full_adder_32bit:fa1 " "Elaborating entity \"full_adder_32bit\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\"" {  } { { "Alu.v" "fa1" { Text "D:/Quartus_Workspace/proje3Onur/Alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firstLevel_p_g Alu:alu1\|full_adder_32bit:fa1\|firstLevel_p_g:p_and_g " "Elaborating entity \"firstLevel_p_g\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|firstLevel_p_g:p_and_g\"" {  } { { "alu/full_adder_32bit.v" "p_and_g" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_32bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not Alu:alu1\|full_adder_32bit:fa1\|firstLevel_p_g:p_and_g\|mux_not:mux_for_not0 " "Elaborating entity \"mux_not\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|firstLevel_p_g:p_and_g\|mux_not:mux_for_not0\"" {  } { { "alu/firstLevel_p_g.v" "mux_for_not0" { Text "D:/Quartus_Workspace/proje3Onur/alu/firstLevel_p_g.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondLevel_p_g Alu:alu1\|full_adder_32bit:fa1\|secondLevel_p_g:pAndg " "Elaborating entity \"secondLevel_p_g\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|secondLevel_p_g:pAndg\"" {  } { { "alu/full_adder_32bit.v" "pAndg" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_32bit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_Lookahead_Level2 Alu:alu1\|full_adder_32bit:fa1\|carry_Lookahead_Level2:cl2 " "Elaborating entity \"carry_Lookahead_Level2\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|carry_Lookahead_Level2:cl2\"" {  } { { "alu/full_adder_32bit.v" "cl2" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_32bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2 " "Elaborating entity \"full_adder_4bit\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2\"" {  } { { "alu/full_adder_32bit.v" "fullader2" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_32bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_Lookahead_Level1 Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2\|carry_Lookahead_Level1:cl1 " "Elaborating entity \"carry_Lookahead_Level1\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2\|carry_Lookahead_Level1:cl1\"" {  } { { "alu/full_adder_4bit.v" "cl1" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_4bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_Adder_1bit Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB " "Elaborating entity \"full_Adder_1bit\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB\"" {  } { { "alu/full_adder_4bit.v" "fulladderB" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_4bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x1 Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB\|mux_3x1:mux " "Elaborating entity \"mux_3x1\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit:fullader2\|full_Adder_1bit:fulladderB\|mux_3x1:mux\"" {  } { { "alu/full_Adder_1bit.v" "mux" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_Adder_1bit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit_lastBlock Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8 " "Elaborating entity \"full_adder_4bit_lastBlock\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8\"" {  } { { "alu/full_adder_32bit.v" "fullader8" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_32bit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_lastBit Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8\|full_adder_lastBit:fulladder4 " "Elaborating entity \"full_adder_lastBit\" for hierarchy \"Alu:alu1\|full_adder_32bit:fa1\|full_adder_4bit_lastBlock:fullader8\|full_adder_lastBit:fulladder4\"" {  } { { "alu/full_adder_4bit_lastBlock.v" "fulladder4" { Text "D:/Quartus_Workspace/proje3Onur/alu/full_adder_4bit_lastBlock.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bit mux2x1_5bit:mux2x1_5bit_1 " "Elaborating entity \"mux2x1_5bit\" for hierarchy \"mux2x1_5bit:mux2x1_5bit_1\"" {  } { { "mips.v" "mux2x1_5bit_1" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32bit mux2x1_32bit:mux2x1_31bit_1 " "Elaborating entity \"mux2x1_32bit\" for hierarchy \"mux2x1_32bit:mux2x1_31bit_1\"" {  } { { "mips.v" "mux2x1_31bit_1" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_32bit mux2x1_32bit:mux2x1_31bit_1\|extend_32bit:extend_32bit1 " "Elaborating entity \"extend_32bit\" for hierarchy \"mux2x1_32bit:mux2x1_31bit_1\|extend_32bit:extend_32bit1\"" {  } { { "mux2x1_32bit.v" "extend_32bit1" { Text "D:/Quartus_Workspace/proje3Onur/mux2x1_32bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_and_32bit mux2x1_32bit:mux2x1_31bit_1\|my_and_32bit:and1 " "Elaborating entity \"my_and_32bit\" for hierarchy \"mux2x1_32bit:mux2x1_31bit_1\|my_and_32bit:and1\"" {  } { { "mux2x1_32bit.v" "and1" { Text "D:/Quartus_Workspace/proje3Onur/mux2x1_32bit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_or_32bit mux2x1_32bit:mux2x1_31bit_1\|my_or_32bit:or3 " "Elaborating entity \"my_or_32bit\" for hierarchy \"mux2x1_32bit:mux2x1_31bit_1\|my_or_32bit:or3\"" {  } { { "mux2x1_32bit.v" "or3" { Text "D:/Quartus_Workspace/proje3Onur/mux2x1_32bit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671144620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705671145147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705671145147 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips.v" "" { Text "D:/Quartus_Workspace/proje3Onur/mips.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705671145167 "|mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705671145167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705671145167 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705671145167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705671145167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705671145182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 16:32:25 2024 " "Processing ended: Fri Jan 19 16:32:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705671145182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705671145182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705671145182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705671145182 ""}
