# FPGA-DDS
A Direct Digital Synthesis (DDS) module for FPGAs described in VHDL. The module generates a sine wave of 1024 points with 8 bits with it's frequency controlled by the input signal df. The figure shows the simulation for 3 different values in the df input.

![alt text](https://github.com/gcastroid/FPGA-DDS/blob/main/images/sin.png)
