[
    {
        "": {
            "header": [
                "Design statistics",
                ""
            ],
            "data": [
                [
                    "CLB LUT packing percentage",
                    "0 %"
                ],
                [
                    "CLB Register packing percentage",
                    "0 %"
                ],
                [
                    "BRAM packing percentage",
                    "0 %"
                ],
                [
                    "Wires",
                    "5"
                ],
                [
                    "Max Fanout",
                    "2"
                ],
                [
                    "Average Fanout",
                    "1.6"
                ],
                [
                    "Maximum logic level",
                    "0"
                ],
                [
                    "Average logic level",
                    "0"
                ]
            ]
        }
    }
]