/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [13:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[45] ? in_data[27] : celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_12z ? celloutsig_1_11z : celloutsig_1_13z[4];
  assign celloutsig_1_0z = ~((in_data[100] | in_data[165]) & (in_data[173] | in_data[187]));
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_4z | celloutsig_0_4z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[59]) & (in_data[41] | in_data[91]));
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_7z) & (celloutsig_0_8z | celloutsig_0_8z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z | celloutsig_0_13z) & (celloutsig_0_4z | celloutsig_0_3z[5]));
  assign celloutsig_0_0z = in_data[79] | in_data[66];
  assign celloutsig_1_6z = celloutsig_1_5z | celloutsig_1_4z;
  assign celloutsig_0_10z = celloutsig_0_7z | celloutsig_0_6z;
  assign celloutsig_0_12z = celloutsig_0_6z | celloutsig_0_5z;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_24z[3:1], celloutsig_0_24z[3] } >= { celloutsig_0_7z, celloutsig_0_8z, _00_ };
  assign celloutsig_1_2z = { in_data[142:125], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[175:159], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } > in_data[134:129];
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z } > { celloutsig_1_8z[6:4], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[3:1], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z } > { in_data[142:128], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_10z } > { celloutsig_1_8z[5], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_7z[11:8] > celloutsig_1_8z[14:11];
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } > { celloutsig_0_3z[3:1], 1'h0 };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } > { celloutsig_0_3z[8:3], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[78], celloutsig_0_4z, celloutsig_0_7z } > { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_15z = { in_data[73:67], celloutsig_0_1z, celloutsig_0_4z } > { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_29z = ^ { celloutsig_0_24z[1], celloutsig_0_24z[3], celloutsig_0_4z };
  assign celloutsig_1_4z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = ^ celloutsig_1_7z[5:3];
  assign celloutsig_1_8z = { celloutsig_1_7z[13:3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } ^ in_data[112:98];
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z } ^ in_data[120:114];
  always_latch
    if (!clkin_data[32]) celloutsig_1_7z = 14'h0000;
    else if (!clkin_data[64]) celloutsig_1_7z = { in_data[144:132], celloutsig_1_0z };
  assign { celloutsig_0_3z[5], celloutsig_0_3z[3], celloutsig_0_3z[4], celloutsig_0_3z[2], celloutsig_0_3z[10:6], celloutsig_0_3z[1] } = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, in_data[48:44], celloutsig_0_0z } ^ { in_data[36], in_data[34], in_data[35], in_data[33], in_data[41:37], celloutsig_0_2z };
  assign { celloutsig_0_24z[2], celloutsig_0_24z[3], celloutsig_0_24z[1] } = ~ { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_24z[0] = celloutsig_0_24z[3];
  assign celloutsig_0_3z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
