

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_43_5'
================================================================
* Date:           Tue Jun 20 15:44:15 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_43_5  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%startIdx = alloca i32 1"   --->   Operation 4 'alloca' 'startIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_V_96_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_96_reload"   --->   Operation 5 'read' 'crc_V_96_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%crc_V_147_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_147_reload"   --->   Operation 6 'read' 'crc_V_147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crc_V_146_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_146_reload"   --->   Operation 7 'read' 'crc_V_146_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_93_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_93_reload"   --->   Operation 8 'read' 'crc_V_93_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_145_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_145_reload"   --->   Operation 9 'read' 'crc_V_145_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_144_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_144_reload"   --->   Operation 10 'read' 'crc_V_144_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_143_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_143_reload"   --->   Operation 11 'read' 'crc_V_143_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_142_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_142_reload"   --->   Operation 12 'read' 'crc_V_142_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_V_141_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_141_reload"   --->   Operation 13 'read' 'crc_V_141_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_V_87_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_87_reload"   --->   Operation 14 'read' 'crc_V_87_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_V_86_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_86_reload"   --->   Operation 15 'read' 'crc_V_86_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%crc_V_140_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_140_reload"   --->   Operation 16 'read' 'crc_V_140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc_V_139_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_139_reload"   --->   Operation 17 'read' 'crc_V_139_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crc_V_83_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_83_reload"   --->   Operation 18 'read' 'crc_V_83_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crc_V_82_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_82_reload"   --->   Operation 19 'read' 'crc_V_82_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crc_V_138_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_138_reload"   --->   Operation 20 'read' 'crc_V_138_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crc_V_80_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_80_reload"   --->   Operation 21 'read' 'crc_V_80_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crc_V_79_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_79_reload"   --->   Operation 22 'read' 'crc_V_79_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crc_V_137_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_137_reload"   --->   Operation 23 'read' 'crc_V_137_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%crc_V_136_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_136_reload"   --->   Operation 24 'read' 'crc_V_136_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_76_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_76_reload"   --->   Operation 25 'read' 'crc_V_76_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_75_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_75_reload"   --->   Operation 26 'read' 'crc_V_75_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_74_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_74_reload"   --->   Operation 27 'read' 'crc_V_74_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_73_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_73_reload"   --->   Operation 28 'read' 'crc_V_73_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%crc_V_135_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_135_reload"   --->   Operation 29 'read' 'crc_V_135_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%crc_V_71_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_71_reload"   --->   Operation 30 'read' 'crc_V_71_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%crc_V_70_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_70_reload"   --->   Operation 31 'read' 'crc_V_70_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%crc_V_69_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_69_reload"   --->   Operation 32 'read' 'crc_V_69_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%crc_V_68_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_68_reload"   --->   Operation 33 'read' 'crc_V_68_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%crc_V_67_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_67_reload"   --->   Operation 34 'read' 'crc_V_67_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%crc_V_66_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_66_reload"   --->   Operation 35 'read' 'crc_V_66_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%crc_V_65_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_65_reload"   --->   Operation 36 'read' 'crc_V_65_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %startIdx"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%startIdx_1 = load i6 %startIdx"   --->   Operation 39 'load' 'startIdx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i6 %startIdx_1"   --->   Operation 40 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i6 %startIdx_1, i6 32" [../codes/crc.cpp:43]   --->   Operation 42 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 43 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln44 = add i6 %startIdx_1, i6 1" [../codes/crc.cpp:44]   --->   Operation 44 'add' 'add_ln44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %land.rhs, void %while.cond.while.end_crit_edge.exitStub" [../codes/crc.cpp:43]   --->   Operation 45 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln1788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 46 'specloopname' 'specloopname_ln1788' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%tmp = mux i1 @_ssdm_op_Mux.ap_auto.32i1.i5, i1 %crc_V_65_reload_read, i1 %crc_V_66_reload_read, i1 %crc_V_67_reload_read, i1 %crc_V_68_reload_read, i1 %crc_V_69_reload_read, i1 %crc_V_70_reload_read, i1 %crc_V_71_reload_read, i1 %crc_V_135_reload_read, i1 %crc_V_73_reload_read, i1 %crc_V_74_reload_read, i1 %crc_V_75_reload_read, i1 %crc_V_76_reload_read, i1 %crc_V_136_reload_read, i1 %crc_V_137_reload_read, i1 %crc_V_79_reload_read, i1 %crc_V_80_reload_read, i1 %crc_V_138_reload_read, i1 %crc_V_82_reload_read, i1 %crc_V_83_reload_read, i1 %crc_V_139_reload_read, i1 %crc_V_140_reload_read, i1 %crc_V_86_reload_read, i1 %crc_V_87_reload_read, i1 %crc_V_141_reload_read, i1 %crc_V_142_reload_read, i1 %crc_V_143_reload_read, i1 %crc_V_144_reload_read, i1 %crc_V_145_reload_read, i1 %crc_V_93_reload_read, i1 %crc_V_146_reload_read, i1 %crc_V_147_reload_read, i1 %crc_V_96_reload_read, i5 %empty"   --->   Operation 47 'mux' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %tmp, void %while.body, void %land.rhs.while.end_crit_edge.exitStub" [../codes/crc.cpp:43]   --->   Operation 48 'br' 'br_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln43 = store i6 %add_ln44, i6 %startIdx" [../codes/crc.cpp:43]   --->   Operation 49 'store' 'store_ln43' <Predicate = (!icmp_ln43 & !tmp)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln43 = br void %while.cond" [../codes/crc.cpp:43]   --->   Operation 50 'br' 'br_ln43' <Predicate = (!icmp_ln43 & !tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %empty"   --->   Operation 51 'write' 'write_ln0' <Predicate = (!icmp_ln43 & tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln43_out, i1 0"   --->   Operation 52 'write' 'write_ln0' <Predicate = (!icmp_ln43 & tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln43 & tmp)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %empty"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln43_out, i1 1"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 56 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %while.cond.while.end_crit_edge.exitStub, i1 0, void %land.rhs.while.end_crit_edge.exitStub"   --->   Operation 57 'phi' 'UnifiedRetVal' <Predicate = (tmp) | (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (tmp) | (icmp_ln43)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ crc_V_65_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_66_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_67_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_68_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_69_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_70_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_71_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_135_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_73_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_74_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_75_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_76_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_136_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_137_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_79_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_80_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_138_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_82_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_83_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_139_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_140_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_86_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_87_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_141_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_142_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_143_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_144_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_145_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_93_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_146_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_147_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc_V_96_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startIdx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ icmp_ln43_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
startIdx              (alloca           ) [ 01]
crc_V_96_reload_read  (read             ) [ 00]
crc_V_147_reload_read (read             ) [ 00]
crc_V_146_reload_read (read             ) [ 00]
crc_V_93_reload_read  (read             ) [ 00]
crc_V_145_reload_read (read             ) [ 00]
crc_V_144_reload_read (read             ) [ 00]
crc_V_143_reload_read (read             ) [ 00]
crc_V_142_reload_read (read             ) [ 00]
crc_V_141_reload_read (read             ) [ 00]
crc_V_87_reload_read  (read             ) [ 00]
crc_V_86_reload_read  (read             ) [ 00]
crc_V_140_reload_read (read             ) [ 00]
crc_V_139_reload_read (read             ) [ 00]
crc_V_83_reload_read  (read             ) [ 00]
crc_V_82_reload_read  (read             ) [ 00]
crc_V_138_reload_read (read             ) [ 00]
crc_V_80_reload_read  (read             ) [ 00]
crc_V_79_reload_read  (read             ) [ 00]
crc_V_137_reload_read (read             ) [ 00]
crc_V_136_reload_read (read             ) [ 00]
crc_V_76_reload_read  (read             ) [ 00]
crc_V_75_reload_read  (read             ) [ 00]
crc_V_74_reload_read  (read             ) [ 00]
crc_V_73_reload_read  (read             ) [ 00]
crc_V_135_reload_read (read             ) [ 00]
crc_V_71_reload_read  (read             ) [ 00]
crc_V_70_reload_read  (read             ) [ 00]
crc_V_69_reload_read  (read             ) [ 00]
crc_V_68_reload_read  (read             ) [ 00]
crc_V_67_reload_read  (read             ) [ 00]
crc_V_66_reload_read  (read             ) [ 00]
crc_V_65_reload_read  (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
startIdx_1            (load             ) [ 00]
empty                 (trunc            ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
icmp_ln43             (icmp             ) [ 01]
empty_15              (speclooptripcount) [ 00]
add_ln44              (add              ) [ 00]
br_ln43               (br               ) [ 00]
specloopname_ln1788   (specloopname     ) [ 00]
tmp                   (mux              ) [ 01]
br_ln43               (br               ) [ 00]
store_ln43            (store            ) [ 00]
br_ln43               (br               ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
br_ln0                (br               ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
br_ln0                (br               ) [ 00]
UnifiedRetVal         (phi              ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="crc_V_65_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_65_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="crc_V_66_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_66_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crc_V_67_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_67_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="crc_V_68_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_68_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="crc_V_69_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_69_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="crc_V_70_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_70_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crc_V_71_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_71_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crc_V_135_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_135_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="crc_V_73_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_73_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="crc_V_74_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_74_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="crc_V_75_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_75_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="crc_V_76_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_76_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="crc_V_136_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_136_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="crc_V_137_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_137_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="crc_V_79_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_79_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="crc_V_80_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_80_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="crc_V_138_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_138_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="crc_V_82_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_82_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="crc_V_83_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_83_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="crc_V_139_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_139_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="crc_V_140_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_140_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crc_V_86_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_86_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="crc_V_87_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_87_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="crc_V_141_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_141_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="crc_V_142_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_142_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="crc_V_143_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_143_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="crc_V_144_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_144_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="crc_V_145_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_145_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="crc_V_93_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_93_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="crc_V_146_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_146_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="crc_V_147_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_147_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="crc_V_96_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V_96_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="startIdx_out">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startIdx_out"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="icmp_ln43_out">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln43_out"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i1.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="startIdx_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="startIdx/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="crc_V_96_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_96_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="crc_V_147_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_147_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="crc_V_146_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_146_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="crc_V_93_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_93_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="crc_V_145_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_145_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="crc_V_144_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_144_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="crc_V_143_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_143_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="crc_V_142_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_142_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="crc_V_141_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_141_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="crc_V_87_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_87_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="crc_V_86_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_86_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="crc_V_140_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_140_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="crc_V_139_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_139_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="crc_V_83_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_83_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="crc_V_82_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_82_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="crc_V_138_reload_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_138_reload_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="crc_V_80_reload_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_80_reload_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="crc_V_79_reload_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_79_reload_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="crc_V_137_reload_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_137_reload_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="crc_V_136_reload_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_136_reload_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="crc_V_76_reload_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_76_reload_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="crc_V_75_reload_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_75_reload_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="crc_V_74_reload_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_74_reload_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="crc_V_73_reload_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_73_reload_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="crc_V_135_reload_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_135_reload_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="crc_V_71_reload_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_71_reload_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="crc_V_70_reload_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_70_reload_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="crc_V_69_reload_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_69_reload_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="crc_V_68_reload_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_68_reload_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="crc_V_67_reload_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_67_reload_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="crc_V_66_reload_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_66_reload_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="crc_V_65_reload_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_V_65_reload_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_write_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 write_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_write_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 write_ln0/1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="UnifiedRetVal_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="UnifiedRetVal_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln0_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="startIdx_1_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="startIdx_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln43_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln44_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="0" index="4" bw="1" slack="0"/>
<pin id="362" dir="0" index="5" bw="1" slack="0"/>
<pin id="363" dir="0" index="6" bw="1" slack="0"/>
<pin id="364" dir="0" index="7" bw="1" slack="0"/>
<pin id="365" dir="0" index="8" bw="1" slack="0"/>
<pin id="366" dir="0" index="9" bw="1" slack="0"/>
<pin id="367" dir="0" index="10" bw="1" slack="0"/>
<pin id="368" dir="0" index="11" bw="1" slack="0"/>
<pin id="369" dir="0" index="12" bw="1" slack="0"/>
<pin id="370" dir="0" index="13" bw="1" slack="0"/>
<pin id="371" dir="0" index="14" bw="1" slack="0"/>
<pin id="372" dir="0" index="15" bw="1" slack="0"/>
<pin id="373" dir="0" index="16" bw="1" slack="0"/>
<pin id="374" dir="0" index="17" bw="1" slack="0"/>
<pin id="375" dir="0" index="18" bw="1" slack="0"/>
<pin id="376" dir="0" index="19" bw="1" slack="0"/>
<pin id="377" dir="0" index="20" bw="1" slack="0"/>
<pin id="378" dir="0" index="21" bw="1" slack="0"/>
<pin id="379" dir="0" index="22" bw="1" slack="0"/>
<pin id="380" dir="0" index="23" bw="1" slack="0"/>
<pin id="381" dir="0" index="24" bw="1" slack="0"/>
<pin id="382" dir="0" index="25" bw="1" slack="0"/>
<pin id="383" dir="0" index="26" bw="1" slack="0"/>
<pin id="384" dir="0" index="27" bw="1" slack="0"/>
<pin id="385" dir="0" index="28" bw="1" slack="0"/>
<pin id="386" dir="0" index="29" bw="1" slack="0"/>
<pin id="387" dir="0" index="30" bw="1" slack="0"/>
<pin id="388" dir="0" index="31" bw="1" slack="0"/>
<pin id="389" dir="0" index="32" bw="1" slack="0"/>
<pin id="390" dir="0" index="33" bw="5" slack="0"/>
<pin id="391" dir="1" index="34" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln43_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="startIdx_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="startIdx "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="70" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="62" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="60" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="70" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="70" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="70" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="2" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="100" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="102" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="104" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="106" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="329"><net_src comp="106" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="104" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="348"><net_src comp="336" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="336" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="392"><net_src comp="98" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="393"><net_src comp="298" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="394"><net_src comp="292" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="395"><net_src comp="286" pin="2"/><net_sink comp="356" pin=3"/></net>

<net id="396"><net_src comp="280" pin="2"/><net_sink comp="356" pin=4"/></net>

<net id="397"><net_src comp="274" pin="2"/><net_sink comp="356" pin=5"/></net>

<net id="398"><net_src comp="268" pin="2"/><net_sink comp="356" pin=6"/></net>

<net id="399"><net_src comp="262" pin="2"/><net_sink comp="356" pin=7"/></net>

<net id="400"><net_src comp="256" pin="2"/><net_sink comp="356" pin=8"/></net>

<net id="401"><net_src comp="250" pin="2"/><net_sink comp="356" pin=9"/></net>

<net id="402"><net_src comp="244" pin="2"/><net_sink comp="356" pin=10"/></net>

<net id="403"><net_src comp="238" pin="2"/><net_sink comp="356" pin=11"/></net>

<net id="404"><net_src comp="232" pin="2"/><net_sink comp="356" pin=12"/></net>

<net id="405"><net_src comp="226" pin="2"/><net_sink comp="356" pin=13"/></net>

<net id="406"><net_src comp="220" pin="2"/><net_sink comp="356" pin=14"/></net>

<net id="407"><net_src comp="214" pin="2"/><net_sink comp="356" pin=15"/></net>

<net id="408"><net_src comp="208" pin="2"/><net_sink comp="356" pin=16"/></net>

<net id="409"><net_src comp="202" pin="2"/><net_sink comp="356" pin=17"/></net>

<net id="410"><net_src comp="196" pin="2"/><net_sink comp="356" pin=18"/></net>

<net id="411"><net_src comp="190" pin="2"/><net_sink comp="356" pin=19"/></net>

<net id="412"><net_src comp="184" pin="2"/><net_sink comp="356" pin=20"/></net>

<net id="413"><net_src comp="178" pin="2"/><net_sink comp="356" pin=21"/></net>

<net id="414"><net_src comp="172" pin="2"/><net_sink comp="356" pin=22"/></net>

<net id="415"><net_src comp="166" pin="2"/><net_sink comp="356" pin=23"/></net>

<net id="416"><net_src comp="160" pin="2"/><net_sink comp="356" pin=24"/></net>

<net id="417"><net_src comp="154" pin="2"/><net_sink comp="356" pin=25"/></net>

<net id="418"><net_src comp="148" pin="2"/><net_sink comp="356" pin=26"/></net>

<net id="419"><net_src comp="142" pin="2"/><net_sink comp="356" pin=27"/></net>

<net id="420"><net_src comp="136" pin="2"/><net_sink comp="356" pin=28"/></net>

<net id="421"><net_src comp="130" pin="2"/><net_sink comp="356" pin=29"/></net>

<net id="422"><net_src comp="124" pin="2"/><net_sink comp="356" pin=30"/></net>

<net id="423"><net_src comp="118" pin="2"/><net_sink comp="356" pin=31"/></net>

<net id="424"><net_src comp="112" pin="2"/><net_sink comp="356" pin=32"/></net>

<net id="425"><net_src comp="339" pin="1"/><net_sink comp="356" pin=33"/></net>

<net id="430"><net_src comp="350" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="108" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="426" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: startIdx_out | {1 }
	Port: icmp_ln43_out | {1 }
 - Input state : 
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_65_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_66_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_67_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_68_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_69_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_70_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_71_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_135_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_73_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_74_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_75_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_76_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_136_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_137_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_79_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_80_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_138_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_82_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_83_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_139_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_140_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_86_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_87_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_141_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_142_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_143_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_144_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_145_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_93_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_146_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_147_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_43_5 : crc_V_96_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		startIdx_1 : 1
		empty : 2
		icmp_ln43 : 2
		add_ln44 : 2
		br_ln43 : 3
		tmp : 3
		br_ln43 : 4
		store_ln43 : 3
		write_ln0 : 3
		write_ln0 : 3
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    mux   |             tmp_fu_356            |    0    |   148   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln44_fu_350          |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln43_fu_344         |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|          |  crc_V_96_reload_read_read_fu_112 |    0    |    0    |
|          | crc_V_147_reload_read_read_fu_118 |    0    |    0    |
|          | crc_V_146_reload_read_read_fu_124 |    0    |    0    |
|          |  crc_V_93_reload_read_read_fu_130 |    0    |    0    |
|          | crc_V_145_reload_read_read_fu_136 |    0    |    0    |
|          | crc_V_144_reload_read_read_fu_142 |    0    |    0    |
|          | crc_V_143_reload_read_read_fu_148 |    0    |    0    |
|          | crc_V_142_reload_read_read_fu_154 |    0    |    0    |
|          | crc_V_141_reload_read_read_fu_160 |    0    |    0    |
|          |  crc_V_87_reload_read_read_fu_166 |    0    |    0    |
|          |  crc_V_86_reload_read_read_fu_172 |    0    |    0    |
|          | crc_V_140_reload_read_read_fu_178 |    0    |    0    |
|          | crc_V_139_reload_read_read_fu_184 |    0    |    0    |
|          |  crc_V_83_reload_read_read_fu_190 |    0    |    0    |
|          |  crc_V_82_reload_read_read_fu_196 |    0    |    0    |
|   read   | crc_V_138_reload_read_read_fu_202 |    0    |    0    |
|          |  crc_V_80_reload_read_read_fu_208 |    0    |    0    |
|          |  crc_V_79_reload_read_read_fu_214 |    0    |    0    |
|          | crc_V_137_reload_read_read_fu_220 |    0    |    0    |
|          | crc_V_136_reload_read_read_fu_226 |    0    |    0    |
|          |  crc_V_76_reload_read_read_fu_232 |    0    |    0    |
|          |  crc_V_75_reload_read_read_fu_238 |    0    |    0    |
|          |  crc_V_74_reload_read_read_fu_244 |    0    |    0    |
|          |  crc_V_73_reload_read_read_fu_250 |    0    |    0    |
|          | crc_V_135_reload_read_read_fu_256 |    0    |    0    |
|          |  crc_V_71_reload_read_read_fu_262 |    0    |    0    |
|          |  crc_V_70_reload_read_read_fu_268 |    0    |    0    |
|          |  crc_V_69_reload_read_read_fu_274 |    0    |    0    |
|          |  crc_V_68_reload_read_read_fu_280 |    0    |    0    |
|          |  crc_V_67_reload_read_read_fu_286 |    0    |    0    |
|          |  crc_V_66_reload_read_read_fu_292 |    0    |    0    |
|          |  crc_V_65_reload_read_read_fu_298 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |          grp_write_fu_304         |    0    |    0    |
|          |          grp_write_fu_311         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |            empty_fu_339           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   171   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_320|    1   |
|   startIdx_reg_431  |    6   |
+---------------------+--------+
|        Total        |    7   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_311 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    2   ||  0.427  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   171  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |    7   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    7   |   171  |
+-----------+--------+--------+--------+
