<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p127" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_127{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_127{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_127{left:682px;bottom:1141px;letter-spacing:-0.14px;}
#t4_127{left:70px;bottom:1079px;letter-spacing:0.14px;}
#t5_127{left:151px;bottom:1079px;letter-spacing:0.2px;word-spacing:0.06px;}
#t6_127{left:70px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_127{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t8_127{left:70px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t9_127{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_127{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_127{left:70px;bottom:962px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tc_127{left:540px;bottom:969px;}
#td_127{left:555px;bottom:962px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#te_127{left:70px;bottom:946px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tf_127{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_127{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#th_127{left:70px;bottom:878px;}
#ti_127{left:96px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_127{left:70px;bottom:855px;}
#tk_127{left:96px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_127{left:70px;bottom:832px;}
#tm_127{left:96px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_127{left:70px;bottom:809px;}
#to_127{left:96px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_127{left:70px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_127{left:70px;bottom:730px;letter-spacing:0.12px;}
#tr_127{left:152px;bottom:730px;letter-spacing:0.14px;}
#ts_127{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_127{left:70px;bottom:689px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tu_127{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_127{left:70px;bottom:622px;letter-spacing:-0.09px;}
#tw_127{left:156px;bottom:622px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#tx_127{left:70px;bottom:598px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#ty_127{left:70px;bottom:581px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tz_127{left:70px;bottom:560px;letter-spacing:-0.17px;}
#t10_127{left:236px;bottom:560px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t11_127{left:236px;bottom:543px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t12_127{left:70px;bottom:522px;letter-spacing:-0.16px;}
#t13_127{left:236px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_127{left:236px;bottom:505px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t15_127{left:70px;bottom:483px;letter-spacing:-0.18px;}
#t16_127{left:236px;bottom:483px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t17_127{left:236px;bottom:467px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#t18_127{left:70px;bottom:445px;letter-spacing:-0.19px;}
#t19_127{left:235px;bottom:445px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t1a_127{left:236px;bottom:428px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1b_127{left:70px;bottom:407px;letter-spacing:-0.16px;}
#t1c_127{left:236px;bottom:407px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1d_127{left:236px;bottom:390px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#t1e_127{left:70px;bottom:369px;letter-spacing:-0.18px;}
#t1f_127{left:236px;bottom:369px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_127{left:236px;bottom:352px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1h_127{left:70px;bottom:331px;letter-spacing:-0.17px;}
#t1i_127{left:236px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_127{left:70px;bottom:309px;letter-spacing:-0.17px;}
#t1k_127{left:236px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1l_127{left:236px;bottom:292px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#t1m_127{left:70px;bottom:242px;letter-spacing:-0.08px;}
#t1n_127{left:156px;bottom:242px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1o_127{left:70px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_127{left:70px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_127{left:70px;bottom:180px;letter-spacing:-0.14px;}
#t1r_127{left:235px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1s_127{left:70px;bottom:159px;letter-spacing:-0.19px;}
#t1t_127{left:235px;bottom:159px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_127{left:70px;bottom:137px;letter-spacing:-0.18px;}
#t1v_127{left:234px;bottom:137px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1w_127{left:70px;bottom:116px;letter-spacing:-0.21px;}
#t1x_127{left:234px;bottom:116px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_127{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_127{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_127{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_127{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_127{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_127{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_127{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_127{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts127" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg127Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg127" style="-webkit-user-select: none;"><object width="935" height="1210" data="127/127.svg" type="image/svg+xml" id="pdf127" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_127" class="t s1_127">Vol. 1 </span><span id="t2_127" class="t s1_127">5-17 </span>
<span id="t3_127" class="t s2_127">INSTRUCTION SET SUMMARY </span>
<span id="t4_127" class="t s3_127">5.5 </span><span id="t5_127" class="t s3_127">INTEL® SSE INSTRUCTIONS </span>
<span id="t6_127" class="t s4_127">Intel SSE instructions represent an extension of the SIMD execution model introduced with the MMX technology. </span>
<span id="t7_127" class="t s4_127">For more detail on these instructions, see Chapter 10, “Programming with Intel® Streaming SIMD Extensions </span>
<span id="t8_127" class="t s4_127">(Intel® SSE).” </span>
<span id="t9_127" class="t s4_127">Intel SSE instructions can only be executed on Intel 64 and IA-32 processors that support Intel SSE extensions. </span>
<span id="ta_127" class="t s4_127">Support for these instructions can be detected with the CPUID instruction. See the description of the CPUID </span>
<span id="tb_127" class="t s4_127">instruction in Chapter 3, “Instruction Set Reference, A-L,” of the Intel </span>
<span id="tc_127" class="t s5_127">® </span>
<span id="td_127" class="t s4_127">64 and IA-32 Architectures Software Devel- </span>
<span id="te_127" class="t s4_127">oper’s Manual, Volume 2A. </span>
<span id="tf_127" class="t s4_127">Intel SSE instructions are divided into four subgroups (note that the first subgroup has subordinate subgroups of </span>
<span id="tg_127" class="t s4_127">its own): </span>
<span id="th_127" class="t s6_127">• </span><span id="ti_127" class="t s4_127">SIMD single precision floating-point instructions that operate on the XMM registers. </span>
<span id="tj_127" class="t s6_127">• </span><span id="tk_127" class="t s4_127">MXCSR state management instructions. </span>
<span id="tl_127" class="t s6_127">• </span><span id="tm_127" class="t s4_127">64-bit SIMD integer instructions that operate on the MMX registers. </span>
<span id="tn_127" class="t s6_127">• </span><span id="to_127" class="t s4_127">Cacheability control, prefetch, and instruction ordering instructions. </span>
<span id="tp_127" class="t s4_127">The following sections provide an overview of these groups. </span>
<span id="tq_127" class="t s7_127">5.5.1 </span><span id="tr_127" class="t s7_127">Intel® SSE SIMD Single Precision Floating-Point Instructions </span>
<span id="ts_127" class="t s4_127">These instructions operate on packed and scalar single precision floating-point values located in XMM registers </span>
<span id="tt_127" class="t s4_127">and/or memory. This subgroup is further divided into the following subordinate subgroups: data transfer, packed </span>
<span id="tu_127" class="t s4_127">arithmetic, comparison, logical, shuffle and unpack, and conversion instructions. </span>
<span id="tv_127" class="t s8_127">5.5.1.1 </span><span id="tw_127" class="t s8_127">Intel® SSE Data Transfer Instructions </span>
<span id="tx_127" class="t s4_127">Intel SSE data transfer instructions move packed and scalar single precision floating-point operands between XMM </span>
<span id="ty_127" class="t s4_127">registers and between XMM registers and memory. </span>
<span id="tz_127" class="t s4_127">MOVAPS </span><span id="t10_127" class="t s4_127">Move four aligned packed single precision floating-point values between XMM registers or </span>
<span id="t11_127" class="t s4_127">between and XMM register and memory. </span>
<span id="t12_127" class="t s4_127">MOVUPS </span><span id="t13_127" class="t s4_127">Move four unaligned packed single precision floating-point values between XMM registers </span>
<span id="t14_127" class="t s4_127">or between and XMM register and memory. </span>
<span id="t15_127" class="t s4_127">MOVHPS </span><span id="t16_127" class="t s4_127">Move two packed single precision floating-point values to an from the high quadword of an </span>
<span id="t17_127" class="t s4_127">XMM register and memory. </span>
<span id="t18_127" class="t s4_127">MOVHLPS </span><span id="t19_127" class="t s4_127">Move two packed single precision floating-point values from the high quadword of an XMM </span>
<span id="t1a_127" class="t s4_127">register to the low quadword of another XMM register. </span>
<span id="t1b_127" class="t s4_127">MOVLPS </span><span id="t1c_127" class="t s4_127">Move two packed single precision floating-point values to an from the low quadword of an </span>
<span id="t1d_127" class="t s4_127">XMM register and memory. </span>
<span id="t1e_127" class="t s4_127">MOVLHPS </span><span id="t1f_127" class="t s4_127">Move two packed single precision floating-point values from the low quadword of an XMM </span>
<span id="t1g_127" class="t s4_127">register to the high quadword of another XMM register. </span>
<span id="t1h_127" class="t s4_127">MOVMSKPS </span><span id="t1i_127" class="t s4_127">Extract sign mask from four packed single precision floating-point values. </span>
<span id="t1j_127" class="t s4_127">MOVSS </span><span id="t1k_127" class="t s4_127">Move scalar single precision floating-point value between XMM registers or between an </span>
<span id="t1l_127" class="t s4_127">XMM register and memory. </span>
<span id="t1m_127" class="t s8_127">5.5.1.2 </span><span id="t1n_127" class="t s8_127">Intel® SSE Packed Arithmetic Instructions </span>
<span id="t1o_127" class="t s4_127">Intel SSE packed arithmetic instructions perform packed and scalar arithmetic operations on packed and scalar </span>
<span id="t1p_127" class="t s4_127">single precision floating-point operands. </span>
<span id="t1q_127" class="t s4_127">ADDPS </span><span id="t1r_127" class="t s4_127">Add packed single precision floating-point values. </span>
<span id="t1s_127" class="t s4_127">ADDSS </span><span id="t1t_127" class="t s4_127">Add scalar single precision floating-point values. </span>
<span id="t1u_127" class="t s4_127">SUBPS </span><span id="t1v_127" class="t s4_127">Subtract packed single precision floating-point values. </span>
<span id="t1w_127" class="t s4_127">SUBSS </span><span id="t1x_127" class="t s4_127">Subtract scalar single precision floating-point values. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
