INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/baudrate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_btn_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_baudrate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_baudrate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_task
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:7]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:8]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:9]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:10]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:11]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:12]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:13]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:14]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:15]
ERROR: [VRFC 10-2865] module 'tb_uart_task' ignored due to previous errors [C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_task.v:3]
