<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/jeronimo/Documents/tang_projects/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/jeronimo/Documents/tang_projects/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 17 00:01:48 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>468</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>363</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_27mhz_ibuf/I </td>
</tr>
<tr>
<td>io_riscv_controller/risc_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27mhz</td>
<td>50.000(MHz)</td>
<td>55.121(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>io_riscv_controller/risc_clk</td>
<td>50.000(MHz)</td>
<td>69.744(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_riscv_controller/risc_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_riscv_controller/risc_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.997</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_6_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>18.355</td>
</tr>
<tr>
<td>2</td>
<td>1.669</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_3_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>17.683</td>
</tr>
<tr>
<td>3</td>
<td>1.876</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_1_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>17.476</td>
</tr>
<tr>
<td>4</td>
<td>1.914</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_5_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>17.439</td>
</tr>
<tr>
<td>5</td>
<td>1.934</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_7_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>17.418</td>
</tr>
<tr>
<td>6</td>
<td>2.320</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_4_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>17.032</td>
</tr>
<tr>
<td>7</td>
<td>2.410</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_0_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>16.943</td>
</tr>
<tr>
<td>8</td>
<td>2.822</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/send_data_2_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>20.000</td>
<td>0.218</td>
<td>16.530</td>
</tr>
<tr>
<td>9</td>
<td>5.662</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.295</td>
</tr>
<tr>
<td>10</td>
<td>5.751</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.206</td>
</tr>
<tr>
<td>11</td>
<td>5.784</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.172</td>
</tr>
<tr>
<td>12</td>
<td>5.804</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[1]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.153</td>
</tr>
<tr>
<td>13</td>
<td>6.254</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[3]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.703</td>
</tr>
<tr>
<td>14</td>
<td>6.306</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[1]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.650</td>
</tr>
<tr>
<td>15</td>
<td>6.311</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[1]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.646</td>
</tr>
<tr>
<td>16</td>
<td>6.429</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[3]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.528</td>
</tr>
<tr>
<td>17</td>
<td>6.805</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[0]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.152</td>
</tr>
<tr>
<td>18</td>
<td>6.809</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[2]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.147</td>
</tr>
<tr>
<td>19</td>
<td>6.848</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[2]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.109</td>
</tr>
<tr>
<td>20</td>
<td>6.970</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[0]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.987</td>
</tr>
<tr>
<td>21</td>
<td>7.273</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[2]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.684</td>
</tr>
<tr>
<td>22</td>
<td>7.273</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[2]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.684</td>
</tr>
<tr>
<td>23</td>
<td>7.445</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[0]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.512</td>
</tr>
<tr>
<td>24</td>
<td>7.486</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[0]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.470</td>
</tr>
<tr>
<td>25</td>
<td>7.836</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/DI[3]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.121</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.557</td>
<td>io_riscv_controller/uart_rx/data_out_2_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s/DI[2]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.559</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[3]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>3</td>
<td>0.559</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[1]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>4</td>
<td>0.711</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>5</td>
<td>0.711</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/Q</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>6</td>
<td>0.711</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/Q</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>0.712</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>8</td>
<td>0.712</td>
<td>io_riscv_controller/monitor_addr_6_s0/Q</td>
<td>io_riscv_controller/monitor_addr_6_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>9</td>
<td>0.715</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/D</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>10</td>
<td>0.732</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/Q</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>11</td>
<td>0.732</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/Q</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>12</td>
<td>0.732</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>13</td>
<td>0.733</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/Q</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>14</td>
<td>0.734</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/Q</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.734</td>
</tr>
<tr>
<td>15</td>
<td>0.736</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/Q</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.736</td>
</tr>
<tr>
<td>16</td>
<td>0.784</td>
<td>io_riscv_controller/risc_rst_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/RESET</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.836</td>
</tr>
<tr>
<td>17</td>
<td>0.784</td>
<td>io_riscv_controller/risc_rst_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0/RESET</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.836</td>
</tr>
<tr>
<td>18</td>
<td>0.820</td>
<td>io_riscv_controller/uart_rx/data_out_6_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/DI[2]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>19</td>
<td>0.820</td>
<td>io_riscv_controller/uart_rx/data_out_1_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s/DI[1]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>20</td>
<td>0.821</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[2]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>21</td>
<td>0.821</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[2]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>22</td>
<td>0.822</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[3]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>23</td>
<td>0.822</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[1]</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>24</td>
<td>0.827</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/Q</td>
<td>io_riscv_controller/uart_tx/tx_cnt_0_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>clk_27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.842</td>
</tr>
<tr>
<td>25</td>
<td>0.831</td>
<td>io_riscv_controller/risc_rst_s1/Q</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/RESET</td>
<td>clk_27mhz:[R]</td>
<td>io_riscv_controller/risc_clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.883</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.504</td>
<td>9.754</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.504</td>
<td>9.754</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.504</td>
<td>9.754</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.504</td>
<td>9.754</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.504</td>
<td>9.754</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>io_riscv_controller/risc_clk</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.738</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>16.019</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[2]</td>
</tr>
<tr>
<td>17.140</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>io_riscv_controller/n160_s23/I1</td>
</tr>
<tr>
<td>17.962</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n160_s23/F</td>
</tr>
<tr>
<td>18.766</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>io_riscv_controller/n160_s22/I2</td>
</tr>
<tr>
<td>19.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n160_s22/F</td>
</tr>
<tr>
<td>19.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>io_riscv_controller/send_data_6_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_6_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>io_riscv_controller/send_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.419, 45.866%; route: 9.478, 51.637%; tC2Q: 0.458, 2.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>15.649</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>15.930</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/DO[3]</td>
</tr>
<tr>
<td>17.051</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>io_riscv_controller/n163_s23/I0</td>
</tr>
<tr>
<td>17.676</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n163_s23/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>io_riscv_controller/n163_s22/I2</td>
</tr>
<tr>
<td>19.127</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n163_s22/F</td>
</tr>
<tr>
<td>19.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>io_riscv_controller/send_data_3_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_3_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>io_riscv_controller/send_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.269, 46.760%; route: 8.956, 50.648%; tC2Q: 0.458, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>15.649</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>15.930</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/DO[1]</td>
</tr>
<tr>
<td>16.716</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>io_riscv_controller/n165_s23/I0</td>
</tr>
<tr>
<td>17.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n165_s23/F</td>
</tr>
<tr>
<td>17.821</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>io_riscv_controller/n165_s22/I2</td>
</tr>
<tr>
<td>18.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n165_s22/F</td>
</tr>
<tr>
<td>18.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>io_riscv_controller/send_data_1_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_1_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>io_riscv_controller/send_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.810, 50.409%; route: 8.208, 46.968%; tC2Q: 0.458, 2.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.738</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>16.019</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[1]</td>
</tr>
<tr>
<td>17.140</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>io_riscv_controller/n161_s23/I1</td>
</tr>
<tr>
<td>17.766</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n161_s23/F</td>
</tr>
<tr>
<td>18.256</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>io_riscv_controller/n161_s22/I2</td>
</tr>
<tr>
<td>18.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n161_s22/F</td>
</tr>
<tr>
<td>18.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>io_riscv_controller/send_data_5_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_5_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>io_riscv_controller/send_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.817, 44.824%; route: 9.164, 52.548%; tC2Q: 0.458, 2.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.738</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>16.019</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[3]</td>
</tr>
<tr>
<td>16.806</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>io_riscv_controller/n159_s24/I1</td>
</tr>
<tr>
<td>17.432</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n159_s24/F</td>
</tr>
<tr>
<td>18.236</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>io_riscv_controller/n159_s22/I2</td>
</tr>
<tr>
<td>18.862</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n159_s22/F</td>
</tr>
<tr>
<td>18.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>io_riscv_controller/send_data_7_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_7_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>io_riscv_controller/send_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.817, 44.876%; route: 9.143, 52.493%; tC2Q: 0.458, 2.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.738</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>16.019</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/DO[0]</td>
</tr>
<tr>
<td>16.806</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>io_riscv_controller/n162_s23/I1</td>
</tr>
<tr>
<td>17.431</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n162_s23/F</td>
</tr>
<tr>
<td>17.850</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>io_riscv_controller/n162_s22/I2</td>
</tr>
<tr>
<td>18.476</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n162_s22/F</td>
</tr>
<tr>
<td>18.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>io_riscv_controller/send_data_4_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_4_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>io_riscv_controller/send_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.816, 45.888%; route: 8.758, 51.421%; tC2Q: 0.458, 2.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>15.649</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>15.930</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/DO[0]</td>
</tr>
<tr>
<td>16.716</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>io_riscv_controller/n166_s23/I0</td>
</tr>
<tr>
<td>17.341</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n166_s23/F</td>
</tr>
<tr>
<td>17.760</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>io_riscv_controller/n166_s22/I2</td>
</tr>
<tr>
<td>18.386</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n166_s22/F</td>
</tr>
<tr>
<td>18.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>io_riscv_controller/send_data_0_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_0_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>io_riscv_controller/send_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.863, 46.407%; route: 8.622, 50.888%; tC2Q: 0.458, 2.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/send_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>15.649</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3](chk_dup)</td>
</tr>
<tr>
<td>15.930</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/DO[2]</td>
</tr>
<tr>
<td>16.716</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>io_riscv_controller/n164_s23/I0</td>
</tr>
<tr>
<td>17.342</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n164_s23/F</td>
</tr>
<tr>
<td>17.348</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>io_riscv_controller/n164_s22/I2</td>
</tr>
<tr>
<td>17.974</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n164_s22/F</td>
</tr>
<tr>
<td>17.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/send_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>io_riscv_controller/send_data_2_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/send_data_2_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>io_riscv_controller/send_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.864, 47.571%; route: 8.208, 49.656%; tC2Q: 0.458, 2.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.738</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 43.959%; route: 7.553, 52.835%; tC2Q: 0.458, 3.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>15.649</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.331, 44.566%; route: 7.416, 52.208%; tC2Q: 0.458, 3.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>15.616</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.331, 44.670%; route: 7.383, 52.096%; tC2Q: 0.458, 3.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.597</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 44.399%; route: 7.411, 52.362%; tC2Q: 0.458, 3.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>15.146</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.331, 46.201%; route: 6.914, 50.454%; tC2Q: 0.458, 3.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.094</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 46.035%; route: 6.908, 50.608%; tC2Q: 0.458, 3.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/SUM</td>
</tr>
<tr>
<td>12.992</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/I0</td>
</tr>
<tr>
<td>14.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0/F</td>
</tr>
<tr>
<td>15.089</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.284, 46.050%; route: 6.904, 50.591%; tC2Q: 0.458, 3.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/SUM</td>
</tr>
<tr>
<td>13.100</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0/F</td>
</tr>
<tr>
<td>14.971</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.331, 46.798%; route: 6.739, 49.814%; tC2Q: 0.458, 3.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.343</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C28</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.603</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.423</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/I0</td>
</tr>
<tr>
<td>11.013</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/COUT</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/CIN</td>
</tr>
<tr>
<td>11.070</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/SUM</td>
</tr>
<tr>
<td>12.454</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/I0</td>
</tr>
<tr>
<td>13.080</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/F</td>
</tr>
<tr>
<td>14.595</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.569, 42.345%; route: 7.124, 54.170%; tC2Q: 0.458, 3.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>12.063</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/SUM</td>
</tr>
<tr>
<td>12.884</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>13.706</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>14.591</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 46.122%; route: 6.625, 50.391%; tC2Q: 0.458, 3.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>12.063</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/SUM</td>
</tr>
<tr>
<td>12.884</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>13.706</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 46.258%; route: 6.587, 50.246%; tC2Q: 0.458, 3.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.343</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C28</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.603</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.423</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/I0</td>
</tr>
<tr>
<td>11.013</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/COUT</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/CIN</td>
</tr>
<tr>
<td>11.070</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/SUM</td>
</tr>
<tr>
<td>12.454</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/I0</td>
</tr>
<tr>
<td>13.080</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/F</td>
</tr>
<tr>
<td>14.430</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.569, 42.884%; route: 6.959, 53.587%; tC2Q: 0.458, 3.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>12.063</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/SUM</td>
</tr>
<tr>
<td>12.884</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>13.686</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>14.127</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.044, 47.651%; route: 6.181, 48.735%; tC2Q: 0.458, 3.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.503</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.784</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>8.571</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.670</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_2_G[0]_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/COUT</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/CIN</td>
</tr>
<tr>
<td>11.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_3_13_s/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/CIN</td>
</tr>
<tr>
<td>12.063</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_4_13_s/SUM</td>
</tr>
<tr>
<td>12.884</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/I0</td>
</tr>
<tr>
<td>13.686</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0/F</td>
</tr>
<tr>
<td>14.127</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.044, 47.651%; route: 6.181, 48.735%; tC2Q: 0.458, 3.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.343</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C28</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.603</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.423</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/I0</td>
</tr>
<tr>
<td>11.013</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/COUT</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/CIN</td>
</tr>
<tr>
<td>11.070</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/SUM</td>
</tr>
<tr>
<td>12.454</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/I0</td>
</tr>
<tr>
<td>13.080</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/F</td>
</tr>
<tr>
<td>13.955</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.569, 44.511%; route: 6.484, 51.825%; tC2Q: 0.458, 3.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.343</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C28</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/RAD[2]</td>
</tr>
<tr>
<td>7.603</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.423</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>9.245</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/I0</td>
</tr>
<tr>
<td>11.013</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_0_13_s/COUT</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/CIN</td>
</tr>
<tr>
<td>11.070</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_1_13_s/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_2_13_s/SUM</td>
</tr>
<tr>
<td>12.454</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/I0</td>
</tr>
<tr>
<td>13.080</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0/F</td>
</tr>
<tr>
<td>13.914</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.569, 44.659%; route: 6.443, 51.666%; tC2Q: 0.458, 3.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/I2</td>
</tr>
<tr>
<td>4.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_3_s2/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/I2</td>
</tr>
<tr>
<td>5.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s0/F</td>
</tr>
<tr>
<td>7.842</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/RAD[2]</td>
</tr>
<tr>
<td>8.122</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C27</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/DO[1]</td>
</tr>
<tr>
<td>8.909</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_5_G[0]_s1/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_5_G[0]_s1/F</td>
</tr>
<tr>
<td>10.834</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/I0</td>
</tr>
<tr>
<td>11.792</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_5_13_s/COUT</td>
</tr>
<tr>
<td>11.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_6_13_s/CIN</td>
</tr>
<tr>
<td>11.849</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_6_13_s/COUT</td>
</tr>
<tr>
<td>11.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C29[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_7_13_s/CIN</td>
</tr>
<tr>
<td>12.412</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/execute/alu/aluout_7_13_s/SUM</td>
</tr>
<tr>
<td>13.564</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.242, 43.247%; route: 6.421, 52.972%; tC2Q: 0.458, 3.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/data_out_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>io_riscv_controller/uart_rx/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/data_out_2_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_2_s2/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_2_s2/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_bsy_s5/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>io_riscv_controller/uart_tx/frame_begin_s3/I0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_tx/frame_begin_s3/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_bsy_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_0_s4/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>io_riscv_controller/rx_fifo/n10_s3/I2</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/rx_fifo/n10_s3/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_6_s0/I3</td>
</tr>
<tr>
<td>1.749</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_6_s0/F</td>
</tr>
<tr>
<td>1.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/monitor_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/monitor_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>io_riscv_controller/monitor_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>io_riscv_controller/n151_s22/I1</td>
</tr>
<tr>
<td>1.741</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/n151_s22/F</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/monitor_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>io_riscv_controller/monitor_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>io_riscv_controller/monitor_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_5_s1/I3</td>
</tr>
<tr>
<td>1.751</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/riscv_rd_5_ird_6/fetch/pc_4_5_s1/F</td>
</tr>
<tr>
<td>1.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>io_riscv_controller/uart_tx/n24_s/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_tx/n24_s/SUM</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_3_s1/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>io_riscv_controller/rx_fifo/n7_s/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/rx_fifo/n7_s/SUM</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/read_pointer_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>io_riscv_controller/rx_fifo/read_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td>io_riscv_controller/rx_fifo/n13_s/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/rx_fifo/n13_s/SUM</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/n37_s/I1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_rx/n37_s/SUM</td>
</tr>
<tr>
<td>1.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/n33_s/I1</td>
</tr>
<tr>
<td>1.763</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_rx/n33_s/SUM</td>
</tr>
<tr>
<td>1.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/rx_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>io_riscv_controller/uart_rx/rx_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.648%; route: 0.007, 0.964%; tC2Q: 0.333, 45.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td>io_riscv_controller/uart_tx/n20_s/I1</td>
</tr>
<tr>
<td>1.765</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">io_riscv_controller/uart_tx/n20_s/SUM</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.562%; route: 0.008, 1.123%; tC2Q: 0.333, 45.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/risc_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>io_riscv_controller/risc_rst_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/risc_rst_s1/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/risc_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>io_riscv_controller/risc_rst_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/risc_rst_s1/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/data_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>io_riscv_controller/uart_rx/data_out_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/data_out_6_s0/Q</td>
</tr>
<tr>
<td>1.864</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_rx/data_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>io_riscv_controller/uart_rx/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_rx/data_out_1_s0/Q</td>
</tr>
<tr>
<td>1.864</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_1_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_2_s0/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_3_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>io_riscv_controller/rx_fifo/write_pointer_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/write_pointer_1_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">io_riscv_controller/rx_fifo/mem_mem_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>io_riscv_controller/rx_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/uart_tx/tx_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>io_riscv_controller/uart_tx/tx_bsy_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_bsy_s5/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" font-weight:bold;">io_riscv_controller/uart_tx/tx_cnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>io_riscv_controller/uart_tx/tx_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 60.409%; tC2Q: 0.333, 39.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>io_riscv_controller/risc_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_riscv_controller/risc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOR17[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>io_riscv_controller/risc_rst_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/risc_rst_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R13C24[0][A]</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.550, 62.269%; tC2Q: 0.333, 37.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.197</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.197</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.197</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.197</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_riscv_controller/risc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_riscv_controller/risc_clk_s0/Q</td>
</tr>
<tr>
<td>11.197</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>io_riscv_controller/riscv_rd_5_ird_6/fetch/fetch_0/pc_out_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>94</td>
<td>clk_27mhz_d</td>
<td>1.858</td>
<td>0.262</td>
</tr>
<tr>
<td>24</td>
<td>config_on</td>
<td>1.858</td>
<td>1.982</td>
</tr>
<tr>
<td>22</td>
<td>fsm_io[3]</td>
<td>14.323</td>
<td>1.498</td>
</tr>
<tr>
<td>19</td>
<td>pc[2]</td>
<td>1.258</td>
<td>1.499</td>
</tr>
<tr>
<td>18</td>
<td>pc[6]</td>
<td>1.189</td>
<td>1.492</td>
</tr>
<tr>
<td>18</td>
<td>tx_bsy_Z</td>
<td>15.181</td>
<td>1.339</td>
</tr>
<tr>
<td>17</td>
<td>pc[3]</td>
<td>1.733</td>
<td>1.492</td>
</tr>
<tr>
<td>17</td>
<td>rx_data_valid</td>
<td>15.039</td>
<td>1.477</td>
</tr>
<tr>
<td>16</td>
<td>monitor_addr_7_7</td>
<td>14.089</td>
<td>2.446</td>
</tr>
<tr>
<td>15</td>
<td>risc_clk</td>
<td>0.997</td>
<td>1.709</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C14</td>
<td>72.22%</td>
</tr>
<tr>
<td>R16C18</td>
<td>72.22%</td>
</tr>
<tr>
<td>R16C23</td>
<td>70.83%</td>
</tr>
<tr>
<td>R16C15</td>
<td>66.67%</td>
</tr>
<tr>
<td>R14C22</td>
<td>63.89%</td>
</tr>
<tr>
<td>R16C24</td>
<td>62.50%</td>
</tr>
<tr>
<td>R13C27</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C20</td>
<td>61.11%</td>
</tr>
<tr>
<td>R14C19</td>
<td>56.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
