<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>circuit optimisation | Genetic Logic Lab</title><link>/tag/circuit-optimisation/</link><atom:link href="/tag/circuit-optimisation/index.xml" rel="self" type="application/rss+xml"/><description>circuit optimisation</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Mar 2005 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>circuit optimisation</title><link>/tag/circuit-optimisation/</link></image><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005-a/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005-a/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005/</guid><description/></item><item><title>Timed Circuit Synthesis Using Implicit Methods</title><link>/publication/timed-circuit-synthesis-thacker-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-synthesis-thacker-1999/</guid><description/></item></channel></rss>