-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_ip_encode_top_mac_compute_ipv4_checksum is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dataStreamBuffer0_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    dataStreamBuffer0_empty_n : IN STD_LOGIC;
    dataStreamBuffer0_read : OUT STD_LOGIC;
    dataStreamBuffer1_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    dataStreamBuffer1_full_n : IN STD_LOGIC;
    dataStreamBuffer1_write : OUT STD_LOGIC;
    subSumFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    subSumFifo_full_n : IN STD_LOGIC;
    subSumFifo_write : OUT STD_LOGIC );
end;


architecture behav of mac_ip_encode_top_mac_compute_ipv4_checksum is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv47_0 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_3895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_3895_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_reg_4016 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op575_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal cics_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_12 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_13 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_14 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_15 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_16 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_17 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_20 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_21 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_24 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_25 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_26 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_27 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_28 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_29 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal dataStreamBuffer0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dataStreamBuffer1_blk_n : STD_LOGIC;
    signal subSumFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal dataStreamBuffer0_read_reg_3899 : STD_LOGIC_VECTOR (576 downto 0);
    signal tmp_last_V_reg_3966 : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_load_fu_863_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1072_fu_1055_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_reg_4020 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_1_fu_1132_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_1_reg_4025 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_2_fu_1225_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_2_reg_4030 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_3_fu_1302_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_3_reg_4035 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_4_fu_1386_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_4_reg_4040 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_5_fu_1479_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_5_reg_4045 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_6_fu_1556_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_6_reg_4050 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_7_fu_1640_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_7_reg_4055 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_8_fu_1717_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_8_reg_4060 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_9_fu_1801_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_9_reg_4065 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_10_fu_1878_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_10_reg_4070 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_11_fu_1962_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_11_reg_4075 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_12_fu_2039_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_12_reg_4080 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_13_fu_2124_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_13_reg_4085 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_14_fu_2201_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_14_reg_4090 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_15_fu_2285_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_15_reg_4095 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_16_fu_2362_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_16_reg_4100 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_17_fu_2446_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_17_reg_4105 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_18_fu_2523_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_18_reg_4110 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_19_fu_2607_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_19_reg_4115 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_20_fu_2684_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_20_reg_4120 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_21_fu_2768_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_21_reg_4125 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_22_fu_2845_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_22_reg_4130 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_23_fu_2929_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_23_reg_4135 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_24_fu_3006_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_24_reg_4140 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_25_fu_3090_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_25_reg_4145 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_26_fu_3167_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_26_reg_4150 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_27_fu_3251_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_27_reg_4155 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_28_fu_3328_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_28_reg_4160 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_4_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_5_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_6_fu_1913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2074_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_7_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_8_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_9_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_10_fu_2719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_11_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_12_fu_3041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_13_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_fu_3337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_fu_3347_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_1_fu_3342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_1_fu_3354_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_2_fu_3366_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_2_fu_3361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_3_fu_3373_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_4_fu_3385_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_3_fu_3380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_5_fu_3397_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_4_fu_3392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_6_fu_3404_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_7_fu_3416_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_5_fu_3411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_8_fu_3423_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_9_fu_3435_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_6_fu_3430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_10_fu_3442_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_11_fu_3454_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_7_fu_3449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_12_fu_3461_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_13_fu_3473_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_8_fu_3468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_14_fu_3480_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_15_fu_3492_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_9_fu_3487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_16_fu_3499_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_17_fu_3511_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_10_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_18_fu_3518_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_19_fu_3530_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_11_fu_3525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_20_fu_3537_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_21_fu_3549_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_12_fu_3544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_22_fu_3556_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_23_fu_3568_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_13_fu_3563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_24_fu_3575_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_25_fu_3587_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_14_fu_3582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_26_fu_3594_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_27_fu_3606_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_15_fu_3601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_28_fu_3613_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln674_1_fu_995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i_i_fu_986_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_fu_983_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_998_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_fu_1013_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_fu_1021_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1027_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_fu_1035_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_79_fu_1039_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_fu_1017_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_fu_1045_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_fu_1051_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i187_i_fu_1073_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i186_i_fu_1064_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_1082_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_29_fu_1090_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_31_fu_1098_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_1104_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_32_fu_1112_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_80_fu_1116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_10_fu_1094_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_51_fu_1122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_1_fu_1128_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i190_i_fu_1150_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i189_i_fu_1141_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1167_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_5_fu_1159_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_30_fu_1183_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_32_fu_1191_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_1197_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_33_fu_1205_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_81_fu_1209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_11_fu_1187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_52_fu_1215_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_2_fu_1221_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i193_i_fu_1243_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i192_i_fu_1234_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_fu_1252_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_31_fu_1260_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_33_fu_1268_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_1274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_34_fu_1282_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_82_fu_1286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_12_fu_1264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_53_fu_1292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_3_fu_1298_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i196_i_fu_1320_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i195_i_fu_1311_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_1329_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_32_fu_1344_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_34_fu_1352_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_1358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_35_fu_1366_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_83_fu_1370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_13_fu_1348_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_54_fu_1376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_4_fu_1382_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i199_i_fu_1404_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i198_i_fu_1395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_1421_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_8_fu_1413_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_33_fu_1437_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_35_fu_1445_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_fu_1451_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_36_fu_1459_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_84_fu_1463_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_14_fu_1441_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_55_fu_1469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_5_fu_1475_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i202_i_fu_1497_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i201_i_fu_1488_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_9_fu_1506_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_34_fu_1514_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_36_fu_1522_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_1528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_37_fu_1536_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_85_fu_1540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_15_fu_1518_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_56_fu_1546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_6_fu_1552_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i205_i_fu_1574_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i204_i_fu_1565_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_fu_1583_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_35_fu_1598_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_37_fu_1606_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_39_fu_1612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_38_fu_1620_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_86_fu_1624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_16_fu_1602_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_57_fu_1630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_7_fu_1636_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i208_i_fu_1658_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i207_i_fu_1649_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_11_fu_1667_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_36_fu_1675_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_38_fu_1683_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_1689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_39_fu_1697_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_87_fu_1701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_17_fu_1679_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_58_fu_1707_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_8_fu_1713_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i211_i_fu_1735_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i210_i_fu_1726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_12_fu_1744_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_37_fu_1759_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_39_fu_1767_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_41_fu_1773_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_40_fu_1781_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_88_fu_1785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_18_fu_1763_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_59_fu_1791_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_9_fu_1797_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i214_i_fu_1819_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i213_i_fu_1810_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_1828_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_38_fu_1836_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_40_fu_1844_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_42_fu_1850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_41_fu_1858_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_89_fu_1862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_19_fu_1840_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_60_fu_1868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_10_fu_1874_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i217_i_fu_1896_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i216_i_fu_1887_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_fu_1905_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_39_fu_1920_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_41_fu_1928_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_43_fu_1934_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_42_fu_1942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_90_fu_1946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_20_fu_1924_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_61_fu_1952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_11_fu_1958_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i220_i_fu_1980_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i219_i_fu_1971_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_1989_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_40_fu_1997_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_42_fu_2005_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_44_fu_2011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_43_fu_2019_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_91_fu_2023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_21_fu_2001_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_62_fu_2029_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_12_fu_2035_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i223_i_fu_2057_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i222_i_fu_2048_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_16_fu_2066_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_41_fu_2082_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_43_fu_2090_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_46_fu_2096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_44_fu_2104_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_92_fu_2108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_22_fu_2086_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_63_fu_2114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_13_fu_2120_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i226_i_fu_2142_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i225_i_fu_2133_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_17_fu_2151_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_42_fu_2159_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_44_fu_2167_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_47_fu_2173_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_45_fu_2181_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_93_fu_2185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_23_fu_2163_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_64_fu_2191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_14_fu_2197_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i229_i_fu_2219_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i228_i_fu_2210_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_18_fu_2228_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_43_fu_2243_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_45_fu_2251_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_48_fu_2257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_46_fu_2265_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_94_fu_2269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_24_fu_2247_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_65_fu_2275_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_15_fu_2281_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i232_i_fu_2303_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i231_i_fu_2294_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_19_fu_2312_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_44_fu_2320_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_46_fu_2328_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_49_fu_2334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_47_fu_2342_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_95_fu_2346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_25_fu_2324_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_66_fu_2352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_16_fu_2358_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i235_i_fu_2380_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i234_i_fu_2371_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_20_fu_2389_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_45_fu_2404_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_47_fu_2412_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_50_fu_2418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_48_fu_2426_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_96_fu_2430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_26_fu_2408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_67_fu_2436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_17_fu_2442_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i238_i_fu_2464_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i237_i_fu_2455_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_21_fu_2473_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_46_fu_2481_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_48_fu_2489_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_51_fu_2495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_49_fu_2503_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_97_fu_2507_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_27_fu_2485_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_68_fu_2513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_18_fu_2519_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i241_i_fu_2541_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i240_i_fu_2532_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_22_fu_2550_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_47_fu_2565_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_49_fu_2573_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_52_fu_2579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_50_fu_2587_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_98_fu_2591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_28_fu_2569_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_69_fu_2597_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_19_fu_2603_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i244_i_fu_2625_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i243_i_fu_2616_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_23_fu_2634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_48_fu_2642_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_50_fu_2650_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_53_fu_2656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_51_fu_2664_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_99_fu_2668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_29_fu_2646_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_70_fu_2674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_20_fu_2680_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i247_i_fu_2702_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i246_i_fu_2693_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_24_fu_2711_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_49_fu_2726_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_51_fu_2734_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_54_fu_2740_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_52_fu_2748_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_100_fu_2752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_30_fu_2730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_71_fu_2758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_21_fu_2764_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i250_i_fu_2786_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i249_i_fu_2777_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_25_fu_2795_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_50_fu_2803_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_52_fu_2811_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_55_fu_2817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_53_fu_2825_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_101_fu_2829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_31_fu_2807_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_72_fu_2835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_22_fu_2841_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i253_i_fu_2863_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i252_i_fu_2854_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_26_fu_2872_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_51_fu_2887_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_53_fu_2895_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_56_fu_2901_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_54_fu_2909_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_102_fu_2913_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_32_fu_2891_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_73_fu_2919_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_23_fu_2925_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i256_i_fu_2947_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i255_i_fu_2938_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_27_fu_2956_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_52_fu_2964_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_54_fu_2972_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_57_fu_2978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_55_fu_2986_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_103_fu_2990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_33_fu_2968_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_74_fu_2996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_24_fu_3002_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i259_i_fu_3024_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i258_i_fu_3015_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_28_fu_3033_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_53_fu_3048_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_55_fu_3056_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_58_fu_3062_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_56_fu_3070_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_104_fu_3074_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_34_fu_3052_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_75_fu_3080_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_25_fu_3086_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i262_i_fu_3108_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i261_i_fu_3099_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_fu_3117_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_54_fu_3125_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_56_fu_3133_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_59_fu_3139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_57_fu_3147_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_105_fu_3151_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_35_fu_3129_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_76_fu_3157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_26_fu_3163_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i265_i_fu_3185_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i264_i_fu_3176_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_30_fu_3194_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_55_fu_3209_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_57_fu_3217_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_60_fu_3223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_58_fu_3231_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_106_fu_3235_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_36_fu_3213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_77_fu_3241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_27_fu_3247_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i268_i_fu_3269_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i267_i_fu_3260_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_31_fu_3278_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_56_fu_3286_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_58_fu_3294_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_61_fu_3300_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_59_fu_3308_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_107_fu_3312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_37_fu_3290_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_78_fu_3318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_28_fu_3324_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_i_fu_3799_p59 : STD_LOGIC_VECTOR (1008 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_fu_3337_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord <= tmp_last_V_reg_3966;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord_load_reg_4016 <= cics_firstWord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_1_fu_3342_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_0 <= select_ln514_fu_3347_p3;
                cics_ip_sums_sum_V_1 <= select_ln514_1_fu_3354_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_6_fu_3430_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_10 <= select_ln514_9_fu_3435_p3;
                cics_ip_sums_sum_V_11 <= select_ln514_10_fu_3442_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_7_fu_3449_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_12 <= select_ln514_11_fu_3454_p3;
                cics_ip_sums_sum_V_13 <= select_ln514_12_fu_3461_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_8_fu_3468_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_14 <= select_ln514_13_fu_3473_p3;
                cics_ip_sums_sum_V_15 <= select_ln514_14_fu_3480_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_9_fu_3487_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_16 <= select_ln514_15_fu_3492_p3;
                cics_ip_sums_sum_V_17 <= select_ln514_16_fu_3499_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_10_fu_3506_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_18 <= select_ln514_17_fu_3511_p3;
                cics_ip_sums_sum_V_19 <= select_ln514_18_fu_3518_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_2_fu_3361_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_2 <= select_ln514_2_fu_3366_p3;
                cics_ip_sums_sum_V_3 <= select_ln514_3_fu_3373_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_11_fu_3525_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_20 <= select_ln514_19_fu_3530_p3;
                cics_ip_sums_sum_V_21 <= select_ln514_20_fu_3537_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_12_fu_3544_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_22 <= select_ln514_21_fu_3549_p3;
                cics_ip_sums_sum_V_23 <= select_ln514_22_fu_3556_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_13_fu_3563_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_24 <= select_ln514_23_fu_3568_p3;
                cics_ip_sums_sum_V_25 <= select_ln514_24_fu_3575_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_14_fu_3582_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_26 <= select_ln514_25_fu_3587_p3;
                cics_ip_sums_sum_V_27 <= select_ln514_26_fu_3594_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln514_15_fu_3601_p2 = ap_const_lv1_1) and (tmp_i_reg_3895 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_28 <= select_ln514_27_fu_3606_p3;
                cics_ip_sums_sum_V_29 <= select_ln514_28_fu_3613_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_3_fu_3380_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_4 <= select_ln514_4_fu_3385_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_4_fu_3392_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_6 <= select_ln514_5_fu_3397_p3;
                cics_ip_sums_sum_V_7 <= select_ln514_6_fu_3404_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (or_ln514_5_fu_3411_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_8 <= select_ln514_7_fu_3416_p3;
                cics_ip_sums_sum_V_9 <= select_ln514_8_fu_3423_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                dataStreamBuffer0_read_reg_3899 <= dataStreamBuffer0_dout;
                tmp_last_V_reg_3966 <= dataStreamBuffer0_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln1072_10_reg_4070 <= select_ln1072_10_fu_1878_p3;
                select_ln1072_11_reg_4075 <= select_ln1072_11_fu_1962_p3;
                select_ln1072_12_reg_4080 <= select_ln1072_12_fu_2039_p3;
                select_ln1072_13_reg_4085 <= select_ln1072_13_fu_2124_p3;
                select_ln1072_14_reg_4090 <= select_ln1072_14_fu_2201_p3;
                select_ln1072_15_reg_4095 <= select_ln1072_15_fu_2285_p3;
                select_ln1072_16_reg_4100 <= select_ln1072_16_fu_2362_p3;
                select_ln1072_17_reg_4105 <= select_ln1072_17_fu_2446_p3;
                select_ln1072_18_reg_4110 <= select_ln1072_18_fu_2523_p3;
                select_ln1072_19_reg_4115 <= select_ln1072_19_fu_2607_p3;
                select_ln1072_1_reg_4025 <= select_ln1072_1_fu_1132_p3;
                select_ln1072_20_reg_4120 <= select_ln1072_20_fu_2684_p3;
                select_ln1072_21_reg_4125 <= select_ln1072_21_fu_2768_p3;
                select_ln1072_22_reg_4130 <= select_ln1072_22_fu_2845_p3;
                select_ln1072_23_reg_4135 <= select_ln1072_23_fu_2929_p3;
                select_ln1072_24_reg_4140 <= select_ln1072_24_fu_3006_p3;
                select_ln1072_25_reg_4145 <= select_ln1072_25_fu_3090_p3;
                select_ln1072_26_reg_4150 <= select_ln1072_26_fu_3167_p3;
                select_ln1072_27_reg_4155 <= select_ln1072_27_fu_3251_p3;
                select_ln1072_28_reg_4160 <= select_ln1072_28_fu_3328_p3;
                select_ln1072_2_reg_4030 <= select_ln1072_2_fu_1225_p3;
                select_ln1072_3_reg_4035 <= select_ln1072_3_fu_1302_p3;
                select_ln1072_4_reg_4040 <= select_ln1072_4_fu_1386_p3;
                select_ln1072_5_reg_4045 <= select_ln1072_5_fu_1479_p3;
                select_ln1072_6_reg_4050 <= select_ln1072_6_fu_1556_p3;
                select_ln1072_7_reg_4055 <= select_ln1072_7_fu_1640_p3;
                select_ln1072_8_reg_4060 <= select_ln1072_8_fu_1717_p3;
                select_ln1072_9_reg_4065 <= select_ln1072_9_fu_1801_p3;
                select_ln1072_reg_4020 <= select_ln1072_fu_1055_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_3895 <= tmp_i_nbreadreq_fu_376_p3;
                tmp_i_reg_3895_pp0_iter1_reg <= tmp_i_reg_3895;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln229_100_fu_2752_p2 <= std_logic_vector(unsigned(p_Result_24_fu_2711_p3) + unsigned(zext_ln1691_52_fu_2748_p1));
    add_ln229_101_fu_2829_p2 <= std_logic_vector(unsigned(p_Result_25_fu_2795_p3) + unsigned(zext_ln1691_53_fu_2825_p1));
    add_ln229_102_fu_2913_p2 <= std_logic_vector(unsigned(p_Result_26_fu_2872_p3) + unsigned(zext_ln1691_54_fu_2909_p1));
    add_ln229_103_fu_2990_p2 <= std_logic_vector(unsigned(p_Result_27_fu_2956_p3) + unsigned(zext_ln1691_55_fu_2986_p1));
    add_ln229_104_fu_3074_p2 <= std_logic_vector(unsigned(p_Result_28_fu_3033_p3) + unsigned(zext_ln1691_56_fu_3070_p1));
    add_ln229_105_fu_3151_p2 <= std_logic_vector(unsigned(p_Result_29_fu_3117_p3) + unsigned(zext_ln1691_57_fu_3147_p1));
    add_ln229_106_fu_3235_p2 <= std_logic_vector(unsigned(p_Result_30_fu_3194_p3) + unsigned(zext_ln1691_58_fu_3231_p1));
    add_ln229_107_fu_3312_p2 <= std_logic_vector(unsigned(p_Result_31_fu_3278_p3) + unsigned(zext_ln1691_59_fu_3308_p1));
    add_ln229_51_fu_1122_p2 <= std_logic_vector(unsigned(add_ln229_80_fu_1116_p2) + unsigned(trunc_ln885_10_fu_1094_p1));
    add_ln229_52_fu_1215_p2 <= std_logic_vector(unsigned(add_ln229_81_fu_1209_p2) + unsigned(trunc_ln885_11_fu_1187_p1));
    add_ln229_53_fu_1292_p2 <= std_logic_vector(unsigned(add_ln229_82_fu_1286_p2) + unsigned(trunc_ln885_12_fu_1264_p1));
    add_ln229_54_fu_1376_p2 <= std_logic_vector(unsigned(add_ln229_83_fu_1370_p2) + unsigned(trunc_ln885_13_fu_1348_p1));
    add_ln229_55_fu_1469_p2 <= std_logic_vector(unsigned(add_ln229_84_fu_1463_p2) + unsigned(trunc_ln885_14_fu_1441_p1));
    add_ln229_56_fu_1546_p2 <= std_logic_vector(unsigned(add_ln229_85_fu_1540_p2) + unsigned(trunc_ln885_15_fu_1518_p1));
    add_ln229_57_fu_1630_p2 <= std_logic_vector(unsigned(add_ln229_86_fu_1624_p2) + unsigned(trunc_ln885_16_fu_1602_p1));
    add_ln229_58_fu_1707_p2 <= std_logic_vector(unsigned(add_ln229_87_fu_1701_p2) + unsigned(trunc_ln885_17_fu_1679_p1));
    add_ln229_59_fu_1791_p2 <= std_logic_vector(unsigned(add_ln229_88_fu_1785_p2) + unsigned(trunc_ln885_18_fu_1763_p1));
    add_ln229_60_fu_1868_p2 <= std_logic_vector(unsigned(add_ln229_89_fu_1862_p2) + unsigned(trunc_ln885_19_fu_1840_p1));
    add_ln229_61_fu_1952_p2 <= std_logic_vector(unsigned(add_ln229_90_fu_1946_p2) + unsigned(trunc_ln885_20_fu_1924_p1));
    add_ln229_62_fu_2029_p2 <= std_logic_vector(unsigned(add_ln229_91_fu_2023_p2) + unsigned(trunc_ln885_21_fu_2001_p1));
    add_ln229_63_fu_2114_p2 <= std_logic_vector(unsigned(add_ln229_92_fu_2108_p2) + unsigned(trunc_ln885_22_fu_2086_p1));
    add_ln229_64_fu_2191_p2 <= std_logic_vector(unsigned(add_ln229_93_fu_2185_p2) + unsigned(trunc_ln885_23_fu_2163_p1));
    add_ln229_65_fu_2275_p2 <= std_logic_vector(unsigned(add_ln229_94_fu_2269_p2) + unsigned(trunc_ln885_24_fu_2247_p1));
    add_ln229_66_fu_2352_p2 <= std_logic_vector(unsigned(add_ln229_95_fu_2346_p2) + unsigned(trunc_ln885_25_fu_2324_p1));
    add_ln229_67_fu_2436_p2 <= std_logic_vector(unsigned(add_ln229_96_fu_2430_p2) + unsigned(trunc_ln885_26_fu_2408_p1));
    add_ln229_68_fu_2513_p2 <= std_logic_vector(unsigned(add_ln229_97_fu_2507_p2) + unsigned(trunc_ln885_27_fu_2485_p1));
    add_ln229_69_fu_2597_p2 <= std_logic_vector(unsigned(add_ln229_98_fu_2591_p2) + unsigned(trunc_ln885_28_fu_2569_p1));
    add_ln229_70_fu_2674_p2 <= std_logic_vector(unsigned(add_ln229_99_fu_2668_p2) + unsigned(trunc_ln885_29_fu_2646_p1));
    add_ln229_71_fu_2758_p2 <= std_logic_vector(unsigned(add_ln229_100_fu_2752_p2) + unsigned(trunc_ln885_30_fu_2730_p1));
    add_ln229_72_fu_2835_p2 <= std_logic_vector(unsigned(add_ln229_101_fu_2829_p2) + unsigned(trunc_ln885_31_fu_2807_p1));
    add_ln229_73_fu_2919_p2 <= std_logic_vector(unsigned(add_ln229_102_fu_2913_p2) + unsigned(trunc_ln885_32_fu_2891_p1));
    add_ln229_74_fu_2996_p2 <= std_logic_vector(unsigned(add_ln229_103_fu_2990_p2) + unsigned(trunc_ln885_33_fu_2968_p1));
    add_ln229_75_fu_3080_p2 <= std_logic_vector(unsigned(add_ln229_104_fu_3074_p2) + unsigned(trunc_ln885_34_fu_3052_p1));
    add_ln229_76_fu_3157_p2 <= std_logic_vector(unsigned(add_ln229_105_fu_3151_p2) + unsigned(trunc_ln885_35_fu_3129_p1));
    add_ln229_77_fu_3241_p2 <= std_logic_vector(unsigned(add_ln229_106_fu_3235_p2) + unsigned(trunc_ln885_36_fu_3213_p1));
    add_ln229_78_fu_3318_p2 <= std_logic_vector(unsigned(add_ln229_107_fu_3312_p2) + unsigned(trunc_ln885_37_fu_3290_p1));
    add_ln229_79_fu_1039_p2 <= std_logic_vector(unsigned(p_Result_s_fu_998_p3) + unsigned(zext_ln1691_fu_1035_p1));
    add_ln229_80_fu_1116_p2 <= std_logic_vector(unsigned(p_Result_4_fu_1082_p3) + unsigned(zext_ln1691_32_fu_1112_p1));
    add_ln229_81_fu_1209_p2 <= std_logic_vector(unsigned(p_Result_5_fu_1159_p3) + unsigned(zext_ln1691_33_fu_1205_p1));
    add_ln229_82_fu_1286_p2 <= std_logic_vector(unsigned(p_Result_6_fu_1252_p3) + unsigned(zext_ln1691_34_fu_1282_p1));
    add_ln229_83_fu_1370_p2 <= std_logic_vector(unsigned(p_Result_7_fu_1329_p3) + unsigned(zext_ln1691_35_fu_1366_p1));
    add_ln229_84_fu_1463_p2 <= std_logic_vector(unsigned(p_Result_8_fu_1413_p3) + unsigned(zext_ln1691_36_fu_1459_p1));
    add_ln229_85_fu_1540_p2 <= std_logic_vector(unsigned(p_Result_9_fu_1506_p3) + unsigned(zext_ln1691_37_fu_1536_p1));
    add_ln229_86_fu_1624_p2 <= std_logic_vector(unsigned(p_Result_10_fu_1583_p3) + unsigned(zext_ln1691_38_fu_1620_p1));
    add_ln229_87_fu_1701_p2 <= std_logic_vector(unsigned(p_Result_11_fu_1667_p3) + unsigned(zext_ln1691_39_fu_1697_p1));
    add_ln229_88_fu_1785_p2 <= std_logic_vector(unsigned(p_Result_12_fu_1744_p3) + unsigned(zext_ln1691_40_fu_1781_p1));
    add_ln229_89_fu_1862_p2 <= std_logic_vector(unsigned(p_Result_13_fu_1828_p3) + unsigned(zext_ln1691_41_fu_1858_p1));
    add_ln229_90_fu_1946_p2 <= std_logic_vector(unsigned(p_Result_14_fu_1905_p3) + unsigned(zext_ln1691_42_fu_1942_p1));
    add_ln229_91_fu_2023_p2 <= std_logic_vector(unsigned(p_Result_15_fu_1989_p3) + unsigned(zext_ln1691_43_fu_2019_p1));
    add_ln229_92_fu_2108_p2 <= std_logic_vector(unsigned(p_Result_16_fu_2066_p3) + unsigned(zext_ln1691_44_fu_2104_p1));
    add_ln229_93_fu_2185_p2 <= std_logic_vector(unsigned(p_Result_17_fu_2151_p3) + unsigned(zext_ln1691_45_fu_2181_p1));
    add_ln229_94_fu_2269_p2 <= std_logic_vector(unsigned(p_Result_18_fu_2228_p3) + unsigned(zext_ln1691_46_fu_2265_p1));
    add_ln229_95_fu_2346_p2 <= std_logic_vector(unsigned(p_Result_19_fu_2312_p3) + unsigned(zext_ln1691_47_fu_2342_p1));
    add_ln229_96_fu_2430_p2 <= std_logic_vector(unsigned(p_Result_20_fu_2389_p3) + unsigned(zext_ln1691_48_fu_2426_p1));
    add_ln229_97_fu_2507_p2 <= std_logic_vector(unsigned(p_Result_21_fu_2473_p3) + unsigned(zext_ln1691_49_fu_2503_p1));
    add_ln229_98_fu_2591_p2 <= std_logic_vector(unsigned(p_Result_22_fu_2550_p3) + unsigned(zext_ln1691_50_fu_2587_p1));
    add_ln229_99_fu_2668_p2 <= std_logic_vector(unsigned(p_Result_23_fu_2634_p3) + unsigned(zext_ln1691_51_fu_2664_p1));
    add_ln229_fu_1045_p2 <= std_logic_vector(unsigned(add_ln229_79_fu_1039_p2) + unsigned(trunc_ln885_fu_1017_p1));
    add_ln885_31_fu_1098_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(zext_ln885_29_fu_1090_p1));
    add_ln885_32_fu_1191_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(zext_ln885_30_fu_1183_p1));
    add_ln885_33_fu_1268_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(zext_ln885_31_fu_1260_p1));
    add_ln885_34_fu_1352_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_4) + unsigned(zext_ln885_32_fu_1344_p1));
    add_ln885_35_fu_1445_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_6) + unsigned(zext_ln885_33_fu_1437_p1));
    add_ln885_36_fu_1522_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_7) + unsigned(zext_ln885_34_fu_1514_p1));
    add_ln885_37_fu_1606_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_8) + unsigned(zext_ln885_35_fu_1598_p1));
    add_ln885_38_fu_1683_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_9) + unsigned(zext_ln885_36_fu_1675_p1));
    add_ln885_39_fu_1767_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_10) + unsigned(zext_ln885_37_fu_1759_p1));
    add_ln885_40_fu_1844_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_11) + unsigned(zext_ln885_38_fu_1836_p1));
    add_ln885_41_fu_1928_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_12) + unsigned(zext_ln885_39_fu_1920_p1));
    add_ln885_42_fu_2005_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_13) + unsigned(zext_ln885_40_fu_1997_p1));
    add_ln885_43_fu_2090_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_14) + unsigned(zext_ln885_41_fu_2082_p1));
    add_ln885_44_fu_2167_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_15) + unsigned(zext_ln885_42_fu_2159_p1));
    add_ln885_45_fu_2251_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_16) + unsigned(zext_ln885_43_fu_2243_p1));
    add_ln885_46_fu_2328_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_17) + unsigned(zext_ln885_44_fu_2320_p1));
    add_ln885_47_fu_2412_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_18) + unsigned(zext_ln885_45_fu_2404_p1));
    add_ln885_48_fu_2489_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_19) + unsigned(zext_ln885_46_fu_2481_p1));
    add_ln885_49_fu_2573_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_20) + unsigned(zext_ln885_47_fu_2565_p1));
    add_ln885_50_fu_2650_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_21) + unsigned(zext_ln885_48_fu_2642_p1));
    add_ln885_51_fu_2734_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_22) + unsigned(zext_ln885_49_fu_2726_p1));
    add_ln885_52_fu_2811_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_23) + unsigned(zext_ln885_50_fu_2803_p1));
    add_ln885_53_fu_2895_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_24) + unsigned(zext_ln885_51_fu_2887_p1));
    add_ln885_54_fu_2972_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_25) + unsigned(zext_ln885_52_fu_2964_p1));
    add_ln885_55_fu_3056_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_26) + unsigned(zext_ln885_53_fu_3048_p1));
    add_ln885_56_fu_3133_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_27) + unsigned(zext_ln885_54_fu_3125_p1));
    add_ln885_57_fu_3217_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_28) + unsigned(zext_ln885_55_fu_3209_p1));
    add_ln885_58_fu_3294_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_29) + unsigned(zext_ln885_56_fu_3286_p1));
    add_ln885_fu_1021_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(zext_ln885_fu_1013_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, ap_done_reg, dataStreamBuffer1_full_n, tmp_i_reg_3895, subSumFifo_full_n, ap_predicate_op575_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op575_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3895 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, ap_done_reg, dataStreamBuffer1_full_n, tmp_i_reg_3895, subSumFifo_full_n, ap_predicate_op575_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op575_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3895 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, ap_done_reg, dataStreamBuffer1_full_n, tmp_i_reg_3895, subSumFifo_full_n, ap_predicate_op575_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op575_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3895 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dataStreamBuffer1_full_n, tmp_i_reg_3895)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_i_reg_3895 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(subSumFifo_full_n, ap_predicate_op575_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op575_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
            end if;
        else 
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_fu_1006_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= icmp_ln1072_fu_1006_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_fu_1055_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 <= select_ln1072_fu_1055_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_5_fu_1752_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= icmp_ln1072_5_fu_1752_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_9_fu_1801_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 <= select_ln1072_9_fu_1801_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_10_fu_1878_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 <= select_ln1072_10_fu_1878_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_6_fu_1913_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= icmp_ln1072_6_fu_1913_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_11_fu_1962_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 <= select_ln1072_11_fu_1962_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_12_fu_2039_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 <= select_ln1072_12_fu_2039_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4_assign_proc : process(tmp_i_reg_3895, dataStreamBuffer0_read_reg_3899, cics_firstWord_load_load_fu_863_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= dataStreamBuffer0_read_reg_3899(3 downto 3);
            else 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_13_fu_2124_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 <= select_ln1072_13_fu_2124_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_14_fu_2201_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 <= select_ln1072_14_fu_2201_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_7_fu_2236_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= icmp_ln1072_7_fu_2236_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_15_fu_2285_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 <= select_ln1072_15_fu_2285_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_16_fu_2362_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 <= select_ln1072_16_fu_2362_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_8_fu_2397_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= icmp_ln1072_8_fu_2397_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_17_fu_2446_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 <= select_ln1072_17_fu_2446_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_18_fu_2523_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 <= select_ln1072_18_fu_2523_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_1_fu_1132_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 <= select_ln1072_1_fu_1132_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_9_fu_2558_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= icmp_ln1072_9_fu_2558_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_19_fu_2607_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 <= select_ln1072_19_fu_2607_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_20_fu_2684_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 <= select_ln1072_20_fu_2684_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_10_fu_2719_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= icmp_ln1072_10_fu_2719_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_21_fu_2768_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 <= select_ln1072_21_fu_2768_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_22_fu_2845_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 <= select_ln1072_22_fu_2845_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_11_fu_2880_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= icmp_ln1072_11_fu_2880_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_23_fu_2929_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 <= select_ln1072_23_fu_2929_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_24_fu_3006_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 <= select_ln1072_24_fu_3006_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_12_fu_3041_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= icmp_ln1072_12_fu_3041_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_25_fu_3090_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 <= select_ln1072_25_fu_3090_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_26_fu_3167_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 <= select_ln1072_26_fu_3167_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_13_fu_3202_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= icmp_ln1072_13_fu_3202_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_27_fu_3251_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 <= select_ln1072_27_fu_3251_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_28_fu_3328_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 <= select_ln1072_28_fu_3328_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_1_fu_1176_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= icmp_ln1072_1_fu_1176_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_2_fu_1225_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 <= select_ln1072_2_fu_1225_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_3_fu_1302_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 <= select_ln1072_3_fu_1302_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_2_fu_1337_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= icmp_ln1072_2_fu_1337_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_4_fu_1386_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 <= select_ln1072_4_fu_1386_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_3_fu_1430_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= icmp_ln1072_3_fu_1430_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_5_fu_1479_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 <= select_ln1072_5_fu_1479_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_6_fu_1556_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 <= select_ln1072_6_fu_1556_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, icmp_ln1072_4_fu_1591_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525)
    begin
        if ((tmp_i_reg_3895 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= icmp_ln1072_4_fu_1591_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_7_fu_1640_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 <= select_ln1072_7_fu_1640_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4_assign_proc : process(tmp_i_reg_3895, cics_firstWord_load_load_fu_863_p1, select_ln1072_8_fu_1717_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545)
    begin
        if (((tmp_i_reg_3895 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_863_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 <= select_ln1072_8_fu_1717_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op575_write_state3_assign_proc : process(tmp_i_reg_3895_pp0_iter1_reg, cics_firstWord_load_reg_4016)
    begin
                ap_predicate_op575_write_state3 <= ((cics_firstWord_load_reg_4016 = ap_const_lv1_1) and (tmp_i_reg_3895_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cics_firstWord_load_load_fu_863_p1 <= cics_firstWord;

    dataStreamBuffer0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer0_blk_n <= dataStreamBuffer0_empty_n;
        else 
            dataStreamBuffer0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataStreamBuffer0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_376_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer0_read <= ap_const_logic_1;
        else 
            dataStreamBuffer0_read <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dataStreamBuffer1_full_n, tmp_i_reg_3895, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_3895 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer1_blk_n <= dataStreamBuffer1_full_n;
        else 
            dataStreamBuffer1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dataStreamBuffer1_din <= dataStreamBuffer0_read_reg_3899;

    dataStreamBuffer1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_3895, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3895 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer1_write <= ap_const_logic_1;
        else 
            dataStreamBuffer1_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1072_10_fu_2719_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_B)) else "0";
    icmp_ln1072_11_fu_2880_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_C)) else "0";
    icmp_ln1072_12_fu_3041_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln1072_13_fu_3202_p2 <= "1" when (trunc_ln674_fu_983_p1 = ap_const_lv4_F) else "0";
    icmp_ln1072_1_fu_1176_p2 <= "0" when (tmp_32_fu_1167_p4 = ap_const_lv3_0) else "1";
    icmp_ln1072_2_fu_1337_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln1072_3_fu_1430_p2 <= "0" when (tmp_36_fu_1421_p4 = ap_const_lv2_0) else "1";
    icmp_ln1072_4_fu_1591_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln1072_5_fu_1752_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln1072_6_fu_1913_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln1072_7_fu_2236_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln1072_8_fu_2397_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln1072_9_fu_2558_p2 <= "1" when (unsigned(trunc_ln674_fu_983_p1) > unsigned(ap_const_lv4_A)) else "0";
    icmp_ln1072_fu_1006_p2 <= "0" when (trunc_ln674_fu_983_p1 = ap_const_lv4_0) else "1";
    or_ln514_10_fu_3506_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4);
    or_ln514_11_fu_3525_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4);
    or_ln514_12_fu_3544_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4);
    or_ln514_13_fu_3563_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4);
    or_ln514_14_fu_3582_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4);
    or_ln514_15_fu_3601_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4);
    or_ln514_1_fu_3342_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4);
    or_ln514_2_fu_3361_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4);
    or_ln514_3_fu_3380_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4);
    or_ln514_4_fu_3392_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4);
    or_ln514_5_fu_3411_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4);
    or_ln514_6_fu_3430_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4);
    or_ln514_7_fu_3449_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4);
    or_ln514_8_fu_3468_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4);
    or_ln514_9_fu_3487_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4);
    or_ln514_fu_3337_p2 <= (tmp_last_V_reg_3966 or ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4);
    p_Result_10_fu_1583_p3 <= (p_Result_6_i205_i_fu_1574_p4 & p_Result_4_i204_i_fu_1565_p4);
    p_Result_11_fu_1667_p3 <= (p_Result_6_i208_i_fu_1658_p4 & p_Result_4_i207_i_fu_1649_p4);
    p_Result_12_fu_1744_p3 <= (p_Result_6_i211_i_fu_1735_p4 & p_Result_4_i210_i_fu_1726_p4);
    p_Result_13_fu_1828_p3 <= (p_Result_6_i214_i_fu_1819_p4 & p_Result_4_i213_i_fu_1810_p4);
    p_Result_14_fu_1905_p3 <= (p_Result_6_i217_i_fu_1896_p4 & p_Result_4_i216_i_fu_1887_p4);
    p_Result_15_fu_1989_p3 <= (p_Result_6_i220_i_fu_1980_p4 & p_Result_4_i219_i_fu_1971_p4);
    p_Result_16_fu_2066_p3 <= (p_Result_6_i223_i_fu_2057_p4 & p_Result_4_i222_i_fu_2048_p4);
    p_Result_17_fu_2151_p3 <= (p_Result_6_i226_i_fu_2142_p4 & p_Result_4_i225_i_fu_2133_p4);
    p_Result_18_fu_2228_p3 <= (p_Result_6_i229_i_fu_2219_p4 & p_Result_4_i228_i_fu_2210_p4);
    p_Result_19_fu_2312_p3 <= (p_Result_6_i232_i_fu_2303_p4 & p_Result_4_i231_i_fu_2294_p4);
    p_Result_20_fu_2389_p3 <= (p_Result_6_i235_i_fu_2380_p4 & p_Result_4_i234_i_fu_2371_p4);
    p_Result_21_fu_2473_p3 <= (p_Result_6_i238_i_fu_2464_p4 & p_Result_4_i237_i_fu_2455_p4);
    p_Result_22_fu_2550_p3 <= (p_Result_6_i241_i_fu_2541_p4 & p_Result_4_i240_i_fu_2532_p4);
    p_Result_23_fu_2634_p3 <= (p_Result_6_i244_i_fu_2625_p4 & p_Result_4_i243_i_fu_2616_p4);
    p_Result_24_fu_2711_p3 <= (p_Result_6_i247_i_fu_2702_p4 & p_Result_4_i246_i_fu_2693_p4);
    p_Result_25_fu_2795_p3 <= (p_Result_6_i250_i_fu_2786_p4 & p_Result_4_i249_i_fu_2777_p4);
    p_Result_26_fu_2872_p3 <= (p_Result_6_i253_i_fu_2863_p4 & p_Result_4_i252_i_fu_2854_p4);
    p_Result_27_fu_2956_p3 <= (p_Result_6_i256_i_fu_2947_p4 & p_Result_4_i255_i_fu_2938_p4);
    p_Result_28_fu_3033_p3 <= (p_Result_6_i259_i_fu_3024_p4 & p_Result_4_i258_i_fu_3015_p4);
    p_Result_29_fu_3117_p3 <= (p_Result_6_i262_i_fu_3108_p4 & p_Result_4_i261_i_fu_3099_p4);
    p_Result_30_fu_3194_p3 <= (p_Result_6_i265_i_fu_3185_p4 & p_Result_4_i264_i_fu_3176_p4);
    p_Result_31_fu_3278_p3 <= (p_Result_6_i268_i_fu_3269_p4 & p_Result_4_i267_i_fu_3260_p4);
    p_Result_4_fu_1082_p3 <= (p_Result_6_i187_i_fu_1073_p4 & p_Result_4_i186_i_fu_1064_p4);
    p_Result_4_i186_i_fu_1064_p4 <= dataStreamBuffer0_read_reg_3899(31 downto 24);
    p_Result_4_i189_i_fu_1141_p4 <= dataStreamBuffer0_read_reg_3899(47 downto 40);
    p_Result_4_i192_i_fu_1234_p4 <= dataStreamBuffer0_read_reg_3899(63 downto 56);
    p_Result_4_i195_i_fu_1311_p4 <= dataStreamBuffer0_read_reg_3899(79 downto 72);
    p_Result_4_i198_i_fu_1395_p4 <= dataStreamBuffer0_read_reg_3899(111 downto 104);
    p_Result_4_i201_i_fu_1488_p4 <= dataStreamBuffer0_read_reg_3899(127 downto 120);
    p_Result_4_i204_i_fu_1565_p4 <= dataStreamBuffer0_read_reg_3899(143 downto 136);
    p_Result_4_i207_i_fu_1649_p4 <= dataStreamBuffer0_read_reg_3899(159 downto 152);
    p_Result_4_i210_i_fu_1726_p4 <= dataStreamBuffer0_read_reg_3899(175 downto 168);
    p_Result_4_i213_i_fu_1810_p4 <= dataStreamBuffer0_read_reg_3899(191 downto 184);
    p_Result_4_i216_i_fu_1887_p4 <= dataStreamBuffer0_read_reg_3899(207 downto 200);
    p_Result_4_i219_i_fu_1971_p4 <= dataStreamBuffer0_read_reg_3899(223 downto 216);
    p_Result_4_i222_i_fu_2048_p4 <= dataStreamBuffer0_read_reg_3899(239 downto 232);
    p_Result_4_i225_i_fu_2133_p4 <= dataStreamBuffer0_read_reg_3899(255 downto 248);
    p_Result_4_i228_i_fu_2210_p4 <= dataStreamBuffer0_read_reg_3899(271 downto 264);
    p_Result_4_i231_i_fu_2294_p4 <= dataStreamBuffer0_read_reg_3899(287 downto 280);
    p_Result_4_i234_i_fu_2371_p4 <= dataStreamBuffer0_read_reg_3899(303 downto 296);
    p_Result_4_i237_i_fu_2455_p4 <= dataStreamBuffer0_read_reg_3899(319 downto 312);
    p_Result_4_i240_i_fu_2532_p4 <= dataStreamBuffer0_read_reg_3899(335 downto 328);
    p_Result_4_i243_i_fu_2616_p4 <= dataStreamBuffer0_read_reg_3899(351 downto 344);
    p_Result_4_i246_i_fu_2693_p4 <= dataStreamBuffer0_read_reg_3899(367 downto 360);
    p_Result_4_i249_i_fu_2777_p4 <= dataStreamBuffer0_read_reg_3899(383 downto 376);
    p_Result_4_i252_i_fu_2854_p4 <= dataStreamBuffer0_read_reg_3899(399 downto 392);
    p_Result_4_i255_i_fu_2938_p4 <= dataStreamBuffer0_read_reg_3899(415 downto 408);
    p_Result_4_i258_i_fu_3015_p4 <= dataStreamBuffer0_read_reg_3899(431 downto 424);
    p_Result_4_i261_i_fu_3099_p4 <= dataStreamBuffer0_read_reg_3899(447 downto 440);
    p_Result_4_i264_i_fu_3176_p4 <= dataStreamBuffer0_read_reg_3899(463 downto 456);
    p_Result_4_i267_i_fu_3260_p4 <= dataStreamBuffer0_read_reg_3899(479 downto 472);
    p_Result_4_i_i_fu_986_p4 <= dataStreamBuffer0_read_reg_3899(15 downto 8);
    p_Result_5_fu_1159_p3 <= (p_Result_6_i190_i_fu_1150_p4 & p_Result_4_i189_i_fu_1141_p4);
    p_Result_6_fu_1252_p3 <= (p_Result_6_i193_i_fu_1243_p4 & p_Result_4_i192_i_fu_1234_p4);
    p_Result_6_i187_i_fu_1073_p4 <= dataStreamBuffer0_read_reg_3899(23 downto 16);
    p_Result_6_i190_i_fu_1150_p4 <= dataStreamBuffer0_read_reg_3899(39 downto 32);
    p_Result_6_i193_i_fu_1243_p4 <= dataStreamBuffer0_read_reg_3899(55 downto 48);
    p_Result_6_i196_i_fu_1320_p4 <= dataStreamBuffer0_read_reg_3899(71 downto 64);
    p_Result_6_i199_i_fu_1404_p4 <= dataStreamBuffer0_read_reg_3899(103 downto 96);
    p_Result_6_i202_i_fu_1497_p4 <= dataStreamBuffer0_read_reg_3899(119 downto 112);
    p_Result_6_i205_i_fu_1574_p4 <= dataStreamBuffer0_read_reg_3899(135 downto 128);
    p_Result_6_i208_i_fu_1658_p4 <= dataStreamBuffer0_read_reg_3899(151 downto 144);
    p_Result_6_i211_i_fu_1735_p4 <= dataStreamBuffer0_read_reg_3899(167 downto 160);
    p_Result_6_i214_i_fu_1819_p4 <= dataStreamBuffer0_read_reg_3899(183 downto 176);
    p_Result_6_i217_i_fu_1896_p4 <= dataStreamBuffer0_read_reg_3899(199 downto 192);
    p_Result_6_i220_i_fu_1980_p4 <= dataStreamBuffer0_read_reg_3899(215 downto 208);
    p_Result_6_i223_i_fu_2057_p4 <= dataStreamBuffer0_read_reg_3899(231 downto 224);
    p_Result_6_i226_i_fu_2142_p4 <= dataStreamBuffer0_read_reg_3899(247 downto 240);
    p_Result_6_i229_i_fu_2219_p4 <= dataStreamBuffer0_read_reg_3899(263 downto 256);
    p_Result_6_i232_i_fu_2303_p4 <= dataStreamBuffer0_read_reg_3899(279 downto 272);
    p_Result_6_i235_i_fu_2380_p4 <= dataStreamBuffer0_read_reg_3899(295 downto 288);
    p_Result_6_i238_i_fu_2464_p4 <= dataStreamBuffer0_read_reg_3899(311 downto 304);
    p_Result_6_i241_i_fu_2541_p4 <= dataStreamBuffer0_read_reg_3899(327 downto 320);
    p_Result_6_i244_i_fu_2625_p4 <= dataStreamBuffer0_read_reg_3899(343 downto 336);
    p_Result_6_i247_i_fu_2702_p4 <= dataStreamBuffer0_read_reg_3899(359 downto 352);
    p_Result_6_i250_i_fu_2786_p4 <= dataStreamBuffer0_read_reg_3899(375 downto 368);
    p_Result_6_i253_i_fu_2863_p4 <= dataStreamBuffer0_read_reg_3899(391 downto 384);
    p_Result_6_i256_i_fu_2947_p4 <= dataStreamBuffer0_read_reg_3899(407 downto 400);
    p_Result_6_i259_i_fu_3024_p4 <= dataStreamBuffer0_read_reg_3899(423 downto 416);
    p_Result_6_i262_i_fu_3108_p4 <= dataStreamBuffer0_read_reg_3899(439 downto 432);
    p_Result_6_i265_i_fu_3185_p4 <= dataStreamBuffer0_read_reg_3899(455 downto 448);
    p_Result_6_i268_i_fu_3269_p4 <= dataStreamBuffer0_read_reg_3899(471 downto 464);
    p_Result_7_fu_1329_p3 <= (p_Result_6_i196_i_fu_1320_p4 & p_Result_4_i195_i_fu_1311_p4);
    p_Result_8_fu_1413_p3 <= (p_Result_6_i199_i_fu_1404_p4 & p_Result_4_i198_i_fu_1395_p4);
    p_Result_9_fu_1506_p3 <= (p_Result_6_i202_i_fu_1497_p4 & p_Result_4_i201_i_fu_1488_p4);
    p_Result_s_fu_998_p3 <= (trunc_ln674_1_fu_995_p1 & p_Result_4_i_i_fu_986_p4);
    select_ln1072_10_fu_1878_p3 <= 
        zext_ln507_10_fu_1874_p1 when (icmp_ln1072_5_fu_1752_p2(0) = '1') else 
        cics_ip_sums_sum_V_11;
    select_ln1072_11_fu_1962_p3 <= 
        zext_ln507_11_fu_1958_p1 when (icmp_ln1072_6_fu_1913_p2(0) = '1') else 
        cics_ip_sums_sum_V_12;
    select_ln1072_12_fu_2039_p3 <= 
        zext_ln507_12_fu_2035_p1 when (icmp_ln1072_6_fu_1913_p2(0) = '1') else 
        cics_ip_sums_sum_V_13;
    select_ln1072_13_fu_2124_p3 <= 
        zext_ln507_13_fu_2120_p1 when (tmp_45_fu_2074_p3(0) = '1') else 
        cics_ip_sums_sum_V_14;
    select_ln1072_14_fu_2201_p3 <= 
        zext_ln507_14_fu_2197_p1 when (tmp_45_fu_2074_p3(0) = '1') else 
        cics_ip_sums_sum_V_15;
    select_ln1072_15_fu_2285_p3 <= 
        zext_ln507_15_fu_2281_p1 when (icmp_ln1072_7_fu_2236_p2(0) = '1') else 
        cics_ip_sums_sum_V_16;
    select_ln1072_16_fu_2362_p3 <= 
        zext_ln507_16_fu_2358_p1 when (icmp_ln1072_7_fu_2236_p2(0) = '1') else 
        cics_ip_sums_sum_V_17;
    select_ln1072_17_fu_2446_p3 <= 
        zext_ln507_17_fu_2442_p1 when (icmp_ln1072_8_fu_2397_p2(0) = '1') else 
        cics_ip_sums_sum_V_18;
    select_ln1072_18_fu_2523_p3 <= 
        zext_ln507_18_fu_2519_p1 when (icmp_ln1072_8_fu_2397_p2(0) = '1') else 
        cics_ip_sums_sum_V_19;
    select_ln1072_19_fu_2607_p3 <= 
        zext_ln507_19_fu_2603_p1 when (icmp_ln1072_9_fu_2558_p2(0) = '1') else 
        cics_ip_sums_sum_V_20;
    select_ln1072_1_fu_1132_p3 <= 
        zext_ln507_1_fu_1128_p1 when (icmp_ln1072_fu_1006_p2(0) = '1') else 
        cics_ip_sums_sum_V_1;
    select_ln1072_20_fu_2684_p3 <= 
        zext_ln507_20_fu_2680_p1 when (icmp_ln1072_9_fu_2558_p2(0) = '1') else 
        cics_ip_sums_sum_V_21;
    select_ln1072_21_fu_2768_p3 <= 
        zext_ln507_21_fu_2764_p1 when (icmp_ln1072_10_fu_2719_p2(0) = '1') else 
        cics_ip_sums_sum_V_22;
    select_ln1072_22_fu_2845_p3 <= 
        zext_ln507_22_fu_2841_p1 when (icmp_ln1072_10_fu_2719_p2(0) = '1') else 
        cics_ip_sums_sum_V_23;
    select_ln1072_23_fu_2929_p3 <= 
        zext_ln507_23_fu_2925_p1 when (icmp_ln1072_11_fu_2880_p2(0) = '1') else 
        cics_ip_sums_sum_V_24;
    select_ln1072_24_fu_3006_p3 <= 
        zext_ln507_24_fu_3002_p1 when (icmp_ln1072_11_fu_2880_p2(0) = '1') else 
        cics_ip_sums_sum_V_25;
    select_ln1072_25_fu_3090_p3 <= 
        zext_ln507_25_fu_3086_p1 when (icmp_ln1072_12_fu_3041_p2(0) = '1') else 
        cics_ip_sums_sum_V_26;
    select_ln1072_26_fu_3167_p3 <= 
        zext_ln507_26_fu_3163_p1 when (icmp_ln1072_12_fu_3041_p2(0) = '1') else 
        cics_ip_sums_sum_V_27;
    select_ln1072_27_fu_3251_p3 <= 
        zext_ln507_27_fu_3247_p1 when (icmp_ln1072_13_fu_3202_p2(0) = '1') else 
        cics_ip_sums_sum_V_28;
    select_ln1072_28_fu_3328_p3 <= 
        zext_ln507_28_fu_3324_p1 when (icmp_ln1072_13_fu_3202_p2(0) = '1') else 
        cics_ip_sums_sum_V_29;
    select_ln1072_2_fu_1225_p3 <= 
        zext_ln507_2_fu_1221_p1 when (icmp_ln1072_1_fu_1176_p2(0) = '1') else 
        cics_ip_sums_sum_V_2;
    select_ln1072_3_fu_1302_p3 <= 
        zext_ln507_3_fu_1298_p1 when (icmp_ln1072_1_fu_1176_p2(0) = '1') else 
        cics_ip_sums_sum_V_3;
    select_ln1072_4_fu_1386_p3 <= 
        zext_ln507_4_fu_1382_p1 when (icmp_ln1072_2_fu_1337_p2(0) = '1') else 
        cics_ip_sums_sum_V_4;
    select_ln1072_5_fu_1479_p3 <= 
        zext_ln507_5_fu_1475_p1 when (icmp_ln1072_3_fu_1430_p2(0) = '1') else 
        cics_ip_sums_sum_V_6;
    select_ln1072_6_fu_1556_p3 <= 
        zext_ln507_6_fu_1552_p1 when (icmp_ln1072_3_fu_1430_p2(0) = '1') else 
        cics_ip_sums_sum_V_7;
    select_ln1072_7_fu_1640_p3 <= 
        zext_ln507_7_fu_1636_p1 when (icmp_ln1072_4_fu_1591_p2(0) = '1') else 
        cics_ip_sums_sum_V_8;
    select_ln1072_8_fu_1717_p3 <= 
        zext_ln507_8_fu_1713_p1 when (icmp_ln1072_4_fu_1591_p2(0) = '1') else 
        cics_ip_sums_sum_V_9;
    select_ln1072_9_fu_1801_p3 <= 
        zext_ln507_9_fu_1797_p1 when (icmp_ln1072_5_fu_1752_p2(0) = '1') else 
        cics_ip_sums_sum_V_10;
    select_ln1072_fu_1055_p3 <= 
        zext_ln507_fu_1051_p1 when (icmp_ln1072_fu_1006_p2(0) = '1') else 
        cics_ip_sums_sum_V_0;
    select_ln514_10_fu_3442_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4;
    select_ln514_11_fu_3454_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4;
    select_ln514_12_fu_3461_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4;
    select_ln514_13_fu_3473_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4;
    select_ln514_14_fu_3480_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4;
    select_ln514_15_fu_3492_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4;
    select_ln514_16_fu_3499_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4;
    select_ln514_17_fu_3511_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4;
    select_ln514_18_fu_3518_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4;
    select_ln514_19_fu_3530_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4;
    select_ln514_1_fu_3354_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4;
    select_ln514_20_fu_3537_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4;
    select_ln514_21_fu_3549_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4;
    select_ln514_22_fu_3556_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4;
    select_ln514_23_fu_3568_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4;
    select_ln514_24_fu_3575_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4;
    select_ln514_25_fu_3587_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4;
    select_ln514_26_fu_3594_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4;
    select_ln514_27_fu_3606_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4;
    select_ln514_28_fu_3613_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4;
    select_ln514_2_fu_3366_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4;
    select_ln514_3_fu_3373_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4;
    select_ln514_4_fu_3385_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4;
    select_ln514_5_fu_3397_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4;
    select_ln514_6_fu_3404_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4;
    select_ln514_7_fu_3416_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4;
    select_ln514_8_fu_3423_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4;
    select_ln514_9_fu_3435_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4;
    select_ln514_fu_3347_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_3966(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4;

    subSumFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_full_n, ap_predicate_op575_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op575_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            subSumFifo_blk_n <= subSumFifo_full_n;
        else 
            subSumFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_i_fu_3799_p59),1024));

    subSumFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op575_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op575_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            subSumFifo_write <= ap_const_logic_1;
        else 
            subSumFifo_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_22_i_fu_3799_p59 <= (((((((((((((((((((((((((((((((((((((((((((((((((((((((((ap_const_lv64_0 & select_ln1072_28_reg_4160) & ap_const_lv15_0) & select_ln1072_27_reg_4155) & ap_const_lv15_0) & select_ln1072_26_reg_4150) & ap_const_lv15_0) & select_ln1072_25_reg_4145) & ap_const_lv15_0) & select_ln1072_24_reg_4140) & ap_const_lv15_0) & select_ln1072_23_reg_4135) & ap_const_lv15_0) & select_ln1072_22_reg_4130) & ap_const_lv15_0) & select_ln1072_21_reg_4125) & ap_const_lv15_0) & select_ln1072_20_reg_4120) & ap_const_lv15_0) & select_ln1072_19_reg_4115) & ap_const_lv15_0) & select_ln1072_18_reg_4110) & ap_const_lv15_0) & select_ln1072_17_reg_4105) & ap_const_lv15_0) & select_ln1072_16_reg_4100) & ap_const_lv15_0) & select_ln1072_15_reg_4095) & ap_const_lv15_0) & select_ln1072_14_reg_4090) & ap_const_lv15_0) & select_ln1072_13_reg_4085) & ap_const_lv15_0) & select_ln1072_12_reg_4080) & ap_const_lv15_0) & select_ln1072_11_reg_4075) & ap_const_lv15_0) & select_ln1072_10_reg_4070) & ap_const_lv15_0) & select_ln1072_9_reg_4065) & ap_const_lv15_0) & select_ln1072_8_reg_4060) & ap_const_lv15_0) & select_ln1072_7_reg_4055) & ap_const_lv15_0) & select_ln1072_6_reg_4050) & ap_const_lv15_0) & select_ln1072_5_reg_4045) & ap_const_lv47_0) & select_ln1072_4_reg_4040) & ap_const_lv15_0) & select_ln1072_3_reg_4035) & ap_const_lv15_0) & select_ln1072_2_reg_4030) & ap_const_lv15_0) & select_ln1072_1_reg_4025) & ap_const_lv15_0) & select_ln1072_reg_4020);
    tmp_31_fu_1104_p3 <= add_ln885_31_fu_1098_p2(16 downto 16);
    tmp_32_fu_1167_p4 <= dataStreamBuffer0_read_reg_3899(3 downto 1);
    tmp_33_fu_1197_p3 <= add_ln885_32_fu_1191_p2(16 downto 16);
    tmp_34_fu_1274_p3 <= add_ln885_33_fu_1268_p2(16 downto 16);
    tmp_35_fu_1358_p3 <= add_ln885_34_fu_1352_p2(16 downto 16);
    tmp_36_fu_1421_p4 <= dataStreamBuffer0_read_reg_3899(3 downto 2);
    tmp_37_fu_1451_p3 <= add_ln885_35_fu_1445_p2(16 downto 16);
    tmp_38_fu_1528_p3 <= add_ln885_36_fu_1522_p2(16 downto 16);
    tmp_39_fu_1612_p3 <= add_ln885_37_fu_1606_p2(16 downto 16);
    tmp_40_fu_1689_p3 <= add_ln885_38_fu_1683_p2(16 downto 16);
    tmp_41_fu_1773_p3 <= add_ln885_39_fu_1767_p2(16 downto 16);
    tmp_42_fu_1850_p3 <= add_ln885_40_fu_1844_p2(16 downto 16);
    tmp_43_fu_1934_p3 <= add_ln885_41_fu_1928_p2(16 downto 16);
    tmp_44_fu_2011_p3 <= add_ln885_42_fu_2005_p2(16 downto 16);
    tmp_45_fu_2074_p3 <= dataStreamBuffer0_read_reg_3899(3 downto 3);
    tmp_46_fu_2096_p3 <= add_ln885_43_fu_2090_p2(16 downto 16);
    tmp_47_fu_2173_p3 <= add_ln885_44_fu_2167_p2(16 downto 16);
    tmp_48_fu_2257_p3 <= add_ln885_45_fu_2251_p2(16 downto 16);
    tmp_49_fu_2334_p3 <= add_ln885_46_fu_2328_p2(16 downto 16);
    tmp_50_fu_2418_p3 <= add_ln885_47_fu_2412_p2(16 downto 16);
    tmp_51_fu_2495_p3 <= add_ln885_48_fu_2489_p2(16 downto 16);
    tmp_52_fu_2579_p3 <= add_ln885_49_fu_2573_p2(16 downto 16);
    tmp_53_fu_2656_p3 <= add_ln885_50_fu_2650_p2(16 downto 16);
    tmp_54_fu_2740_p3 <= add_ln885_51_fu_2734_p2(16 downto 16);
    tmp_55_fu_2817_p3 <= add_ln885_52_fu_2811_p2(16 downto 16);
    tmp_56_fu_2901_p3 <= add_ln885_53_fu_2895_p2(16 downto 16);
    tmp_57_fu_2978_p3 <= add_ln885_54_fu_2972_p2(16 downto 16);
    tmp_58_fu_3062_p3 <= add_ln885_55_fu_3056_p2(16 downto 16);
    tmp_59_fu_3139_p3 <= add_ln885_56_fu_3133_p2(16 downto 16);
    tmp_60_fu_3223_p3 <= add_ln885_57_fu_3217_p2(16 downto 16);
    tmp_61_fu_3300_p3 <= add_ln885_58_fu_3294_p2(16 downto 16);
    tmp_fu_1027_p3 <= add_ln885_fu_1021_p2(16 downto 16);
    tmp_i_nbreadreq_fu_376_p3 <= (0=>(dataStreamBuffer0_empty_n), others=>'-');
    trunc_ln674_1_fu_995_p1 <= dataStreamBuffer0_read_reg_3899(8 - 1 downto 0);
    trunc_ln674_fu_983_p1 <= dataStreamBuffer0_read_reg_3899(4 - 1 downto 0);
    trunc_ln885_10_fu_1094_p1 <= cics_ip_sums_sum_V_1(16 - 1 downto 0);
    trunc_ln885_11_fu_1187_p1 <= cics_ip_sums_sum_V_2(16 - 1 downto 0);
    trunc_ln885_12_fu_1264_p1 <= cics_ip_sums_sum_V_3(16 - 1 downto 0);
    trunc_ln885_13_fu_1348_p1 <= cics_ip_sums_sum_V_4(16 - 1 downto 0);
    trunc_ln885_14_fu_1441_p1 <= cics_ip_sums_sum_V_6(16 - 1 downto 0);
    trunc_ln885_15_fu_1518_p1 <= cics_ip_sums_sum_V_7(16 - 1 downto 0);
    trunc_ln885_16_fu_1602_p1 <= cics_ip_sums_sum_V_8(16 - 1 downto 0);
    trunc_ln885_17_fu_1679_p1 <= cics_ip_sums_sum_V_9(16 - 1 downto 0);
    trunc_ln885_18_fu_1763_p1 <= cics_ip_sums_sum_V_10(16 - 1 downto 0);
    trunc_ln885_19_fu_1840_p1 <= cics_ip_sums_sum_V_11(16 - 1 downto 0);
    trunc_ln885_20_fu_1924_p1 <= cics_ip_sums_sum_V_12(16 - 1 downto 0);
    trunc_ln885_21_fu_2001_p1 <= cics_ip_sums_sum_V_13(16 - 1 downto 0);
    trunc_ln885_22_fu_2086_p1 <= cics_ip_sums_sum_V_14(16 - 1 downto 0);
    trunc_ln885_23_fu_2163_p1 <= cics_ip_sums_sum_V_15(16 - 1 downto 0);
    trunc_ln885_24_fu_2247_p1 <= cics_ip_sums_sum_V_16(16 - 1 downto 0);
    trunc_ln885_25_fu_2324_p1 <= cics_ip_sums_sum_V_17(16 - 1 downto 0);
    trunc_ln885_26_fu_2408_p1 <= cics_ip_sums_sum_V_18(16 - 1 downto 0);
    trunc_ln885_27_fu_2485_p1 <= cics_ip_sums_sum_V_19(16 - 1 downto 0);
    trunc_ln885_28_fu_2569_p1 <= cics_ip_sums_sum_V_20(16 - 1 downto 0);
    trunc_ln885_29_fu_2646_p1 <= cics_ip_sums_sum_V_21(16 - 1 downto 0);
    trunc_ln885_30_fu_2730_p1 <= cics_ip_sums_sum_V_22(16 - 1 downto 0);
    trunc_ln885_31_fu_2807_p1 <= cics_ip_sums_sum_V_23(16 - 1 downto 0);
    trunc_ln885_32_fu_2891_p1 <= cics_ip_sums_sum_V_24(16 - 1 downto 0);
    trunc_ln885_33_fu_2968_p1 <= cics_ip_sums_sum_V_25(16 - 1 downto 0);
    trunc_ln885_34_fu_3052_p1 <= cics_ip_sums_sum_V_26(16 - 1 downto 0);
    trunc_ln885_35_fu_3129_p1 <= cics_ip_sums_sum_V_27(16 - 1 downto 0);
    trunc_ln885_36_fu_3213_p1 <= cics_ip_sums_sum_V_28(16 - 1 downto 0);
    trunc_ln885_37_fu_3290_p1 <= cics_ip_sums_sum_V_29(16 - 1 downto 0);
    trunc_ln885_fu_1017_p1 <= cics_ip_sums_sum_V_0(16 - 1 downto 0);
    zext_ln1691_32_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_1104_p3),16));
    zext_ln1691_33_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1197_p3),16));
    zext_ln1691_34_fu_1282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_1274_p3),16));
    zext_ln1691_35_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_1358_p3),16));
    zext_ln1691_36_fu_1459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_1451_p3),16));
    zext_ln1691_37_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_1528_p3),16));
    zext_ln1691_38_fu_1620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_1612_p3),16));
    zext_ln1691_39_fu_1697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_1689_p3),16));
    zext_ln1691_40_fu_1781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_1773_p3),16));
    zext_ln1691_41_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_1850_p3),16));
    zext_ln1691_42_fu_1942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_1934_p3),16));
    zext_ln1691_43_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_2011_p3),16));
    zext_ln1691_44_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_fu_2096_p3),16));
    zext_ln1691_45_fu_2181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_2173_p3),16));
    zext_ln1691_46_fu_2265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_2257_p3),16));
    zext_ln1691_47_fu_2342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_2334_p3),16));
    zext_ln1691_48_fu_2426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_2418_p3),16));
    zext_ln1691_49_fu_2503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_2495_p3),16));
    zext_ln1691_50_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_2579_p3),16));
    zext_ln1691_51_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_2656_p3),16));
    zext_ln1691_52_fu_2748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_2740_p3),16));
    zext_ln1691_53_fu_2825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_2817_p3),16));
    zext_ln1691_54_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_2901_p3),16));
    zext_ln1691_55_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_2978_p3),16));
    zext_ln1691_56_fu_3070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_fu_3062_p3),16));
    zext_ln1691_57_fu_3147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_3139_p3),16));
    zext_ln1691_58_fu_3231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_3223_p3),16));
    zext_ln1691_59_fu_3308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_3300_p3),16));
    zext_ln1691_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1027_p3),16));
    zext_ln507_10_fu_1874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_60_fu_1868_p2),17));
    zext_ln507_11_fu_1958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_61_fu_1952_p2),17));
    zext_ln507_12_fu_2035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_62_fu_2029_p2),17));
    zext_ln507_13_fu_2120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_63_fu_2114_p2),17));
    zext_ln507_14_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_64_fu_2191_p2),17));
    zext_ln507_15_fu_2281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_65_fu_2275_p2),17));
    zext_ln507_16_fu_2358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_66_fu_2352_p2),17));
    zext_ln507_17_fu_2442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_67_fu_2436_p2),17));
    zext_ln507_18_fu_2519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_68_fu_2513_p2),17));
    zext_ln507_19_fu_2603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_69_fu_2597_p2),17));
    zext_ln507_1_fu_1128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_51_fu_1122_p2),17));
    zext_ln507_20_fu_2680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_70_fu_2674_p2),17));
    zext_ln507_21_fu_2764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_71_fu_2758_p2),17));
    zext_ln507_22_fu_2841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_72_fu_2835_p2),17));
    zext_ln507_23_fu_2925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_73_fu_2919_p2),17));
    zext_ln507_24_fu_3002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_74_fu_2996_p2),17));
    zext_ln507_25_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_75_fu_3080_p2),17));
    zext_ln507_26_fu_3163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_76_fu_3157_p2),17));
    zext_ln507_27_fu_3247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_77_fu_3241_p2),17));
    zext_ln507_28_fu_3324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_78_fu_3318_p2),17));
    zext_ln507_2_fu_1221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_52_fu_1215_p2),17));
    zext_ln507_3_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_53_fu_1292_p2),17));
    zext_ln507_4_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_54_fu_1376_p2),17));
    zext_ln507_5_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_55_fu_1469_p2),17));
    zext_ln507_6_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_56_fu_1546_p2),17));
    zext_ln507_7_fu_1636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_57_fu_1630_p2),17));
    zext_ln507_8_fu_1713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_58_fu_1707_p2),17));
    zext_ln507_9_fu_1797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_59_fu_1791_p2),17));
    zext_ln507_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_fu_1045_p2),17));
    zext_ln885_29_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_1082_p3),17));
    zext_ln885_30_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_1159_p3),17));
    zext_ln885_31_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_1252_p3),17));
    zext_ln885_32_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_1329_p3),17));
    zext_ln885_33_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_8_fu_1413_p3),17));
    zext_ln885_34_fu_1514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_1506_p3),17));
    zext_ln885_35_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_10_fu_1583_p3),17));
    zext_ln885_36_fu_1675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_1667_p3),17));
    zext_ln885_37_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_1744_p3),17));
    zext_ln885_38_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_1828_p3),17));
    zext_ln885_39_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_1905_p3),17));
    zext_ln885_40_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_1989_p3),17));
    zext_ln885_41_fu_2082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_fu_2066_p3),17));
    zext_ln885_42_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_2151_p3),17));
    zext_ln885_43_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_18_fu_2228_p3),17));
    zext_ln885_44_fu_2320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_2312_p3),17));
    zext_ln885_45_fu_2404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_20_fu_2389_p3),17));
    zext_ln885_46_fu_2481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_2473_p3),17));
    zext_ln885_47_fu_2565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_22_fu_2550_p3),17));
    zext_ln885_48_fu_2642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_2634_p3),17));
    zext_ln885_49_fu_2726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_24_fu_2711_p3),17));
    zext_ln885_50_fu_2803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_25_fu_2795_p3),17));
    zext_ln885_51_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_26_fu_2872_p3),17));
    zext_ln885_52_fu_2964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_27_fu_2956_p3),17));
    zext_ln885_53_fu_3048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_28_fu_3033_p3),17));
    zext_ln885_54_fu_3125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_29_fu_3117_p3),17));
    zext_ln885_55_fu_3209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_30_fu_3194_p3),17));
    zext_ln885_56_fu_3286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_31_fu_3278_p3),17));
    zext_ln885_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_998_p3),17));
end behav;
