verilog work "../../libsrc/hdl/ocpi/ddrInput2.v"
verilog work "../../libsrc/hdl/ocpi/ddrOutput2.v"
verilog work "../../libsrc/hdl/ocpi/DCM_BUFG.v"
verilog work "../../libsrc/hdl/ocpi/IDELAYCTRL_GRP.v"
verilog work "../../libsrc/hdl/ocpi/xilinx_v5_pcie_wrapper.v"
verilog work "../../libsrc/hdl/ocpi/arSRLFIFO.v"

verilog work "../../rtl/mkSMAdapter4B.v"
verilog work "../../rtl/mkDelayWorker4B.v"
verilog work "../../rtl/mkWsiAdapter4B16B.v"
verilog work "../../rtl/mkWsiAdapter16B4B.v"
verilog work "../../rtl/mkDramServerV5.v"

verilog work "../../coregen/pcie-4243-v5-gtp-x8-125/pci_exp_8_lane_64b_ep.v

verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_ctrl.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_mem_if_top.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_calib.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_ctl_io.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_dm_iob.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_dq_iob.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_dqs_iob.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_init.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_io.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_top.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_phy_write.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_top.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_usr_addr_fifo.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_usr_rd.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_usr_top.v"
verilog  work  "../../coregen/dram-v5-mig34/mig_v3_4/user_design/rtl/ddr2_usr_wr.v"
verilog  work  "../../coregen/dram-v5-mig34/ddr2_idelay_ctrl_eco20100514.v"
verilog  work  "../../coregen/dram-v5-mig34/ddr2_infrastructure_eco20100512.v"
verilog  work  "../../libsrc/hdl/ocpi/v5_mig34.v"

verilog work "../../rtl/mkTLPSM.v"
verilog work "../../rtl/mkTLPCM.v"
verilog work "../../rtl/mkPktFork.v"
verilog work "../../rtl/mkPktMerge.v"
verilog work "../../rtl/mkOCCP.v"
verilog work "../../rtl/mkOCDP.v"
verilog work "../../rtl/mkOCInf.v"
verilog work "../../rtl/mkOCApp.v"
verilog work "../../rtl/mkCTop.v"
verilog work "../../rtl/mkFTop.v"
verilog work "../../rtl/mkADCWorker.v"
verilog work "../../rtl/mkDACWorker.v"
verilog work "../../rtl/fpgaTop_sx95t.v"
