#ifndef         __AW_CPU_CLK_H__
#define         __AW_CPU_CLK_H__

typedef enum {
    IMX1020_CLK_INVALID = -1,
    IMX1020_CLK_OSC_32K = 0,
    IMX1020_CLK_CKIL = IMX1020_CLK_OSC_32K,
    IMX1020_CLK_OSC_24M = 1,
    IMX1020_CLK_CKIH = IMX1020_CLK_OSC_24M,

    IMX1020_CLK_PLL_SYS,
    IMX1020_CLK_PLL_USB1,
    IMX1020_CLK_PLL_AUDIO,
    IMX1020_CLK_PLL_ENET,

    IMX1020_CLK_PLL2_PFD0,
    IMX1020_CLK_PLL2_PFD1,
    IMX1020_CLK_PLL2_PFD2,
    IMX1020_CLK_PLL2_PFD3,

    IMX1020_CLK_PLL3_PFD0,
    IMX1020_CLK_PLL3_PFD1,
    IMX1020_CLK_PLL3_PFD2,
    IMX1020_CLK_PLL3_PFD3,

    IMX1020_CLK_ARM_PODF,
    IMX1020_CLK_PRE_PERIPH_CLK_SEL,
    IMX1020_CLK_PERIPH_CLK2_SEL,
    IMX1020_CLK_PERIPH_CLK2_PODF,
    IMX1020_CLK_PERIPH_CLK_SEL,
    IMX1020_CLK_AHB_PODF,
    IMX1020_CLK_AHB_CLK_ROOT = IMX1020_CLK_AHB_PODF,
    IMX1020_CLK_IPG_PODF,
    IMX1020_CLK_IPG_CLK_ROOT = IMX1020_CLK_IPG_PODF,

    IMX1020_CLK_PERCLK_CLK_SEL,
    IMX1020_CLK_PERCLK_PODF,
    IMX1020_CLK_PERCLK_CLK_ROOT = IMX1020_CLK_PERCLK_PODF,

    IMX1020_CLK_USDHC1_CLK_SEL,
    IMX1020_CLK_USDHC1_PODF,
    IMX1020_CLK_USDHC1_CLK_ROOT = IMX1020_CLK_USDHC1_PODF,
    IMX1020_CLK_USDHC2_CLK_SEL,
    IMX1020_CLK_USDHC2_PODF,
    IMX1020_CLK_USDHC2_CLK_ROOT = IMX1020_CLK_USDHC2_PODF,

    IMX1020_CLK_SEMC_ALT_SEL,
    IMX1020_CLK_SEMC_SEL,
    IMX1020_CLK_SEMC_PODF,
    IMX1020_CLK_SEMC_CLK_ROOT = IMX1020_CLK_SEMC_PODF,

    IMX1020_CLK_PLL3_DIV_4,
    IMX1020_CLK_PLL3_DIV_6,
    IMX1020_CLK_PLL3_DIV_8,

    IMX1020_CLK_FLEXSPI_CLK_SEL,
    IMX1020_CLK_FLEXSPI_PODF,
    IMX1020_CLK_FLEXSPI_CLK_ROOT = IMX1020_CLK_FLEXSPI_PODF,

    IMX1020_CLK_ENC_CLK_SEL,
    IMX1020_CLK_ENC_PRED,
    IMX1020_CLK_ENC_PODF,
    IMX1020_CLK_ENC_CLK_ROOT = IMX1020_CLK_ENC_PODF,

    IMX1020_CLK_LPSPI_CLK_SEL,
    IMX1020_CLK_LPSPI_PODF,
    IMX1020_CLK_LPSPI_CLK_ROOT = IMX1020_CLK_LPSPI_PODF,

    IMX1020_CLK_TRACE_CLK_SEL,
    IMX1020_CLK_TRACE_PODF,
    IMX1020_CLK_TRACE_CLK_ROOT = IMX1020_CLK_TRACE_PODF,

    IMX1020_CLK_SAI1_CLK_SEL,
    IMX1020_CLK_SAI1_PRED,
    IMX1020_CLK_SAI1_PODF,
    IMX1020_CLK_SAI1_CLK_ROOT = IMX1020_CLK_SAI1_PODF,

    IMX1020_CLK_SAI2_CLK_SEL,
    IMX1020_CLK_SAI2_PRED,
    IMX1020_CLK_SAI2_PODF,
    IMX1020_CLK_SAI2_CLK_ROOT = IMX1020_CLK_SAI2_PODF,

    IMX1020_CLK_SAI3_CLK_SEL,
    IMX1020_CLK_SAI3_PRED,
    IMX1020_CLK_SAI3_PODF,
    IMX1020_CLK_SAI3_CLK_ROOT = IMX1020_CLK_SAI3_PODF,

    IMX1020_CLK_LPI2C_CLK_SEL,
    IMX1020_CLK_LPI2C_PODF,
    IMX1020_CLK_LPI2C_CLK_ROOT = IMX1020_CLK_LPI2C_PODF,

    IMX1020_CLK_CAN_CLK_SEL,
    IMX1020_CLK_CAN_PODF,
    IMX1020_CLK_CAN_CLK_ROOT = IMX1020_CLK_CAN_PODF,

    IMX1020_CLK_UART_CLK_SEL,
    IMX1020_CLK_UART_PODF,
    IMX1020_CLK_UART_CLK_ROOT = IMX1020_CLK_UART_PODF,

    IMX1020_CLK_SPDIF0_CLK_SEL,
    IMX1020_CLK_SPDIF0_PRED,
    IMX1020_CLK_SPDIF0_PODF,
    IMX1020_CLK_SPDIF0_CLK_ROOT = IMX1020_CLK_SPDIF0_PODF,

    IMX1020_CLK_FLEXIO1_CLK_SEL,
    IMX1020_CLK_FLEXIO1_PRED,
    IMX1020_CLK_FLEXIO1_PODF,
    IMX1020_CLK_FLEXIO1_CLK_ROOT = IMX1020_CLK_FLEXIO1_PODF,

    IMX1020_CLK_FLEXIO2_CLK_SEL,
    IMX1020_CLK_FLEXIO2_PRED,
    IMX1020_CLK_FLEXIO2_PODF,
    IMX1020_CLK_FLEXIO2_CLK_ROOT = IMX1020_CLK_FLEXIO2_PODF,

/******************************************************************************/
    // CG时钟必须按序排列，不可修改
    IMX1020_CLK_CG_AIPS_TZ1,
    IMX1020_CLK_CG_AIPS_TZ2,
    IMX1020_CLK_CG_MQS,
    IMX1020_CLK_CG_FLEXSPI_EXSC,
    IMX1020_CLK_CG_SIM_M_CLK_R,
    IMX1020_CLK_CG_DCP,
    IMX1020_CLK_CG_LPUART3,
    IMX1020_CLK_CG_CAN1,
    IMX1020_CLK_CG_CAN1_SERIAL,
    IMX1020_CLK_CG_CAN2,
    IMX1020_CLK_CG_CAN2_SERIAL,
    IMX1020_CLK_CG_TRACE,
    IMX1020_CLK_CG_GPT2_BUS,
    IMX1020_CLK_CG_GPT2_SERIAL,
    IMX1020_CLK_CG_LPUART2,
    IMX1020_CLK_CG_GPIO2,

/******************************************************************************/
    IMX1020_CLK_CG_LPSPI1,
    IMX1020_CLK_CG_LPSPI2,
    IMX1020_CLK_CG_LPSPI3,
    IMX1020_CLK_CG_LPSPI4,
    IMX1020_CLK_CG_ADC2,
    IMX1020_CLK_CG_ENET,
    IMX1020_CLK_CG_PIT,
    IMX1020_CLK_CG_RESERVED00,
    IMX1020_CLK_CG_ADC1,
    IMX1020_CLK_CG_SEMC_EXSC,
    IMX1020_CLK_CG_GPT_BUS,
    IMX1020_CLK_CG_GPT_SERIAL,
    IMX1020_CLK_CG_LPUART4,
    IMX1020_CLK_CG_GPIO1,
    IMX1020_CLK_CG_CSU,
    IMX1020_CLK_CG_RESERVED01,

/******************************************************************************/
    IMX1020_CLK_CG_OCRAM_EXSC,
    IMX1020_CLK_CG_RESERVED02,
    IMX1020_CLK_CG_IOMUXC_SNVS,
    IMX1020_CLK_CG_LPI2C1,
    IMX1020_CLK_CG_LPI2C2,
    IMX1020_CLK_CG_LPI2C3,
    IMX1020_CLK_CG_OCOTP,
    IMX1020_CLK_CG_RESERVED03,
    IMX1020_CLK_CG_RESERVED04,
    IMX1020_CLK_CG_RESERVED05,
    IMX1020_CLK_CG_RESERVED06,
    IMX1020_CLK_CG_XBAR1,
    IMX1020_CLK_CG_XBAR2,
    IMX1020_CLK_CG_GPIO3,
    IMX1020_CLK_CG_RESERVED07,
    IMX1020_CLK_CG_RESERVED08,
    
/******************************************************************************/
    IMX1020_CLK_CG_RESERVED09,
    IMX1020_CLK_CG_LPUART5,
    IMX1020_CLK_CG_SEMC,
    IMX1020_CLK_CG_LPUART6,
    IMX1020_CLK_CG_AOI1,
    IMX1020_CLK_CG_RESERVED10,
    IMX1020_CLK_CG_RESERVED11,
    IMX1020_CLK_CG_EWM,
    IMX1020_CLK_CG_WDOG1,
    IMX1020_CLK_CG_FLEX_RAM,
    IMX1020_CLK_CG_ACMP1,
    IMX1020_CLK_CG_ACMP2,
    IMX1020_CLK_CG_ACMP3,
    IMX1020_CLK_CG_ACMP4,
    IMX1020_CLK_CG_OCRAM,
    IMX1020_CLK_CG_IOMUXC_SNVS_GPR,

/******************************************************************************/
    IMX1020_CLK_CG_SIM_M7_CLK_R,
    IMX1020_CLK_CG_IOMUXC,
    IMX1020_CLK_CG_IOMUXC_GPR,
    IMX1020_CLK_CG_BEE,
    IMX1020_CLK_CG_SIM_M7,
    IMX1020_CLK_CG_RESERVED12,
    IMX1020_CLK_CG_SIM_M,
    IMX1020_CLK_CG_SIM_EMS,
    IMX1020_CLK_CG_PWM1,
    IMX1020_CLK_CG_PWM2,
    IMX1020_CLK_CG_RESERVED13,
    IMX1020_CLK_CG_RESERVED14,
    IMX1020_CLK_CG_ENC1,
    IMX1020_CLK_CG_ENC2,
    IMX1020_CLK_CG_RESERVED15,
    IMX1020_CLK_CG_RESERVED16,
/******************************************************************************/
    IMX1020_CLK_CG_ROM,
    IMX1020_CLK_CG_FLEXIO1,
    IMX1020_CLK_CG_WDOG3,
    IMX1020_CLK_CG_DMA,
    IMX1020_CLK_CG_KPP,
    IMX1020_CLK_CG_WDOG2,
    IMX1020_CLK_CG_AIPS_TZ4,
    IMX1020_CLK_CG_SPDIF,
    IMX1020_CLK_CG_RESERVED17,
    IMX1020_CLK_CG_SAI1,
    IMX1020_CLK_CG_SAI2,
    IMX1020_CLK_CG_SAI3,
    IMX1020_CLK_CG_LPUART1,
    IMX1020_CLK_CG_LPUART7,
    IMX1020_CLK_CG_SNVS_HP,
    IMX1020_CLK_CG_SNVS_LP,
/******************************************************************************/
    IMX1020_CLK_CG_USBOH3,
    IMX1020_CLK_CG_USDHC1,
    IMX1020_CLK_CG_USDHC2,
    IMX1020_CLK_CG_DCDC,
    IMX1020_CLK_CG_RESERVED18,
    IMX1020_CLK_CG_FLEXSPI,
    IMX1020_CLK_CG_TRNG,
    IMX1020_CLK_CG_LPUART8,
    IMX1020_CLK_CG_RESERVED19,
    IMX1020_CLK_CG_AIPS_TZ3,
    IMX1020_CLK_CG_SIM_PER,
    IMX1020_CLK_CG_ANADIG,
    IMX1020_CLK_CG_LPI2C4,
    IMX1020_CLK_CG_TIMER1,
    IMX1020_CLK_CG_TIMER2,
    IMX1020_CLK_CG_RESERVED20,

/******************************************************************************/
    IMX1020_CLK_ENET1_EX_TX_REF_IN,
    IMX1020_CLK_ENET1_TX_REF,
    IMX1020_CLK_ENET_IPG,
    IMX1020_CLK_CM7_AHB,

    IMX1020_CLK_MAX_COUNT,

}aw_clk_id_t;

typedef uint32_t aw_clk_rate_t;
typedef uint64_t aw_clk_rate_tt;

typedef uint32_t aw_clk_reg_t;

aw_local aw_inline aw_clk_reg_t clk_readl(void *p_reg)
{
    return readl(p_reg);
}

aw_local aw_inline void clk_writel(aw_clk_reg_t val, void *reg)
{
    writel(val, reg);
}

#define CONFIG_CLK_NO_SET_RATE_RECURSIVE
#define CONFIG_CLK_NO_CACHE_RATE
#define CONFIG_CLK_NO_CACHE_ID
#define CONFIG_CLK_NO_CACHE_CHILD

#endif
