
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.20000000000000000000;
2.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08  382191.7      1.31    9957.4   84997.7                          
    0:01:08  382191.7      1.31    9957.4   84997.7                          
    0:01:09  382793.4      1.31    9954.3   84578.2                          
    0:01:09  383387.1      1.31    9951.3   84158.8                          
    0:01:09  383980.8      1.31    9948.2   83739.3                          
    0:01:10  384574.5      1.31    9945.1   83319.8                          
    0:01:10  385168.3      1.31    9942.0   82900.3                          
    0:01:11  385762.0      1.31    9938.9   82480.8                          
    0:01:11  386355.7      1.31    9935.8   82061.3                          
    0:01:11  386949.4      1.31    9932.7   81641.8                          
    0:01:12  387685.2      1.31    7776.6   63519.3                          
    0:01:13  388433.7      1.31    5474.0   44586.2                          
    0:01:14  389182.7      1.31    3171.4   25540.2                          
    0:01:15  389910.2      1.31    1012.6    7141.9                          
    0:01:46  394722.4      0.95     534.0       0.0                          
    0:01:47  394671.4      0.95     534.0       0.0                          
    0:01:47  394671.4      0.95     534.0       0.0                          
    0:01:48  394671.9      0.95     534.0       0.0                          
    0:01:50  394671.9      0.95     534.0       0.0                          
    0:02:18  346960.8      1.35     523.9       0.0                          
    0:02:21  346895.4      0.95     501.1       0.0                          
    0:02:24  346908.7      0.94     498.7       0.0                          
    0:02:26  346912.1      0.92     497.2       0.0                          
    0:02:37  346920.9      0.92     496.0       0.0                          
    0:02:39  346925.7      0.92     494.6       0.0                          
    0:02:40  346932.1      0.91     493.9       0.0                          
    0:02:42  346935.8      0.91     493.4       0.0                          
    0:02:44  346941.4      0.91     492.7       0.0                          
    0:02:45  346943.5      0.92     492.6       0.0                          
    0:02:46  346949.9      0.91     492.2       0.0                          
    0:02:47  346949.6      0.91     491.5       0.0                          
    0:02:48  346953.1      0.91     491.3       0.0                          
    0:02:49  346956.0      0.91     491.0       0.0                          
    0:02:50  346960.8      0.91     490.7       0.0                          
    0:02:51  346963.5      0.91     490.6       0.0                          
    0:02:52  346966.1      0.91     490.3       0.0                          
    0:02:53  346968.3      0.91     489.9       0.0                          
    0:02:54  346971.7      0.91     489.8       0.0                          
    0:02:55  346971.5      0.91     489.8       0.0                          
    0:02:55  346971.5      0.91     489.8       0.0                          
    0:02:55  346971.5      0.91     489.8       0.0                          
    0:02:55  346971.5      0.91     489.8       0.0                          
    0:02:55  346971.5      0.91     489.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:56  346971.5      0.91     489.8       0.0                          
    0:02:56  347019.1      0.90     486.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347064.6      0.90     481.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347110.8      0.90     477.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347156.3      0.90     472.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347202.6      0.90     468.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347248.1      0.90     463.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347294.4      0.90     459.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347305.3      0.89     458.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:56  347342.3      0.89     456.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:02:56  347359.3      0.89     455.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347384.8      0.88     453.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347417.8      0.88     452.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347435.6      0.88     451.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347468.9      0.88     450.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347496.8      0.88     449.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347521.8      0.87     447.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347546.3      0.87     447.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347571.8      0.87     445.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:02:58  347595.0      0.87     445.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347603.5      0.86     444.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347605.6      0.86     444.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:02:58  347640.7      0.86     442.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347682.7      0.86     438.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347719.7      0.86     435.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347761.7      0.86     431.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347798.7      0.86     428.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347825.9      0.86     426.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347838.1      0.86     426.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347850.3      0.86     425.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347865.0      0.85     425.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347876.7      0.85     424.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347888.6      0.85     424.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347911.2      0.85     423.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347930.7      0.84     422.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347942.9      0.84     421.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:59  347956.7      0.84     421.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347976.7      0.84     420.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:59  347985.7      0.84     420.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347998.8      0.84     419.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348013.9      0.84     419.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348020.8      0.83     418.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:59  348032.8      0.83     418.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:02:59  348057.0      0.83     417.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348070.0      0.83     417.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348090.0      0.83     416.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348099.3      0.83     416.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348106.5      0.83     416.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:00  348109.4      0.83     416.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348111.8      0.82     415.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348135.5      0.82     415.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348164.2      0.82     414.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348179.6      0.82     414.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348216.3      0.82     413.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348233.9      0.82     412.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348262.1      0.82     411.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348283.9      0.82     410.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  348305.2      0.82     409.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  348326.5      0.82     407.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  348347.7      0.82     406.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  348372.2      0.82     405.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:01  348391.6      0.82     405.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348406.5      0.81     405.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348420.6      0.81     404.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348453.6      0.81     403.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348471.7      0.80     402.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348487.1      0.80     402.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348494.8      0.80     402.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348516.7      0.80     401.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348519.6      0.80     400.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348532.3      0.79     400.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348543.5      0.79     400.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348555.2      0.79     399.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348560.3      0.79     398.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348572.0      0.79     398.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348572.5      0.79     398.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348581.8      0.79     398.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348596.2      0.79     398.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348601.2      0.78     397.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348626.2      0.78     396.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  348649.7      0.78     395.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  348662.4      0.78     394.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348676.0      0.78     393.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348698.3      0.78     392.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348712.4      0.78     392.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348730.3      0.78     392.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348731.3      0.78     391.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348744.6      0.78     391.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348745.1      0.78     391.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348768.8      0.77     390.9      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  348814.3      0.77     389.3      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  348859.3      0.77     388.2     145.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  348904.7      0.77     386.6     193.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  348911.4      0.77     386.4     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348921.0      0.77     386.0     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348969.1      0.77     382.6     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  349015.9      0.77     379.4     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349033.2      0.77     378.9     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349039.1      0.76     378.5     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349052.6      0.76     378.0     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349067.8      0.76     377.5     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349078.4      0.76     377.2     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349087.5      0.76     376.7     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349105.3      0.76     376.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349123.1      0.75     375.7     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349130.3      0.75     375.5     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:05  349135.9      0.75     375.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349153.2      0.75     374.8     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349157.4      0.75     374.6     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349179.8      0.75     373.9     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349194.2      0.75     373.5     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:05  349210.9      0.75     373.1     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349231.7      0.75     372.6     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349268.9      0.75     372.2     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:05  349272.6      0.75     372.0     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349278.2      0.74     371.8     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349287.5      0.74     371.6     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349301.1      0.74     371.1     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349312.5      0.74     370.4     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349330.6      0.74     369.2     290.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349348.7      0.74     368.1     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349357.5      0.74     367.6     290.6 path/path/path/genblk1.add_in_reg[30]/D
    0:03:06  349378.8      0.74     366.9     290.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349432.0      0.74     364.1     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349454.0      0.74     363.0     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349470.0      0.74     362.6     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349472.1      0.74     362.4     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349489.4      0.74     361.4     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349503.2      0.74     360.6     290.6 path/path/path/genblk1.add_in_reg[30]/D
    0:03:06  349508.3      0.74     360.3     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349513.4      0.74     360.2     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349515.5      0.74     360.1     290.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349529.8      0.73     359.9     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349537.0      0.73     359.6     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349537.8      0.73     359.6     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349551.1      0.73     359.3     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349567.9      0.73     358.9     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349582.2      0.73     358.4     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349607.8      0.73     357.6     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349615.2      0.73     357.4     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349630.9      0.73     356.9     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349632.8      0.73     356.8     314.8 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349653.0      0.72     356.3     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349653.0      0.72     356.3     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349655.4      0.72     356.1     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349672.2      0.72     355.6     314.8 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349690.5      0.72     354.6     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349712.1      0.72     353.0     314.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349733.9      0.72     351.7     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349749.3      0.72     351.3     314.8 path/path/path/genblk1.add_in_reg[30]/D
    0:03:08  349758.6      0.72     350.8     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349772.7      0.72     350.1     314.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349789.7      0.71     349.7     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349812.9      0.71     348.6     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349813.9      0.71     348.5     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349839.5      0.71     347.0     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349853.8      0.71     346.3     363.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349866.6      0.71     345.5     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349866.6      0.71     345.4     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349880.4      0.71     344.6     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349886.8      0.71     344.4     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349895.9      0.71     344.1     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349897.2      0.71     344.0     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349902.2      0.71     343.7     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349913.2      0.71     342.9     363.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349925.4      0.71     342.7     363.3 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349958.9      0.71     340.3     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349971.9      0.71     339.4     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349977.8      0.71     339.1     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349982.6      0.71     338.8     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350011.6      0.71     336.7     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350027.8      0.70     336.1     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350040.3      0.70     335.6     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350060.3      0.70     334.5     363.3 path/path/path/genblk1.add_in_reg[30]/D
    0:03:10  350071.7      0.70     334.1     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350079.9      0.70     334.1     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:10  350084.7      0.70     334.0     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:10  350095.6      0.70     333.4     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350096.2      0.70     333.3     363.3 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350107.9      0.70     332.9     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350107.9      0.70     332.8     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350119.0      0.70     332.6     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:11  350123.8      0.70     332.3     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350130.2      0.70     332.2     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350158.1      0.70     330.8     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  350160.5      0.70     330.7     363.3 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350176.2      0.70     330.3     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350192.7      0.69     329.7     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350200.2      0.69     329.5     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:11  350215.9      0.69     329.2     387.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  350230.5      0.69     328.9     387.5 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350237.9      0.69     328.6     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:11  350239.8      0.69     328.6     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350252.8      0.69     328.2     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350263.5      0.69     327.8     387.5 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350273.6      0.69     327.5     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350289.0      0.68     327.1     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350296.2      0.68     326.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350307.6      0.68     326.5     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350315.1      0.68     326.1     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350323.9      0.68     325.7     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350334.0      0.68     325.5     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350344.1      0.68     325.2     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350353.4      0.68     324.9     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350368.5      0.68     324.1     387.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350377.3      0.67     323.8     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350387.4      0.67     323.4     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350391.4      0.67     323.2     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350399.7      0.67     322.8     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350409.8      0.67     322.4     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350421.5      0.67     322.0     387.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350429.5      0.67     321.6     387.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350439.8      0.67     321.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350448.3      0.67     321.0     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350451.3      0.67     320.9     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350457.1      0.67     320.7     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350468.6      0.67     320.2     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350483.5      0.67     319.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350499.4      0.66     319.3     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350507.9      0.66     318.9     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350520.2      0.66     318.5     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350525.5      0.66     318.1     387.5 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350533.2      0.66     317.9     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350549.7      0.66     317.3     387.5 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350561.1      0.66     317.1     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350571.8      0.66     316.7     387.5 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350577.9      0.66     316.3     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350588.8      0.66     315.9     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350606.3      0.66     315.1     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350622.8      0.66     314.4     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350630.3      0.66     314.1     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350635.9      0.66     313.9     387.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350647.6      0.66     313.5     387.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350659.3      0.65     313.1     387.5 path/path/path/genblk1.add_in_reg[31]/D
    0:03:15  350665.1      0.65     312.7     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350664.9      0.65     312.7     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350674.2      0.65     312.2     387.5 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350689.9      0.65     311.6     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350701.3      0.65     311.2     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350713.3      0.65     310.6     387.5 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350717.8      0.65     310.2     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350726.3      0.65     309.9     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350737.2      0.65     309.4     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350746.5      0.65     308.8     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350746.5      0.65     308.8     387.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350753.2      0.65     308.5     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350759.8      0.65     308.3     387.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350768.9      0.65     307.7     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350780.3      0.65     307.1     387.5 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350790.7      0.64     306.7     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350801.9      0.64     306.5     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350811.2      0.64     306.2     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350823.4      0.64     306.0     387.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350830.1      0.64     305.7     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350835.4      0.64     305.6     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350849.2      0.64     305.2     387.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350856.1      0.64     304.8     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350865.7      0.64     304.6     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350869.4      0.64     304.2     387.5 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350872.3      0.64     304.1     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350876.6      0.64     303.7     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350885.6      0.64     303.3     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350900.3      0.64     302.8     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350907.2      0.64     302.4     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350918.9      0.64     302.0     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350925.5      0.64     301.7     387.5 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350934.3      0.64     301.5     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350939.9      0.64     301.3     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350939.9      0.64     301.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350939.9      0.64     301.3     387.5                          
    0:03:19  350818.6      0.64     301.3     387.5                          
    0:03:20  350820.2      0.64     301.3     387.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:20  350820.2      0.64     301.3     387.5                          
    0:03:20  350819.9      0.64     301.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350831.1      0.64     300.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350841.8      0.64     299.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350858.8      0.63     298.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350887.8      0.63     297.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350890.2      0.63     297.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350903.2      0.63     296.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  350916.0      0.63     295.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:21  350926.1      0.63     295.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350954.0      0.63     293.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  350954.5      0.63     293.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350981.4      0.63     292.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351000.3      0.63     291.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351021.8      0.63     289.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351032.2      0.63     289.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351032.7      0.63     289.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351047.9      0.63     288.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351055.4      0.63     288.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351055.6      0.63     288.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351058.5      0.63     288.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351082.0      0.63     286.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351085.7      0.63     286.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351098.4      0.63     285.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351100.8      0.63     285.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351119.2      0.63     285.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351138.9      0.63     283.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351143.7      0.63     283.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351157.8      0.63     282.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351157.8      0.63     282.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351158.6      0.63     282.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351167.9      0.63     281.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351175.6      0.63     281.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351182.8      0.63     280.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351198.7      0.63     280.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351206.4      0.63     279.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351210.2      0.63     279.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351212.6      0.63     279.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351219.7      0.63     279.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351227.7      0.63     278.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351228.5      0.63     278.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351230.4      0.63     278.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351240.2      0.63     278.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351244.0      0.63     278.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351244.2      0.62     278.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351248.2      0.62     278.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351254.6      0.62     277.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351254.3      0.62     277.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351257.3      0.62     277.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351269.8      0.62     277.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351271.3      0.62     277.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351272.7      0.62     277.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351280.1      0.62     276.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351282.5      0.62     276.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351283.6      0.62     276.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351293.4      0.62     276.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351293.4      0.62     276.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351296.1      0.62     276.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351300.1      0.62     276.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351305.7      0.62     276.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351313.9      0.62     276.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351316.3      0.62     276.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351323.8      0.62     275.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351325.6      0.62     275.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351338.1      0.62     275.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351343.7      0.61     274.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351344.8      0.61     274.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351347.2      0.61     274.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351353.0      0.61     274.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351367.9      0.61     273.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351380.4      0.61     273.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351381.2      0.61     273.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351383.6      0.61     273.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351385.5      0.61     273.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351391.8      0.61     273.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351402.2      0.61     272.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351410.2      0.61     272.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351411.3      0.61     272.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351412.1      0.61     272.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351442.9      0.61     270.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351450.1      0.61     270.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351450.1      0.61     270.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351450.1      0.61     270.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351455.2      0.61     270.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351456.0      0.61     270.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351467.9      0.61     270.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351478.8      0.61     269.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351484.7      0.61     269.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351494.0      0.61     269.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351496.4      0.61     269.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351496.1      0.61     269.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351496.7      0.61     269.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351500.1      0.61     268.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351502.5      0.61     268.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351516.9      0.61     268.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351516.9      0.61     268.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351516.9      0.61     268.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351533.1      0.61     267.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351534.7      0.61     267.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351536.3      0.60     267.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351536.0      0.60     267.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351544.8      0.60     267.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351544.8      0.60     267.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351544.0      0.60     267.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351544.0      0.60     267.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351552.2      0.60     266.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351563.9      0.60     266.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351565.0      0.60     266.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351585.0      0.60     265.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351606.5      0.60     264.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351606.8      0.60     264.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351606.8      0.60     264.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351619.0      0.60     263.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351628.1      0.60     263.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351635.5      0.60     262.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351643.0      0.60     262.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351654.1      0.60     262.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351654.1      0.60     262.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351654.9      0.60     262.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351664.0      0.60     261.9      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351666.4      0.60     261.8      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351666.4      0.60     261.8      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351668.0      0.60     261.7      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351674.1      0.60     261.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351686.3      0.60     261.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351690.6      0.60     261.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351693.0      0.60     261.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351701.2      0.60     260.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351711.6      0.59     260.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351716.1      0.59     260.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351723.5      0.59     259.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351730.5      0.59     259.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351730.5      0.59     259.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351732.6      0.59     259.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351740.8      0.59     258.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351741.6      0.59     258.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351742.4      0.59     258.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351742.2      0.59     258.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351756.5      0.59     257.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351758.7      0.59     257.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351766.1      0.59     257.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351781.0      0.59     256.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351792.2      0.59     256.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351804.7      0.59     255.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351809.5      0.59     255.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351815.1      0.59     255.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351817.2      0.59     255.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351837.1      0.59     254.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351837.1      0.59     254.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351839.0      0.59     254.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351845.6      0.59     254.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351851.2      0.59     253.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351859.5      0.59     252.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:33  351873.8      0.59     252.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351880.2      0.59     251.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351894.9      0.58     251.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351909.7      0.58     250.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351922.5      0.58     250.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  351927.3      0.58     249.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351927.3      0.58     249.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351930.8      0.58     249.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351932.1      0.58     249.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351935.8      0.58     249.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:34  351938.2      0.58     249.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351938.2      0.58     249.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351939.3      0.58     249.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351939.5      0.58     249.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:34  351939.5      0.58     249.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351946.5      0.58     249.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351954.4      0.58     248.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351965.3      0.58     247.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351981.0      0.58     247.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351982.1      0.58     247.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351984.5      0.58     247.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:35  351986.1      0.58     247.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351994.6      0.58     247.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352007.4      0.58     246.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352015.6      0.58     246.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352016.4      0.58     246.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352018.8      0.58     246.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352018.8      0.58     246.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352019.9      0.58     246.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352018.8      0.58     246.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352018.8      0.58     246.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352018.5      0.58     246.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:36  352031.3      0.58     245.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352041.7      0.58     245.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352042.5      0.58     245.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352050.2      0.58     245.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352051.3      0.57     245.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352056.8      0.57     245.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352072.8      0.57     244.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352078.9      0.57     244.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352080.5      0.57     244.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352080.5      0.57     244.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352093.0      0.57     243.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352100.7      0.57     243.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352104.2      0.57     243.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352107.4      0.57     243.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352107.9      0.57     243.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352117.8      0.57     242.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352123.6      0.57     242.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352124.7      0.57     242.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352134.0      0.57     242.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352137.7      0.57     242.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352160.3      0.57     241.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352161.7      0.57     241.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352166.7      0.57     241.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352175.7      0.57     240.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352182.7      0.57     240.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352197.3      0.57     240.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352197.3      0.57     240.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352205.8      0.57     239.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352220.2      0.57     239.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352221.0      0.57     239.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352222.6      0.57     239.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352225.0      0.57     239.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352235.6      0.57     239.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352238.8      0.57     239.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352243.6      0.57     238.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352242.5      0.57     238.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352252.4      0.57     238.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352255.8      0.57     238.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352257.4      0.56     238.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352257.4      0.56     238.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352259.8      0.56     238.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352271.0      0.56     237.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352270.7      0.56     237.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352280.6      0.56     237.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352290.1      0.56     237.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352293.6      0.56     236.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352311.1      0.56     236.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352311.1      0.56     236.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:40  352311.1      0.56     235.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352314.6      0.56     235.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352314.6      0.56     235.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352320.5      0.56     235.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352331.6      0.56     235.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352342.8      0.56     234.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352349.7      0.56     234.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:40  352364.1      0.56     234.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352364.1      0.56     234.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352365.4      0.56     234.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352366.2      0.56     234.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352367.0      0.56     234.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352368.1      0.56     233.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352368.6      0.56     233.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352369.7      0.56     233.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352371.8      0.56     233.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352382.2      0.56     233.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352390.4      0.55     233.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352398.9      0.55     232.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352411.4      0.55     232.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352420.2      0.55     232.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352429.0      0.55     231.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352435.1      0.55     231.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352443.6      0.55     230.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352454.8      0.55     230.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352463.3      0.55     230.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352468.3      0.54     230.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352480.3      0.54     229.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352490.4      0.54     229.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352505.6      0.54     228.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352517.8      0.54     228.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352529.8      0.54     227.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:42  352534.3      0.54     227.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352539.4      0.54     227.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352544.2      0.54     227.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352550.8      0.54     227.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352565.2      0.54     226.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352576.1      0.54     226.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352586.7      0.54     225.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352594.7      0.54     225.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352604.3      0.54     225.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352617.6      0.53     224.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352626.9      0.53     224.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352634.1      0.53     224.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352637.8      0.53     224.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352646.3      0.53     223.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352656.1      0.53     223.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352665.2      0.53     223.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352667.3      0.53     223.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352671.0      0.53     222.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352672.4      0.53     222.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:44  352672.4      0.53     222.7       0.0                          
    0:03:45  352672.4      0.53     222.7       0.0                          
    0:03:53  351903.9      0.54     222.5       0.0                          
    0:03:56  351831.3      0.54     222.9       0.0                          
    0:03:59  351793.5      0.54     222.9       0.0                          
    0:04:00  351791.9      0.54     222.9       0.0                          
    0:04:00  351790.3      0.54     222.9       0.0                          
    0:04:00  351790.3      0.54     222.9       0.0                          
    0:04:02  351790.3      0.54     222.9       0.0                          
    0:04:02  351719.6      0.54     224.0       0.0                          
    0:04:03  351704.9      0.54     224.2       0.0                          
    0:04:03  351704.4      0.54     224.2       0.0                          
    0:04:03  351704.4      0.54     224.2       0.0                          
    0:04:03  351704.4      0.54     224.2       0.0                          
    0:04:03  351704.4      0.54     224.2       0.0                          
    0:04:03  351704.4      0.54     224.2       0.0                          
    0:04:03  351704.4      0.54     224.2       0.0                          
    0:04:04  351720.9      0.53     223.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351721.4      0.53     223.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:04  351727.5      0.53     223.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351731.3      0.53     223.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:04  351741.6      0.53     222.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351741.6      0.53     222.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351747.5      0.53     222.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351761.3      0.53     222.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  351761.6      0.53     222.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351782.6      0.53     221.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351791.4      0.53     221.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351800.4      0.53     220.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351800.4      0.53     220.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351807.9      0.53     220.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351823.3      0.53     219.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351824.6      0.53     219.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351825.7      0.53     219.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351826.2      0.53     219.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351826.5      0.53     219.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351826.8      0.53     219.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351837.1      0.53     219.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351841.7      0.53     219.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351842.7      0.53     218.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351849.6      0.53     218.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351851.0      0.53     218.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  351852.0      0.53     218.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351853.4      0.53     218.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351855.5      0.53     218.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351870.6      0.53     217.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351876.8      0.53     217.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  351889.5      0.53     216.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  351890.3      0.53     216.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:07  351849.9      0.53     216.5       0.0                          
    0:04:08  351842.7      0.53     216.5       0.0                          
    0:04:17  351774.9      0.53     216.5       0.0                          
    0:04:19  351664.0      0.53     216.5       0.0                          
    0:04:19  351553.0      0.53     216.5       0.0                          
    0:04:20  351442.1      0.53     216.5       0.0                          
    0:04:20  351329.6      0.53     216.5       0.0                          
    0:04:21  351218.7      0.53     216.5       0.0                          
    0:04:21  351107.8      0.53     216.5       0.0                          
    0:04:22  350996.8      0.53     216.5       0.0                          
    0:04:22  350885.9      0.53     216.5       0.0                          
    0:04:23  350775.0      0.53     216.5       0.0                          
    0:04:23  350664.1      0.53     216.5       0.0                          
    0:04:24  350553.1      0.53     216.5       0.0                          
    0:04:24  350441.4      0.53     216.5       0.0                          
    0:04:25  350331.3      0.53     216.5       0.0                          
    0:04:25  350219.6      0.53     216.5       0.0                          
    0:04:26  350109.5      0.53     216.5       0.0                          
    0:04:26  350039.2      0.53     216.4       0.0                          
    0:04:26  349994.0      0.53     216.3       0.0                          
    0:04:27  349943.7      0.53     216.3       0.0                          
    0:04:27  349894.8      0.53     216.3       0.0                          
    0:04:28  349842.4      0.53     216.2       0.0                          
    0:04:28  349793.2      0.53     216.1       0.0                          
    0:04:28  349744.8      0.53     216.1       0.0                          
    0:04:29  349696.9      0.53     216.1       0.0                          
    0:04:29  349643.7      0.53     216.1       0.0                          
    0:04:30  349594.0      0.53     216.1       0.0                          
    0:04:30  349542.9      0.53     216.0       0.0                          
    0:04:30  349500.3      0.53     216.0       0.0                          
    0:04:31  349459.6      0.53     215.9       0.0                          
    0:04:31  349415.7      0.53     215.9       0.0                          
    0:04:31  349364.7      0.53     215.8       0.0                          
    0:04:32  349315.2      0.53     215.8       0.0                          
    0:04:32  349268.1      0.53     215.8       0.0                          
    0:04:33  349186.7      0.53     215.8       0.0                          
    0:04:33  349099.7      0.53     215.8       0.0                          
    0:04:34  349005.6      0.53     215.8       0.0                          
    0:04:35  348932.1      0.53     215.8       0.0                          
    0:04:35  348838.0      0.53     215.8       0.0                          
    0:04:36  348764.6      0.53     215.8       0.0                          
    0:04:36  348670.4      0.53     215.8       0.0                          
    0:04:37  348597.0      0.53     215.8       0.0                          
    0:04:38  348502.8      0.53     215.8       0.0                          
    0:04:38  348463.2      0.53     215.7       0.0                          
    0:04:39  348412.1      0.53     215.7       0.0                          
    0:04:40  348359.7      0.53     215.7       0.0                          
    0:04:40  348356.0      0.53     215.7       0.0                          
    0:04:40  348353.9      0.53     215.6       0.0                          
    0:04:41  348353.3      0.53     215.6       0.0                          
    0:04:42  348352.5      0.53     215.6       0.0                          
    0:04:45  348350.9      0.53     215.6       0.0                          
    0:04:49  348350.1      0.53     215.6       0.0                          
    0:04:49  348347.5      0.53     215.6       0.0                          
    0:04:51  348344.3      0.53     215.6       0.0                          
    0:04:51  348332.3      0.53     216.0       0.0                          
    0:04:52  348332.3      0.53     216.0       0.0                          
    0:04:52  348332.3      0.53     216.0       0.0                          
    0:04:52  348332.3      0.53     216.0       0.0                          
    0:04:52  348332.3      0.53     216.0       0.0                          
    0:04:52  348332.3      0.53     216.0       0.0                          
    0:04:52  348338.2      0.53     215.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:52  348346.1      0.53     215.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  348354.1      0.53     215.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  348355.2      0.53     214.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  348356.0      0.53     214.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:52  348356.0      0.53     214.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348358.6      0.53     214.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348360.2      0.53     214.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348370.9      0.53     214.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  348371.2      0.53     214.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  348383.9      0.53     213.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  348384.7      0.53     213.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348391.6      0.53     212.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  348392.4      0.53     212.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348392.4      0.53     212.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348393.2      0.53     212.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  348394.3      0.53     212.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348395.4      0.53     212.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:54  348400.4      0.53     212.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348403.9      0.53     212.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348403.9      0.53     212.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348404.1      0.53     212.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348405.7      0.53     212.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348405.7      0.53     212.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348405.7      0.53     212.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348409.5      0.53     211.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348409.5      0.53     211.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348415.8      0.53     211.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348416.1      0.53     211.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348416.1      0.53     211.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348425.7      0.53     211.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348427.3      0.53     211.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348441.6      0.53     210.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348453.1      0.52     210.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348454.4      0.52     210.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:56  348457.6      0.52     210.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:56  348465.3      0.52     209.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:04:56  348472.0      0.52     209.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348480.5      0.52     209.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348487.7      0.52     209.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:56  348491.9      0.52     209.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348501.5      0.52     208.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:56  348512.9      0.52     208.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  348522.8      0.52     208.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348535.0      0.52     208.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348542.7      0.52     207.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348550.7      0.52     207.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348555.2      0.51     207.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:57  348563.7      0.51     207.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348573.3      0.51     206.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348580.0      0.51     206.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:04:57  348584.0      0.51     206.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348592.2      0.51     206.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348601.8      0.51     206.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348608.7      0.51     205.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348616.1      0.51     205.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348622.3      0.51     205.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:57  348627.0      0.51     205.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:57  348636.1      0.51     205.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348643.8      0.51     205.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348649.7      0.51     205.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348653.4      0.51     205.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:04:58  348659.0      0.51     205.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348671.2      0.51     204.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:58  348677.1      0.51     204.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348684.5      0.51     204.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:58  348692.2      0.51     204.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348699.4      0.51     203.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348708.2      0.51     203.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348711.4      0.51     203.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348717.5      0.50     203.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348725.5      0.50     202.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348730.3      0.50     202.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348732.4      0.50     202.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348740.9      0.50     202.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348746.2      0.50     202.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348749.9      0.50     202.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:59  348754.5      0.50     202.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348761.6      0.50     202.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348770.7      0.50     201.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348773.1      0.50     201.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348777.3      0.50     201.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348781.9      0.50     201.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348789.8      0.50     201.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348796.5      0.50     201.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:59  348800.7      0.50     201.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:59  348804.2      0.50     201.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348812.4      0.50     200.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348820.7      0.50     200.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:05:00  348830.5      0.50     200.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348837.2      0.50     200.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348841.4      0.50     199.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348848.9      0.50     199.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348856.9      0.50     199.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348865.6      0.50     199.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348876.0      0.50     199.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348882.1      0.50     198.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348890.4      0.50     198.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348897.6      0.50     198.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348906.1      0.49     197.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348912.5      0.49     197.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348919.6      0.49     197.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348927.9      0.49     197.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348936.9      0.49     197.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348944.6      0.49     196.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348946.5      0.49     196.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348952.6      0.49     196.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348958.7      0.49     196.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348964.6      0.49     196.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348971.0      0.49     195.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348980.8      0.49     195.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348989.6      0.49     195.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349000.2      0.49     195.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349005.8      0.49     195.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349012.5      0.49     195.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349017.3      0.49     194.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349024.2      0.49     194.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349033.0      0.49     194.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349039.3      0.49     194.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349044.7      0.49     193.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349056.1      0.49     193.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349063.5      0.49     193.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349070.5      0.49     192.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349077.4      0.49     192.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349086.7      0.48     192.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349098.9      0.48     192.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349105.8      0.48     192.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349110.9      0.48     191.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:05:02  349120.2      0.48     191.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  349128.2      0.48     191.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  349135.4      0.48     191.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  349142.6      0.48     190.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349145.7      0.48     190.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349150.5      0.48     190.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:02  349152.4      0.48     190.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  349158.0      0.48     190.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:02  349165.2      0.48     190.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349168.6      0.48     190.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349170.5      0.48     190.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349177.7      0.48     189.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349187.2      0.48     189.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349194.2      0.48     189.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349200.8      0.48     189.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349207.5      0.48     189.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349214.6      0.48     188.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349218.4      0.48     188.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:03  349227.4      0.48     188.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349235.1      0.48     188.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:03  349245.0      0.48     188.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349250.3      0.48     188.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349258.5      0.48     187.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349267.0      0.47     187.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349272.1      0.47     187.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349276.1      0.47     187.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349280.1      0.47     187.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349287.8      0.47     187.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:05:04  349297.6      0.47     186.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349306.9      0.47     186.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349308.5      0.47     186.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349315.7      0.47     186.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349320.8      0.47     186.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349326.6      0.47     185.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349329.3      0.47     185.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349331.9      0.47     185.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349341.5      0.47     185.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349346.6      0.47     185.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349347.9      0.47     185.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349353.2      0.47     185.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349356.9      0.47     185.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349360.9      0.47     185.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349362.5      0.47     184.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349369.4      0.47     184.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349373.7      0.47     184.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349375.6      0.47     184.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:05:05  349380.6      0.47     184.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:05  349385.4      0.47     184.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349386.5      0.47     184.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349389.9      0.47     184.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:05:05  349392.3      0.47     184.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349395.8      0.47     183.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349397.4      0.47     183.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:05  349401.4      0.47     183.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349404.8      0.47     183.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349409.6      0.47     183.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349414.7      0.47     183.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349420.8      0.47     183.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349425.6      0.47     183.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349432.2      0.47     182.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349438.6      0.47     182.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:06  349441.0      0.47     182.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:05:06  349445.3      0.47     182.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:05:06  349448.7      0.47     182.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:06  349454.3      0.46     182.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349459.6      0.46     182.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349462.3      0.46     182.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349466.8      0.46     182.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349471.6      0.46     182.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349476.1      0.46     182.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349480.4      0.46     182.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349485.4      0.46     182.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:06  349488.6      0.46     182.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:07  349492.3      0.46     181.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:07  349501.1      0.46     181.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349509.1      0.46     181.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349516.8      0.46     181.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349522.9      0.46     181.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349535.4      0.46     181.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:07  349542.6      0.46     181.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349548.5      0.46     181.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349554.3      0.46     180.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:07  349560.4      0.46     180.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349566.3      0.46     180.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349568.2      0.46     180.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:07  349569.7      0.46     180.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349572.9      0.46     180.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349573.7      0.46     180.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349581.7      0.46     180.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349588.9      0.46     179.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349592.4      0.46     179.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349596.3      0.46     179.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:08  349599.8      0.46     179.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349601.7      0.46     179.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:08  349602.5      0.46     179.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  349605.7      0.46     179.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:08  349607.8      0.46     179.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:05:08  349612.3      0.46     179.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349614.2      0.46     179.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349615.8      0.46     179.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349617.9      0.46     179.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:05:08  349621.1      0.46     179.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  349622.9      0.46     179.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:05:08  349626.9      0.46     179.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  349630.7      0.46     179.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349636.2      0.46     178.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:09  349638.6      0.46     178.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349639.4      0.46     178.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1603 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:47:40 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             160981.072962
Buf/Inv area:                     7065.491940
Noncombinational area:          188658.365413
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349639.438376
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:47:54 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  95.8230 mW   (89%)
  Net Switching Power  =  11.6825 mW   (11%)
                         ---------
Total Dynamic Power    = 107.5054 mW  (100%)

Cell Leakage Power     =   7.1889 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.0917e+04        1.2364e+03        3.2099e+06        9.5361e+04  (  83.14%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.9067e+03        1.0446e+04        3.9790e+06        1.9332e+04  (  16.86%)
--------------------------------------------------------------------------------------------------
Total          9.5823e+04 uW     1.1682e+04 uW     7.1889e+06 nW     1.1469e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:47:55 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[25].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[25].path/Mat_a_Mem/Mem/U665/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[25].path/Mat_a_Mem/Mem/data_out[2] (memory_b16_SIZE32_LOGSIZE5_14)
                                                          0.00       0.23 f
  path/genblk1[25].path/Mat_a_Mem/data_out[2] (seqMemory_b16_SIZE32_14)
                                                          0.00       0.23 f
  path/genblk1[25].path/path/in0[2] (mac_b16_g1_7)        0.00       0.23 f
  path/genblk1[25].path/path/mult_21/a[2] (mac_b16_g1_7_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[25].path/path/mult_21/U774/Z (XOR2_X1)     0.08       0.31 f
  path/genblk1[25].path/path/mult_21/U569/Z (CLKBUF_X3)
                                                          0.07       0.38 f
  path/genblk1[25].path/path/mult_21/U877/ZN (OAI22_X1)
                                                          0.07       0.45 r
  path/genblk1[25].path/path/mult_21/U186/S (FA_X1)       0.12       0.57 f
  path/genblk1[25].path/path/mult_21/U797/ZN (NAND2_X1)
                                                          0.04       0.62 r
  path/genblk1[25].path/path/mult_21/U799/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[25].path/path/mult_21/U608/ZN (NAND2_X1)
                                                          0.03       0.69 r
  path/genblk1[25].path/path/mult_21/U561/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[25].path/path/mult_21/U780/ZN (NAND2_X1)
                                                          0.04       0.76 r
  path/genblk1[25].path/path/mult_21/U702/ZN (NAND3_X1)
                                                          0.04       0.80 f
  path/genblk1[25].path/path/mult_21/U549/ZN (NAND2_X1)
                                                          0.04       0.84 r
  path/genblk1[25].path/path/mult_21/U587/ZN (NAND3_X1)
                                                          0.03       0.87 f
  path/genblk1[25].path/path/mult_21/U591/ZN (NAND2_X1)
                                                          0.03       0.91 r
  path/genblk1[25].path/path/mult_21/U562/ZN (NAND3_X1)
                                                          0.04       0.95 f
  path/genblk1[25].path/path/mult_21/U541/ZN (NAND2_X1)
                                                          0.04       0.99 r
  path/genblk1[25].path/path/mult_21/U669/ZN (NAND3_X1)
                                                          0.03       1.02 f
  path/genblk1[25].path/path/mult_21/U692/ZN (NAND2_X1)
                                                          0.03       1.05 r
  path/genblk1[25].path/path/mult_21/U677/ZN (NAND3_X1)
                                                          0.04       1.09 f
  path/genblk1[25].path/path/mult_21/U735/ZN (NAND2_X1)
                                                          0.04       1.13 r
  path/genblk1[25].path/path/mult_21/U649/ZN (NAND3_X1)
                                                          0.04       1.16 f
  path/genblk1[25].path/path/mult_21/U652/ZN (NAND2_X1)
                                                          0.03       1.19 r
  path/genblk1[25].path/path/mult_21/U655/ZN (NAND3_X1)
                                                          0.03       1.23 f
  path/genblk1[25].path/path/mult_21/U69/CO (FA_X1)       0.10       1.32 f
  path/genblk1[25].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.04       1.36 r
  path/genblk1[25].path/path/mult_21/U828/ZN (NAND3_X1)
                                                          0.04       1.40 f
  path/genblk1[25].path/path/mult_21/U832/ZN (NAND2_X1)
                                                          0.04       1.44 r
  path/genblk1[25].path/path/mult_21/U657/ZN (NAND3_X1)
                                                          0.04       1.48 f
  path/genblk1[25].path/path/mult_21/U550/ZN (NAND2_X1)
                                                          0.04       1.52 r
  path/genblk1[25].path/path/mult_21/U637/ZN (NAND3_X1)
                                                          0.03       1.55 f
  path/genblk1[25].path/path/mult_21/U672/ZN (NAND2_X1)
                                                          0.03       1.58 r
  path/genblk1[25].path/path/mult_21/U595/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[25].path/path/mult_21/U684/ZN (NAND2_X1)
                                                          0.03       1.65 r
  path/genblk1[25].path/path/mult_21/U687/ZN (NAND3_X1)
                                                          0.03       1.68 f
  path/genblk1[25].path/path/mult_21/U63/CO (FA_X1)       0.10       1.78 f
  path/genblk1[25].path/path/mult_21/U615/ZN (NAND2_X1)
                                                          0.03       1.81 r
  path/genblk1[25].path/path/mult_21/U617/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[25].path/path/mult_21/U61/CO (FA_X1)       0.10       1.94 f
  path/genblk1[25].path/path/mult_21/U660/ZN (NAND2_X1)
                                                          0.04       1.98 r
  path/genblk1[25].path/path/mult_21/U663/ZN (NAND3_X1)
                                                          0.04       2.02 f
  path/genblk1[25].path/path/mult_21/U717/ZN (NAND2_X1)
                                                          0.04       2.06 r
  path/genblk1[25].path/path/mult_21/U719/ZN (NAND3_X1)
                                                          0.04       2.10 f
  path/genblk1[25].path/path/mult_21/U725/ZN (NAND2_X1)
                                                          0.04       2.13 r
  path/genblk1[25].path/path/mult_21/U726/ZN (NAND3_X1)
                                                          0.04       2.17 f
  path/genblk1[25].path/path/mult_21/U731/ZN (NAND2_X1)
                                                          0.04       2.21 r
  path/genblk1[25].path/path/mult_21/U732/ZN (NAND3_X1)
                                                          0.04       2.25 f
  path/genblk1[25].path/path/mult_21/U697/ZN (NAND2_X1)
                                                          0.04       2.28 r
  path/genblk1[25].path/path/mult_21/U678/ZN (NAND3_X1)
                                                          0.04       2.32 f
  path/genblk1[25].path/path/mult_21/U802/ZN (NAND2_X1)
                                                          0.04       2.36 r
  path/genblk1[25].path/path/mult_21/U801/ZN (NAND3_X1)
                                                          0.04       2.39 f
  path/genblk1[25].path/path/mult_21/U808/ZN (NAND2_X1)
                                                          0.03       2.42 r
  path/genblk1[25].path/path/mult_21/U811/ZN (NAND3_X1)
                                                          0.04       2.46 f
  path/genblk1[25].path/path/mult_21/U817/ZN (NAND2_X1)
                                                          0.04       2.50 r
  path/genblk1[25].path/path/mult_21/U818/ZN (NAND3_X1)
                                                          0.04       2.54 f
  path/genblk1[25].path/path/mult_21/U820/ZN (NAND2_X1)
                                                          0.03       2.57 r
  path/genblk1[25].path/path/mult_21/U753/ZN (AND3_X1)
                                                          0.05       2.62 r
  path/genblk1[25].path/path/mult_21/product[31] (mac_b16_g1_7_DW_mult_tc_0)
                                                          0.00       2.62 r
  path/genblk1[25].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  path/genblk1[25].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.20 r
  library setup time                                     -0.03       2.17
  data required time                                                 2.17
  --------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
