# HOCS-Core-Architecture
Official software stack and driver implementation for HOCS (Hybrid Optical Computing System) - A 128-Channel Neuromorphic Photonic Processor.
![Status](https://img.shields.io/badge/Status-Prototype-orange)
![License](https://img.shields.io/badge/License-MIT-green)
![Platform](https://img.shields.io/badge/Platform-FPGA%20%7C%20Photonics-blue)
![Built With](https://img.shields.io/badge/Built%20With-Python%20%7C%20KLayout-yellow)

# HOCS: Hybrid Optical Computing System 🚀
> **The World's First 128-Channel Neuromorphic Photonic Processor with CuO Memristive Layers.**

![Status](https://img.shields.io/badge/Status-Prototype-orange) ![License](https://img.shields.io/badge/License-Apache%202.0-blue) ![Language](https://img.shields.io/badge/Language-Python%20%7C%20Verilog-green)

## 🧠 Project Overview
HOCS is a groundbreaking hardware architecture designed to overcome the bottlenecks of Moore's Law. By utilizing **Silicon Photonics** combined with **Copper Oxide (CuO)** memristive technology, HOCS performs Matrix Multiplication (MM) operations in the optical domain at the speed of light.

This repository contains the **Mock Hardware Abstraction Layer (HAL)**, driver interfaces, and simulation backend for the HOCS prototype.

## 🏗️ Architecture
The system consists of three main layers:
1.  **Optical Core:** 128-Channel MZI Array on SOI Platform (KLayout Designs).
2.  **Control Plane:** FPGA-based (AMD Xilinx Kria K26) high-speed controller.
3.  **Software Stack:** Python-based API for tensor processing (This Repo).

## 📂 Repository Structure
```bash
HOCS-Core-Architecture/
├── drivers/          # Virtual FPGA drivers and HAL
├── api/              # FastAPI backend for matrix operations
├── simulation/       # ANSYS Lumerical scripts (planned)
└── docs/             # Technical datasheets and patent info
---

## 🗺️ Roadmap (Yol Haritası & Eksikler)

Şu an proje **Prototip** aşamasındadır. Geliştirme süreci aşağıdaki gibidir:

- [x] **Faz 1:** Mimarinin tasarlanması (Tamamlandı)
- [x] **Faz 2:** Python simülasyon kodlarının yazılması (Tamamlandı)
- [ ] **Faz 3:** FPGA üzerinde PCIe haberleşme arayüzü (Devam Ediyor)
- [ ] **Faz 4:** Bakır Oksit (CuO) termal gürültü testleri
- [ ] **Faz 5:** İlk fiziksel çip üretimi (MPW Süreci)

## ⚠️ Known Issues (Bilinen Sorunlar)

1. Simülasyon şu an sadece CPU üzerinde çalışıyor, GPU hızlandırma eklenecek.
2. Windows ortamında bazı kütüphane çakışmaları olabilir (Linux önerilir).

