$VERSION 1

$INFO_BLOCK precharge_logic_vertical

$NMOS NMOS 
$PMOS PMOS 
$NPN  
$PNP  

$POWER VDD! 
$GROUND 

$INOUT_PORT
$CELL NMOS
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL PMOS
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL precharge_logic_vertical
$TYPE CELL
$INPUT 4 
$OUTPUT 7 6 BL_BAR BL 
$PINCLASS 7 0 6 0 BL_BAR 3 4 4 BL 2 VDD! 1 

$TRIMMED_NET
