Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7649c15cb998482ea1c0de4c4b1efd63 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU7fz_behav xil_defaultlib.CPU7fz xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ImmU
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.zcA
Compiling module xil_defaultlib.zcB
Compiling module xil_defaultlib.twoone1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.zcF
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_C
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.threeone2
Compiling module xil_defaultlib.FR
Compiling module xil_defaultlib.sevenone
Compiling module xil_defaultlib.CPU_D
Compiling module xil_defaultlib.CPU7fz
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU7fz_behav
