Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'num_in' [/home/licit/laboratorio-6-jarvis/src/verilog/system.v:78]
WARNING: [VRFC 10-5021] port 'irq' is not connected on this instance [/home/licit/laboratorio-6-jarvis/src/verilog/system_tb.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.picorv32(LATCHED_IRQ=32'b0)
Compiling module xil_defaultlib.bin_to_one_hot
Compiling module xil_defaultlib.bcd_to_7seg
Compiling module xil_defaultlib.seven_segment_hex
Compiling module xil_defaultlib.seven_segment_dec
Compiling module xil_defaultlib.seven_segment_switch
Compiling module xil_defaultlib.system_default
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_behav
