// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "04/01/2025 02:42:01"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module riscv_single (
	clk,
	reset,
	pc,
	alu_result);
input 	clk;
input 	reset;
output 	[31:0] pc;
output 	[31:0] alu_result;

// Design Ports Information
// pc[0]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[4]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[5]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[8]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[9]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[10]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[11]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[12]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[13]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[14]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[15]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[16]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[17]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[18]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[19]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[21]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[22]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[23]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[24]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[25]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[26]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[27]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[28]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[29]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[30]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_result[31]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \pc_reg[2]~0_combout ;
wire \reset~input_o ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \pc_reg[4]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \pc_reg[5]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \pc_reg[6]~DUPLICATE_q ;
wire \pc_reg[7]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \pc_reg[9]~DUPLICATE_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \pc_reg[14]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \pc_reg[17]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \pc_reg[18]~DUPLICATE_q ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \pc_reg[19]~DUPLICATE_q ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \pc_reg[21]~DUPLICATE_q ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \pc_reg[26]~DUPLICATE_q ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \cu|Equal0~0_combout ;
wire \imem|mem~3_combout ;
wire \imem|mem~4_combout ;
wire \imem|mem~2_combout ;
wire \imem|mem~5_combout ;
wire \imem|mem~1_combout ;
wire \rtl~2_combout ;
wire \rf|regs~64_q ;
wire \rtl~3_combout ;
wire \rf|regs~96_q ;
wire \rtl~1_combout ;
wire \rf|regs~32_q ;
wire \rf|regs~1024_combout ;
wire \rf|read_data1[0]~0_combout ;
wire \alu|Add0~1_sumout ;
wire \rf|regs~97_q ;
wire \rf|regs~33DUPLICATE_q ;
wire \rf|regs~65_q ;
wire \rf|regs~1025_combout ;
wire \rf|regs~33_q ;
wire \rf|read_data1[1]~1_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~5_sumout ;
wire \rf|regs~98_q ;
wire \rf|regs~66_q ;
wire \rf|regs~34_q ;
wire \rf|regs~1026_combout ;
wire \rf|read_data1[2]~2_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~9_sumout ;
wire \rf|regs~99_q ;
wire \rf|regs~67_q ;
wire \rf|regs~35DUPLICATE_q ;
wire \rf|regs~1027_combout ;
wire \rf|regs~35_q ;
wire \rf|read_data1[3]~3_combout ;
wire \alu|Add0~10 ;
wire \alu|Add0~13_sumout ;
wire \rf|regs~36_q ;
wire \rf|regs~68_q ;
wire \rf|regs~100_q ;
wire \rf|regs~1028_combout ;
wire \rf|regs~36DUPLICATE_q ;
wire \rf|read_data1[4]~4_combout ;
wire \alu|Add0~14 ;
wire \alu|Add0~17_sumout ;
wire \rf|regs~101_q ;
wire \rf|regs~37_q ;
wire \rf|regs~69_q ;
wire \rf|regs~1029_combout ;
wire \rf|read_data1[5]~5_combout ;
wire \alu|Add0~18 ;
wire \alu|Add0~21_sumout ;
wire \rf|regs~38_q ;
wire \rf|read_data1[6]~6_combout ;
wire \rf|regs~102_q ;
wire \rf|regs~70_q ;
wire \rf|regs~1030_combout ;
wire \alu|Add0~22 ;
wire \alu|Add0~25_sumout ;
wire \rf|regs~103_q ;
wire \rf|regs~71_q ;
wire \rf|regs~39DUPLICATE_q ;
wire \rf|regs~1031_combout ;
wire \rf|regs~39_q ;
wire \rf|read_data1[7]~7_combout ;
wire \alu|Add0~26 ;
wire \alu|Add0~29_sumout ;
wire \rf|regs~40_q ;
wire \rf|read_data1[8]~8_combout ;
wire \rf|regs~104_q ;
wire \rf|regs~72_q ;
wire \rf|regs~1032_combout ;
wire \alu|Add0~30 ;
wire \alu|Add0~33_sumout ;
wire \rf|regs~105_q ;
wire \rf|regs~73_q ;
wire \rf|regs~41_q ;
wire \rf|regs~1033_combout ;
wire \rf|read_data1[9]~9_combout ;
wire \alu|Add0~34 ;
wire \alu|Add0~37_sumout ;
wire \rf|regs~74_q ;
wire \rf|regs~106_q ;
wire \rf|regs~42_q ;
wire \rf|regs~1034_combout ;
wire \rf|read_data1[10]~10_combout ;
wire \alu|Add0~38 ;
wire \alu|Add0~41_sumout ;
wire \rf|regs~107_q ;
wire \rf|regs~75_q ;
wire \rf|regs~43_q ;
wire \rf|regs~1035_combout ;
wire \rf|read_data1[11]~11_combout ;
wire \alu|Add0~42 ;
wire \alu|Add0~45_sumout ;
wire \rf|regs~108_q ;
wire \rf|regs~76feeder_combout ;
wire \rf|regs~76_q ;
wire \rf|regs~44_q ;
wire \rf|regs~1036_combout ;
wire \rf|read_data1[12]~12_combout ;
wire \alu|Add0~46 ;
wire \alu|Add0~49_sumout ;
wire \rf|regs~45_q ;
wire \rf|read_data1[13]~13_combout ;
wire \rf|regs~77_q ;
wire \rf|regs~109_q ;
wire \rf|regs~1037_combout ;
wire \alu|Add0~50 ;
wire \alu|Add0~53_sumout ;
wire \rf|regs~110_q ;
wire \rf|regs~78_q ;
wire \rf|regs~46_q ;
wire \rf|regs~1038_combout ;
wire \rf|read_data1[14]~14_combout ;
wire \alu|Add0~54 ;
wire \alu|Add0~57_sumout ;
wire \rf|regs~111_q ;
wire \rf|regs~79_q ;
wire \rf|regs~47_q ;
wire \rf|regs~1039_combout ;
wire \imem|mem~0_combout ;
wire \rf|read_data1[15]~15_combout ;
wire \alu|Add0~58 ;
wire \alu|Add0~61_sumout ;
wire \rf|regs~48feeder_combout ;
wire \rf|regs~48_q ;
wire \rf|read_data1[16]~16_combout ;
wire \rf|regs~80_q ;
wire \rf|regs~112_q ;
wire \rf|regs~1040_combout ;
wire \alu|Add0~62 ;
wire \alu|Add0~65_sumout ;
wire \rf|regs~49DUPLICATE_q ;
wire \rf|read_data1[17]~17_combout ;
wire \rf|regs~81_q ;
wire \rf|regs~113_q ;
wire \rf|regs~49_q ;
wire \rf|regs~1041_combout ;
wire \alu|Add0~66 ;
wire \alu|Add0~69_sumout ;
wire \rf|regs~114_q ;
wire \rf|regs~82feeder_combout ;
wire \rf|regs~82_q ;
wire \rf|regs~50_q ;
wire \rf|regs~1042_combout ;
wire \rf|read_data1[18]~18_combout ;
wire \alu|Add0~70 ;
wire \alu|Add0~73_sumout ;
wire \rf|regs~51_q ;
wire \rf|read_data1[19]~19_combout ;
wire \rf|regs~115_q ;
wire \rf|regs~83_q ;
wire \rf|regs~1043_combout ;
wire \alu|Add0~74 ;
wire \alu|Add0~77_sumout ;
wire \rf|regs~52_q ;
wire \rf|read_data1[20]~20_combout ;
wire \rf|regs~116_q ;
wire \rf|regs~84_q ;
wire \rf|regs~1044_combout ;
wire \alu|Add0~78 ;
wire \alu|Add0~81_sumout ;
wire \rf|regs~117_q ;
wire \rf|regs~85_q ;
wire \rf|regs~53_q ;
wire \rf|regs~1045_combout ;
wire \rf|read_data1[21]~21_combout ;
wire \alu|Add0~82 ;
wire \alu|Add0~85_sumout ;
wire \rf|regs~54_q ;
wire \rf|read_data1[22]~22_combout ;
wire \rf|regs~118_q ;
wire \rf|regs~86_q ;
wire \rf|regs~1046_combout ;
wire \alu|Add0~86 ;
wire \alu|Add0~89_sumout ;
wire \rf|regs~55_q ;
wire \rf|regs~119_q ;
wire \rf|regs~87_q ;
wire \rf|regs~1047_combout ;
wire \rf|read_data1[23]~23_combout ;
wire \alu|Add0~90 ;
wire \alu|Add0~93_sumout ;
wire \rf|regs~56feeder_combout ;
wire \rf|regs~56_q ;
wire \rf|read_data1[24]~24_combout ;
wire \rf|regs~88feeder_combout ;
wire \rf|regs~88_q ;
wire \rf|regs~120_q ;
wire \rf|regs~1048_combout ;
wire \alu|Add0~94 ;
wire \alu|Add0~97_sumout ;
wire \rf|regs~57_q ;
wire \rf|read_data1[25]~25_combout ;
wire \rf|regs~89_q ;
wire \rf|regs~121_q ;
wire \rf|regs~1049_combout ;
wire \alu|Add0~98 ;
wire \alu|Add0~101_sumout ;
wire \rf|regs~122_q ;
wire \rf|regs~90_q ;
wire \rf|regs~58_q ;
wire \rf|regs~1050_combout ;
wire \rf|read_data1[26]~26_combout ;
wire \alu|Add0~102 ;
wire \alu|Add0~105_sumout ;
wire \rf|regs~59_q ;
wire \rf|regs~91_q ;
wire \rf|regs~123_q ;
wire \rf|regs~1051_combout ;
wire \rf|read_data1[27]~27_combout ;
wire \alu|Add0~106 ;
wire \alu|Add0~109_sumout ;
wire \rf|regs~124_q ;
wire \rf|regs~92_q ;
wire \rf|regs~60_q ;
wire \rf|regs~1052_combout ;
wire \rf|read_data1[28]~28_combout ;
wire \alu|Add0~110 ;
wire \alu|Add0~113_sumout ;
wire \rf|regs~61_q ;
wire \rf|read_data1[29]~29_combout ;
wire \rf|regs~93_q ;
wire \rf|regs~125_q ;
wire \rf|regs~1053_combout ;
wire \alu|Add0~114 ;
wire \alu|Add0~117_sumout ;
wire \rf|regs~62_q ;
wire \rf|read_data1[30]~30_combout ;
wire \rf|regs~94_q ;
wire \rf|regs~126_q ;
wire \rf|regs~1054_combout ;
wire \alu|Add0~118 ;
wire \alu|Add0~121_sumout ;
wire \rf|regs~127_q ;
wire \rf|regs~95_q ;
wire \rf|regs~63_q ;
wire \rf|regs~1055_combout ;
wire \rf|read_data1[31]~31_combout ;
wire \alu|Add0~122 ;
wire \alu|Add0~125_sumout ;
wire [31:0] pc_reg;


// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \pc[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \pc[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \pc[2]~output (
	.i(pc_reg[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \pc[3]~output (
	.i(pc_reg[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \pc[4]~output (
	.i(\pc_reg[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \pc[5]~output (
	.i(\pc_reg[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \pc[6]~output (
	.i(\pc_reg[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \pc[7]~output (
	.i(pc_reg[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \pc[8]~output (
	.i(pc_reg[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[8]),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
defparam \pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \pc[9]~output (
	.i(pc_reg[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[9]),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
defparam \pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \pc[10]~output (
	.i(pc_reg[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[10]),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
defparam \pc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \pc[11]~output (
	.i(pc_reg[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[11]),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
defparam \pc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \pc[12]~output (
	.i(pc_reg[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[12]),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
defparam \pc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \pc[13]~output (
	.i(pc_reg[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[13]),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
defparam \pc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \pc[14]~output (
	.i(pc_reg[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[14]),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
defparam \pc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \pc[15]~output (
	.i(pc_reg[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[15]),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
defparam \pc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \pc[16]~output (
	.i(pc_reg[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[16]),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
defparam \pc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \pc[17]~output (
	.i(pc_reg[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[17]),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
defparam \pc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \pc[18]~output (
	.i(pc_reg[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[18]),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
defparam \pc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \pc[19]~output (
	.i(pc_reg[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[19]),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
defparam \pc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \pc[20]~output (
	.i(pc_reg[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[20]),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
defparam \pc[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \pc[21]~output (
	.i(pc_reg[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[21]),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
defparam \pc[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \pc[22]~output (
	.i(pc_reg[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[22]),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
defparam \pc[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \pc[23]~output (
	.i(pc_reg[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[23]),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
defparam \pc[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \pc[24]~output (
	.i(pc_reg[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[24]),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
defparam \pc[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \pc[25]~output (
	.i(pc_reg[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[25]),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
defparam \pc[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \pc[26]~output (
	.i(pc_reg[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[26]),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
defparam \pc[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \pc[27]~output (
	.i(pc_reg[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[27]),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
defparam \pc[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \pc[28]~output (
	.i(pc_reg[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[28]),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
defparam \pc[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \pc[29]~output (
	.i(pc_reg[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[29]),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
defparam \pc[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \pc[30]~output (
	.i(pc_reg[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[30]),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
defparam \pc[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \pc[31]~output (
	.i(pc_reg[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[31]),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
defparam \pc[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \alu_result[0]~output (
	.i(\alu|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[0]),
	.obar());
// synopsys translate_off
defparam \alu_result[0]~output .bus_hold = "false";
defparam \alu_result[0]~output .open_drain_output = "false";
defparam \alu_result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \alu_result[1]~output (
	.i(\alu|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[1]),
	.obar());
// synopsys translate_off
defparam \alu_result[1]~output .bus_hold = "false";
defparam \alu_result[1]~output .open_drain_output = "false";
defparam \alu_result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \alu_result[2]~output (
	.i(\alu|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[2]),
	.obar());
// synopsys translate_off
defparam \alu_result[2]~output .bus_hold = "false";
defparam \alu_result[2]~output .open_drain_output = "false";
defparam \alu_result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \alu_result[3]~output (
	.i(\alu|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[3]),
	.obar());
// synopsys translate_off
defparam \alu_result[3]~output .bus_hold = "false";
defparam \alu_result[3]~output .open_drain_output = "false";
defparam \alu_result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \alu_result[4]~output (
	.i(\alu|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[4]),
	.obar());
// synopsys translate_off
defparam \alu_result[4]~output .bus_hold = "false";
defparam \alu_result[4]~output .open_drain_output = "false";
defparam \alu_result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \alu_result[5]~output (
	.i(\alu|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[5]),
	.obar());
// synopsys translate_off
defparam \alu_result[5]~output .bus_hold = "false";
defparam \alu_result[5]~output .open_drain_output = "false";
defparam \alu_result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \alu_result[6]~output (
	.i(\alu|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[6]),
	.obar());
// synopsys translate_off
defparam \alu_result[6]~output .bus_hold = "false";
defparam \alu_result[6]~output .open_drain_output = "false";
defparam \alu_result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \alu_result[7]~output (
	.i(\alu|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[7]),
	.obar());
// synopsys translate_off
defparam \alu_result[7]~output .bus_hold = "false";
defparam \alu_result[7]~output .open_drain_output = "false";
defparam \alu_result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \alu_result[8]~output (
	.i(\alu|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[8]),
	.obar());
// synopsys translate_off
defparam \alu_result[8]~output .bus_hold = "false";
defparam \alu_result[8]~output .open_drain_output = "false";
defparam \alu_result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \alu_result[9]~output (
	.i(\alu|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[9]),
	.obar());
// synopsys translate_off
defparam \alu_result[9]~output .bus_hold = "false";
defparam \alu_result[9]~output .open_drain_output = "false";
defparam \alu_result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \alu_result[10]~output (
	.i(\alu|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[10]),
	.obar());
// synopsys translate_off
defparam \alu_result[10]~output .bus_hold = "false";
defparam \alu_result[10]~output .open_drain_output = "false";
defparam \alu_result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \alu_result[11]~output (
	.i(\alu|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[11]),
	.obar());
// synopsys translate_off
defparam \alu_result[11]~output .bus_hold = "false";
defparam \alu_result[11]~output .open_drain_output = "false";
defparam \alu_result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \alu_result[12]~output (
	.i(\alu|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[12]),
	.obar());
// synopsys translate_off
defparam \alu_result[12]~output .bus_hold = "false";
defparam \alu_result[12]~output .open_drain_output = "false";
defparam \alu_result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \alu_result[13]~output (
	.i(\alu|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[13]),
	.obar());
// synopsys translate_off
defparam \alu_result[13]~output .bus_hold = "false";
defparam \alu_result[13]~output .open_drain_output = "false";
defparam \alu_result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \alu_result[14]~output (
	.i(\alu|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[14]),
	.obar());
// synopsys translate_off
defparam \alu_result[14]~output .bus_hold = "false";
defparam \alu_result[14]~output .open_drain_output = "false";
defparam \alu_result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \alu_result[15]~output (
	.i(\alu|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[15]),
	.obar());
// synopsys translate_off
defparam \alu_result[15]~output .bus_hold = "false";
defparam \alu_result[15]~output .open_drain_output = "false";
defparam \alu_result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \alu_result[16]~output (
	.i(\alu|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[16]),
	.obar());
// synopsys translate_off
defparam \alu_result[16]~output .bus_hold = "false";
defparam \alu_result[16]~output .open_drain_output = "false";
defparam \alu_result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \alu_result[17]~output (
	.i(\alu|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[17]),
	.obar());
// synopsys translate_off
defparam \alu_result[17]~output .bus_hold = "false";
defparam \alu_result[17]~output .open_drain_output = "false";
defparam \alu_result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \alu_result[18]~output (
	.i(\alu|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[18]),
	.obar());
// synopsys translate_off
defparam \alu_result[18]~output .bus_hold = "false";
defparam \alu_result[18]~output .open_drain_output = "false";
defparam \alu_result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \alu_result[19]~output (
	.i(\alu|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[19]),
	.obar());
// synopsys translate_off
defparam \alu_result[19]~output .bus_hold = "false";
defparam \alu_result[19]~output .open_drain_output = "false";
defparam \alu_result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \alu_result[20]~output (
	.i(\alu|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[20]),
	.obar());
// synopsys translate_off
defparam \alu_result[20]~output .bus_hold = "false";
defparam \alu_result[20]~output .open_drain_output = "false";
defparam \alu_result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \alu_result[21]~output (
	.i(\alu|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[21]),
	.obar());
// synopsys translate_off
defparam \alu_result[21]~output .bus_hold = "false";
defparam \alu_result[21]~output .open_drain_output = "false";
defparam \alu_result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \alu_result[22]~output (
	.i(\alu|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[22]),
	.obar());
// synopsys translate_off
defparam \alu_result[22]~output .bus_hold = "false";
defparam \alu_result[22]~output .open_drain_output = "false";
defparam \alu_result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \alu_result[23]~output (
	.i(\alu|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[23]),
	.obar());
// synopsys translate_off
defparam \alu_result[23]~output .bus_hold = "false";
defparam \alu_result[23]~output .open_drain_output = "false";
defparam \alu_result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \alu_result[24]~output (
	.i(\alu|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[24]),
	.obar());
// synopsys translate_off
defparam \alu_result[24]~output .bus_hold = "false";
defparam \alu_result[24]~output .open_drain_output = "false";
defparam \alu_result[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \alu_result[25]~output (
	.i(\alu|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[25]),
	.obar());
// synopsys translate_off
defparam \alu_result[25]~output .bus_hold = "false";
defparam \alu_result[25]~output .open_drain_output = "false";
defparam \alu_result[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \alu_result[26]~output (
	.i(\alu|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[26]),
	.obar());
// synopsys translate_off
defparam \alu_result[26]~output .bus_hold = "false";
defparam \alu_result[26]~output .open_drain_output = "false";
defparam \alu_result[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \alu_result[27]~output (
	.i(\alu|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[27]),
	.obar());
// synopsys translate_off
defparam \alu_result[27]~output .bus_hold = "false";
defparam \alu_result[27]~output .open_drain_output = "false";
defparam \alu_result[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \alu_result[28]~output (
	.i(\alu|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[28]),
	.obar());
// synopsys translate_off
defparam \alu_result[28]~output .bus_hold = "false";
defparam \alu_result[28]~output .open_drain_output = "false";
defparam \alu_result[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \alu_result[29]~output (
	.i(\alu|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[29]),
	.obar());
// synopsys translate_off
defparam \alu_result[29]~output .bus_hold = "false";
defparam \alu_result[29]~output .open_drain_output = "false";
defparam \alu_result[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \alu_result[30]~output (
	.i(\alu|Add0~121_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[30]),
	.obar());
// synopsys translate_off
defparam \alu_result[30]~output .bus_hold = "false";
defparam \alu_result[30]~output .open_drain_output = "false";
defparam \alu_result[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \alu_result[31]~output (
	.i(\alu|Add0~125_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_result[31]),
	.obar());
// synopsys translate_off
defparam \alu_result[31]~output .bus_hold = "false";
defparam \alu_result[31]~output .open_drain_output = "false";
defparam \alu_result[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \pc_reg[2]~0 (
// Equation(s):
// \pc_reg[2]~0_combout  = ( !pc_reg[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pc_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_reg[2]~0 .extended_lut = "off";
defparam \pc_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pc_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y4_N47
dffeas \pc_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_reg[2]~0_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[2] .is_wysiwyg = "true";
defparam \pc_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( pc_reg[3] ) + ( pc_reg[2] ) + ( !VCC ))
// \Add0~2  = CARRY(( pc_reg[3] ) + ( pc_reg[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!pc_reg[2]),
	.datac(gnd),
	.datad(!pc_reg[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N17
dffeas \pc_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~1_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[3] .is_wysiwyg = "true";
defparam \pc_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \pc_reg[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \pc_reg[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_reg[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N56
dffeas \pc_reg[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~5_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \pc_reg[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \pc_reg[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_reg[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N22
dffeas \pc_reg[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~9_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \pc_reg[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \pc_reg[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_reg[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N38
dffeas \pc_reg[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N14
dffeas \pc_reg[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \pc_reg[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \pc_reg[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\pc_reg[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N13
dffeas \pc_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[7] .is_wysiwyg = "true";
defparam \pc_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( pc_reg[8] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( pc_reg[8] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N17
dffeas \pc_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[8] .is_wysiwyg = "true";
defparam \pc_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N20
dffeas \pc_reg[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[9]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \pc_reg[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \pc_reg[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_reg[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N19
dffeas \pc_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[9] .is_wysiwyg = "true";
defparam \pc_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( pc_reg[10] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( pc_reg[10] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N22
dffeas \pc_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[10] .is_wysiwyg = "true";
defparam \pc_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( pc_reg[11] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( pc_reg[11] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N26
dffeas \pc_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[11] .is_wysiwyg = "true";
defparam \pc_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( pc_reg[12] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( pc_reg[12] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc_reg[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N29
dffeas \pc_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[12] .is_wysiwyg = "true";
defparam \pc_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( pc_reg[13] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( pc_reg[13] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N2
dffeas \pc_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[13] .is_wysiwyg = "true";
defparam \pc_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N5
dffeas \pc_reg[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[14]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \pc_reg[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \pc_reg[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_reg[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N4
dffeas \pc_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[14] .is_wysiwyg = "true";
defparam \pc_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( pc_reg[15] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( pc_reg[15] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N7
dffeas \pc_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[15] .is_wysiwyg = "true";
defparam \pc_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( pc_reg[16] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( pc_reg[16] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N11
dffeas \pc_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[16] .is_wysiwyg = "true";
defparam \pc_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N14
dffeas \pc_reg[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[17]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N12
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \pc_reg[17]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \pc_reg[17]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\pc_reg[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N13
dffeas \pc_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[17] .is_wysiwyg = "true";
defparam \pc_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N17
dffeas \pc_reg[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[18]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \pc_reg[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \pc_reg[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_reg[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N16
dffeas \pc_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[18] .is_wysiwyg = "true";
defparam \pc_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N20
dffeas \pc_reg[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[19]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N18
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \pc_reg[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \pc_reg[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_reg[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N19
dffeas \pc_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[19] .is_wysiwyg = "true";
defparam \pc_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( pc_reg[20] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( pc_reg[20] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N22
dffeas \pc_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[20] .is_wysiwyg = "true";
defparam \pc_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N26
dffeas \pc_reg[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[21]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N24
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \pc_reg[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( \pc_reg[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_reg[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N25
dffeas \pc_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[21] .is_wysiwyg = "true";
defparam \pc_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N27
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( pc_reg[22] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( pc_reg[22] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc_reg[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N29
dffeas \pc_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[22] .is_wysiwyg = "true";
defparam \pc_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( pc_reg[23] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( pc_reg[23] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N31
dffeas \pc_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[23] .is_wysiwyg = "true";
defparam \pc_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( pc_reg[24] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( pc_reg[24] ) + ( GND ) + ( \Add0~82  ))

	.dataa(!pc_reg[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N35
dffeas \pc_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[24] .is_wysiwyg = "true";
defparam \pc_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N36
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( pc_reg[25] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( pc_reg[25] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N38
dffeas \pc_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[25] .is_wysiwyg = "true";
defparam \pc_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N41
dffeas \pc_reg[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_reg[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[26]~DUPLICATE .is_wysiwyg = "true";
defparam \pc_reg[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \pc_reg[26]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \pc_reg[26]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_reg[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N40
dffeas \pc_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[26] .is_wysiwyg = "true";
defparam \pc_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N42
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( pc_reg[27] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( pc_reg[27] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(!pc_reg[27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N44
dffeas \pc_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[27] .is_wysiwyg = "true";
defparam \pc_reg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N45
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( pc_reg[28] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( pc_reg[28] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N47
dffeas \pc_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[28] .is_wysiwyg = "true";
defparam \pc_reg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N48
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( pc_reg[29] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( pc_reg[29] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N50
dffeas \pc_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[29] .is_wysiwyg = "true";
defparam \pc_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N51
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( pc_reg[30] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( pc_reg[30] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N52
dffeas \pc_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[30] .is_wysiwyg = "true";
defparam \pc_reg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N54
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( pc_reg[31] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc_reg[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N56
dffeas \pc_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[31] .is_wysiwyg = "true";
defparam \pc_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N23
dffeas \pc_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~9_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[5] .is_wysiwyg = "true";
defparam \pc_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \cu|Equal0~0 (
// Equation(s):
// \cu|Equal0~0_combout  = ( \pc_reg[6]~DUPLICATE_q  & ( pc_reg[3] ) ) # ( !\pc_reg[6]~DUPLICATE_q  & ( pc_reg[3] ) ) # ( \pc_reg[6]~DUPLICATE_q  & ( !pc_reg[3] ) ) # ( !\pc_reg[6]~DUPLICATE_q  & ( !pc_reg[3] & ( (pc_reg[5]) # (\pc_reg[4]~DUPLICATE_q ) ) ) )

	.dataa(!\pc_reg[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc_reg[5]),
	.datae(!\pc_reg[6]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|Equal0~0 .extended_lut = "off";
defparam \cu|Equal0~0 .lut_mask = 64'h55FFFFFFFFFFFFFF;
defparam \cu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \imem|mem~3 (
// Equation(s):
// \imem|mem~3_combout  = ( !\pc_reg[4]~DUPLICATE_q  & ( pc_reg[3] & ( (!\pc_reg[6]~DUPLICATE_q  & (!pc_reg[2] & !pc_reg[5])) ) ) ) # ( !\pc_reg[4]~DUPLICATE_q  & ( !pc_reg[3] & ( (!\pc_reg[6]~DUPLICATE_q  & (pc_reg[2] & !pc_reg[5])) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pc_reg[2]),
	.datad(!pc_reg[5]),
	.datae(!\pc_reg[4]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem|mem~3 .extended_lut = "off";
defparam \imem|mem~3 .lut_mask = 64'h0A000000A0000000;
defparam \imem|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \imem|mem~4 (
// Equation(s):
// \imem|mem~4_combout  = ( !\pc_reg[5]~DUPLICATE_q  & ( (!pc_reg[3] & (!\pc_reg[4]~DUPLICATE_q  & !\pc_reg[6]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!pc_reg[3]),
	.datac(!\pc_reg[4]~DUPLICATE_q ),
	.datad(!\pc_reg[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pc_reg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem|mem~4 .extended_lut = "off";
defparam \imem|mem~4 .lut_mask = 64'hC000C00000000000;
defparam \imem|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N55
dffeas \pc_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~5_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[4] .is_wysiwyg = "true";
defparam \pc_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \imem|mem~2 (
// Equation(s):
// \imem|mem~2_combout  = ( !pc_reg[4] & ( (!\pc_reg[5]~DUPLICATE_q  & (!pc_reg[2] $ (!pc_reg[3]))) ) )

	.dataa(!pc_reg[2]),
	.datab(gnd),
	.datac(!\pc_reg[5]~DUPLICATE_q ),
	.datad(!pc_reg[3]),
	.datae(gnd),
	.dataf(!pc_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem|mem~2 .extended_lut = "off";
defparam \imem|mem~2 .lut_mask = 64'h50A050A000000000;
defparam \imem|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N3
cyclonev_lcell_comb \imem|mem~5 (
// Equation(s):
// \imem|mem~5_combout  = ( !pc_reg[2] & ( (!\pc_reg[6]~DUPLICATE_q  & (!\pc_reg[5]~DUPLICATE_q  & !\pc_reg[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pc_reg[6]~DUPLICATE_q ),
	.datac(!\pc_reg[5]~DUPLICATE_q ),
	.datad(!\pc_reg[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!pc_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem|mem~5 .extended_lut = "off";
defparam \imem|mem~5 .lut_mask = 64'hC000C00000000000;
defparam \imem|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \imem|mem~1 (
// Equation(s):
// \imem|mem~1_combout  = ( pc_reg[3] & ( (!pc_reg[2] & (!\pc_reg[5]~DUPLICATE_q  & !\pc_reg[4]~DUPLICATE_q )) ) ) # ( !pc_reg[3] & ( (!\pc_reg[5]~DUPLICATE_q  & !\pc_reg[4]~DUPLICATE_q ) ) )

	.dataa(!pc_reg[2]),
	.datab(!\pc_reg[5]~DUPLICATE_q ),
	.datac(!\pc_reg[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem|mem~1 .extended_lut = "off";
defparam \imem|mem~1 .lut_mask = 64'hC0C0C0C080808080;
defparam \imem|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = ( \imem|mem~1_combout  & ( (\imem|mem~2_combout  & (!\pc_reg[6]~DUPLICATE_q  & !\imem|mem~5_combout )) ) )

	.dataa(!\imem|mem~2_combout ),
	.datab(!\pc_reg[6]~DUPLICATE_q ),
	.datac(!\imem|mem~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|mem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~2 .extended_lut = "off";
defparam \rtl~2 .lut_mask = 64'h0000000040404040;
defparam \rtl~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N8
dffeas \rf|regs~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~64 .is_wysiwyg = "true";
defparam \rf|regs~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = ( \imem|mem~2_combout  & ( (\imem|mem~5_combout  & (!\pc_reg[6]~DUPLICATE_q  & \imem|mem~1_combout )) ) )

	.dataa(!\imem|mem~5_combout ),
	.datab(!\pc_reg[6]~DUPLICATE_q ),
	.datac(!\imem|mem~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~3 .extended_lut = "off";
defparam \rtl~3 .lut_mask = 64'h0000000004040404;
defparam \rtl~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N32
dffeas \rf|regs~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~96 .is_wysiwyg = "true";
defparam \rf|regs~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N39
cyclonev_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = ( \imem|mem~1_combout  & ( (!\imem|mem~2_combout  & (!\pc_reg[6]~DUPLICATE_q  & \imem|mem~5_combout )) ) )

	.dataa(!\imem|mem~2_combout ),
	.datab(gnd),
	.datac(!\pc_reg[6]~DUPLICATE_q ),
	.datad(!\imem|mem~5_combout ),
	.datae(gnd),
	.dataf(!\imem|mem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~1 .extended_lut = "off";
defparam \rtl~1 .lut_mask = 64'h0000000000A000A0;
defparam \rtl~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N17
dffeas \rf|regs~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~32 .is_wysiwyg = "true";
defparam \rf|regs~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N9
cyclonev_lcell_comb \rf|regs~1024 (
// Equation(s):
// \rf|regs~1024_combout  = ( \imem|mem~3_combout  & ( \imem|mem~4_combout  & ( \rf|regs~96_q  ) ) ) # ( !\imem|mem~3_combout  & ( \imem|mem~4_combout  & ( \rf|regs~32_q  ) ) ) # ( \imem|mem~3_combout  & ( !\imem|mem~4_combout  & ( \rf|regs~64_q  ) ) )

	.dataa(gnd),
	.datab(!\rf|regs~64_q ),
	.datac(!\rf|regs~96_q ),
	.datad(!\rf|regs~32_q ),
	.datae(!\imem|mem~3_combout ),
	.dataf(!\imem|mem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1024 .extended_lut = "off";
defparam \rf|regs~1024 .lut_mask = 64'h0000333300FF0F0F;
defparam \rf|regs~1024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N3
cyclonev_lcell_comb \rf|read_data1[0]~0 (
// Equation(s):
// \rf|read_data1[0]~0_combout  = ( !\pc_reg[5]~DUPLICATE_q  & ( pc_reg[3] & ( (!\pc_reg[6]~DUPLICATE_q  & (\rf|regs~32_q  & (!pc_reg[2] & !pc_reg[4]))) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(!\rf|regs~32_q ),
	.datac(!pc_reg[2]),
	.datad(!pc_reg[4]),
	.datae(!\pc_reg[5]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[0]~0 .extended_lut = "off";
defparam \rf|read_data1[0]~0 .lut_mask = 64'h0000000020000000;
defparam \rf|read_data1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( (!\cu|Equal0~0_combout  & (((\imem|mem~4_combout )))) # (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1024_combout ))) ) + ( \rf|read_data1[0]~0_combout  ) + ( !VCC ))
// \alu|Add0~2  = CARRY(( (!\cu|Equal0~0_combout  & (((\imem|mem~4_combout )))) # (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1024_combout ))) ) + ( \rf|read_data1[0]~0_combout  ) + ( !VCC ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~1024_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FF0000000A1A;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N35
dffeas \rf|regs~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~97 .is_wysiwyg = "true";
defparam \rf|regs~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N10
dffeas \rf|regs~33DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~33DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~33DUPLICATE .is_wysiwyg = "true";
defparam \rf|regs~33DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N29
dffeas \rf|regs~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~65 .is_wysiwyg = "true";
defparam \rf|regs~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N27
cyclonev_lcell_comb \rf|regs~1025 (
// Equation(s):
// \rf|regs~1025_combout  = ( \rf|regs~65_q  & ( \imem|mem~4_combout  & ( (!\imem|mem~3_combout  & ((\rf|regs~33DUPLICATE_q ))) # (\imem|mem~3_combout  & (\rf|regs~97_q )) ) ) ) # ( !\rf|regs~65_q  & ( \imem|mem~4_combout  & ( (!\imem|mem~3_combout  & 
// ((\rf|regs~33DUPLICATE_q ))) # (\imem|mem~3_combout  & (\rf|regs~97_q )) ) ) ) # ( \rf|regs~65_q  & ( !\imem|mem~4_combout  & ( \imem|mem~3_combout  ) ) )

	.dataa(!\rf|regs~97_q ),
	.datab(gnd),
	.datac(!\rf|regs~33DUPLICATE_q ),
	.datad(!\imem|mem~3_combout ),
	.datae(!\rf|regs~65_q ),
	.dataf(!\imem|mem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1025_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1025 .extended_lut = "off";
defparam \rf|regs~1025 .lut_mask = 64'h000000FF0F550F55;
defparam \rf|regs~1025 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N11
dffeas \rf|regs~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~33 .is_wysiwyg = "true";
defparam \rf|regs~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \rf|read_data1[1]~1 (
// Equation(s):
// \rf|read_data1[1]~1_combout  = ( !\pc_reg[5]~DUPLICATE_q  & ( pc_reg[3] & ( (!\pc_reg[6]~DUPLICATE_q  & (\rf|regs~33_q  & (!pc_reg[4] & !pc_reg[2]))) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(!\rf|regs~33_q ),
	.datac(!pc_reg[4]),
	.datad(!pc_reg[2]),
	.datae(!\pc_reg[5]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[1]~1 .extended_lut = "off";
defparam \rf|read_data1[1]~1 .lut_mask = 64'h0000000020000000;
defparam \rf|read_data1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N33
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( (\imem|mem~3_combout  & ((!\cu|Equal0~0_combout ) # ((!\imem|mem~4_combout  & \rf|regs~1025_combout )))) ) + ( \rf|read_data1[1]~1_combout  ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( (\imem|mem~3_combout  & ((!\cu|Equal0~0_combout ) # ((!\imem|mem~4_combout  & \rf|regs~1025_combout )))) ) + ( \rf|read_data1[1]~1_combout  ) + ( \alu|Add0~2  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~1025_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[1]~1_combout ),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000FF0000002232;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N38
dffeas \rf|regs~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~98 .is_wysiwyg = "true";
defparam \rf|regs~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N2
dffeas \rf|regs~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~66 .is_wysiwyg = "true";
defparam \rf|regs~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N50
dffeas \rf|regs~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~34 .is_wysiwyg = "true";
defparam \rf|regs~34 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \rf|regs~1026 (
// Equation(s):
// \rf|regs~1026_combout  = ( \rf|regs~34_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~66_q ))) # (\imem|mem~4_combout  & (\rf|regs~98_q )))) ) ) # ( !\rf|regs~34_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~66_q ))) # (\imem|mem~4_combout  & (\rf|regs~98_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~98_q ),
	.datad(!\rf|regs~66_q ),
	.datae(gnd),
	.dataf(!\rf|regs~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1026 .extended_lut = "off";
defparam \rf|regs~1026 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1026 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N51
cyclonev_lcell_comb \rf|read_data1[2]~2 (
// Equation(s):
// \rf|read_data1[2]~2_combout  = ( pc_reg[3] & ( !\pc_reg[5]~DUPLICATE_q  & ( (!\pc_reg[6]~DUPLICATE_q  & (!pc_reg[4] & (!pc_reg[2] & \rf|regs~34_q ))) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(!pc_reg[4]),
	.datac(!pc_reg[2]),
	.datad(!\rf|regs~34_q ),
	.datae(!pc_reg[3]),
	.dataf(!\pc_reg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[2]~2 .extended_lut = "off";
defparam \rf|read_data1[2]~2 .lut_mask = 64'h0000008000000000;
defparam \rf|read_data1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N36
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( (!\cu|Equal0~0_combout  & (\imem|mem~4_combout )) # (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1026_combout ))) ) + ( \rf|read_data1[2]~2_combout  ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( (!\cu|Equal0~0_combout  & (\imem|mem~4_combout )) # (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1026_combout ))) ) + ( \rf|read_data1[2]~2_combout  ) + ( \alu|Add0~6  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1026_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[2]~2_combout ),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000FF0000002226;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N41
dffeas \rf|regs~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~99 .is_wysiwyg = "true";
defparam \rf|regs~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N23
dffeas \rf|regs~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~67 .is_wysiwyg = "true";
defparam \rf|regs~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N31
dffeas \rf|regs~35DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~35DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~35DUPLICATE .is_wysiwyg = "true";
defparam \rf|regs~35DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N21
cyclonev_lcell_comb \rf|regs~1027 (
// Equation(s):
// \rf|regs~1027_combout  = ( \rf|regs~35DUPLICATE_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~67_q ))) # (\imem|mem~4_combout  & (\rf|regs~99_q )))) ) ) # ( !\rf|regs~35DUPLICATE_q  
// & ( (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~67_q ))) # (\imem|mem~4_combout  & (\rf|regs~99_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~99_q ),
	.datad(!\rf|regs~67_q ),
	.datae(gnd),
	.dataf(!\rf|regs~35DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1027 .extended_lut = "off";
defparam \rf|regs~1027 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1027 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N32
dffeas \rf|regs~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~35 .is_wysiwyg = "true";
defparam \rf|regs~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N33
cyclonev_lcell_comb \rf|read_data1[3]~3 (
// Equation(s):
// \rf|read_data1[3]~3_combout  = ( pc_reg[3] & ( !\pc_reg[5]~DUPLICATE_q  & ( (!\pc_reg[6]~DUPLICATE_q  & (\rf|regs~35_q  & (!pc_reg[2] & !pc_reg[4]))) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(!\rf|regs~35_q ),
	.datac(!pc_reg[2]),
	.datad(!pc_reg[4]),
	.datae(!pc_reg[3]),
	.dataf(!\pc_reg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[3]~3 .extended_lut = "off";
defparam \rf|read_data1[3]~3 .lut_mask = 64'h0000200000000000;
defparam \rf|read_data1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N39
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1027_combout ))) ) + ( \rf|read_data1[3]~3_combout  ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1027_combout ))) ) + ( \rf|read_data1[3]~3_combout  ) + ( \alu|Add0~10  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1027_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[3]~3_combout ),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N8
dffeas \rf|regs~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~36 .is_wysiwyg = "true";
defparam \rf|regs~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \rf|regs~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~68 .is_wysiwyg = "true";
defparam \rf|regs~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N43
dffeas \rf|regs~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~100 .is_wysiwyg = "true";
defparam \rf|regs~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \rf|regs~1028 (
// Equation(s):
// \rf|regs~1028_combout  = ( \rf|regs~100_q  & ( \imem|mem~4_combout  & ( (\imem|mem~3_combout ) # (\rf|regs~36_q ) ) ) ) # ( !\rf|regs~100_q  & ( \imem|mem~4_combout  & ( (\rf|regs~36_q  & !\imem|mem~3_combout ) ) ) ) # ( \rf|regs~100_q  & ( 
// !\imem|mem~4_combout  & ( (\rf|regs~68_q  & \imem|mem~3_combout ) ) ) ) # ( !\rf|regs~100_q  & ( !\imem|mem~4_combout  & ( (\rf|regs~68_q  & \imem|mem~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\rf|regs~36_q ),
	.datac(!\rf|regs~68_q ),
	.datad(!\imem|mem~3_combout ),
	.datae(!\rf|regs~100_q ),
	.dataf(!\imem|mem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1028 .extended_lut = "off";
defparam \rf|regs~1028 .lut_mask = 64'h000F000F330033FF;
defparam \rf|regs~1028 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N7
dffeas \rf|regs~36DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~36DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~36DUPLICATE .is_wysiwyg = "true";
defparam \rf|regs~36DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N37
dffeas \pc_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_reg[6] .is_wysiwyg = "true";
defparam \pc_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N3
cyclonev_lcell_comb \rf|read_data1[4]~4 (
// Equation(s):
// \rf|read_data1[4]~4_combout  = ( !pc_reg[6] & ( !pc_reg[2] & ( (\rf|regs~36DUPLICATE_q  & (!pc_reg[4] & (pc_reg[3] & !pc_reg[5]))) ) ) )

	.dataa(!\rf|regs~36DUPLICATE_q ),
	.datab(!pc_reg[4]),
	.datac(!pc_reg[3]),
	.datad(!pc_reg[5]),
	.datae(!pc_reg[6]),
	.dataf(!pc_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[4]~4 .extended_lut = "off";
defparam \rf|read_data1[4]~4 .lut_mask = 64'h0400000000000000;
defparam \rf|read_data1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1028_combout ))) ) + ( \rf|read_data1[4]~4_combout  ) + ( \alu|Add0~14  ))
// \alu|Add0~18  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1028_combout ))) ) + ( \rf|read_data1[4]~4_combout  ) + ( \alu|Add0~14  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1028_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[4]~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N38
dffeas \rf|regs~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~101 .is_wysiwyg = "true";
defparam \rf|regs~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N2
dffeas \rf|regs~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~37 .is_wysiwyg = "true";
defparam \rf|regs~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N47
dffeas \rf|regs~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~69 .is_wysiwyg = "true";
defparam \rf|regs~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \rf|regs~1029 (
// Equation(s):
// \rf|regs~1029_combout  = ( \imem|mem~4_combout  & ( \imem|mem~3_combout  & ( \rf|regs~101_q  ) ) ) # ( !\imem|mem~4_combout  & ( \imem|mem~3_combout  & ( \rf|regs~69_q  ) ) ) # ( \imem|mem~4_combout  & ( !\imem|mem~3_combout  & ( \rf|regs~37_q  ) ) )

	.dataa(!\rf|regs~101_q ),
	.datab(gnd),
	.datac(!\rf|regs~37_q ),
	.datad(!\rf|regs~69_q ),
	.datae(!\imem|mem~4_combout ),
	.dataf(!\imem|mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1029_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1029 .extended_lut = "off";
defparam \rf|regs~1029 .lut_mask = 64'h00000F0F00FF5555;
defparam \rf|regs~1029 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \rf|read_data1[5]~5 (
// Equation(s):
// \rf|read_data1[5]~5_combout  = ( !pc_reg[2] & ( pc_reg[3] & ( (\rf|regs~37_q  & (!pc_reg[4] & (!\pc_reg[6]~DUPLICATE_q  & !\pc_reg[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rf|regs~37_q ),
	.datab(!pc_reg[4]),
	.datac(!\pc_reg[6]~DUPLICATE_q ),
	.datad(!\pc_reg[5]~DUPLICATE_q ),
	.datae(!pc_reg[2]),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[5]~5 .extended_lut = "off";
defparam \rf|read_data1[5]~5 .lut_mask = 64'h0000000040000000;
defparam \rf|read_data1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N45
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1029_combout ))) ) + ( \rf|read_data1[5]~5_combout  ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1029_combout ))) ) + ( \rf|read_data1[5]~5_combout  ) + ( \alu|Add0~18  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1029_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[5]~5_combout ),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N17
dffeas \rf|regs~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~38 .is_wysiwyg = "true";
defparam \rf|regs~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N39
cyclonev_lcell_comb \rf|read_data1[6]~6 (
// Equation(s):
// \rf|read_data1[6]~6_combout  = ( !\pc_reg[5]~DUPLICATE_q  & ( pc_reg[3] & ( (!\pc_reg[6]~DUPLICATE_q  & (!pc_reg[4] & (!pc_reg[2] & \rf|regs~38_q ))) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(!pc_reg[4]),
	.datac(!pc_reg[2]),
	.datad(!\rf|regs~38_q ),
	.datae(!\pc_reg[5]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[6]~6 .extended_lut = "off";
defparam \rf|read_data1[6]~6 .lut_mask = 64'h0000000000800000;
defparam \rf|read_data1[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N49
dffeas \rf|regs~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~102 .is_wysiwyg = "true";
defparam \rf|regs~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N25
dffeas \rf|regs~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~70 .is_wysiwyg = "true";
defparam \rf|regs~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N12
cyclonev_lcell_comb \rf|regs~1030 (
// Equation(s):
// \rf|regs~1030_combout  = ( \rf|regs~102_q  & ( \rf|regs~70_q  & ( ((\rf|regs~38_q  & \imem|mem~4_combout )) # (\imem|mem~3_combout ) ) ) ) # ( !\rf|regs~102_q  & ( \rf|regs~70_q  & ( (!\imem|mem~4_combout  & ((\imem|mem~3_combout ))) # 
// (\imem|mem~4_combout  & (\rf|regs~38_q  & !\imem|mem~3_combout )) ) ) ) # ( \rf|regs~102_q  & ( !\rf|regs~70_q  & ( (\imem|mem~4_combout  & ((\imem|mem~3_combout ) # (\rf|regs~38_q ))) ) ) ) # ( !\rf|regs~102_q  & ( !\rf|regs~70_q  & ( (\rf|regs~38_q  & 
// (\imem|mem~4_combout  & !\imem|mem~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\rf|regs~38_q ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\imem|mem~3_combout ),
	.datae(!\rf|regs~102_q ),
	.dataf(!\rf|regs~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1030 .extended_lut = "off";
defparam \rf|regs~1030 .lut_mask = 64'h0300030F03F003FF;
defparam \rf|regs~1030 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N48
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \rf|read_data1[6]~6_combout  ) + ( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1030_combout ))) ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( \rf|read_data1[6]~6_combout  ) + ( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1030_combout ))) ) + ( \alu|Add0~22  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|read_data1[6]~6_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1030_combout ),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000FFEF000000FF;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N53
dffeas \rf|regs~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~103 .is_wysiwyg = "true";
defparam \rf|regs~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N29
dffeas \rf|regs~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~71 .is_wysiwyg = "true";
defparam \rf|regs~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N22
dffeas \rf|regs~39DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~39DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~39DUPLICATE .is_wysiwyg = "true";
defparam \rf|regs~39DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N18
cyclonev_lcell_comb \rf|regs~1031 (
// Equation(s):
// \rf|regs~1031_combout  = ( \rf|regs~71_q  & ( \rf|regs~39DUPLICATE_q  & ( (!\imem|mem~3_combout  & ((\imem|mem~4_combout ))) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout ) # (\rf|regs~103_q ))) ) ) ) # ( !\rf|regs~71_q  & ( \rf|regs~39DUPLICATE_q  & ( 
// (\imem|mem~4_combout  & ((!\imem|mem~3_combout ) # (\rf|regs~103_q ))) ) ) ) # ( \rf|regs~71_q  & ( !\rf|regs~39DUPLICATE_q  & ( (\imem|mem~3_combout  & ((!\imem|mem~4_combout ) # (\rf|regs~103_q ))) ) ) ) # ( !\rf|regs~71_q  & ( !\rf|regs~39DUPLICATE_q  
// & ( (\rf|regs~103_q  & (\imem|mem~3_combout  & \imem|mem~4_combout )) ) ) )

	.dataa(!\rf|regs~103_q ),
	.datab(!\imem|mem~3_combout ),
	.datac(gnd),
	.datad(!\imem|mem~4_combout ),
	.datae(!\rf|regs~71_q ),
	.dataf(!\rf|regs~39DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1031 .extended_lut = "off";
defparam \rf|regs~1031 .lut_mask = 64'h0011331100DD33DD;
defparam \rf|regs~1031 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N23
dffeas \rf|regs~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~39 .is_wysiwyg = "true";
defparam \rf|regs~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N24
cyclonev_lcell_comb \rf|read_data1[7]~7 (
// Equation(s):
// \rf|read_data1[7]~7_combout  = ( !\pc_reg[5]~DUPLICATE_q  & ( pc_reg[3] & ( (\rf|regs~39_q  & (!pc_reg[4] & (!\pc_reg[6]~DUPLICATE_q  & !pc_reg[2]))) ) ) )

	.dataa(!\rf|regs~39_q ),
	.datab(!pc_reg[4]),
	.datac(!\pc_reg[6]~DUPLICATE_q ),
	.datad(!pc_reg[2]),
	.datae(!\pc_reg[5]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[7]~7 .extended_lut = "off";
defparam \rf|read_data1[7]~7 .lut_mask = 64'h0000000040000000;
defparam \rf|read_data1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N51
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1031_combout ))) ) + ( \rf|read_data1[7]~7_combout  ) + ( \alu|Add0~26  ))
// \alu|Add0~30  = CARRY(( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1031_combout ))) ) + ( \rf|read_data1[7]~7_combout  ) + ( \alu|Add0~26  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~1031_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[7]~7_combout ),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000FF0000000010;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N59
dffeas \rf|regs~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~40 .is_wysiwyg = "true";
defparam \rf|regs~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N57
cyclonev_lcell_comb \rf|read_data1[8]~8 (
// Equation(s):
// \rf|read_data1[8]~8_combout  = ( \rf|regs~40_q  & ( pc_reg[3] & ( (!\pc_reg[6]~DUPLICATE_q  & (!\pc_reg[5]~DUPLICATE_q  & (!pc_reg[2] & !pc_reg[4]))) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(!\pc_reg[5]~DUPLICATE_q ),
	.datac(!pc_reg[2]),
	.datad(!pc_reg[4]),
	.datae(!\rf|regs~40_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[8]~8 .extended_lut = "off";
defparam \rf|read_data1[8]~8 .lut_mask = 64'h0000000000008000;
defparam \rf|read_data1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N56
dffeas \rf|regs~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~104 .is_wysiwyg = "true";
defparam \rf|regs~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N20
dffeas \rf|regs~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~72 .is_wysiwyg = "true";
defparam \rf|regs~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N18
cyclonev_lcell_comb \rf|regs~1032 (
// Equation(s):
// \rf|regs~1032_combout  = ( \rf|regs~40_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~72_q ))) # (\imem|mem~4_combout  & (\rf|regs~104_q )))) ) ) # ( !\rf|regs~40_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~72_q ))) # (\imem|mem~4_combout  & (\rf|regs~104_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~104_q ),
	.datad(!\rf|regs~72_q ),
	.datae(gnd),
	.dataf(!\rf|regs~40_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1032 .extended_lut = "off";
defparam \rf|regs~1032 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1032 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( \rf|read_data1[8]~8_combout  ) + ( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1032_combout ))) ) + ( \alu|Add0~30  ))
// \alu|Add0~34  = CARRY(( \rf|read_data1[8]~8_combout  ) + ( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1032_combout ))) ) + ( \alu|Add0~30  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|read_data1[8]~8_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1032_combout ),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FFEF000000FF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N58
dffeas \rf|regs~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~105 .is_wysiwyg = "true";
defparam \rf|regs~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N5
dffeas \rf|regs~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~73 .is_wysiwyg = "true";
defparam \rf|regs~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N14
dffeas \rf|regs~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~41 .is_wysiwyg = "true";
defparam \rf|regs~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N3
cyclonev_lcell_comb \rf|regs~1033 (
// Equation(s):
// \rf|regs~1033_combout  = ( \rf|regs~41_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~73_q ))) # (\imem|mem~4_combout  & (\rf|regs~105_q )))) ) ) # ( !\rf|regs~41_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~73_q ))) # (\imem|mem~4_combout  & (\rf|regs~105_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~105_q ),
	.datad(!\rf|regs~73_q ),
	.datae(gnd),
	.dataf(!\rf|regs~41_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1033_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1033 .extended_lut = "off";
defparam \rf|regs~1033 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1033 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \rf|read_data1[9]~9 (
// Equation(s):
// \rf|read_data1[9]~9_combout  = ( \rf|regs~41_q  & ( pc_reg[3] & ( (!\pc_reg[6]~DUPLICATE_q  & (!\pc_reg[5]~DUPLICATE_q  & (!pc_reg[4] & !pc_reg[2]))) ) ) )

	.dataa(!\pc_reg[6]~DUPLICATE_q ),
	.datab(!\pc_reg[5]~DUPLICATE_q ),
	.datac(!pc_reg[4]),
	.datad(!pc_reg[2]),
	.datae(!\rf|regs~41_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[9]~9 .extended_lut = "off";
defparam \rf|read_data1[9]~9 .lut_mask = 64'h0000000000008000;
defparam \rf|read_data1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N57
cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1033_combout ))) ) + ( \rf|read_data1[9]~9_combout  ) + ( \alu|Add0~34  ))
// \alu|Add0~38  = CARRY(( (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & (!\imem|mem~4_combout  & \rf|regs~1033_combout ))) ) + ( \rf|read_data1[9]~9_combout  ) + ( \alu|Add0~34  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~1033_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[9]~9_combout ),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000FF0000000010;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N55
dffeas \rf|regs~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~74 .is_wysiwyg = "true";
defparam \rf|regs~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N2
dffeas \rf|regs~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~106 .is_wysiwyg = "true";
defparam \rf|regs~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \rf|regs~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~42 .is_wysiwyg = "true";
defparam \rf|regs~42 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \rf|regs~1034 (
// Equation(s):
// \rf|regs~1034_combout  = ( \rf|regs~42_q  & ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\rf|regs~74_q ))) # (\imem|mem~4_combout  & ((!\imem|mem~3_combout ) # ((\rf|regs~106_q )))) ) ) # ( !\rf|regs~42_q  & ( (\imem|mem~3_combout  & 
// ((!\imem|mem~4_combout  & (\rf|regs~74_q )) # (\imem|mem~4_combout  & ((\rf|regs~106_q ))))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\rf|regs~74_q ),
	.datad(!\rf|regs~106_q ),
	.datae(gnd),
	.dataf(!\rf|regs~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1034 .extended_lut = "off";
defparam \rf|regs~1034 .lut_mask = 64'h0213021346574657;
defparam \rf|regs~1034 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N15
cyclonev_lcell_comb \rf|read_data1[10]~10 (
// Equation(s):
// \rf|read_data1[10]~10_combout  = ( !pc_reg[2] & ( pc_reg[3] & ( (\rf|regs~42_q  & (!\pc_reg[6]~DUPLICATE_q  & (!\pc_reg[4]~DUPLICATE_q  & !\pc_reg[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rf|regs~42_q ),
	.datab(!\pc_reg[6]~DUPLICATE_q ),
	.datac(!\pc_reg[4]~DUPLICATE_q ),
	.datad(!\pc_reg[5]~DUPLICATE_q ),
	.datae(!pc_reg[2]),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[10]~10 .extended_lut = "off";
defparam \rf|read_data1[10]~10 .lut_mask = 64'h0000000040000000;
defparam \rf|read_data1[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1034_combout ))) ) + ( \rf|read_data1[10]~10_combout  ) + ( \alu|Add0~38  ))
// \alu|Add0~42  = CARRY(( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1034_combout ))) ) + ( \rf|read_data1[10]~10_combout  ) + ( \alu|Add0~38  ))

	.dataa(!\imem|mem~3_combout ),
	.datab(!\cu|Equal0~0_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~1034_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[10]~10_combout ),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000FF0000000010;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N4
dffeas \rf|regs~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~107 .is_wysiwyg = "true";
defparam \rf|regs~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N59
dffeas \rf|regs~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~75 .is_wysiwyg = "true";
defparam \rf|regs~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \rf|regs~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~43 .is_wysiwyg = "true";
defparam \rf|regs~43 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N57
cyclonev_lcell_comb \rf|regs~1035 (
// Equation(s):
// \rf|regs~1035_combout  = ( \rf|regs~43_q  & ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & ((\rf|regs~75_q )))) # (\imem|mem~4_combout  & ((!\imem|mem~3_combout ) # ((\rf|regs~107_q )))) ) ) # ( !\rf|regs~43_q  & ( (\imem|mem~3_combout  & 
// ((!\imem|mem~4_combout  & ((\rf|regs~75_q ))) # (\imem|mem~4_combout  & (\rf|regs~107_q )))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\rf|regs~107_q ),
	.datad(!\rf|regs~75_q ),
	.datae(gnd),
	.dataf(!\rf|regs~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1035_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1035 .extended_lut = "off";
defparam \rf|regs~1035 .lut_mask = 64'h0123012345674567;
defparam \rf|regs~1035 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \rf|read_data1[11]~11 (
// Equation(s):
// \rf|read_data1[11]~11_combout  = ( !\pc_reg[4]~DUPLICATE_q  & ( pc_reg[3] & ( (\rf|regs~43_q  & (!\pc_reg[6]~DUPLICATE_q  & (!pc_reg[2] & !\pc_reg[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\rf|regs~43_q ),
	.datab(!\pc_reg[6]~DUPLICATE_q ),
	.datac(!pc_reg[2]),
	.datad(!\pc_reg[5]~DUPLICATE_q ),
	.datae(!\pc_reg[4]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[11]~11 .extended_lut = "off";
defparam \rf|read_data1[11]~11 .lut_mask = 64'h0000000040000000;
defparam \rf|read_data1[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N3
cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1035_combout ))) ) + ( \rf|read_data1[11]~11_combout  ) + ( \alu|Add0~42  ))
// \alu|Add0~46  = CARRY(( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1035_combout ))) ) + ( \rf|read_data1[11]~11_combout  ) + ( \alu|Add0~42  ))

	.dataa(!\imem|mem~3_combout ),
	.datab(!\cu|Equal0~0_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~1035_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[11]~11_combout ),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000FF0000000010;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N8
dffeas \rf|regs~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~108 .is_wysiwyg = "true";
defparam \rf|regs~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \rf|regs~76feeder (
// Equation(s):
// \rf|regs~76feeder_combout  = ( \alu|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~76feeder .extended_lut = "off";
defparam \rf|regs~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|regs~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N2
dffeas \rf|regs~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|regs~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~76 .is_wysiwyg = "true";
defparam \rf|regs~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N23
dffeas \rf|regs~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~44 .is_wysiwyg = "true";
defparam \rf|regs~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \rf|regs~1036 (
// Equation(s):
// \rf|regs~1036_combout  = ( \rf|regs~44_q  & ( (!\imem|mem~3_combout  & (((\imem|mem~4_combout )))) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~76_q ))) # (\imem|mem~4_combout  & (\rf|regs~108_q )))) ) ) # ( !\rf|regs~44_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~76_q ))) # (\imem|mem~4_combout  & (\rf|regs~108_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\rf|regs~108_q ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~76_q ),
	.datae(gnd),
	.dataf(!\rf|regs~44_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1036 .extended_lut = "off";
defparam \rf|regs~1036 .lut_mask = 64'h015101510B5B0B5B;
defparam \rf|regs~1036 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N21
cyclonev_lcell_comb \rf|read_data1[12]~12 (
// Equation(s):
// \rf|read_data1[12]~12_combout  = ( \rf|regs~44_q  & ( pc_reg[3] & ( (!pc_reg[6] & (!pc_reg[2] & (!\pc_reg[4]~DUPLICATE_q  & !\pc_reg[5]~DUPLICATE_q ))) ) ) )

	.dataa(!pc_reg[6]),
	.datab(!pc_reg[2]),
	.datac(!\pc_reg[4]~DUPLICATE_q ),
	.datad(!\pc_reg[5]~DUPLICATE_q ),
	.datae(!\rf|regs~44_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[12]~12 .extended_lut = "off";
defparam \rf|read_data1[12]~12 .lut_mask = 64'h0000000000008000;
defparam \rf|read_data1[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1036_combout ))) ) + ( \rf|read_data1[12]~12_combout  ) + ( \alu|Add0~46  ))
// \alu|Add0~50  = CARRY(( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1036_combout ))) ) + ( \rf|read_data1[12]~12_combout  ) + ( \alu|Add0~46  ))

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\cu|Equal0~0_combout ),
	.datad(!\rf|regs~1036_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[12]~12_combout ),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000FF0000000002;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N38
dffeas \rf|regs~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~45 .is_wysiwyg = "true";
defparam \rf|regs~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N27
cyclonev_lcell_comb \rf|read_data1[13]~13 (
// Equation(s):
// \rf|read_data1[13]~13_combout  = ( !\pc_reg[4]~DUPLICATE_q  & ( pc_reg[3] & ( (!\pc_reg[5]~DUPLICATE_q  & (!pc_reg[2] & (\rf|regs~45_q  & !pc_reg[6]))) ) ) )

	.dataa(!\pc_reg[5]~DUPLICATE_q ),
	.datab(!pc_reg[2]),
	.datac(!\rf|regs~45_q ),
	.datad(!pc_reg[6]),
	.datae(!\pc_reg[4]~DUPLICATE_q ),
	.dataf(!pc_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[13]~13 .extended_lut = "off";
defparam \rf|read_data1[13]~13 .lut_mask = 64'h0000000008000000;
defparam \rf|read_data1[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \rf|regs~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~77 .is_wysiwyg = "true";
defparam \rf|regs~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N10
dffeas \rf|regs~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~109 .is_wysiwyg = "true";
defparam \rf|regs~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \rf|regs~1037 (
// Equation(s):
// \rf|regs~1037_combout  = ( \rf|regs~109_q  & ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & ((\rf|regs~77_q )))) # (\imem|mem~4_combout  & (((\rf|regs~45_q )) # (\imem|mem~3_combout ))) ) ) # ( !\rf|regs~109_q  & ( (!\imem|mem~4_combout  & 
// (\imem|mem~3_combout  & ((\rf|regs~77_q )))) # (\imem|mem~4_combout  & (!\imem|mem~3_combout  & (\rf|regs~45_q ))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\rf|regs~45_q ),
	.datad(!\rf|regs~77_q ),
	.datae(gnd),
	.dataf(!\rf|regs~109_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1037_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1037 .extended_lut = "off";
defparam \rf|regs~1037 .lut_mask = 64'h0426042615371537;
defparam \rf|regs~1037 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N9
cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( \rf|read_data1[13]~13_combout  ) + ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1037_combout ))) ) + ( \alu|Add0~50  ))
// \alu|Add0~54  = CARRY(( \rf|read_data1[13]~13_combout  ) + ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1037_combout ))) ) + ( \alu|Add0~50  ))

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\cu|Equal0~0_combout ),
	.datad(!\rf|read_data1[13]~13_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1037_combout ),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000FFFD000000FF;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N13
dffeas \rf|regs~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~110 .is_wysiwyg = "true";
defparam \rf|regs~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \rf|regs~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~78 .is_wysiwyg = "true";
defparam \rf|regs~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N25
dffeas \rf|regs~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~46 .is_wysiwyg = "true";
defparam \rf|regs~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N51
cyclonev_lcell_comb \rf|regs~1038 (
// Equation(s):
// \rf|regs~1038_combout  = ( \rf|regs~46_q  & ( (!\imem|mem~4_combout  & (((\rf|regs~78_q  & \imem|mem~3_combout )))) # (\imem|mem~4_combout  & (((!\imem|mem~3_combout )) # (\rf|regs~110_q ))) ) ) # ( !\rf|regs~46_q  & ( (\imem|mem~3_combout  & 
// ((!\imem|mem~4_combout  & ((\rf|regs~78_q ))) # (\imem|mem~4_combout  & (\rf|regs~110_q )))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\rf|regs~110_q ),
	.datac(!\rf|regs~78_q ),
	.datad(!\imem|mem~3_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1038 .extended_lut = "off";
defparam \rf|regs~1038 .lut_mask = 64'h001B001B551B551B;
defparam \rf|regs~1038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N45
cyclonev_lcell_comb \rf|read_data1[14]~14 (
// Equation(s):
// \rf|read_data1[14]~14_combout  = ( !\pc_reg[6]~DUPLICATE_q  & ( \rf|regs~46_q  & ( (!\pc_reg[5]~DUPLICATE_q  & (pc_reg[3] & (!pc_reg[2] & !\pc_reg[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\pc_reg[5]~DUPLICATE_q ),
	.datab(!pc_reg[3]),
	.datac(!pc_reg[2]),
	.datad(!\pc_reg[4]~DUPLICATE_q ),
	.datae(!\pc_reg[6]~DUPLICATE_q ),
	.dataf(!\rf|regs~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[14]~14 .extended_lut = "off";
defparam \rf|read_data1[14]~14 .lut_mask = 64'h0000000020000000;
defparam \rf|read_data1[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( (!\imem|mem~4_combout  & (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & \rf|regs~1038_combout ))) ) + ( \rf|read_data1[14]~14_combout  ) + ( \alu|Add0~54  ))
// \alu|Add0~58  = CARRY(( (!\imem|mem~4_combout  & (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & \rf|regs~1038_combout ))) ) + ( \rf|read_data1[14]~14_combout  ) + ( \alu|Add0~54  ))

	.dataa(!\imem|mem~4_combout ),
	.datab(!\cu|Equal0~0_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1038_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[14]~14_combout ),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000FF0000000002;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N17
dffeas \rf|regs~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~111 .is_wysiwyg = "true";
defparam \rf|regs~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N47
dffeas \rf|regs~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~79 .is_wysiwyg = "true";
defparam \rf|regs~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N53
dffeas \rf|regs~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~47 .is_wysiwyg = "true";
defparam \rf|regs~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \rf|regs~1039 (
// Equation(s):
// \rf|regs~1039_combout  = ( \rf|regs~47_q  & ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & ((\rf|regs~79_q )))) # (\imem|mem~4_combout  & ((!\imem|mem~3_combout ) # ((\rf|regs~111_q )))) ) ) # ( !\rf|regs~47_q  & ( (\imem|mem~3_combout  & 
// ((!\imem|mem~4_combout  & ((\rf|regs~79_q ))) # (\imem|mem~4_combout  & (\rf|regs~111_q )))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\rf|regs~111_q ),
	.datad(!\rf|regs~79_q ),
	.datae(gnd),
	.dataf(!\rf|regs~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1039 .extended_lut = "off";
defparam \rf|regs~1039 .lut_mask = 64'h0123012345674567;
defparam \rf|regs~1039 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \imem|mem~0 (
// Equation(s):
// \imem|mem~0_combout  = ( !pc_reg[5] & ( !pc_reg[2] & ( (pc_reg[3] & (!\pc_reg[4]~DUPLICATE_q  & !pc_reg[6])) ) ) )

	.dataa(gnd),
	.datab(!pc_reg[3]),
	.datac(!\pc_reg[4]~DUPLICATE_q ),
	.datad(!pc_reg[6]),
	.datae(!pc_reg[5]),
	.dataf(!pc_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem|mem~0 .extended_lut = "off";
defparam \imem|mem~0 .lut_mask = 64'h3000000000000000;
defparam \imem|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \rf|read_data1[15]~15 (
// Equation(s):
// \rf|read_data1[15]~15_combout  = ( \imem|mem~0_combout  & ( \rf|regs~47_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|regs~47_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[15]~15 .extended_lut = "off";
defparam \rf|read_data1[15]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|read_data1[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( (!\imem|mem~4_combout  & (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & \rf|regs~1039_combout ))) ) + ( \rf|read_data1[15]~15_combout  ) + ( \alu|Add0~58  ))
// \alu|Add0~62  = CARRY(( (!\imem|mem~4_combout  & (\cu|Equal0~0_combout  & (\imem|mem~3_combout  & \rf|regs~1039_combout ))) ) + ( \rf|read_data1[15]~15_combout  ) + ( \alu|Add0~58  ))

	.dataa(!\imem|mem~4_combout ),
	.datab(!\cu|Equal0~0_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1039_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[15]~15_combout ),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000FF0000000002;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \rf|regs~48feeder (
// Equation(s):
// \rf|regs~48feeder_combout  = ( \alu|Add0~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~48feeder .extended_lut = "off";
defparam \rf|regs~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|regs~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N59
dffeas \rf|regs~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|regs~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~48 .is_wysiwyg = "true";
defparam \rf|regs~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \rf|read_data1[16]~16 (
// Equation(s):
// \rf|read_data1[16]~16_combout  = ( \rf|regs~48_q  & ( \imem|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rf|regs~48_q ),
	.dataf(!\imem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[16]~16 .extended_lut = "off";
defparam \rf|read_data1[16]~16 .lut_mask = 64'h000000000000FFFF;
defparam \rf|read_data1[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N35
dffeas \rf|regs~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~80 .is_wysiwyg = "true";
defparam \rf|regs~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N19
dffeas \rf|regs~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~112 .is_wysiwyg = "true";
defparam \rf|regs~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \rf|regs~1040 (
// Equation(s):
// \rf|regs~1040_combout  = ( \rf|regs~112_q  & ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & ((\rf|regs~80_q )))) # (\imem|mem~4_combout  & (((\rf|regs~48_q )) # (\imem|mem~3_combout ))) ) ) # ( !\rf|regs~112_q  & ( (!\imem|mem~4_combout  & 
// (\imem|mem~3_combout  & ((\rf|regs~80_q )))) # (\imem|mem~4_combout  & (!\imem|mem~3_combout  & (\rf|regs~48_q ))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\rf|regs~48_q ),
	.datad(!\rf|regs~80_q ),
	.datae(gnd),
	.dataf(!\rf|regs~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1040 .extended_lut = "off";
defparam \rf|regs~1040 .lut_mask = 64'h0426042615371537;
defparam \rf|regs~1040 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( \rf|read_data1[16]~16_combout  ) + ( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1040_combout ))) ) + ( \alu|Add0~62  ))
// \alu|Add0~66  = CARRY(( \rf|read_data1[16]~16_combout  ) + ( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1040_combout ))) ) + ( \alu|Add0~62  ))

	.dataa(!\imem|mem~3_combout ),
	.datab(!\cu|Equal0~0_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|read_data1[16]~16_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1040_combout ),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(\alu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h0000FFEF000000FF;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N20
dffeas \rf|regs~49DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~49DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~49DUPLICATE .is_wysiwyg = "true";
defparam \rf|regs~49DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \rf|read_data1[17]~17 (
// Equation(s):
// \rf|read_data1[17]~17_combout  = ( \imem|mem~0_combout  & ( \rf|regs~49DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|regs~49DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[17]~17 .extended_lut = "off";
defparam \rf|read_data1[17]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|read_data1[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N14
dffeas \rf|regs~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~81 .is_wysiwyg = "true";
defparam \rf|regs~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N22
dffeas \rf|regs~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~113 .is_wysiwyg = "true";
defparam \rf|regs~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N19
dffeas \rf|regs~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~49 .is_wysiwyg = "true";
defparam \rf|regs~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \rf|regs~1041 (
// Equation(s):
// \rf|regs~1041_combout  = ( \rf|regs~49_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & (\rf|regs~81_q )) # (\imem|mem~4_combout  & ((\rf|regs~113_q ))))) ) ) # ( !\rf|regs~49_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & (\rf|regs~81_q )) # (\imem|mem~4_combout  & ((\rf|regs~113_q ))))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~81_q ),
	.datad(!\rf|regs~113_q ),
	.datae(gnd),
	.dataf(!\rf|regs~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1041 .extended_lut = "off";
defparam \rf|regs~1041 .lut_mask = 64'h0415041526372637;
defparam \rf|regs~1041 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \alu|Add0~69 (
// Equation(s):
// \alu|Add0~69_sumout  = SUM(( \rf|read_data1[17]~17_combout  ) + ( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1041_combout ))) ) + ( \alu|Add0~66  ))
// \alu|Add0~70  = CARRY(( \rf|read_data1[17]~17_combout  ) + ( (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & \rf|regs~1041_combout ))) ) + ( \alu|Add0~66  ))

	.dataa(!\imem|mem~3_combout ),
	.datab(!\cu|Equal0~0_combout ),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|read_data1[17]~17_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1041_combout ),
	.datag(gnd),
	.cin(\alu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~69_sumout ),
	.cout(\alu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~69 .extended_lut = "off";
defparam \alu|Add0~69 .lut_mask = 64'h0000FFEF000000FF;
defparam \alu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N26
dffeas \rf|regs~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~114 .is_wysiwyg = "true";
defparam \rf|regs~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \rf|regs~82feeder (
// Equation(s):
// \rf|regs~82feeder_combout  = ( \alu|Add0~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~82feeder .extended_lut = "off";
defparam \rf|regs~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|regs~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N28
dffeas \rf|regs~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|regs~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~82 .is_wysiwyg = "true";
defparam \rf|regs~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N43
dffeas \rf|regs~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~50 .is_wysiwyg = "true";
defparam \rf|regs~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \rf|regs~1042 (
// Equation(s):
// \rf|regs~1042_combout  = ( \rf|regs~50_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~82_q ))) # (\imem|mem~4_combout  & (\rf|regs~114_q )))) ) ) # ( !\rf|regs~50_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~82_q ))) # (\imem|mem~4_combout  & (\rf|regs~114_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~114_q ),
	.datad(!\rf|regs~82_q ),
	.datae(gnd),
	.dataf(!\rf|regs~50_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1042 .extended_lut = "off";
defparam \rf|regs~1042 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1042 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \rf|read_data1[18]~18 (
// Equation(s):
// \rf|read_data1[18]~18_combout  = (\rf|regs~50_q  & \imem|mem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|regs~50_q ),
	.datad(!\imem|mem~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[18]~18 .extended_lut = "off";
defparam \rf|read_data1[18]~18 .lut_mask = 64'h000F000F000F000F;
defparam \rf|read_data1[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \alu|Add0~73 (
// Equation(s):
// \alu|Add0~73_sumout  = SUM(( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1042_combout ))) ) + ( \rf|read_data1[18]~18_combout  ) + ( \alu|Add0~70  ))
// \alu|Add0~74  = CARRY(( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1042_combout ))) ) + ( \rf|read_data1[18]~18_combout  ) + ( \alu|Add0~70  ))

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\cu|Equal0~0_combout ),
	.datad(!\rf|regs~1042_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[18]~18_combout ),
	.datag(gnd),
	.cin(\alu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~73_sumout ),
	.cout(\alu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~73 .extended_lut = "off";
defparam \alu|Add0~73 .lut_mask = 64'h0000FF0000000002;
defparam \alu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N50
dffeas \rf|regs~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~51 .is_wysiwyg = "true";
defparam \rf|regs~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N51
cyclonev_lcell_comb \rf|read_data1[19]~19 (
// Equation(s):
// \rf|read_data1[19]~19_combout  = ( \rf|regs~51_q  & ( \imem|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|mem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|regs~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[19]~19 .extended_lut = "off";
defparam \rf|read_data1[19]~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|read_data1[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N28
dffeas \rf|regs~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~115 .is_wysiwyg = "true";
defparam \rf|regs~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N44
dffeas \rf|regs~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~83 .is_wysiwyg = "true";
defparam \rf|regs~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \rf|regs~1043 (
// Equation(s):
// \rf|regs~1043_combout  = ( \rf|regs~51_q  & ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & ((\rf|regs~83_q )))) # (\imem|mem~4_combout  & ((!\imem|mem~3_combout ) # ((\rf|regs~115_q )))) ) ) # ( !\rf|regs~51_q  & ( (\imem|mem~3_combout  & 
// ((!\imem|mem~4_combout  & ((\rf|regs~83_q ))) # (\imem|mem~4_combout  & (\rf|regs~115_q )))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\rf|regs~115_q ),
	.datad(!\rf|regs~83_q ),
	.datae(gnd),
	.dataf(!\rf|regs~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1043 .extended_lut = "off";
defparam \rf|regs~1043 .lut_mask = 64'h0123012345674567;
defparam \rf|regs~1043 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N27
cyclonev_lcell_comb \alu|Add0~77 (
// Equation(s):
// \alu|Add0~77_sumout  = SUM(( \rf|read_data1[19]~19_combout  ) + ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1043_combout ))) ) + ( \alu|Add0~74  ))
// \alu|Add0~78  = CARRY(( \rf|read_data1[19]~19_combout  ) + ( (!\imem|mem~4_combout  & (\imem|mem~3_combout  & (\cu|Equal0~0_combout  & \rf|regs~1043_combout ))) ) + ( \alu|Add0~74  ))

	.dataa(!\imem|mem~4_combout ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\cu|Equal0~0_combout ),
	.datad(!\rf|read_data1[19]~19_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1043_combout ),
	.datag(gnd),
	.cin(\alu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~77_sumout ),
	.cout(\alu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~77 .extended_lut = "off";
defparam \alu|Add0~77 .lut_mask = 64'h0000FFFD000000FF;
defparam \alu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N41
dffeas \rf|regs~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~52 .is_wysiwyg = "true";
defparam \rf|regs~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \rf|read_data1[20]~20 (
// Equation(s):
// \rf|read_data1[20]~20_combout  = ( \rf|regs~52_q  & ( \imem|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem|mem~0_combout ),
	.datae(!\rf|regs~52_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[20]~20 .extended_lut = "off";
defparam \rf|read_data1[20]~20 .lut_mask = 64'h000000FF000000FF;
defparam \rf|read_data1[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \rf|regs~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~116 .is_wysiwyg = "true";
defparam \rf|regs~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \rf|regs~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~84 .is_wysiwyg = "true";
defparam \rf|regs~84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \rf|regs~1044 (
// Equation(s):
// \rf|regs~1044_combout  = ( \rf|regs~52_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~84_q ))) # (\imem|mem~4_combout  & (\rf|regs~116_q )))) ) ) # ( !\rf|regs~52_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~84_q ))) # (\imem|mem~4_combout  & (\rf|regs~116_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~116_q ),
	.datad(!\rf|regs~84_q ),
	.datae(gnd),
	.dataf(!\rf|regs~52_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1044 .extended_lut = "off";
defparam \rf|regs~1044 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1044 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \alu|Add0~81 (
// Equation(s):
// \alu|Add0~81_sumout  = SUM(( \rf|read_data1[20]~20_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1044_combout ))) ) + ( \alu|Add0~78  ))
// \alu|Add0~82  = CARRY(( \rf|read_data1[20]~20_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1044_combout ))) ) + ( \alu|Add0~78  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|read_data1[20]~20_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1044_combout ),
	.datag(gnd),
	.cin(\alu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~81_sumout ),
	.cout(\alu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~81 .extended_lut = "off";
defparam \alu|Add0~81 .lut_mask = 64'h0000FFFB000000FF;
defparam \alu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N5
dffeas \rf|regs~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~117 .is_wysiwyg = "true";
defparam \rf|regs~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N59
dffeas \rf|regs~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~85 .is_wysiwyg = "true";
defparam \rf|regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \rf|regs~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~53 .is_wysiwyg = "true";
defparam \rf|regs~53 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \rf|regs~1045 (
// Equation(s):
// \rf|regs~1045_combout  = ( \rf|regs~53_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~85_q ))) # (\imem|mem~4_combout  & (\rf|regs~117_q )))) ) ) # ( !\rf|regs~53_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~85_q ))) # (\imem|mem~4_combout  & (\rf|regs~117_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~117_q ),
	.datad(!\rf|regs~85_q ),
	.datae(gnd),
	.dataf(!\rf|regs~53_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1045 .extended_lut = "off";
defparam \rf|regs~1045 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1045 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \rf|read_data1[21]~21 (
// Equation(s):
// \rf|read_data1[21]~21_combout  = ( \rf|regs~53_q  & ( \imem|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|mem~0_combout ),
	.datad(gnd),
	.datae(!\rf|regs~53_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[21]~21 .extended_lut = "off";
defparam \rf|read_data1[21]~21 .lut_mask = 64'h00000F0F00000F0F;
defparam \rf|read_data1[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1045_combout ))) ) + ( \rf|read_data1[21]~21_combout  ) + ( \alu|Add0~82  ))
// \alu|Add0~86  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1045_combout ))) ) + ( \rf|read_data1[21]~21_combout  ) + ( \alu|Add0~82  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1045_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[21]~21_combout ),
	.datag(gnd),
	.cin(\alu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~85_sumout ),
	.cout(\alu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~85 .extended_lut = "off";
defparam \alu|Add0~85 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \rf|regs~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~54 .is_wysiwyg = "true";
defparam \rf|regs~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \rf|read_data1[22]~22 (
// Equation(s):
// \rf|read_data1[22]~22_combout  = ( \rf|regs~54_q  & ( \imem|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|mem~0_combout ),
	.datad(gnd),
	.datae(!\rf|regs~54_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[22]~22 .extended_lut = "off";
defparam \rf|read_data1[22]~22 .lut_mask = 64'h00000F0F00000F0F;
defparam \rf|read_data1[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N7
dffeas \rf|regs~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~118 .is_wysiwyg = "true";
defparam \rf|regs~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N49
dffeas \rf|regs~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~86 .is_wysiwyg = "true";
defparam \rf|regs~86 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \rf|regs~1046 (
// Equation(s):
// \rf|regs~1046_combout  = ( \rf|regs~54_q  & ( (!\imem|mem~4_combout  & (((\imem|mem~3_combout  & \rf|regs~86_q )))) # (\imem|mem~4_combout  & (((!\imem|mem~3_combout )) # (\rf|regs~118_q ))) ) ) # ( !\rf|regs~54_q  & ( (\imem|mem~3_combout  & 
// ((!\imem|mem~4_combout  & ((\rf|regs~86_q ))) # (\imem|mem~4_combout  & (\rf|regs~118_q )))) ) )

	.dataa(!\rf|regs~118_q ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~86_q ),
	.datae(gnd),
	.dataf(!\rf|regs~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1046 .extended_lut = "off";
defparam \rf|regs~1046 .lut_mask = 64'h010D010D313D313D;
defparam \rf|regs~1046 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \alu|Add0~89 (
// Equation(s):
// \alu|Add0~89_sumout  = SUM(( \rf|read_data1[22]~22_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1046_combout ))) ) + ( \alu|Add0~86  ))
// \alu|Add0~90  = CARRY(( \rf|read_data1[22]~22_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1046_combout ))) ) + ( \alu|Add0~86  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|read_data1[22]~22_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1046_combout ),
	.datag(gnd),
	.cin(\alu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~89_sumout ),
	.cout(\alu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~89 .extended_lut = "off";
defparam \alu|Add0~89 .lut_mask = 64'h0000FFFB000000FF;
defparam \alu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N28
dffeas \rf|regs~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~55 .is_wysiwyg = "true";
defparam \rf|regs~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N10
dffeas \rf|regs~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~119 .is_wysiwyg = "true";
defparam \rf|regs~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N35
dffeas \rf|regs~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~87 .is_wysiwyg = "true";
defparam \rf|regs~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \rf|regs~1047 (
// Equation(s):
// \rf|regs~1047_combout  = ( \imem|mem~4_combout  & ( (!\imem|mem~3_combout  & (\rf|regs~55_q )) # (\imem|mem~3_combout  & ((\rf|regs~119_q ))) ) ) # ( !\imem|mem~4_combout  & ( (\imem|mem~3_combout  & \rf|regs~87_q ) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\rf|regs~55_q ),
	.datac(!\rf|regs~119_q ),
	.datad(!\rf|regs~87_q ),
	.datae(gnd),
	.dataf(!\imem|mem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1047 .extended_lut = "off";
defparam \rf|regs~1047 .lut_mask = 64'h0055005527272727;
defparam \rf|regs~1047 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \rf|read_data1[23]~23 (
// Equation(s):
// \rf|read_data1[23]~23_combout  = ( \imem|mem~0_combout  & ( \rf|regs~55_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|regs~55_q ),
	.datae(gnd),
	.dataf(!\imem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[23]~23 .extended_lut = "off";
defparam \rf|read_data1[23]~23 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|read_data1[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \alu|Add0~93 (
// Equation(s):
// \alu|Add0~93_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1047_combout ))) ) + ( \rf|read_data1[23]~23_combout  ) + ( \alu|Add0~90  ))
// \alu|Add0~94  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1047_combout ))) ) + ( \rf|read_data1[23]~23_combout  ) + ( \alu|Add0~90  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1047_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[23]~23_combout ),
	.datag(gnd),
	.cin(\alu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~93_sumout ),
	.cout(\alu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~93 .extended_lut = "off";
defparam \alu|Add0~93 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \rf|regs~56feeder (
// Equation(s):
// \rf|regs~56feeder_combout  = ( \alu|Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~56feeder .extended_lut = "off";
defparam \rf|regs~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|regs~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N43
dffeas \rf|regs~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|regs~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~56 .is_wysiwyg = "true";
defparam \rf|regs~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \rf|read_data1[24]~24 (
// Equation(s):
// \rf|read_data1[24]~24_combout  = (\imem|mem~0_combout  & \rf|regs~56_q )

	.dataa(!\imem|mem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|regs~56_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[24]~24 .extended_lut = "off";
defparam \rf|read_data1[24]~24 .lut_mask = 64'h0055005500550055;
defparam \rf|read_data1[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \rf|regs~88feeder (
// Equation(s):
// \rf|regs~88feeder_combout  = ( \alu|Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~88feeder .extended_lut = "off";
defparam \rf|regs~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|regs~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N1
dffeas \rf|regs~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf|regs~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~88 .is_wysiwyg = "true";
defparam \rf|regs~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \rf|regs~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~120 .is_wysiwyg = "true";
defparam \rf|regs~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \rf|regs~1048 (
// Equation(s):
// \rf|regs~1048_combout  = ( \rf|regs~120_q  & ( (!\imem|mem~3_combout  & (\rf|regs~56_q  & ((\imem|mem~4_combout )))) # (\imem|mem~3_combout  & (((\imem|mem~4_combout ) # (\rf|regs~88_q )))) ) ) # ( !\rf|regs~120_q  & ( (!\imem|mem~3_combout  & 
// (\rf|regs~56_q  & ((\imem|mem~4_combout )))) # (\imem|mem~3_combout  & (((\rf|regs~88_q  & !\imem|mem~4_combout )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\rf|regs~56_q ),
	.datac(!\rf|regs~88_q ),
	.datad(!\imem|mem~4_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~120_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1048 .extended_lut = "off";
defparam \rf|regs~1048 .lut_mask = 64'h0522052205770577;
defparam \rf|regs~1048 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \alu|Add0~97 (
// Equation(s):
// \alu|Add0~97_sumout  = SUM(( \rf|read_data1[24]~24_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1048_combout ))) ) + ( \alu|Add0~94  ))
// \alu|Add0~98  = CARRY(( \rf|read_data1[24]~24_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1048_combout ))) ) + ( \alu|Add0~94  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|read_data1[24]~24_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1048_combout ),
	.datag(gnd),
	.cin(\alu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~97_sumout ),
	.cout(\alu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~97 .extended_lut = "off";
defparam \alu|Add0~97 .lut_mask = 64'h0000FFFB000000FF;
defparam \alu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N11
dffeas \rf|regs~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~57 .is_wysiwyg = "true";
defparam \rf|regs~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \rf|read_data1[25]~25 (
// Equation(s):
// \rf|read_data1[25]~25_combout  = ( \imem|mem~0_combout  & ( \rf|regs~57_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|regs~57_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[25]~25 .extended_lut = "off";
defparam \rf|read_data1[25]~25 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|read_data1[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N5
dffeas \rf|regs~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~89 .is_wysiwyg = "true";
defparam \rf|regs~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N17
dffeas \rf|regs~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~121 .is_wysiwyg = "true";
defparam \rf|regs~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \rf|regs~1049 (
// Equation(s):
// \rf|regs~1049_combout  = ( \imem|mem~4_combout  & ( (!\imem|mem~3_combout  & (\rf|regs~57_q )) # (\imem|mem~3_combout  & ((\rf|regs~121_q ))) ) ) # ( !\imem|mem~4_combout  & ( (\rf|regs~89_q  & \imem|mem~3_combout ) ) )

	.dataa(!\rf|regs~89_q ),
	.datab(!\imem|mem~3_combout ),
	.datac(!\rf|regs~57_q ),
	.datad(!\rf|regs~121_q ),
	.datae(!\imem|mem~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1049 .extended_lut = "off";
defparam \rf|regs~1049 .lut_mask = 64'h11110C3F11110C3F;
defparam \rf|regs~1049 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \alu|Add0~101 (
// Equation(s):
// \alu|Add0~101_sumout  = SUM(( \rf|read_data1[25]~25_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1049_combout ))) ) + ( \alu|Add0~98  ))
// \alu|Add0~102  = CARRY(( \rf|read_data1[25]~25_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1049_combout ))) ) + ( \alu|Add0~98  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|read_data1[25]~25_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1049_combout ),
	.datag(gnd),
	.cin(\alu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~101_sumout ),
	.cout(\alu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~101 .extended_lut = "off";
defparam \alu|Add0~101 .lut_mask = 64'h0000FFFB000000FF;
defparam \alu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \rf|regs~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~122 .is_wysiwyg = "true";
defparam \rf|regs~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N2
dffeas \rf|regs~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~90 .is_wysiwyg = "true";
defparam \rf|regs~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \rf|regs~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~58 .is_wysiwyg = "true";
defparam \rf|regs~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \rf|regs~1050 (
// Equation(s):
// \rf|regs~1050_combout  = ( \rf|regs~58_q  & ( (!\imem|mem~4_combout  & (((\imem|mem~3_combout  & \rf|regs~90_q )))) # (\imem|mem~4_combout  & (((!\imem|mem~3_combout )) # (\rf|regs~122_q ))) ) ) # ( !\rf|regs~58_q  & ( (\imem|mem~3_combout  & 
// ((!\imem|mem~4_combout  & ((\rf|regs~90_q ))) # (\imem|mem~4_combout  & (\rf|regs~122_q )))) ) )

	.dataa(!\imem|mem~4_combout ),
	.datab(!\rf|regs~122_q ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~90_q ),
	.datae(gnd),
	.dataf(!\rf|regs~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1050 .extended_lut = "off";
defparam \rf|regs~1050 .lut_mask = 64'h010B010B515B515B;
defparam \rf|regs~1050 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \rf|read_data1[26]~26 (
// Equation(s):
// \rf|read_data1[26]~26_combout  = ( \rf|regs~58_q  & ( \imem|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|mem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|regs~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[26]~26 .extended_lut = "off";
defparam \rf|read_data1[26]~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|read_data1[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \alu|Add0~105 (
// Equation(s):
// \alu|Add0~105_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1050_combout ))) ) + ( \rf|read_data1[26]~26_combout  ) + ( \alu|Add0~102  ))
// \alu|Add0~106  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1050_combout ))) ) + ( \rf|read_data1[26]~26_combout  ) + ( \alu|Add0~102  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1050_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[26]~26_combout ),
	.datag(gnd),
	.cin(\alu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~105_sumout ),
	.cout(\alu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~105 .extended_lut = "off";
defparam \alu|Add0~105 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N40
dffeas \rf|regs~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~59 .is_wysiwyg = "true";
defparam \rf|regs~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N56
dffeas \rf|regs~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~91 .is_wysiwyg = "true";
defparam \rf|regs~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N23
dffeas \rf|regs~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~123 .is_wysiwyg = "true";
defparam \rf|regs~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \rf|regs~1051 (
// Equation(s):
// \rf|regs~1051_combout  = ( \rf|regs~91_q  & ( \rf|regs~123_q  & ( ((\imem|mem~4_combout  & \rf|regs~59_q )) # (\imem|mem~3_combout ) ) ) ) # ( !\rf|regs~91_q  & ( \rf|regs~123_q  & ( (\imem|mem~4_combout  & ((\rf|regs~59_q ) # (\imem|mem~3_combout ))) ) ) 
// ) # ( \rf|regs~91_q  & ( !\rf|regs~123_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout  & \rf|regs~59_q )) # (\imem|mem~3_combout  & (!\imem|mem~4_combout )) ) ) ) # ( !\rf|regs~91_q  & ( !\rf|regs~123_q  & ( (!\imem|mem~3_combout  & 
// (\imem|mem~4_combout  & \rf|regs~59_q )) ) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~59_q ),
	.datad(gnd),
	.datae(!\rf|regs~91_q ),
	.dataf(!\rf|regs~123_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1051 .extended_lut = "off";
defparam \rf|regs~1051 .lut_mask = 64'h0202464613135757;
defparam \rf|regs~1051 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \rf|read_data1[27]~27 (
// Equation(s):
// \rf|read_data1[27]~27_combout  = ( \imem|mem~0_combout  & ( \rf|regs~59_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|regs~59_q ),
	.datae(gnd),
	.dataf(!\imem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[27]~27 .extended_lut = "off";
defparam \rf|read_data1[27]~27 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|read_data1[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \alu|Add0~109 (
// Equation(s):
// \alu|Add0~109_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1051_combout ))) ) + ( \rf|read_data1[27]~27_combout  ) + ( \alu|Add0~106  ))
// \alu|Add0~110  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1051_combout ))) ) + ( \rf|read_data1[27]~27_combout  ) + ( \alu|Add0~106  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1051_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[27]~27_combout ),
	.datag(gnd),
	.cin(\alu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~109_sumout ),
	.cout(\alu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~109 .extended_lut = "off";
defparam \alu|Add0~109 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N26
dffeas \rf|regs~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~124 .is_wysiwyg = "true";
defparam \rf|regs~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N8
dffeas \rf|regs~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~92 .is_wysiwyg = "true";
defparam \rf|regs~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \rf|regs~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~60 .is_wysiwyg = "true";
defparam \rf|regs~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \rf|regs~1052 (
// Equation(s):
// \rf|regs~1052_combout  = ( \rf|regs~92_q  & ( \rf|regs~60_q  & ( (!\imem|mem~3_combout  & ((\imem|mem~4_combout ))) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout ) # (\rf|regs~124_q ))) ) ) ) # ( !\rf|regs~92_q  & ( \rf|regs~60_q  & ( 
// (\imem|mem~4_combout  & ((!\imem|mem~3_combout ) # (\rf|regs~124_q ))) ) ) ) # ( \rf|regs~92_q  & ( !\rf|regs~60_q  & ( (\imem|mem~3_combout  & ((!\imem|mem~4_combout ) # (\rf|regs~124_q ))) ) ) ) # ( !\rf|regs~92_q  & ( !\rf|regs~60_q  & ( 
// (\imem|mem~3_combout  & (\rf|regs~124_q  & \imem|mem~4_combout )) ) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(gnd),
	.datac(!\rf|regs~124_q ),
	.datad(!\imem|mem~4_combout ),
	.datae(!\rf|regs~92_q ),
	.dataf(!\rf|regs~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1052 .extended_lut = "off";
defparam \rf|regs~1052 .lut_mask = 64'h0005550500AF55AF;
defparam \rf|regs~1052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \rf|read_data1[28]~28 (
// Equation(s):
// \rf|read_data1[28]~28_combout  = (\imem|mem~0_combout  & \rf|regs~60_q )

	.dataa(!\imem|mem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|regs~60_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[28]~28 .extended_lut = "off";
defparam \rf|read_data1[28]~28 .lut_mask = 64'h0055005500550055;
defparam \rf|read_data1[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \alu|Add0~113 (
// Equation(s):
// \alu|Add0~113_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1052_combout ))) ) + ( \rf|read_data1[28]~28_combout  ) + ( \alu|Add0~110  ))
// \alu|Add0~114  = CARRY(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1052_combout ))) ) + ( \rf|read_data1[28]~28_combout  ) + ( \alu|Add0~110  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1052_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[28]~28_combout ),
	.datag(gnd),
	.cin(\alu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~113_sumout ),
	.cout(\alu|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~113 .extended_lut = "off";
defparam \alu|Add0~113 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N37
dffeas \rf|regs~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~61 .is_wysiwyg = "true";
defparam \rf|regs~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \rf|read_data1[29]~29 (
// Equation(s):
// \rf|read_data1[29]~29_combout  = ( \imem|mem~0_combout  & ( \rf|regs~61_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rf|regs~61_q ),
	.datae(gnd),
	.dataf(!\imem|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[29]~29 .extended_lut = "off";
defparam \rf|read_data1[29]~29 .lut_mask = 64'h0000000000FF00FF;
defparam \rf|read_data1[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N26
dffeas \rf|regs~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~93 .is_wysiwyg = "true";
defparam \rf|regs~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \rf|regs~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~125 .is_wysiwyg = "true";
defparam \rf|regs~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \rf|regs~1053 (
// Equation(s):
// \rf|regs~1053_combout  = ( \rf|regs~93_q  & ( \rf|regs~125_q  & ( ((\imem|mem~4_combout  & \rf|regs~61_q )) # (\imem|mem~3_combout ) ) ) ) # ( !\rf|regs~93_q  & ( \rf|regs~125_q  & ( (\imem|mem~4_combout  & ((\rf|regs~61_q ) # (\imem|mem~3_combout ))) ) ) 
// ) # ( \rf|regs~93_q  & ( !\rf|regs~125_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout  & \rf|regs~61_q )) # (\imem|mem~3_combout  & (!\imem|mem~4_combout )) ) ) ) # ( !\rf|regs~93_q  & ( !\rf|regs~125_q  & ( (!\imem|mem~3_combout  & 
// (\imem|mem~4_combout  & \rf|regs~61_q )) ) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~61_q ),
	.datad(gnd),
	.datae(!\rf|regs~93_q ),
	.dataf(!\rf|regs~125_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1053 .extended_lut = "off";
defparam \rf|regs~1053 .lut_mask = 64'h0202464613135757;
defparam \rf|regs~1053 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \alu|Add0~117 (
// Equation(s):
// \alu|Add0~117_sumout  = SUM(( \rf|read_data1[29]~29_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1053_combout ))) ) + ( \alu|Add0~114  ))
// \alu|Add0~118  = CARRY(( \rf|read_data1[29]~29_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1053_combout ))) ) + ( \alu|Add0~114  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|read_data1[29]~29_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1053_combout ),
	.datag(gnd),
	.cin(\alu|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~117_sumout ),
	.cout(\alu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~117 .extended_lut = "off";
defparam \alu|Add0~117 .lut_mask = 64'h0000FFFB000000FF;
defparam \alu|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N46
dffeas \rf|regs~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~62 .is_wysiwyg = "true";
defparam \rf|regs~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \rf|read_data1[30]~30 (
// Equation(s):
// \rf|read_data1[30]~30_combout  = (\imem|mem~0_combout  & \rf|regs~62_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|mem~0_combout ),
	.datad(!\rf|regs~62_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[30]~30 .extended_lut = "off";
defparam \rf|read_data1[30]~30 .lut_mask = 64'h000F000F000F000F;
defparam \rf|read_data1[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N32
dffeas \rf|regs~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~94 .is_wysiwyg = "true";
defparam \rf|regs~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \rf|regs~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~126 .is_wysiwyg = "true";
defparam \rf|regs~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \rf|regs~1054 (
// Equation(s):
// \rf|regs~1054_combout  = ( \rf|regs~94_q  & ( \rf|regs~126_q  & ( ((\imem|mem~4_combout  & \rf|regs~62_q )) # (\imem|mem~3_combout ) ) ) ) # ( !\rf|regs~94_q  & ( \rf|regs~126_q  & ( (\imem|mem~4_combout  & ((\rf|regs~62_q ) # (\imem|mem~3_combout ))) ) ) 
// ) # ( \rf|regs~94_q  & ( !\rf|regs~126_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout  & \rf|regs~62_q )) # (\imem|mem~3_combout  & (!\imem|mem~4_combout )) ) ) ) # ( !\rf|regs~94_q  & ( !\rf|regs~126_q  & ( (!\imem|mem~3_combout  & 
// (\imem|mem~4_combout  & \rf|regs~62_q )) ) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(gnd),
	.datac(!\imem|mem~4_combout ),
	.datad(!\rf|regs~62_q ),
	.datae(!\rf|regs~94_q ),
	.dataf(!\rf|regs~126_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1054 .extended_lut = "off";
defparam \rf|regs~1054 .lut_mask = 64'h000A505A050F555F;
defparam \rf|regs~1054 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \alu|Add0~121 (
// Equation(s):
// \alu|Add0~121_sumout  = SUM(( \rf|read_data1[30]~30_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1054_combout ))) ) + ( \alu|Add0~118  ))
// \alu|Add0~122  = CARRY(( \rf|read_data1[30]~30_combout  ) + ( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1054_combout ))) ) + ( \alu|Add0~118  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|read_data1[30]~30_combout ),
	.datae(gnd),
	.dataf(!\rf|regs~1054_combout ),
	.datag(gnd),
	.cin(\alu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~121_sumout ),
	.cout(\alu|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~121 .extended_lut = "off";
defparam \alu|Add0~121 .lut_mask = 64'h0000FFFB000000FF;
defparam \alu|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N34
dffeas \rf|regs~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rtl~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~127 .is_wysiwyg = "true";
defparam \rf|regs~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \rf|regs~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~125_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~95 .is_wysiwyg = "true";
defparam \rf|regs~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \rf|regs~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~125_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rtl~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|regs~63 .is_wysiwyg = "true";
defparam \rf|regs~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \rf|regs~1055 (
// Equation(s):
// \rf|regs~1055_combout  = ( \rf|regs~63_q  & ( (!\imem|mem~3_combout  & (\imem|mem~4_combout )) # (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~95_q ))) # (\imem|mem~4_combout  & (\rf|regs~127_q )))) ) ) # ( !\rf|regs~63_q  & ( 
// (\imem|mem~3_combout  & ((!\imem|mem~4_combout  & ((\rf|regs~95_q ))) # (\imem|mem~4_combout  & (\rf|regs~127_q )))) ) )

	.dataa(!\imem|mem~3_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\rf|regs~127_q ),
	.datad(!\rf|regs~95_q ),
	.datae(gnd),
	.dataf(!\rf|regs~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|regs~1055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|regs~1055 .extended_lut = "off";
defparam \rf|regs~1055 .lut_mask = 64'h0145014523672367;
defparam \rf|regs~1055 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \rf|read_data1[31]~31 (
// Equation(s):
// \rf|read_data1[31]~31_combout  = ( \rf|regs~63_q  & ( \imem|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem|mem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|regs~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|read_data1[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|read_data1[31]~31 .extended_lut = "off";
defparam \rf|read_data1[31]~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \rf|read_data1[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \alu|Add0~125 (
// Equation(s):
// \alu|Add0~125_sumout  = SUM(( (\cu|Equal0~0_combout  & (!\imem|mem~4_combout  & (\imem|mem~3_combout  & \rf|regs~1055_combout ))) ) + ( \rf|read_data1[31]~31_combout  ) + ( \alu|Add0~122  ))

	.dataa(!\cu|Equal0~0_combout ),
	.datab(!\imem|mem~4_combout ),
	.datac(!\imem|mem~3_combout ),
	.datad(!\rf|regs~1055_combout ),
	.datae(gnd),
	.dataf(!\rf|read_data1[31]~31_combout ),
	.datag(gnd),
	.cin(\alu|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~125 .extended_lut = "off";
defparam \alu|Add0~125 .lut_mask = 64'h0000FF0000000004;
defparam \alu|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y74_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
