verilog work "HalfAdder.v"
verilog work "FullAdder.v"
verilog work "twobit_counter.v"
verilog work "Squareroot.v"
<<<<<<< HEAD
=======
verilog work "SimpleDerivative.v"
verilog work "Power_root2.v"
>>>>>>> 78b4e5dacc355a77d8acb0e1d6c1e5541be14cf7
verilog work "multiplication.v"
verilog work "FPGA_2_LCD.v"
verilog work "four_to_one_mux.v"
verilog work "FourBitAdderSubstractor.v"
verilog work "FourBitAdder.v"
verilog work "Division.v"
verilog work "delay_clock.v"
verilog work "decoder_numberboxselector.v"
verilog work "comparator.v"
verilog work "binary_to_BCD.v"
verilog work "BCD_sevensegment.v"
verilog work "Calculator.v"
