--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml p4_top.twx p4_top.ncd -o p4_top.twr p4_top.pcf -ucf
p4_toplevel.ucf

Design file:              p4_top.ncd
Physical constraint file: p4_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock pushbutton to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
anodes_out<0>  |    9.771(R)|cntr_CK           |   0.000|
anodes_out<1>  |   10.299(R)|cntr_CK           |   0.000|
anodes_out<2>  |   10.564(R)|cntr_CK           |   0.000|
anodes_out<3>  |    9.910(R)|cntr_CK           |   0.000|
sevenseg_out<0>|   12.118(R)|cntr_CK           |   0.000|
sevenseg_out<1>|   10.326(R)|cntr_CK           |   0.000|
sevenseg_out<2>|   10.988(R)|cntr_CK           |   0.000|
sevenseg_out<3>|   11.842(R)|cntr_CK           |   0.000|
sevenseg_out<4>|   11.073(R)|cntr_CK           |   0.000|
sevenseg_out<5>|   11.325(R)|cntr_CK           |   0.000|
sevenseg_out<6>|   10.181(R)|cntr_CK           |   0.000|
---------------+------------+------------------+--------+

Clock switches<1> to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
anodes_out<0>  |    9.503(R)|cntr_CK           |   0.000|
anodes_out<1>  |   10.031(R)|cntr_CK           |   0.000|
anodes_out<2>  |   10.296(R)|cntr_CK           |   0.000|
anodes_out<3>  |    9.642(R)|cntr_CK           |   0.000|
sevenseg_out<0>|   11.850(R)|cntr_CK           |   0.000|
sevenseg_out<1>|   10.058(R)|cntr_CK           |   0.000|
sevenseg_out<2>|   10.720(R)|cntr_CK           |   0.000|
sevenseg_out<3>|   11.574(R)|cntr_CK           |   0.000|
sevenseg_out<4>|   10.805(R)|cntr_CK           |   0.000|
sevenseg_out<5>|   11.057(R)|cntr_CK           |   0.000|
sevenseg_out<6>|    9.913(R)|cntr_CK           |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock CK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK             |    4.326|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pushbutton
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pushbutton     |    3.143|         |         |         |
switches<1>    |    3.143|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pushbutton     |    3.143|         |         |         |
switches<1>    |    3.143|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 20 14:51:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



