<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mfd › intel_msic.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>intel_msic.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * include/linux/mfd/intel_msic.h - Core interface for Intel MSIC</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011, Intel Corporation</span>
<span class="cm"> * Author: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __LINUX_MFD_INTEL_MSIC_H__</span>
<span class="cp">#define __LINUX_MFD_INTEL_MSIC_H__</span>

<span class="cm">/* ID */</span>
<span class="cp">#define INTEL_MSIC_ID0			0x000	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ID1			0x001	</span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cm">/* IRQ */</span>
<span class="cp">#define INTEL_MSIC_IRQLVL1		0x002</span>
<span class="cp">#define INTEL_MSIC_ADC1INT		0x003</span>
<span class="cp">#define INTEL_MSIC_CCINT		0x004</span>
<span class="cp">#define INTEL_MSIC_PWRSRCINT		0x005</span>
<span class="cp">#define INTEL_MSIC_PWRSRCINT1		0x006</span>
<span class="cp">#define INTEL_MSIC_CHRINT		0x007</span>
<span class="cp">#define INTEL_MSIC_CHRINT1		0x008</span>
<span class="cp">#define INTEL_MSIC_RTCIRQ		0x009</span>
<span class="cp">#define INTEL_MSIC_GPIO0LVIRQ		0x00a</span>
<span class="cp">#define INTEL_MSIC_GPIO1LVIRQ		0x00b</span>
<span class="cp">#define INTEL_MSIC_GPIOHVIRQ		0x00c</span>
<span class="cp">#define INTEL_MSIC_VRINT		0x00d</span>
<span class="cp">#define INTEL_MSIC_OCAUDIO		0x00e</span>
<span class="cp">#define INTEL_MSIC_ACCDET		0x00f</span>
<span class="cp">#define INTEL_MSIC_RESETIRQ1		0x010</span>
<span class="cp">#define INTEL_MSIC_RESETIRQ2		0x011</span>
<span class="cp">#define INTEL_MSIC_MADC1INT		0x012</span>
<span class="cp">#define INTEL_MSIC_MCCINT		0x013</span>
<span class="cp">#define INTEL_MSIC_MPWRSRCINT		0x014</span>
<span class="cp">#define INTEL_MSIC_MPWRSRCINT1		0x015</span>
<span class="cp">#define INTEL_MSIC_MCHRINT		0x016</span>
<span class="cp">#define INTEL_MSIC_MCHRINT1		0x017</span>
<span class="cp">#define INTEL_MSIC_RTCIRQMASK		0x018</span>
<span class="cp">#define INTEL_MSIC_GPIO0LVIRQMASK	0x019</span>
<span class="cp">#define INTEL_MSIC_GPIO1LVIRQMASK	0x01a</span>
<span class="cp">#define INTEL_MSIC_GPIOHVIRQMASK	0x01b</span>
<span class="cp">#define INTEL_MSIC_VRINTMASK		0x01c</span>
<span class="cp">#define INTEL_MSIC_OCAUDIOMASK		0x01d</span>
<span class="cp">#define INTEL_MSIC_ACCDETMASK		0x01e</span>
<span class="cp">#define INTEL_MSIC_RESETIRQ1MASK	0x01f</span>
<span class="cp">#define INTEL_MSIC_RESETIRQ2MASK	0x020</span>
<span class="cp">#define INTEL_MSIC_IRQLVL1MSK		0x021</span>
<span class="cp">#define INTEL_MSIC_PBCONFIG		0x03e</span>
<span class="cp">#define INTEL_MSIC_PBSTATUS		0x03f	</span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cm">/* GPIO */</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV7CTLO		0x040</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV6CTLO		0x041</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV5CTLO		0x042</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV4CTLO		0x043</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV3CTLO		0x044</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV2CTLO		0x045</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV1CTLO		0x046</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV0CTLO		0x047</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV7CTLOS	0x048</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV6CTLO		0x049</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV5CTLO		0x04a</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV4CTLO		0x04b</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV3CTLO		0x04c</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV2CTLO		0x04d</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV1CTLO		0x04e</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV0CTLO		0x04f</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV7CTLI		0x050</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV6CTLI		0x051</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV5CTLI		0x052</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV4CTLI		0x053</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV3CTLI		0x054</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV2CTLI		0x055</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV1CTLI		0x056</span>
<span class="cp">#define INTEL_MSIC_GPIO0LV0CTLI		0x057</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV7CTLIS	0x058</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV6CTLI		0x059</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV5CTLI		0x05a</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV4CTLI		0x05b</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV3CTLI		0x05c</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV2CTLI		0x05d</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV1CTLI		0x05e</span>
<span class="cp">#define INTEL_MSIC_GPIO1LV0CTLI		0x05f</span>
<span class="cp">#define INTEL_MSIC_PWM0CLKDIV1		0x061</span>
<span class="cp">#define INTEL_MSIC_PWM0CLKDIV0		0x062</span>
<span class="cp">#define INTEL_MSIC_PWM1CLKDIV1		0x063</span>
<span class="cp">#define INTEL_MSIC_PWM1CLKDIV0		0x064</span>
<span class="cp">#define INTEL_MSIC_PWM2CLKDIV1		0x065</span>
<span class="cp">#define INTEL_MSIC_PWM2CLKDIV0		0x066</span>
<span class="cp">#define INTEL_MSIC_PWM0DUTYCYCLE	0x067</span>
<span class="cp">#define INTEL_MSIC_PWM1DUTYCYCLE	0x068</span>
<span class="cp">#define INTEL_MSIC_PWM2DUTYCYCLE	0x069</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV3CTLO		0x06d</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV2CTLO		0x06e</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV1CTLO		0x06f</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV0CTLO		0x070</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV3CTLO		0x071</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV2CTLO		0x072</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV1CTLO		0x073</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV0CTLO		0x074</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV3CTLI		0x075</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV2CTLI		0x076</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV1CTLI		0x077</span>
<span class="cp">#define INTEL_MSIC_GPIO0HV0CTLI		0x078</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV3CTLI		0x079</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV2CTLI		0x07a</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV1CTLI		0x07b</span>
<span class="cp">#define INTEL_MSIC_GPIO1HV0CTLI		0x07c</span>

<span class="cm">/* SVID */</span>
<span class="cp">#define INTEL_MSIC_SVIDCTRL0		0x080</span>
<span class="cp">#define INTEL_MSIC_SVIDCTRL1		0x081</span>
<span class="cp">#define INTEL_MSIC_SVIDCTRL2		0x082</span>
<span class="cp">#define INTEL_MSIC_SVIDTXLASTPKT3	0x083	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDTXLASTPKT2	0x084	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDTXLASTPKT1	0x085	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDTXLASTPKT0	0x086	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDPKTOUTBYTE3	0x087</span>
<span class="cp">#define INTEL_MSIC_SVIDPKTOUTBYTE2	0x088</span>
<span class="cp">#define INTEL_MSIC_SVIDPKTOUTBYTE1	0x089</span>
<span class="cp">#define INTEL_MSIC_SVIDPKTOUTBYTE0	0x08a</span>
<span class="cp">#define INTEL_MSIC_SVIDRXVPDEBUG1	0x08b</span>
<span class="cp">#define INTEL_MSIC_SVIDRXVPDEBUG0	0x08c</span>
<span class="cp">#define INTEL_MSIC_SVIDRXLASTPKT3	0x08d	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDRXLASTPKT2	0x08e	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDRXLASTPKT1	0x08f	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDRXLASTPKT0	0x090	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDRXCHKSTATUS3	0x091	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDRXCHKSTATUS2	0x092	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDRXCHKSTATUS1	0x093	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SVIDRXCHKSTATUS0	0x094	</span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cm">/* VREG */</span>
<span class="cp">#define INTEL_MSIC_VCCLATCH		0x0c0</span>
<span class="cp">#define INTEL_MSIC_VNNLATCH		0x0c1</span>
<span class="cp">#define INTEL_MSIC_VCCCNT		0x0c2</span>
<span class="cp">#define INTEL_MSIC_SMPSRAMP		0x0c3</span>
<span class="cp">#define INTEL_MSIC_VNNCNT		0x0c4</span>
<span class="cp">#define INTEL_MSIC_VNNAONCNT		0x0c5</span>
<span class="cp">#define INTEL_MSIC_VCC122AONCNT		0x0c6</span>
<span class="cp">#define INTEL_MSIC_V180AONCNT		0x0c7</span>
<span class="cp">#define INTEL_MSIC_V500CNT		0x0c8</span>
<span class="cp">#define INTEL_MSIC_VIHFCNT		0x0c9</span>
<span class="cp">#define INTEL_MSIC_LDORAMP1		0x0ca</span>
<span class="cp">#define INTEL_MSIC_LDORAMP2		0x0cb</span>
<span class="cp">#define INTEL_MSIC_VCC108AONCNT		0x0cc</span>
<span class="cp">#define INTEL_MSIC_VCC108ASCNT		0x0cd</span>
<span class="cp">#define INTEL_MSIC_VCC108CNT		0x0ce</span>
<span class="cp">#define INTEL_MSIC_VCCA100ASCNT		0x0cf</span>
<span class="cp">#define INTEL_MSIC_VCCA100CNT		0x0d0</span>
<span class="cp">#define INTEL_MSIC_VCC180AONCNT		0x0d1</span>
<span class="cp">#define INTEL_MSIC_VCC180CNT		0x0d2</span>
<span class="cp">#define INTEL_MSIC_VCC330CNT		0x0d3</span>
<span class="cp">#define INTEL_MSIC_VUSB330CNT		0x0d4</span>
<span class="cp">#define INTEL_MSIC_VCCSDIOCNT		0x0d5</span>
<span class="cp">#define INTEL_MSIC_VPROG1CNT		0x0d6</span>
<span class="cp">#define INTEL_MSIC_VPROG2CNT		0x0d7</span>
<span class="cp">#define INTEL_MSIC_VEMMCSCNT		0x0d8</span>
<span class="cp">#define INTEL_MSIC_VEMMC1CNT		0x0d9</span>
<span class="cp">#define INTEL_MSIC_VEMMC2CNT		0x0da</span>
<span class="cp">#define INTEL_MSIC_VAUDACNT		0x0db</span>
<span class="cp">#define INTEL_MSIC_VHSPCNT		0x0dc</span>
<span class="cp">#define INTEL_MSIC_VHSNCNT		0x0dd</span>
<span class="cp">#define INTEL_MSIC_VHDMICNT		0x0de</span>
<span class="cp">#define INTEL_MSIC_VOTGCNT		0x0df</span>
<span class="cp">#define INTEL_MSIC_V1P35CNT		0x0e0</span>
<span class="cp">#define INTEL_MSIC_V330AONCNT		0x0e1</span>

<span class="cm">/* RESET */</span>
<span class="cp">#define INTEL_MSIC_CHIPCNTRL		0x100	</span><span class="cm">/* WO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ERCONFIG		0x101</span>

<span class="cm">/* BURST */</span>
<span class="cp">#define INTEL_MSIC_BATCURRENTLIMIT12	0x102</span>
<span class="cp">#define INTEL_MSIC_BATTIMELIMIT12	0x103</span>
<span class="cp">#define INTEL_MSIC_BATTIMELIMIT3	0x104</span>
<span class="cp">#define INTEL_MSIC_BATTIMEDB		0x105</span>
<span class="cp">#define INTEL_MSIC_BRSTCONFIGOUTPUTS	0x106</span>
<span class="cp">#define INTEL_MSIC_BRSTCONFIGACTIONS	0x107</span>
<span class="cp">#define INTEL_MSIC_BURSTCONTROLSTATUS	0x108</span>

<span class="cm">/* RTC */</span>
<span class="cp">#define INTEL_MSIC_RTCB1		0x140	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_RTCB2		0x141	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_RTCB3		0x142	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_RTCB4		0x143	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_RTCOB1		0x144</span>
<span class="cp">#define INTEL_MSIC_RTCOB2		0x145</span>
<span class="cp">#define INTEL_MSIC_RTCOB3		0x146</span>
<span class="cp">#define INTEL_MSIC_RTCOB4		0x147</span>
<span class="cp">#define INTEL_MSIC_RTCAB1		0x148</span>
<span class="cp">#define INTEL_MSIC_RTCAB2		0x149</span>
<span class="cp">#define INTEL_MSIC_RTCAB3		0x14a</span>
<span class="cp">#define INTEL_MSIC_RTCAB4		0x14b</span>
<span class="cp">#define INTEL_MSIC_RTCWAB1		0x14c</span>
<span class="cp">#define INTEL_MSIC_RTCWAB2		0x14d</span>
<span class="cp">#define INTEL_MSIC_RTCWAB3		0x14e</span>
<span class="cp">#define INTEL_MSIC_RTCWAB4		0x14f</span>
<span class="cp">#define INTEL_MSIC_RTCSC1		0x150</span>
<span class="cp">#define INTEL_MSIC_RTCSC2		0x151</span>
<span class="cp">#define INTEL_MSIC_RTCSC3		0x152</span>
<span class="cp">#define INTEL_MSIC_RTCSC4		0x153</span>
<span class="cp">#define INTEL_MSIC_RTCSTATUS		0x154	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_RTCCONFIG1		0x155</span>
<span class="cp">#define INTEL_MSIC_RTCCONFIG2		0x156</span>

<span class="cm">/* CHARGER */</span>
<span class="cp">#define INTEL_MSIC_BDTIMER		0x180</span>
<span class="cp">#define INTEL_MSIC_BATTRMV		0x181</span>
<span class="cp">#define INTEL_MSIC_VBUSDET		0x182</span>
<span class="cp">#define INTEL_MSIC_VBUSDET1		0x183</span>
<span class="cp">#define INTEL_MSIC_ADPHVDET		0x184</span>
<span class="cp">#define INTEL_MSIC_ADPLVDET		0x185</span>
<span class="cp">#define INTEL_MSIC_ADPDETDBDM		0x186</span>
<span class="cp">#define INTEL_MSIC_LOWBATTDET		0x187</span>
<span class="cp">#define INTEL_MSIC_CHRCTRL		0x188</span>
<span class="cp">#define INTEL_MSIC_CHRCVOLTAGE		0x189</span>
<span class="cp">#define INTEL_MSIC_CHRCCURRENT		0x18a</span>
<span class="cp">#define INTEL_MSIC_SPCHARGER		0x18b</span>
<span class="cp">#define INTEL_MSIC_CHRTTIME		0x18c</span>
<span class="cp">#define INTEL_MSIC_CHRCTRL1		0x18d</span>
<span class="cp">#define INTEL_MSIC_PWRSRCLMT		0x18e</span>
<span class="cp">#define INTEL_MSIC_CHRSTWDT		0x18f</span>
<span class="cp">#define INTEL_MSIC_WDTWRITE		0x190	</span><span class="cm">/* WO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_CHRSAFELMT		0x191</span>
<span class="cp">#define INTEL_MSIC_SPWRSRCINT		0x192	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_SPWRSRCINT1		0x193	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_CHRLEDPWM		0x194</span>
<span class="cp">#define INTEL_MSIC_CHRLEDCTRL		0x195</span>

<span class="cm">/* ADC */</span>
<span class="cp">#define INTEL_MSIC_ADC1CNTL1		0x1c0</span>
<span class="cp">#define INTEL_MSIC_ADC1CNTL2		0x1c1</span>
<span class="cp">#define INTEL_MSIC_ADC1CNTL3		0x1c2</span>
<span class="cp">#define INTEL_MSIC_ADC1OFFSETH		0x1c3	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1OFFSETL		0x1c4	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR0		0x1c5</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR1		0x1c6</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR2		0x1c7</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR3		0x1c8</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR4		0x1c9</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR5		0x1ca</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR6		0x1cb</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR7		0x1cc</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR8		0x1cd</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR9		0x1ce</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR10		0x1cf</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR11		0x1d0</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR12		0x1d1</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR13		0x1d2</span>
<span class="cp">#define INTEL_MSIC_ADC1ADDR14		0x1d3</span>
<span class="cp">#define INTEL_MSIC_ADC1SNS0H		0x1d4	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS0L		0x1d5	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS1H		0x1d6	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS1L		0x1d7	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS2H		0x1d8	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS2L		0x1d9	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS3H		0x1da	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS3L		0x1db	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS4H		0x1dc	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS4L		0x1dd	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS5H		0x1de	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS5L		0x1df	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS6H		0x1e0	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS6L		0x1e1	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS7H		0x1e2	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS7L		0x1e3	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS8H		0x1e4	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS8L		0x1e5	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS9H		0x1e6	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS9L		0x1e7	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS10H		0x1e8	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS10L		0x1e9	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS11H		0x1ea	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS11L		0x1eb	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS12H		0x1ec	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS12L		0x1ed	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS13H		0x1ee	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS13L		0x1ef	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS14H		0x1f0	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1SNS14L		0x1f1	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV0H		0x1f2	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV0L		0x1f3	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV1H		0x1f4	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV1L		0x1f5	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV2H		0x1f6	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV2L		0x1f7	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV3H		0x1f8	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BV3L		0x1f9	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI0H		0x1fa	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI0L		0x1fb	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI1H		0x1fc	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI1L		0x1fd	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI2H		0x1fe	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI2L		0x1ff	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI3H		0x200	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_ADC1BI3L		0x201	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_CCCNTL		0x202</span>
<span class="cp">#define INTEL_MSIC_CCOFFSETH		0x203	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_CCOFFSETL		0x204	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_CCADCHA		0x205	</span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define INTEL_MSIC_CCADCLA		0x206	</span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cm">/* AUDIO */</span>
<span class="cp">#define INTEL_MSIC_AUDPLLCTRL		0x240</span>
<span class="cp">#define INTEL_MSIC_DMICBUF0123		0x241</span>
<span class="cp">#define INTEL_MSIC_DMICBUF45		0x242</span>
<span class="cp">#define INTEL_MSIC_DMICGPO		0x244</span>
<span class="cp">#define INTEL_MSIC_DMICMUX		0x245</span>
<span class="cp">#define INTEL_MSIC_DMICCLK		0x246</span>
<span class="cp">#define INTEL_MSIC_MICBIAS		0x247</span>
<span class="cp">#define INTEL_MSIC_ADCCONFIG		0x248</span>
<span class="cp">#define INTEL_MSIC_MICAMP1		0x249</span>
<span class="cp">#define INTEL_MSIC_MICAMP2		0x24a</span>
<span class="cp">#define INTEL_MSIC_NOISEMUX		0x24b</span>
<span class="cp">#define INTEL_MSIC_AUDIOMUX12		0x24c</span>
<span class="cp">#define INTEL_MSIC_AUDIOMUX34		0x24d</span>
<span class="cp">#define INTEL_MSIC_AUDIOSINC		0x24e</span>
<span class="cp">#define INTEL_MSIC_AUDIOTXEN		0x24f</span>
<span class="cp">#define INTEL_MSIC_HSEPRXCTRL		0x250</span>
<span class="cp">#define INTEL_MSIC_IHFRXCTRL		0x251</span>
<span class="cp">#define INTEL_MSIC_VOICETXVOL		0x252</span>
<span class="cp">#define INTEL_MSIC_SIDETONEVOL		0x253</span>
<span class="cp">#define INTEL_MSIC_MUSICSHARVOL		0x254</span>
<span class="cp">#define INTEL_MSIC_VOICETXCTRL		0x255</span>
<span class="cp">#define INTEL_MSIC_HSMIXER		0x256</span>
<span class="cp">#define INTEL_MSIC_DACCONFIG		0x257</span>
<span class="cp">#define INTEL_MSIC_SOFTMUTE		0x258</span>
<span class="cp">#define INTEL_MSIC_HSLVOLCTRL		0x259</span>
<span class="cp">#define INTEL_MSIC_HSRVOLCTRL		0x25a</span>
<span class="cp">#define INTEL_MSIC_IHFLVOLCTRL		0x25b</span>
<span class="cp">#define INTEL_MSIC_IHFRVOLCTRL		0x25c</span>
<span class="cp">#define INTEL_MSIC_DRIVEREN		0x25d</span>
<span class="cp">#define INTEL_MSIC_LINEOUTCTRL		0x25e</span>
<span class="cp">#define INTEL_MSIC_VIB1CTRL1		0x25f</span>
<span class="cp">#define INTEL_MSIC_VIB1CTRL2		0x260</span>
<span class="cp">#define INTEL_MSIC_VIB1CTRL3		0x261</span>
<span class="cp">#define INTEL_MSIC_VIB1SPIPCM_1		0x262</span>
<span class="cp">#define INTEL_MSIC_VIB1SPIPCM_2		0x263</span>
<span class="cp">#define INTEL_MSIC_VIB1CTRL5		0x264</span>
<span class="cp">#define INTEL_MSIC_VIB2CTRL1		0x265</span>
<span class="cp">#define INTEL_MSIC_VIB2CTRL2		0x266</span>
<span class="cp">#define INTEL_MSIC_VIB2CTRL3		0x267</span>
<span class="cp">#define INTEL_MSIC_VIB2SPIPCM_1		0x268</span>
<span class="cp">#define INTEL_MSIC_VIB2SPIPCM_2		0x269</span>
<span class="cp">#define INTEL_MSIC_VIB2CTRL5		0x26a</span>
<span class="cp">#define INTEL_MSIC_BTNCTRL1		0x26b</span>
<span class="cp">#define INTEL_MSIC_BTNCTRL2		0x26c</span>
<span class="cp">#define INTEL_MSIC_PCM1TXSLOT01		0x26d</span>
<span class="cp">#define INTEL_MSIC_PCM1TXSLOT23		0x26e</span>
<span class="cp">#define INTEL_MSIC_PCM1TXSLOT45		0x26f</span>
<span class="cp">#define INTEL_MSIC_PCM1RXSLOT0123	0x270</span>
<span class="cp">#define INTEL_MSIC_PCM1RXSLOT045	0x271</span>
<span class="cp">#define INTEL_MSIC_PCM2TXSLOT01		0x272</span>
<span class="cp">#define INTEL_MSIC_PCM2TXSLOT23		0x273</span>
<span class="cp">#define INTEL_MSIC_PCM2TXSLOT45		0x274</span>
<span class="cp">#define INTEL_MSIC_PCM2RXSLOT01		0x275</span>
<span class="cp">#define INTEL_MSIC_PCM2RXSLOT23		0x276</span>
<span class="cp">#define INTEL_MSIC_PCM2RXSLOT45		0x277</span>
<span class="cp">#define INTEL_MSIC_PCM1CTRL1		0x278</span>
<span class="cp">#define INTEL_MSIC_PCM1CTRL2		0x279</span>
<span class="cp">#define INTEL_MSIC_PCM1CTRL3		0x27a</span>
<span class="cp">#define INTEL_MSIC_PCM2CTRL1		0x27b</span>
<span class="cp">#define INTEL_MSIC_PCM2CTRL2		0x27c</span>

<span class="cm">/* HDMI */</span>
<span class="cp">#define INTEL_MSIC_HDMIPUEN		0x280</span>
<span class="cp">#define INTEL_MSIC_HDMISTATUS		0x281	</span><span class="cm">/* RO */</span><span class="cp"></span>

<span class="cm">/* Physical address of the start of the MSIC interrupt tree in SRAM */</span>
<span class="cp">#define INTEL_MSIC_IRQ_PHYS_BASE	0xffff7fc0</span>

<span class="cm">/**</span>
<span class="cm"> * struct intel_msic_gpio_pdata - platform data for the MSIC GPIO driver</span>
<span class="cm"> * @gpio_base: base number for the GPIOs</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">intel_msic_gpio_pdata</span> <span class="p">{</span>
	<span class="kt">unsigned</span>	<span class="n">gpio_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct intel_msic_ocd_pdata - platform data for the MSIC OCD driver</span>
<span class="cm"> * @gpio: GPIO number used for OCD interrupts</span>
<span class="cm"> *</span>
<span class="cm"> * The MSIC MFD driver converts @gpio into an IRQ number and passes it to</span>
<span class="cm"> * the OCD driver as %IORESOURCE_IRQ.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">intel_msic_ocd_pdata</span> <span class="p">{</span>
	<span class="kt">unsigned</span>	<span class="n">gpio</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* MSIC embedded blocks (subdevices) */</span>
<span class="k">enum</span> <span class="n">intel_msic_block</span> <span class="p">{</span>
	<span class="n">INTEL_MSIC_BLOCK_TOUCH</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_ADC</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_BATTERY</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_GPIO</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_AUDIO</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_HDMI</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_THERMAL</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_POWER_BTN</span><span class="p">,</span>
	<span class="n">INTEL_MSIC_BLOCK_OCD</span><span class="p">,</span>

	<span class="n">INTEL_MSIC_BLOCK_LAST</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct intel_msic_platform_data - platform data for the MSIC driver</span>
<span class="cm"> * @irq: array of interrupt numbers, one per device. If @irq is set to %0</span>
<span class="cm"> *	 for a given block, the corresponding platform device is not</span>
<span class="cm"> *	 created. For devices which don&#39;t have an interrupt, use %0xff</span>
<span class="cm"> *	 (this is same as in SFI spec).</span>
<span class="cm"> * @gpio: platform data for the MSIC GPIO driver</span>
<span class="cm"> * @ocd: platform data for the MSIC OCD driver</span>
<span class="cm"> *</span>
<span class="cm"> * Once the MSIC driver is initialized, the register interface is ready to</span>
<span class="cm"> * use. All the platform devices for subdevices are created after the</span>
<span class="cm"> * register interface is ready so that we can guarantee its availability to</span>
<span class="cm"> * the subdevice drivers.</span>
<span class="cm"> *</span>
<span class="cm"> * Interrupt numbers are passed to the subdevices via %IORESOURCE_IRQ</span>
<span class="cm"> * resources of the created platform device.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">intel_msic_platform_data</span> <span class="p">{</span>
	<span class="kt">int</span>				<span class="n">irq</span><span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_LAST</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">intel_msic_gpio_pdata</span>	<span class="o">*</span><span class="n">gpio</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_msic_ocd_pdata</span>	<span class="o">*</span><span class="n">ocd</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">intel_msic</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">intel_msic_reg_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">intel_msic_reg_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">intel_msic_reg_update</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">intel_msic_bulk_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">intel_msic_bulk_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * pdev_to_intel_msic - gets an MSIC instance from the platform device</span>
<span class="cm"> * @pdev: platform device pointer</span>
<span class="cm"> *</span>
<span class="cm"> * The client drivers need to have pointer to the MSIC instance if they</span>
<span class="cm"> * want to call intel_msic_irq_read(). This macro can be used for</span>
<span class="cm"> * convenience to get the MSIC pointer from @pdev where needed. This is</span>
<span class="cm"> * _only_ valid for devices which are managed by the MSIC.</span>
<span class="cm"> */</span>
<span class="cp">#define pdev_to_intel_msic(pdev)	(dev_get_drvdata(pdev-&gt;dev.parent))</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">intel_msic_irq_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span>
			       <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __LINUX_MFD_INTEL_MSIC_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
