
---------- Begin Simulation Statistics ----------
final_tick                               117670303000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 406076                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704740                       # Number of bytes of host memory used
host_op_rate                                   443188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   246.26                       # Real time elapsed on the host
host_tick_rate                              477830275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117670                       # Number of seconds simulated
sim_ticks                                117670303000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.689766                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062902                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8698805                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             89122                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15846630                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287877                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          576562                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           288685                       # Number of indirect misses.
system.cpu.branchPred.lookups                19687058                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050599                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1216                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.176703                       # CPI: cycles per instruction
system.cpu.discardedOps                        430044                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49117062                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17520675                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083626                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9104100                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.849832                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117670303                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       108566203                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4419                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       408907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       817934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             71                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4665                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8234                       # Transaction distribution
system.membus.trans_dist::CleanEvict              110                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4756                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4756                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4665                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        27186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9039360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9039360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9421                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9421    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9421                       # Request fanout histogram
system.membus.respLayer1.occupancy          315537750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           281253000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            396436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       333321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12595                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        333385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1000091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       226874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1226965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    341353472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     66600960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              407954432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8413                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4215808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           417444                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010768                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 412950     98.92%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4493      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             417444                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7022014000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1285984997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5667545000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               333219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                66388                       # number of demand (read+write) hits
system.l2.demand_hits::total                   399607                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              333219                       # number of overall hits
system.l2.overall_hits::.cpu.data               66388                       # number of overall hits
system.l2.overall_hits::total                  399607                       # number of overall hits
system.l2.demand_misses::.cpu.inst                166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9258                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9424                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               166                       # number of overall misses
system.l2.overall_misses::.cpu.data              9258                       # number of overall misses
system.l2.overall_misses::total                  9424                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1340015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1363467000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23452000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1340015000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1363467000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           333385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            75646                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               409031                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          333385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           75646                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              409031                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.122386                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.122386                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 141277.108434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 144741.304817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 144680.284380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 141277.108434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 144741.304817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 144680.284380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8234                       # number of writebacks
system.l2.writebacks::total                      8234                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9421                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9421                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20132000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1154550000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1174682000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20132000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1154550000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1174682000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.122346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.122346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 121277.108434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 124748.784441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 124687.612780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 121277.108434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 124748.784441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 124687.612780                       # average overall mshr miss latency
system.l2.replacements                           8413                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54434                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54434                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       333164                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           333164                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       333164                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       333164                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7839                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4756                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4756                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    689941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     689941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         12595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.377610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 145067.493692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145067.493692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    594821000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    594821000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.377610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 125067.493692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125067.493692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         333219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             333219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       333385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         333385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 141277.108434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 141277.108434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20132000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20132000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 121277.108434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 121277.108434                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         58549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             58549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    650074000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    650074000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        63051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 144396.712572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 144396.712572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    559729000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    559729000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 124411.869304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 124411.869304                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1006.566841                       # Cycle average of tags in use
system.l2.tags.total_refs                      813510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     86.204302                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.674733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.935876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       978.956233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.956012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6517557                       # Number of tag accesses
system.l2.tags.data_accesses                  6517557                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4738560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4823552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4215808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4215808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            722289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40269804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40992093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       722289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           722289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35827289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35827289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35827289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           722289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40269804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76819382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001830106750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2720                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2720                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              122660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63178                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9421                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8234                       # Number of write requests accepted
system.mem_ctrls.readBursts                     75368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     86                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3856                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2748100250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  376410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4159637750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36504.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55254.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   56305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 75368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.933660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   415.636281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   183.829714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2049     10.91%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           31      0.17%     11.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      0.23%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1852      9.86%     21.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13848     73.73%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.02%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.05%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          355      1.89%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          591      3.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18782                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.677206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.473731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.250817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2716     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2720                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.212132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.161120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.635686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               21      0.77%      0.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.04%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             2600     95.59%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.07%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               94      3.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2720                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4818048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4214848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4823552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4215808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117665087000                       # Total gap between requests
system.mem_ctrls.avgGap                    6664689.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4733056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4214848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 722289.293331725290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40223028.914950609207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35819131.017279691994                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        74040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     68092000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4091545750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2614278219750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     51274.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55261.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39687245.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             66109260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             35137905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           262880520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169670880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9288439680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10759640340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36124646880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56706525465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.910253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  93792693750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3929120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19948489250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             67994220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             36139785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           274632960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          174102660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9288439680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10895546580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36010199520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56747055405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.254689                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  93492287000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3929120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20248896000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24115123                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24115123                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24115123                       # number of overall hits
system.cpu.icache.overall_hits::total        24115123                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       333385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         333385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       333385                       # number of overall misses
system.cpu.icache.overall_misses::total        333385                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9464634000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9464634000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9464634000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9464634000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24448508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24448508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24448508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24448508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013636                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013636                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013636                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013636                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28389.501627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28389.501627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28389.501627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28389.501627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       333321                       # number of writebacks
system.cpu.icache.writebacks::total            333321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       333385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       333385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       333385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       333385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8797864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8797864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8797864000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8797864000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013636                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013636                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013636                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013636                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26389.501627                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26389.501627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26389.501627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26389.501627                       # average overall mshr miss latency
system.cpu.icache.replacements                 333321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24115123                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24115123                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       333385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        333385                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9464634000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9464634000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24448508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24448508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28389.501627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28389.501627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       333385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       333385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8797864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8797864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26389.501627                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26389.501627                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.994180                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24448508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            333385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.334157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.994180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49230401                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49230401                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34538992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34538992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34542111                       # number of overall hits
system.cpu.dcache.overall_hits::total        34542111                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        86357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          86357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        86367                       # number of overall misses
system.cpu.dcache.overall_misses::total         86367                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3679765000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3679765000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3679765000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3679765000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34625349                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34625349                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34628478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34628478                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42611.079588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42611.079588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42606.145866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42606.145866                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54434                       # number of writebacks
system.cpu.dcache.writebacks::total             54434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10715                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10715                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        75642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        75642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        75646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        75646                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2983546000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2983546000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2984126000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2984126000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39442.981412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39442.981412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39448.563044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39448.563044                       # average overall mshr miss latency
system.cpu.dcache.replacements                  75582                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20379836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20379836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2259196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2259196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20443958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20443958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35232.775023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35232.775023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1075                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1075                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        63047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2084239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2084239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33058.496043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33058.496043                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14159156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14159156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1420569000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1420569000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63888.868900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63888.868900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9640                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    899307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    899307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71401.905518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71401.905518                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003196                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003196                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       580000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       580000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       145000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       145000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.977534                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34788977                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             75646                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            459.891825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            318000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.977534                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69675042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69675042                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117670303000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
