# RV32i-Verilog
Simple RiscV core for academic purpose. 

[![Build Status](https://travis-ci.com/pauapplecat/RV32i-Verilog.svg?token=xr7GNAws5ShvD9SAT9iL&branch=master)](https://travis-ci.com/pauapplecat/RV32i-Verilog)
