Analysis & Synthesis Status : Successful - Sat May 07 00:56:47 2016
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : full_adder_test
Top-level Entity Name : full_adder_test
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 2
    Dedicated logic registers : 0
Total registers : 0
Total pins : 5
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
