{"vcs1":{"timestamp_begin":1745741520.455190668, "rt":9.12, "ut":9.19, "st":0.46}}
{"vcselab":{"timestamp_begin":1745741529.655279284, "rt":0.29, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1745741530.005448596, "rt":0.32, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745741519.865097275}
{"VCS_COMP_START_TIME": 1745741519.865097275}
{"VCS_COMP_END_TIME": 1745741530.483096614}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 477484}}
{"vcselab": {"peak_mem": 166740}}
