Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,95
design__inferred_latch__count,0
design__instance__count,1097
design__instance__area,18098.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007170158787630498
power__switching__total,0.00015145339420996606
power__leakage__total,0.000002788281562970951
power__total,0.0008712575072422624
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.47380634090575774
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.4800272537555793
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10494361232609604
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.30381531483872
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104944
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.772861
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.8012595258525985
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.8178032926773351
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6112714951673656
timing__setup__ws__corner:nom_slow_1p08V_125C,4.622152569294849
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.611272
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.804461
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.5963553153427609
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6066118890012311
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29892017485124955
timing__setup__ws__corner:nom_typ_1p20V_25C,5.049896199695377
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.298920
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.790681
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.47380634090575774
clock__skew__worst_setup,0.4800272537555793
timing__hold__ws,0.10494361232609604
timing__setup__ws,4.622152569294849
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104944
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.772861
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1097
design__instance__area__stdcell,18098.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.301096
design__instance__utilization__stdcell,0.301096
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,27
design__instance__area__class:inverter,150.595
design__instance__count__class:sequential_cell,155
design__instance__area__class:sequential_cell,7312.03
design__instance__count__class:multi_input_combinational_cell,579
design__instance__area__class:multi_input_combinational_cell,5987.52
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,268
design__instance__area__class:timing_repair_buffer,4071.51
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,27076.1
design__violations,0
design__instance__count__class:clock_buffer,53
design__instance__area__class:clock_buffer,480.816
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,207
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1265
route__net__special,2
route__drc_errors__iter:0,478
route__wirelength__iter:0,28473
route__drc_errors__iter:1,173
route__wirelength__iter:1,28264
route__drc_errors__iter:2,167
route__wirelength__iter:2,28239
route__drc_errors__iter:3,24
route__wirelength__iter:3,28180
route__drc_errors__iter:4,0
route__wirelength__iter:4,28174
route__drc_errors,0
route__wirelength,28174
route__vias,6303
route__vias__singlecut,6303
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,367.29
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,180
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,180
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,180
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,180
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000169865
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000158115
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000464735
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000158115
design_powergrid__voltage__worst,0.0000158115
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000169865
design_powergrid__drop__worst__net:VPWR,0.0000169865
design_powergrid__voltage__worst__net:VGND,0.0000158115
design_powergrid__drop__worst__net:VGND,0.0000158115
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000005120000000000000107123511450257780097672366537153720855712890625
ir__drop__worst,0.0000169999999999999998659926114807916519566788338124752044677734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
