
Version 1.0;

ProgramStyle = Modular;
# rbilei_2023_06_21_08_48_55
TestPlan ARR_VPU;
Import ARR_VPU.usrv;

Import MbistRasterTC.xml;
Import PrimeMbistVminSearchTestMethod.xml;
Import PrimePatConfigTestMethod.xml;
Import PrimeShmooTestMethod.xml;
Import PrimeVminSearchTestMethod.xml;
Import OASIS_HVQK_tt.xml;
Import OASIS_Screen_tt.xml;
Import OASIS_UserFunc_tt.xml;
Import OASIS_VFDM_tt.xml;

Counters
{
	n61300750_fail_ALL_VPU_PATMOD_K_BEGIN_X_X_X_X_X_RESET_FREQ_0,
	n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_0,
	n21300005_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_6,
	n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_7,
	n21300008_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_8,
	n21300009_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_9,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_0,
	n21300015_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_5,
	n21300016_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_6,
	n21300017_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_7,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_8,
	n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_9,
	n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_0,
	n21300022_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_2,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_3,
	n21300024_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_4,
	n21300025_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_5,
	n61300030_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_0,
	n61300035_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_5,
	n61300036_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_6,
	n61300037_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_7,
	n61300038_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_8,
	n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_9,
	n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_0,
	n61300045_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_5,
	n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_6,
	n61300047_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_7,
	n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_8,
	n61300049_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_9,
	n61300050_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_0,
	n61300052_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_2,
	n61300053_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_3,
	n61300054_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_4,
	n61300055_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_5,
	n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_0,
	n21300065_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_5,
	n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_6,
	n21300067_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_7,
	n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_8,
	n21300069_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_9,
	n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_0,
	n21300075_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_5,
	n21300076_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_6,
	n21300077_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_7,
	n21300078_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_8,
	n21300079_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_9,
	n21300080_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_0,
	n21300082_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_2,
	n21300083_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_3,
	n21300084_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_4,
	n21300085_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_5,
	n61300090_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_0,
	n61300095_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_5,
	n61300096_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_6,
	n61300097_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_7,
	n61300098_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_8,
	n61300099_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_9,
	n61300100_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_0,
	n61300105_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_5,
	n61300106_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_6,
	n61300107_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_7,
	n61300108_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_8,
	n61300109_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_9,
	n61300110_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_0,
	n61300112_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_2,
	n61300113_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_3,
	n61300114_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_4,
	n61300115_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_5,
	n21300120_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_0,
	n21300125_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_5,
	n21300126_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_6,
	n21300127_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_7,
	n21300128_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_8,
	n21300129_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_9,
	n21300130_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_0,
	n21300135_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_5,
	n21300136_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_6,
	n21300137_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_7,
	n21300138_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_8,
	n21300139_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_9,
	n21300140_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_0,
	n21300142_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_2,
	n21300143_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_3,
	n21300144_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_4,
	n21300145_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_5,
	n61300150_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_0,
	n61300155_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_5,
	n61300156_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_6,
	n61300157_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_7,
	n61300158_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_8,
	n61300159_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_9,
	n61300160_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_0,
	n61300165_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_5,
	n61300166_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_6,
	n61300167_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_7,
	n61300168_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_8,
	n61300169_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_9,
	n61300170_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_0,
	n61300172_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_2,
	n61300173_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_3,
	n61300174_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_4,
	n61300175_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_5,
	n21300180_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_0,
	n21300185_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_5,
	n21300186_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_6,
	n21300187_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_7,
	n21300188_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_8,
	n21300189_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_9,
	n21300190_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_0,
	n21300195_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_5,
	n21300196_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_6,
	n21300197_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_7,
	n21300198_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_8,
	n21300199_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_9,
	n21300200_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_0,
	n21300202_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_2,
	n21300203_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_3,
	n21300204_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_4,
	n21300205_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_5,
	n61300210_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_0,
	n61300215_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_5,
	n61300216_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_6,
	n61300217_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_7,
	n61300218_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_8,
	n61300219_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_9,
	n61300220_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_0,
	n61300225_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_5,
	n61300226_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_6,
	n61300227_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_7,
	n61300228_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_8,
	n61300229_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_9,
	n61300230_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_0,
	n61300232_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_2,
	n61300233_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_3,
	n61300234_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_4,
	n61300235_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_5,
	n21300240_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_0,
	n21300245_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_5,
	n21300246_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_6,
	n21300247_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_7,
	n21300248_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_8,
	n21300249_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_9,
	n21300250_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_0,
	n21300255_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_5,
	n21300256_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_6,
	n21300257_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_7,
	n21300258_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_8,
	n21300259_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_9,
	n21300260_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_0,
	n21300262_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_2,
	n21300263_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_3,
	n21300264_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_4,
	n21300265_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_5,
	n61300270_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_0,
	n61300275_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_5,
	n61300276_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_6,
	n61300277_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_7,
	n61300278_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_8,
	n61300279_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_9,
	n61300280_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_0,
	n61300285_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_5,
	n61300286_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_6,
	n61300287_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_7,
	n61300288_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_8,
	n61300289_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_9,
	n61300290_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_0,
	n61300292_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_2,
	n61300293_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_3,
	n61300294_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_4,
	n61300295_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_5,
	n21300300_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_0,
	n21300305_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_5,
	n21300306_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_6,
	n21300307_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_7,
	n21300308_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_8,
	n21300309_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_9,
	n21300310_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_0,
	n21300315_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_5,
	n21300316_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_6,
	n21300317_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_7,
	n21300318_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_8,
	n21300319_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_9,
	n21300320_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_0,
	n21300322_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_2,
	n21300323_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_3,
	n21300324_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_4,
	n21300325_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_5,
	n61300330_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_0,
	n61300335_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_5,
	n61300336_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_6,
	n61300337_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_7,
	n61300338_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_8,
	n61300339_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_9,
	n61300340_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_0,
	n61300345_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_5,
	n61300346_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_6,
	n61300347_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_7,
	n61300348_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_8,
	n61300349_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_9,
	n61300350_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_0,
	n61300352_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_2,
	n61300353_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_3,
	n61300354_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_4,
	n61300355_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_5,
	n21300360_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_0,
	n21300365_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_5,
	n21300366_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_6,
	n21300367_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_7,
	n21300368_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_8,
	n21300369_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_9,
	n21300370_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_0,
	n21300375_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_5,
	n21300376_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_6,
	n21300377_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_7,
	n21300378_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_8,
	n21300379_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_9,
	n21300380_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_0,
	n21300382_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_2,
	n21300383_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_3,
	n21300384_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_4,
	n21300385_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_5,
	n61300390_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_0,
	n61300395_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_5,
	n61300396_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_6,
	n61300397_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_7,
	n61300398_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_8,
	n61300399_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_9,
	n61300400_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_0,
	n61300405_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_5,
	n61300406_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_6,
	n61300407_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_7,
	n61300408_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_8,
	n61300409_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_9,
	n61300410_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_0,
	n61300412_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_2,
	n61300413_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_3,
	n61300414_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_4,
	n61300415_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_5,
	n21300420_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_0,
	n21300425_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_5,
	n21300426_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_6,
	n21300427_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_7,
	n21300428_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_8,
	n21300429_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_9,
	n21300430_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_0,
	n21300435_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_5,
	n21300436_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_6,
	n21300437_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_7,
	n21300438_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_8,
	n21300439_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_9,
	n21300440_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_0,
	n21300442_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_2,
	n21300443_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_3,
	n21300444_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_4,
	n21300445_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_5,
	n61300500_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR_0,
	n61300502_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR_2,
	n61300510_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21300520_fail_XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF_0,
	n21300530_fail_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR_0,
	n21300600_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_0,
	n21300605_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_5,
	n21300606_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_6,
	n21300607_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_7,
	n21300608_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_8,
	n21300609_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_9,
	n61300610_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_0,
	n61300615_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_5,
	n61300616_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_6,
	n61300617_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_7,
	n61300618_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_8,
	n61300619_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_9,
	n21300620_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_0,
	n21300625_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_5,
	n21300626_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_6,
	n21300627_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_7,
	n21300628_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_8,
	n21300629_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_9,
	n61300630_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_0,
	n61300635_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_5,
	n61300636_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_6,
	n61300637_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_7,
	n61300638_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_8,
	n61300639_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_9,
	n21300640_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_0,
	n21300645_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_5,
	n21300646_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_6,
	n21300647_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_7,
	n21300648_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_8,
	n21300649_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_9,
	n61300650_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_0,
	n61300655_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_5,
	n61300656_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_6,
	n61300657_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_7,
	n61300658_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_8,
	n61300659_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_9,
	n21300660_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_0,
	n21300665_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_5,
	n21300666_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_6,
	n21300667_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_7,
	n21300668_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_8,
	n21300669_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_9,
	n61300670_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_0,
	n61300675_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_5,
	n61300676_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_6,
	n61300677_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_7,
	n61300678_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_8,
	n61300679_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_9,
	n21300680_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_0,
	n21300685_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_5,
	n21300686_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_6,
	n21300687_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_7,
	n21300688_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_8,
	n21300689_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_9,
	n61300690_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_0,
	n61300695_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_5,
	n61300696_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_6,
	n61300697_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_7,
	n61300698_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_8,
	n61300699_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_9,
	n21300700_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_0,
	n21300705_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_5,
	n21300706_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_6,
	n21300707_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_7,
	n21300708_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_8,
	n21300709_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_9,
	n61300710_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_0,
	n61300715_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_5,
	n61300716_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_6,
	n61300717_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_7,
	n61300718_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_8,
	n61300719_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_9,
	n21300720_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_0,
	n21300725_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_5,
	n21300726_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_6,
	n21300727_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_7,
	n21300728_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_8,
	n21300729_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_9,
	n61300730_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_0,
	n61300735_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_5,
	n61300736_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_6,
	n61300737_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_7,
	n61300738_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_8,
	n61300739_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_9,
	n21300740_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_0,
	n21300745_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_5,
	n21300746_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_6,
	n21300747_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_7,
	n21300748_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_8,
	n21300749_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_9,
	n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0,
	n61310010_fail_XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0,
	n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_0,
	n17610303_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_3,
	n17610304_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_4,
	n17610310_fail_XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21310320_fail_XSA_VPU_VMIN_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL_0,
	n26610330_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL_0,
	n61320000_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21320010_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n17610500_fail_XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL_0,
	n61320200_fail_SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21320210_fail_LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n61330700_fail_XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL_0,
	n61340710_fail_XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL_0
} # End of Test Counter Definition

Test PrimePatConfigTestMethod ALL_VPU_PATMOD_K_BEGIN_X_X_X_X_X_RESET_FREQ
{
	BypassPort = -1;
	ConfigurationFile = "./Modules/ARR_COMMON/InputFiles/dummy.setpoints.json";
	SetPointsPlistMode = "Global";
	SetPoint = "Dummy";
	SetPointsPreInstance = "ARR_SAN:noc_clk:400MHz,ARR_SAQ:memss_clk:600MHz";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp3_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp3_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10
{
	BypassPort = -1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test iCScreenTest ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR
{
	bypass_global = "1";
	screen_custom_file = "./Modules/ARR_COMMON/InputFiles/ResetDFFCustom.txt";
	screen_custom_setpoint = "DUMMY";
	screen_test_set = "CombineGSDSvpu";
	screen_tests_file = "./Modules/ARR_VPU/InputFiles/CombineGSDSvpu.txt";
}

Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUBUTR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF
{
	bypass_global = "1";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
}
Test PrimePatConfigTestMethod XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR
{
	BypassPort = 1;
	ConfigurationFile = "./Modules/ARR_COMMON/InputFiles/cpu_configsetpoint_sort.setpoints.json";
	SetPoint = "VFDM_SORT";
	RegEx = "###RegEx###";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp3_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VPU;
	EndVoltageLimits = ARR_VPU.VPU;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	FailCaptureCount = 99999;
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2200";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeShmooTestMethod XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test iCHVQKTest XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL
{
	bypass_global = "-1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	meta_data_file = "LNL442MB.hvqk.metadata.txt";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test PrimeShmooTestMethod XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "1.6"; 
	LevelsTc = "BASE::SBF_HVQK_ARR_GT_HVQK";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "1.6";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2216";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2232";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2233";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2249";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2250";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:3100MHz,ARR_VPU:vpu_ws:3100MHz";
	SetPointsPostInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2251";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:3700MHz,ARR_VPU:vpu_ws:3700MHz";
	SetPointsPostInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}

DUTFlow PREREPAIR
{
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300000_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300005_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300005_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_6;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_7;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300008_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_8;
	        ##EDC## SetBin SoftBins.b21300008_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300009_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3_9;
	        ##EDC## SetBin SoftBins.b21300009_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BHRY_VBTR_BT3;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300016_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_6;
	        ##EDC## SetBin SoftBins.b21300016_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300017_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_7;
	        ##EDC## SetBin SoftBins.b21300017_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_8;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3_9;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_BISR_VBTR_BT3;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300020_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_2;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_3;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300024_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_4;
	        ##EDC## SetBin SoftBins.b21300024_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300025_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300025_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_BUTTRESS_RASTER_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300030_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300030_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300035_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300035_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300036_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b61300036_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300037_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b61300037_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300038_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b61300038_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300040_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300045_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300045_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b61300046_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300047_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b61300047_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b61300048_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300049_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b61300049_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4 SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300052_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_2;
	        ##EDC## SetBin SoftBins.b61300052_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300053_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_3;
	        ##EDC## SetBin SoftBins.b61300053_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300054_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_4;
	        ##EDC## SetBin SoftBins.b61300054_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300055_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300055_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300060_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300065_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300065_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b21300066_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300067_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b21300067_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b21300068_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300069_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b21300069_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BHRY_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300070_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300075_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300075_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300076_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b21300076_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300077_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b21300077_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300078_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b21300078_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300079_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b21300079_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_BISR_VBTR_BT4;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300080_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300080_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300082_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_2;
	        ##EDC## SetBin SoftBins.b21300082_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300083_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_3;
	        ##EDC## SetBin SoftBins.b21300083_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300084_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_4;
	        ##EDC## SetBin SoftBins.b21300084_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300085_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300085_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_VCPU_RASTER_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300090_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300090_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300095_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300095_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300096_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b61300096_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300097_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b61300097_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300098_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b61300098_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300099_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b61300099_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300100_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300100_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300105_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300105_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300106_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b61300106_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300107_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b61300107_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300108_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b61300108_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300109_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b61300109_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5 SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300110_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300110_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300112_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_2;
	        ##EDC## SetBin SoftBins.b61300112_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300113_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_3;
	        ##EDC## SetBin SoftBins.b61300113_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300114_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_4;
	        ##EDC## SetBin SoftBins.b61300114_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300115_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300115_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300120_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300120_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300125_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300125_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300126_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b21300126_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300127_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b21300127_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300128_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b21300128_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300129_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b21300129_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BHRY_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300130_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300130_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300135_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300135_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300136_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b21300136_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300137_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b21300137_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300138_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b21300138_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300139_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b21300139_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_BISR_VBTR_BT5;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300140_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300140_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300142_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_2;
	        ##EDC## SetBin SoftBins.b21300142_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300143_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_3;
	        ##EDC## SetBin SoftBins.b21300143_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300144_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_4;
	        ##EDC## SetBin SoftBins.b21300144_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300145_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300145_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE0_RASTER_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300150_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300150_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300155_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300155_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300156_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b61300156_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300157_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b61300157_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300158_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b61300158_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300159_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b61300159_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300160_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300160_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300165_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300165_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300166_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b61300166_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300167_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b61300167_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300168_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b61300168_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300169_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b61300169_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6 SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300170_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300170_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300172_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_2;
	        ##EDC## SetBin SoftBins.b61300172_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300173_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_3;
	        ##EDC## SetBin SoftBins.b61300173_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300174_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_4;
	        ##EDC## SetBin SoftBins.b61300174_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300175_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300175_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300180_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300180_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300185_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300185_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300186_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b21300186_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300187_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b21300187_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300188_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b21300188_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300189_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b21300189_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BHRY_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300190_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300190_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300195_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300195_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300196_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b21300196_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300197_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b21300197_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300198_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b21300198_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300199_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b21300199_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_BISR_VBTR_BT6;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300200_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300200_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300202_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_2;
	        ##EDC## SetBin SoftBins.b21300202_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300203_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_3;
	        ##EDC## SetBin SoftBins.b21300203_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300204_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_4;
	        ##EDC## SetBin SoftBins.b21300204_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300205_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300205_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE1_RASTER_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300210_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300210_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300215_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300215_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300216_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b61300216_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300217_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b61300217_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300218_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b61300218_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300219_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b61300219_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300220_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300220_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300225_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300225_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300226_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b61300226_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300227_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b61300227_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300228_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b61300228_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300229_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b61300229_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7 SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300230_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300230_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300232_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_2;
	        ##EDC## SetBin SoftBins.b61300232_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300233_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_3;
	        ##EDC## SetBin SoftBins.b61300233_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300234_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_4;
	        ##EDC## SetBin SoftBins.b61300234_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300235_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300235_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300240_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300240_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300245_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300245_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300246_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b21300246_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300247_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b21300247_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300248_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b21300248_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300249_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b21300249_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BHRY_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300250_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300250_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300255_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300255_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300256_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b21300256_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300257_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b21300257_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300258_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b21300258_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300259_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b21300259_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_BISR_VBTR_BT7;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300260_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300260_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300262_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_2;
	        ##EDC## SetBin SoftBins.b21300262_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300263_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_3;
	        ##EDC## SetBin SoftBins.b21300263_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300264_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_4;
	        ##EDC## SetBin SoftBins.b21300264_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300265_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300265_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE2_RASTER_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300270_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300270_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300275_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300275_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300276_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b61300276_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300277_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b61300277_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300278_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b61300278_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300279_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b61300279_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300280_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300280_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300285_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300285_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300286_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b61300286_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300287_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b61300287_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300288_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b61300288_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300289_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b61300289_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8 SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300290_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300290_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300292_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_2;
	        ##EDC## SetBin SoftBins.b61300292_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300293_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_3;
	        ##EDC## SetBin SoftBins.b61300293_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300294_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_4;
	        ##EDC## SetBin SoftBins.b61300294_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300295_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300295_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300300_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300300_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300305_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300305_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300306_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b21300306_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300307_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b21300307_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300308_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b21300308_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300309_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b21300309_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BHRY_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300310_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300310_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300315_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300315_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300316_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b21300316_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300317_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b21300317_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300318_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b21300318_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300319_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b21300319_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_BISR_VBTR_BT8;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300320_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300320_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300322_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_2;
	        ##EDC## SetBin SoftBins.b21300322_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300323_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_3;
	        ##EDC## SetBin SoftBins.b21300323_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300324_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_4;
	        ##EDC## SetBin SoftBins.b21300324_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300325_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300325_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE3_RASTER_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300330_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300330_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300335_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300335_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300336_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b61300336_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300337_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b61300337_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300338_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b61300338_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300339_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b61300339_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300340_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300340_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300345_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300345_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300346_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b61300346_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300347_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b61300347_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300348_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b61300348_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300349_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b61300349_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9 SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300350_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300350_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300352_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_2;
	        ##EDC## SetBin SoftBins.b61300352_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300353_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_3;
	        ##EDC## SetBin SoftBins.b61300353_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300354_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_4;
	        ##EDC## SetBin SoftBins.b61300354_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300355_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300355_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300360_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300360_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300365_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300365_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300366_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b21300366_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300367_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b21300367_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300368_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b21300368_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300369_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b21300369_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BHRY_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300370_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300370_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300375_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300375_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300376_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b21300376_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300377_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b21300377_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300378_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b21300378_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300379_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b21300379_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_BISR_VBTR_BT9;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300380_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300380_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300382_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_2;
	        ##EDC## SetBin SoftBins.b21300382_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300383_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_3;
	        ##EDC## SetBin SoftBins.b21300383_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300384_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_4;
	        ##EDC## SetBin SoftBins.b21300384_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300385_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300385_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE4_RASTER_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300390_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300390_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300395_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300395_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300396_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b61300396_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300397_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b61300397_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300398_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b61300398_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300399_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b61300399_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300400_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300400_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300405_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300405_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300406_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b61300406_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300407_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b61300407_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300408_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b61300408_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300409_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b61300409_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10 SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300410_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300410_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300412_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_2;
	        ##EDC## SetBin SoftBins.b61300412_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300413_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_3;
	        ##EDC## SetBin SoftBins.b61300413_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300414_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_4;
	        ##EDC## SetBin SoftBins.b61300414_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300415_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300415_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300420_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300420_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300425_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300425_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300426_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b21300426_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300427_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b21300427_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300428_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b21300428_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300429_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b21300429_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BHRY_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300430_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300430_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300435_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300435_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300436_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b21300436_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300437_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b21300437_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300438_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b21300438_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300439_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b21300439_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_BISR_VBTR_BT10;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10 LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300440_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300440_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300442_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_2;
	        ##EDC## SetBin SoftBins.b21300442_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			Return 1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300443_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_3;
	        ##EDC## SetBin SoftBins.b21300443_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300444_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_4;
	        ##EDC## SetBin SoftBins.b21300444_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			Return 1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300445_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300445_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VPU_NOM_LFM_1900_TILE5_RASTER_VBTR_BT10;
			Return 1;
        }
	}
}
DUTFlow VFDM
{
	DUTFlowItem ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300500_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR_0;
	        ##EDC## SetBin SoftBins.b61300500_fail_ARR_VPU_ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300502_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR_2;
	        ##EDC## SetBin SoftBins.b61300502_fail_ARR_VPU_ALL_VPU_SCREEN_E_BEGIN_TITO_VPU_NOM_LFM_1900_JOIN_BISR;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL;
        }
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300510_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b61300510_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300520_fail_XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21300520_fail_ARR_VPU_XSA_VPU_UF_E_BEGIN_TITO_VPU_NOM_LFM_1900_VFDM_UF;
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR;
		}
	}
	DUTFlowItem XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300530_fail_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21300530_fail_ARR_VPU_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VPU_NOM_LFM_1900_REPAIR;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow POSTREPAIR
{
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300600_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300600_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300605_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300605_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300606_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_6;
	        ##EDC## SetBin SoftBins.b21300606_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300607_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_7;
	        ##EDC## SetBin SoftBins.b21300607_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300608_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_8;
	        ##EDC## SetBin SoftBins.b21300608_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300609_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3_9;
	        ##EDC## SetBin SoftBins.b21300609_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_BUTTRESS_VBTR_BT3;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300610_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300610_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300615_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300615_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300616_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b61300616_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300617_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b61300617_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300618_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b61300618_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300619_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b61300619_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300620_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300620_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300625_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300625_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300626_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b21300626_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300627_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b21300627_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300628_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b21300628_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300629_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b21300629_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_SPINE_VBTR_BT4;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300630_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300630_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300635_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300635_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300636_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b61300636_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300637_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b61300637_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300638_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b61300638_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300639_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b61300639_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300640_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300640_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300645_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300645_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300646_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b21300646_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300647_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b21300647_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300648_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b21300648_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300649_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b21300649_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE0_VBTR_BT5;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300650_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300650_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300655_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300655_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300656_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b61300656_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300657_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b61300657_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300658_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b61300658_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300659_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b61300659_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300660_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300660_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300665_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300665_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300666_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b21300666_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300667_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b21300667_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300668_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b21300668_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300669_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b21300669_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE1_VBTR_BT6;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300670_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300670_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300675_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300675_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300676_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b61300676_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300677_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b61300677_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300678_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b61300678_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300679_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b61300679_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300680_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300680_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300685_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300685_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300686_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b21300686_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300687_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b21300687_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300688_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b21300688_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300689_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b21300689_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE2_VBTR_BT7;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300690_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300690_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300695_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300695_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300696_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b61300696_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300697_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b61300697_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300698_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b61300698_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300699_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b61300699_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300700_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300700_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300705_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300705_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300706_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b21300706_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300707_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b21300707_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300708_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b21300708_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300709_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b21300709_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE3_VBTR_BT8;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300710_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300710_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300715_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300715_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300716_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b61300716_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300717_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b61300717_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300718_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b61300718_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300719_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b61300719_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300720_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300720_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300725_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300725_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300726_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b21300726_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300727_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b21300727_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300728_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b21300728_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300729_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b21300729_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE4_VBTR_BT9;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10 SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300730_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300730_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300735_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300735_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300736_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b61300736_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300737_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b61300737_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300738_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b61300738_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300739_fail_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b61300739_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10 LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300740_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300740_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300745_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300745_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300746_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b21300746_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300747_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b21300747_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300748_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b21300748_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			Return 1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300749_fail_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b21300749_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VPU_NOM_LFM_1900_POSTHRY_TILE5_VBTR_BT10;
			Return 1;
        }
	}
}
DUTFlow ARR_VPU_BEGIN @BEGIN_SubFlow
{
	DUTFlowItem ALL_VPU_PATMOD_K_BEGIN_X_X_X_X_X_RESET_FREQ ALL_VPU_PATMOD_K_BEGIN_X_X_X_X_X_RESET_FREQ 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300750_fail_ALL_VPU_PATMOD_K_BEGIN_X_X_X_X_X_RESET_FREQ_0;
	        SetBin SoftBins.b61300750_fail_ARR_VPU_ALL_VPU_PATMOD_K_BEGIN_X_X_X_X_X_RESET_FREQ;
			GoTo PREREPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo PREREPAIR;
		}
	}
    DUTFlowItem PREREPAIR PREREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VFDM;
		}
	}
    DUTFlowItem VFDM VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo POSTREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo POSTREPAIR;
		}
	}
    DUTFlowItem POSTREPAIR POSTREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO_PRE
{
	DUTFlowItem XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310010_fail_XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b61310010_fail_ARR_VPU_XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b61310000_fail_ARR_VPU_XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO_PRE SHMOO_PRE
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO_STRESS
{
	DUTFlowItem XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610310_fail_XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b17610310_fail_ARR_VPU_XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow FIXED_POINT
{
	DUTFlowItem XSA_VPU_VMIN_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_VMIN_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310320_fail_XSA_VPU_VMIN_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b21310320_fail_ARR_VPU_XSA_VPU_VMIN_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610303_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_3;
	        ##EDC## SetBin SoftBins.b17610303_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610304_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_4;
	        ##EDC## SetBin SoftBins.b17610304_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			Return 1;
        }
	}
    DUTFlowItem SHMOO_STRESS SHMOO_STRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem FIXED_POINT FIXED_POINT
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26610330_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b26610330_fail_ARR_VPU_XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320000_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b61320000_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320010_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b21320010_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610500_fail_XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610500_fail_ARR_VPU_XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO
{
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320200_fail_SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b61320200_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320210_fail_LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b21320210_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO SHMOO
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_ENDXFM @ENDXFM_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61330700_fail_XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL_0;
	        ##EDC## SetBin SoftBins.b61330700_fail_ARR_VPU_XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_ENDTFM @ENDTFM_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61340710_fail_XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL_0;
	        ##EDC## SetBin SoftBins.b61340710_fail_ARR_VPU_XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}