# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Keyboard_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8 {C:/Users/Yongp/Desktop/QUARTUS/EXP8/Keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:19 on Oct 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8" C:/Users/Yongp/Desktop/QUARTUS/EXP8/Keyboard.v 
# -- Compiling module Keyboard
# 
# Top level modules:
# 	Keyboard
# End time: 16:13:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8 {C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:19 on Oct 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8" C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 16:13:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8 {C:/Users/Yongp/Desktop/QUARTUS/EXP8/toASCII.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:19 on Oct 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8" C:/Users/Yongp/Desktop/QUARTUS/EXP8/toASCII.v 
# -- Compiling module toASCII
# 
# Top level modules:
# 	toASCII
# End time: 16:13:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8 {C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:19 on Oct 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8" C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v 
# -- Compiling module keyboardTop
# 
# Top level modules:
# 	keyboardTop
# End time: 16:13:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8 {C:/Users/Yongp/Desktop/QUARTUS/EXP8/ps2_keyboard_model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:19 on Oct 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8" C:/Users/Yongp/Desktop/QUARTUS/EXP8/ps2_keyboard_model.v 
# -- Compiling module ps2_keyboard_model
# 
# Top level modules:
# 	ps2_keyboard_model
# End time: 16:13:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim {C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim/keyboardTop.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:19 on Oct 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim" C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim/keyboardTop.vt 
# -- Compiling module keyboardTop_vlg_tst
# 
# Top level modules:
# 	keyboardTop_vlg_tst
# End time: 16:13:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  keyboardTop_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" keyboardTop_vlg_tst 
# Start time: 16:13:20 on Oct 30,2020
# Loading work.keyboardTop_vlg_tst
# Loading work.ps2_keyboard_model
# Loading work.keyboardTop
# Loading work.Keyboard
# Loading work.toASCII
# Loading work.display
# ** Warning: (vsim-3017) C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim/keyboardTop.vt(57): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardTop_vlg_tst/i1 File: C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v
# ** Warning: (vsim-3722) C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim/keyboardTop.vt(57): [TFMPC] - Missing connection for port 'testcase'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim/keyboardTop.vt(100)
#    Time: 7580 ns  Iteration: 0  Instance: /keyboardTop_vlg_tst
# Break in Module keyboardTop_vlg_tst at C:/Users/Yongp/Desktop/QUARTUS/EXP8/simulation/modelsim/keyboardTop.vt line 100
# End time: 16:48:22 on Oct 30,2020, Elapsed time: 0:35:02
# Errors: 0, Warnings: 2
