[
  {
    "class": "sifive.enterprise.grandcentral.SignalDriverAnnotation",
    "sinkTargets": [
      {
        "_1": "~Top|Foo>clock",
        "_2": "~Sub|Sub>clock_sink"
      },
      {
        "_1": "~Top|Foo>dataIn.a.b.c",
        "_2": "~Sub|Sub>data_sink.u"
      },
      {
        "_1": "~Top|Foo>dataIn.d",
        "_2": "~Sub|Sub>data_sink.v"
      },
      {
        "_1": "~Top|Bar>b",
        "_2": "~Sub|Sub>data_sink.w"
      },
      {
        "_1": "~Top|Foo>dataOut.u",
        "_2": "~Sub|Sub>data_sink.x"
      }
    ],
    "sourceTargets": [
      {
        "_1": "~Top|Top>clock",
        "_2": "~Sub|Sub>clock_source"
      },
      {
        "_1": "~Top|Foo>dataOut.x.y.z",
        "_2": "~Sub|Sub>data_source.u"
      },
      {
        "_1": "~Top|Foo>dataOut.w",
        "_2": "~Sub|Sub>data_source.v"
      }
    ],
    "circuit": "circuit empty :\n  module empty :\n\n    skip\n",
    "annotations": [],
    "circuitPackage": "flowtest"
  }
]
