;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
	SUB #372, @200
	SUB @0, @6
	SPL 0, <602
	SUB -207, <-120
	SUB -207, <-120
	SUB #72, @200
	ADD 30, 9
	MOV -207, <-120
	SUB 12, @10
	SUB @-127, 100
	CMP 12, @10
	MOV -207, <-120
	CMP 12, @10
	JMN 0, <602
	ADD #270, <0
	CMP -207, <-120
	ADD 30, 9
	MOV 207, @120
	CMP @-127, 100
	ADD 30, 9
	SLT 12, @10
	MOV 270, 60
	SUB 207, @120
	SUB 12, @10
	CMP -207, <-120
	SLT 270, 60
	SUB #72, @201
	SUB @0, @6
	SUB #72, @201
	ADD #3, 28
	SUB -207, <-120
	SPL 0, <602
	SUB @-127, 100
	CMP -207, <-120
	SUB #72, @200
	MOV 270, 60
	CMP @-127, 100
	CMP 12, @10
	CMP 12, @10
	ADD 3, 28
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <602
	CMP -207, <-120
