// Seed: 1195281799
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    output wand id_3
);
endmodule
module module_1 (
    output wand  id_0,
    input  tri1  id_1,
    output logic id_2
);
  localparam id_4 = -1 ~^ !1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always @(*) begin : LABEL_0
    if (1) for (id_2 = id_4; ""; id_0++) @(posedge id_4);
    else id_2 = -1;
  end
endmodule
module module_2 (
    output tri id_0,
    input  wor id_1,
    output wor id_2
);
  logic [7:0] id_4;
  ;
  assign id_4[-1] = id_4 && 1;
  wire id_5;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
