import{j as e}from"./index-meFSU1Lv.js";const s=`
  @keyframes fadeInUp {
    0% {
      opacity: 0;
      transform: translateY(20px);
    }
    100% {
      opacity: 1;
      transform: translateY(0);
    }
  }
  .animate-fadeInUp {
    animation: fadeInUp 0.6s ease-out forwards;
  }
`,r=()=>e.jsxs("div",{className:"dark bg-gray-900 text-gray-100 min-h-screen p-6 font-sans leading-relaxed",children:[e.jsx("style",{children:s}),e.jsxs("header",{className:"mb-12 text-center animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h1",{className:"text-4xl font-bold text-blue-400 mb-2",children:"Cascading Decoders"}),e.jsx("p",{className:"text-xl text-gray-300 max-w-3xl mx-auto",children:"Combining multiple decoder ICs to create larger decoders ‚Äì a fundamental technique in digital system design."})]}),e.jsxs("section",{className:"mb-8 p-6 bg-gray-800 rounded-xl shadow-lg border border-gray-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-green-400 mb-4",children:"Why Cascade Decoders?"}),e.jsx("p",{className:"text-gray-300 mb-4",children:"Single decoder ICs are limited in the number of outputs (e.g., 3:8, 4:16). To decode more address lines (e.g., 5:32, 6:64), we cascade smaller decoders using their enable inputs. This allows us to expand the address space while using off‚Äëthe‚Äëshelf components."}),e.jsxs("div",{className:"grid md:grid-cols-2 gap-6 mt-4",children:[e.jsxs("div",{className:"bg-gray-900 p-4 rounded-lg border border-gray-600",children:[e.jsx("p",{className:"text-lg font-semibold text-blue-300",children:"Key Concept"}),e.jsx("p",{className:"text-gray-200",children:"The higher-order address bits select one decoder in the first stage; the lower-order bits are fed to all decoders, but only the selected one produces an output."})]}),e.jsxs("div",{className:"bg-gray-900 p-4 rounded-lg border border-gray-600",children:[e.jsx("p",{className:"text-lg font-semibold text-blue-300",children:"Common Example"}),e.jsx("p",{className:"text-gray-200",children:"Two 3:8 decoders (74138) can form a 4:16 decoder; five 3:8 decoders with a 2:4 decoder can form a 5:32 decoder, and so on."})]})]})]}),e.jsxs("section",{className:"mb-8 p-6 bg-gray-800 rounded-xl shadow-lg border border-gray-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-yellow-400 mb-4",children:"üîÅ 4:16 Decoder using two 3:8 Decoders"}),e.jsx("p",{className:"text-gray-300 mb-4",children:"This is the classic cascading example. The most significant address bit (A3) selects which 3:8 decoder is enabled. The lower three bits (A2,A1,A0) are connected to both decoders."}),e.jsx("div",{className:"flex justify-center",children:e.jsx("div",{className:"w-full max-w-2xl group",children:e.jsxs("svg",{viewBox:"0 0 500 250",className:"w-full h-auto text-blue-400 transition-transform duration-300 group-hover:scale-105",children:[e.jsx("rect",{x:"50",y:"50",width:"120",height:"120",rx:"8",fill:"none",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"110",y:"100",fill:"currentColor",fontSize:"12",textAnchor:"middle",children:"3:8"}),e.jsx("text",{x:"110",y:"120",fill:"currentColor",fontSize:"10",textAnchor:"middle",children:"(A3=0)"}),e.jsx("line",{x1:"20",y1:"80",x2:"50",y2:"80",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"5",y:"85",fill:"currentColor",fontSize:"8",children:"A0"}),e.jsx("line",{x1:"20",y1:"110",x2:"50",y2:"110",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"5",y:"115",fill:"currentColor",fontSize:"8",children:"A1"}),e.jsx("line",{x1:"20",y1:"140",x2:"50",y2:"140",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"5",y:"145",fill:"currentColor",fontSize:"8",children:"A2"}),e.jsx("line",{x1:"20",y1:"180",x2:"50",y2:"180",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"5",y:"185",fill:"currentColor",fontSize:"8",children:"A3"}),e.jsx("circle",{cx:"65",cy:"180",r:"5",fill:"none",stroke:"currentColor",strokeWidth:"2"}),e.jsx("line",{x1:"70",y1:"180",x2:"90",y2:"180",stroke:"currentColor",strokeWidth:"2"}),e.jsx("line",{x1:"90",y1:"180",x2:"90",y2:"130",stroke:"currentColor",strokeWidth:"2",strokeDasharray:"2"}),e.jsx("text",{x:"100",y:"170",fill:"currentColor",fontSize:"8",children:"to enable"}),e.jsx("rect",{x:"250",y:"50",width:"120",height:"120",rx:"8",fill:"none",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"310",y:"100",fill:"currentColor",fontSize:"12",textAnchor:"middle",children:"3:8"}),e.jsx("text",{x:"310",y:"120",fill:"currentColor",fontSize:"10",textAnchor:"middle",children:"(A3=1)"}),e.jsx("line",{x1:"220",y1:"80",x2:"250",y2:"80",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"205",y:"85",fill:"currentColor",fontSize:"8",children:"A0"}),e.jsx("line",{x1:"220",y1:"110",x2:"250",y2:"110",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"205",y:"115",fill:"currentColor",fontSize:"8",children:"A1"}),e.jsx("line",{x1:"220",y1:"140",x2:"250",y2:"140",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"205",y:"145",fill:"currentColor",fontSize:"8",children:"A2"}),e.jsx("line",{x1:"20",y1:"180",x2:"280",y2:"180",stroke:"currentColor",strokeWidth:"2"}),e.jsx("line",{x1:"280",y1:"180",x2:"280",y2:"130",stroke:"currentColor",strokeWidth:"2",strokeDasharray:"2"}),e.jsx("text",{x:"290",y:"170",fill:"currentColor",fontSize:"8",children:"to enable"}),e.jsx("line",{x1:"170",y1:"70",x2:"220",y2:"70",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"230",y:"75",fill:"currentColor",fontSize:"8",children:"Y0-7"}),e.jsx("line",{x1:"370",y1:"70",x2:"420",y2:"70",stroke:"currentColor",strokeWidth:"2"}),e.jsx("text",{x:"430",y:"75",fill:"currentColor",fontSize:"8",children:"Y8-15"})]})})}),e.jsx("p",{className:"text-gray-300 mt-4 text-center",children:"Two 3:8 decoders, with the MSB (A3) enabling one at a time. The outputs form a continuous 4:16 decode."})]}),e.jsxs("section",{className:"mb-8 p-6 bg-gray-800 rounded-xl shadow-lg border border-gray-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-yellow-400 mb-4",children:"üîÅ 5:32 Decoder using two 4:16 Decoders"}),e.jsx("p",{className:"text-gray-300 mb-4",children:"A 5:32 decoder can be built by cascading two 4:16 decoders. The most significant address bit (A4) selects which 4:16 is enabled."}),e.jsxs("ul",{className:"list-disc list-inside space-y-2 text-gray-200",children:[e.jsx("li",{children:"Decoder A (A4=0) handles addresses 00000 ‚Äì 01111."}),e.jsx("li",{children:"Decoder B (A4=1) handles addresses 10000 ‚Äì 11111."}),e.jsx("li",{children:"The lower four bits (A3‚ÄìA0) are connected to both decoders."})]}),e.jsx("p",{className:"text-gray-300 mt-2",children:"If dedicated 4:16 ICs are unavailable, you can build them first from 3:8s, creating a hierarchical tree."})]}),e.jsxs("section",{className:"mb-8 p-6 bg-gray-800 rounded-xl shadow-lg border border-gray-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-yellow-400 mb-4",children:"üå≥ General Tree Structure"}),e.jsx("p",{className:"text-gray-300 mb-4",children:"To build an N:2‚Åø decoder from smaller decoders, you can use a tree where each level uses one address bit to select a subtree."}),e.jsxs("div",{className:"bg-gray-900 p-4 rounded-lg border border-gray-600",children:[e.jsx("p",{className:"text-gray-200 font-mono",children:"For an n-bit decoder using (n-k)-bit decoders in the final stage:"}),e.jsxs("ul",{className:"list-disc list-inside text-gray-200 mt-2",children:[e.jsx("li",{children:"First stage: 2·µè decoders of size (n‚Äëk):2‚Åø‚Åª·µè."}),e.jsx("li",{children:"The k highest-order bits feed a k:2·µè decoder that enables one of the 2·µè final‚Äëstage decoders."}),e.jsx("li",{children:"The remaining n‚Äëk bits go to all final‚Äëstage decoders."})]})]}),e.jsx("p",{className:"text-gray-300 mt-3",children:"This recursive structure scales efficiently and uses standard ICs."})]}),e.jsxs("section",{className:"mb-8 p-6 bg-gray-800 rounded-xl shadow-lg border border-gray-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-yellow-400 mb-4",children:"üåç Real-World Example: 64KB Memory System"}),e.jsx("p",{className:"text-gray-300 mb-3",children:"Imagine a 64KB memory system using 8KB RAM chips (8 chips √ó 8KB = 64KB). To select one of eight chips, we need a 3:8 decoder. But suppose we want to expand to 256KB (32 chips of 8KB). We can cascade a 2:4 decoder to select one of four groups of eight chips."}),e.jsxs("ul",{className:"list-disc list-inside space-y-2 text-gray-200",children:[e.jsx("li",{children:"Address lines A17‚ÄìA15 go to a 2:4 decoder (if we have 4 groups)."}),e.jsx("li",{children:"Each output of the 2:4 enables one 3:8 decoder."}),e.jsx("li",{children:"Address lines A14‚ÄìA12 go to all 3:8 decoders."}),e.jsx("li",{children:"The remaining address lines (A11‚ÄìA0) select the byte within the chip."})]}),e.jsx("p",{className:"text-gray-300 mt-3",children:"In the Barrackpore lab, students simulate this with multiple 74138s and watch how the chip‚Äëenable signals activate the correct memory bank."})]}),e.jsxs("section",{className:"mt-8 p-6 bg-blue-900/30 rounded-xl border border-blue-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-blue-400 mb-4 flex items-center gap-2",children:"üí° Think About..."}),e.jsxs("ul",{className:"list-disc list-inside space-y-2 text-gray-200",children:[e.jsx("li",{children:"How would you build a 6:64 decoder using 3:8 decoders? (Use a 3:8 decoder in the first stage to enable eight 3:8 decoders.)"}),e.jsx("li",{children:"Observe carefully: The number of ICs grows exponentially with the number of stages. Is there a more efficient way?"}),e.jsx("li",{children:"Try designing a 5:32 decoder using only 2:4 and 3:8 decoders. How many of each?"}),e.jsx("li",{children:"What happens if two decoders in the final stage are enabled simultaneously? (Address conflict ‚Äì never allow that.)"})]})]}),e.jsxs("section",{className:"mt-8 p-6 bg-red-900/30 rounded-xl border border-red-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-red-400 mb-4",children:"üö® Common Mistakes"}),e.jsxs("ul",{className:"list-disc list-inside space-y-2 text-gray-200",children:[e.jsxs("li",{children:[e.jsx("strong",{children:"Multiple decoders enabled:"})," Incorrect enable connections can cause two decoders to be active simultaneously, leading to bus contention."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Forgetting inverters:"})," When using active‚Äëlow enables, you may need inverters to create the proper enable signals from address bits."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Overlooking fan-out:"})," The lower address bits may need buffering if they drive many decoder inputs."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Misplacing the MSB:"})," The highest-order address bit should select the first stage; swapping bits maps addresses incorrectly."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Ignoring propagation delay:"})," Cascaded decoders introduce additional delay; critical in high‚Äëspeed systems."]})]})]}),e.jsxs("section",{className:"mt-8 p-6 bg-green-900/30 rounded-xl border border-green-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-green-400 mb-4",children:"‚úÖ Best Practices"}),e.jsxs("ul",{className:"list-disc list-inside space-y-2 text-gray-200",children:[e.jsx("li",{children:"Draw a clear block diagram showing all interconnections and enable signals."}),e.jsx("li",{children:"Use buffers on shared address lines if the fan-out exceeds the IC's drive capability."}),e.jsx("li",{children:"Always ensure that only one final‚Äëstage decoder is enabled at a time."}),e.jsx("li",{children:"Simulate the cascaded design to verify correct addressing and enable timing."}),e.jsx("li",{children:"Check datasheets for enable pin polarity (active‚Äëhigh vs. active‚Äëlow) and use inverters accordingly."})]})]}),e.jsxs("section",{className:"mt-8 p-6 bg-purple-900/30 rounded-xl border border-purple-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-purple-400 mb-4",children:"üîß Professional Tips"}),e.jsxs("ul",{className:"list-disc list-inside space-y-2 text-gray-200",children:[e.jsxs("li",{children:[e.jsx("strong",{children:"Use the enables as part of the address:"})," Many decoders have multiple enable pins that can be used as additional address bits without extra gates."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Minimize stages:"})," Use the largest available decoder ICs to reduce the number of stages and overall delay."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Active‚Äëlow enables for wired‚ÄëOR:"})," If you need to combine outputs from multiple decoders, active‚Äëlow enables can simplify the logic."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Power distribution:"})," Decoders draw significant current when switching; place decoupling capacitors near each IC."]}),e.jsxs("li",{children:[e.jsx("strong",{children:"Test with boundary addresses:"})," Verify that the decoder correctly handles the highest and lowest addresses in each range."]})]})]}),e.jsxs("section",{className:"mt-8 p-6 bg-yellow-900/30 rounded-xl border border-yellow-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none",children:[e.jsx("h2",{className:"text-2xl font-semibold text-yellow-400 mb-4",children:"üìã Mini Checklist"}),e.jsxs("ul",{className:"list-disc list-inside space-y-2 text-gray-200",children:[e.jsx("li",{children:"I understand that cascading expands the number of decoded outputs using multiple ICs."}),e.jsx("li",{children:"I can build a 4:16 decoder from two 3:8 decoders."}),e.jsx("li",{children:"I can design a 5:32 decoder using two 4:16 or a 2:4 plus four 3:8 decoders."}),e.jsx("li",{children:"I know how to use enable pins as additional address lines."}),e.jsx("li",{children:"I am aware of fan‚Äëout and delay issues in cascaded designs."}),e.jsx("li",{children:"I can simulate and verify a cascaded decoder circuit."})]})]}),e.jsxs("section",{className:"mt-8 p-6 bg-indigo-900/30 rounded-xl border border-indigo-700 animate-[fadeInUp_0.6s_ease-out] motion-reduce:animate-none hover:shadow-2xl transition-shadow duration-300",children:[e.jsx("h2",{className:"text-2xl font-semibold text-indigo-400 mb-2 flex items-center gap-2",children:"üë©‚Äçüè´ Teacher's Note"}),e.jsxs("p",{className:"text-gray-200 mb-3",children:[e.jsx("strong",{children:"Sukanta Hui"})," (email: sukantahui@codernaccotax.co.in | mobile: 7003756860) has 27 years of experience teaching programming, RDBMS, operating systems, and web development."]}),e.jsx("p",{className:"text-gray-300 italic",children:"‚ÄúCascading decoders is where students move from component‚Äëlevel understanding to system‚Äëlevel design. In my Shyamnagar lab, after building a 4:16 decoder from two 74138s, I challenge them to design a 5:32 for a hypothetical 32‚Äëbank memory. They quickly realize that the same principle scales: a first‚Äëstage decoder selects a bank, and second‚Äëstage decoders select within the bank. I emphasize that this hierarchical thinking is exactly how modern memory systems work ‚Äì from DDR controllers to cache tag RAMs. It's a powerful lesson in managing complexity through hierarchy.‚Äù"})]})]});export{r as default};
