--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab6_1_top.twx Lab6_1_top.ncd -o Lab6_1_top.twr
Lab6_1_top.pcf

Design file:              Lab6_1_top.ncd
Physical constraint file: Lab6_1_top.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
bt<0>       |    1.652(R)|   -0.123(R)|clk_BUFGP         |   0.000|
rst         |    3.300(R)|   -0.042(R)|clk_BUFGP         |   0.000|
sw<0>       |    4.805(R)|   -2.599(R)|clk_BUFGP         |   0.000|
sw<1>       |    3.917(R)|   -1.889(R)|clk_BUFGP         |   0.000|
sw<2>       |    2.631(R)|   -0.816(R)|clk_BUFGP         |   0.000|
sw<3>       |    2.248(R)|   -0.510(R)|clk_BUFGP         |   0.000|
sw<4>       |    3.605(R)|   -1.639(R)|clk_BUFGP         |   0.000|
sw<5>       |    3.479(R)|   -1.538(R)|clk_BUFGP         |   0.000|
sw<6>       |    2.940(R)|   -1.107(R)|clk_BUFGP         |   0.000|
sw<7>       |    2.471(R)|   -0.656(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk16M
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    3.259(R)|   -0.187(R)|clk16M_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ld<0>       |    8.364(R)|clk_BUFGP         |   0.000|
ld<1>       |    9.037(R)|clk_BUFGP         |   0.000|
ld<5>       |    8.749(R)|clk_BUFGP         |   0.000|
ld<6>       |    9.290(R)|clk_BUFGP         |   0.000|
ld<7>       |   10.766(R)|clk_BUFGP         |   0.000|
seg_n<0>    |   13.615(R)|clk_BUFGP         |   0.000|
seg_n<1>    |   13.385(R)|clk_BUFGP         |   0.000|
seg_n<2>    |   12.548(R)|clk_BUFGP         |   0.000|
seg_n<3>    |   12.763(R)|clk_BUFGP         |   0.000|
seg_n<4>    |   13.420(R)|clk_BUFGP         |   0.000|
seg_n<5>    |   13.096(R)|clk_BUFGP         |   0.000|
seg_n<6>    |   14.049(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock clk16M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dig_n<0>    |    9.217(R)|clk16M_BUFGP      |   0.000|
dig_n<1>    |    9.165(R)|clk16M_BUFGP      |   0.000|
dig_n<2>    |    8.879(R)|clk16M_BUFGP      |   0.000|
dig_n<3>    |    8.192(R)|clk16M_BUFGP      |   0.000|
seg_n<0>    |   14.125(R)|clk16M_BUFGP      |   0.000|
seg_n<1>    |   13.895(R)|clk16M_BUFGP      |   0.000|
seg_n<2>    |   13.058(R)|clk16M_BUFGP      |   0.000|
seg_n<3>    |   13.273(R)|clk16M_BUFGP      |   0.000|
seg_n<4>    |   13.930(R)|clk16M_BUFGP      |   0.000|
seg_n<5>    |   13.606(R)|clk16M_BUFGP      |   0.000|
seg_n<6>    |   14.559(R)|clk16M_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.261|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk16M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk16M         |    4.617|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 20 09:32:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



