/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [28:0] celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(celloutsig_0_6z[4] & celloutsig_0_4z[5]);
  assign celloutsig_0_18z = ~(celloutsig_0_9z[4] & celloutsig_0_7z);
  assign celloutsig_0_32z = ~(celloutsig_0_15z & celloutsig_0_30z);
  assign celloutsig_0_40z = !(celloutsig_0_34z ? _01_ : _00_);
  assign celloutsig_0_19z = !(celloutsig_0_7z ? celloutsig_0_9z[4] : celloutsig_0_17z);
  assign celloutsig_0_39z = ~((celloutsig_0_24z[5] | celloutsig_0_25z[1]) & celloutsig_0_2z[5]);
  assign celloutsig_1_1z = ~((in_data[180] | in_data[171]) & in_data[180]);
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_7z) & celloutsig_0_8z);
  assign celloutsig_1_6z = ~((in_data[123] | celloutsig_1_3z[1]) & (in_data[162] | celloutsig_1_2z[2]));
  assign celloutsig_0_21z = ~((celloutsig_0_19z | celloutsig_0_20z) & (in_data[71] | celloutsig_0_18z));
  assign celloutsig_1_8z = celloutsig_1_0z[6] | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = celloutsig_1_6z | celloutsig_1_7z[4];
  assign celloutsig_0_15z = celloutsig_0_12z | celloutsig_0_9z[2];
  assign celloutsig_0_20z = celloutsig_0_9z[10] | in_data[61];
  reg [7:0] _17_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 8'h00;
    else _17_ <= { celloutsig_0_13z[8:2], celloutsig_0_10z };
  assign { _02_[7:5], _00_, _02_[3:2], _01_, _02_[0] } = _17_;
  assign celloutsig_0_24z = { in_data[67:66], celloutsig_0_15z, celloutsig_0_2z } & { celloutsig_0_23z[17:9], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_2z[8], celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[6:5], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[30:21] > in_data[59:50];
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } > in_data[38:32];
  assign celloutsig_0_8z = { in_data[62:51], celloutsig_0_3z } > { celloutsig_0_2z[6:3], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_22z[20:16], celloutsig_0_5z } && { celloutsig_0_22z[8:5], celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_23z[12:8], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_24z } && { celloutsig_0_23z[13:0], celloutsig_0_11z };
  assign celloutsig_0_7z = in_data[76] & ~(celloutsig_0_3z);
  assign celloutsig_0_22z = { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_21z, _02_[7:5], _00_, _02_[3:2], _01_, _02_[0], celloutsig_0_0z, celloutsig_0_15z } % { 1'h1, celloutsig_0_13z[7:4], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_2z[8:0], celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, in_data[70:63], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_34z = { celloutsig_0_1z[3:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_32z, _02_[7:5], _00_, _02_[3:2], _01_, _02_[0] } != { celloutsig_0_7z, celloutsig_0_23z };
  assign celloutsig_0_11z = - { celloutsig_0_4z[1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_6z, celloutsig_0_10z } | celloutsig_0_24z[9:1];
  assign celloutsig_1_2z = in_data[105:100] | in_data[187:182];
  assign celloutsig_1_3z = celloutsig_1_0z[5:0] | celloutsig_1_2z;
  assign celloutsig_1_7z = in_data[151:137] | { celloutsig_1_2z[2:0], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_10z } | { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_27z = celloutsig_0_6z[2:0] | { celloutsig_0_13z[9], celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_3z = & celloutsig_0_1z[2:0];
  assign celloutsig_1_19z = & { celloutsig_1_8z, in_data[182:176] };
  assign celloutsig_0_41z = ^ { celloutsig_0_6z[1:0], celloutsig_0_35z, celloutsig_0_39z };
  assign celloutsig_0_16z = ^ { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_17z = ^ celloutsig_0_11z[7:2];
  assign celloutsig_0_25z = { celloutsig_0_22z[12:10], celloutsig_0_9z, celloutsig_0_18z } >> { celloutsig_0_13z[11], celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[30:29], celloutsig_0_1z, celloutsig_0_0z } >> { in_data[77:74], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[16:13] - in_data[67:64];
  assign celloutsig_0_2z = in_data[67:58] - { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_18z } - { celloutsig_0_4z[3:1], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[109:101] ^ in_data[166:158];
  assign { _02_[4], _02_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
