{"vcs1":{"timestamp_begin":1700156217.512705416, "rt":9.20, "ut":8.22, "st":0.59}}
{"vcselab":{"timestamp_begin":1700156226.805022390, "rt":1.17, "ut":0.37, "st":0.20}}
{"link":{"timestamp_begin":1700156228.056430720, "rt":0.41, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700156216.816388169}
{"VCS_COMP_START_TIME": 1700156216.816388169}
{"VCS_COMP_END_TIME": 1700156236.804331245}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370140}}
{"stitch_vcselab": {"peak_mem": 240020}}
