Speculative SCCP on function 'main'
Marking Block Executable: label_a

Popped off BBWL: 
label_a:
  %m = alloca i32, align 4
  %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)
  %i = load i32, i32* %m, align 4
  switch i32 %i, label %label_e [
    i32 2, label %label_b
    i32 4, label %label_c
    i32 6, label %label_d
  ]

	[Taulog] Visiting Other Instruction :   %m = alloca i32, align 4
Spec SCCP: Don't know how to handle:   %m = alloca i32, align 4
markOverdefined:   %m = alloca i32, align 4
	[Taulog] Visiting Call Instruction :   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)
Merged overdefined into   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m) : overdefined
	[Taulog] Visiting Other Instruction :   %i = load i32, i32* %m, align 4
Merged overdefined into   %i = load i32, i32* %m, align 4 : overdefined
	[Taulog] Visiting Other Instruction :   switch i32 %i, label %label_e [
    i32 2, label %label_b
    i32 4, label %label_c
    i32 6, label %label_d
  ]
Marking Block Executable: label_e
Marking Block Executable: label_b
Marking Block Executable: label_c
Marking Block Executable: label_d

Popped off BBWL: 
label_d:                                          ; preds = %label_a
  br label %label_e

	[Taulog] Visiting Other Instruction :   br label %label_e
Marking Edge Executable: label_d -> label_e
Marking Spec PHINode exec.
		Unknown LHS
		Unknown LHS
Merged constantrange<1, 3> into   %x.0 = phi i32 [ 2, %label_a ], [ 1, %label_d ], [ 5, %label_c ], [ 5, %label_b ] : constantrange<1, 3>
		Tau State init : unknown
		x0 (phi-state) x.0 : constantrange<1, 3>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 1, constantrange<1, 2>
		Meet over Ops : Beta constantrange<1, 6>
		x0 meet beta : constantrange<1, 6>
		ValueLattice (TauState) tau : speculative constantrange<1, 6>

Popped off BBWL: 
label_c:                                          ; preds = %label_a
  br label %label_e

	[Taulog] Visiting Other Instruction :   br label %label_e
Marking Edge Executable: label_c -> label_e
Marking Spec PHINode exec.
Merged constantrange<1, 6> into   %x.0 = phi i32 [ 2, %label_a ], [ 1, %label_d ], [ 5, %label_c ], [ 5, %label_b ] : constantrange<1, 6>
		Tau State init : speculative constantrange<1, 6>
		x0 (phi-state) x.0 : constantrange<1, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 1, constantrange<1, 2>
		Meet over Ops : Beta constantrange<1, 6>
		x0 meet beta : constantrange<1, 6>
		ValueLattice (TauState) tau : speculative constantrange<1, 6>

Popped off BBWL: 
label_b:                                          ; preds = %label_a
  br label %label_e

	[Taulog] Visiting Other Instruction :   br label %label_e
Marking Edge Executable: label_b -> label_e
Marking Spec PHINode exec.
		Tau State init : speculative constantrange<1, 6>
		x0 (phi-state) x.0 : constantrange<1, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 1, constantrange<1, 2>
		Meet over Ops : Beta constantrange<1, 6>
		x0 meet beta : constantrange<1, 6>
		ValueLattice (TauState) tau : speculative constantrange<1, 6>

Popped off BBWL: 
label_e:                                          ; preds = %label_d, %label_c, %label_b, %label_a
  %x.0 = phi i32 [ 2, %label_a ], [ 1, %label_d ], [ 5, %label_c ], [ 5, %label_b ]
  %tau = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5, i32 1)
  %cmp = icmp sge i32 %tau, 1000
  br i1 %cmp, label %label_g, label %label_f

	[Taulog] Visiting Other Instruction :   %x.0 = phi i32 [ 2, %label_a ], [ 1, %label_d ], [ 5, %label_c ], [ 5, %label_b ]
Marking Spec PHINode exec.
	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5, i32 1))
		Tau State init : speculative constantrange<1, 6>
		x0 (phi-state) x.0 : constantrange<1, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 1, constantrange<1, 2>
		Meet over Ops : Beta constantrange<1, 6>
		x0 meet beta : constantrange<1, 6>
		ValueLattice (TauState) tau : speculative constantrange<1, 6>
	[Taulog] Visiting Other Instruction :   %cmp = icmp sge i32 %tau, 1000
		Unknown LHS
Merged constantrange<0, -1> into   %cmp = icmp sge i32 %tau, 1000 : constantrange<0, -1>
	[Taulog] Visiting Other Instruction :   br i1 %cmp, label %label_g, label %label_f
Marking Block Executable: label_f

Popped off BBWL: 
label_f:                                          ; preds = %label_e
  %tau1 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 1)
  switch i32 %tau1, label %label_g [
    i32 2, label %label_h
  ]

	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau1 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 1))
		Tau State init : unknown
		x0 (phi-state) x.0 : constantrange<1, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 1, constantrange<1, 2>
		Meet over Ops : Beta constantrange<1, 6>
		x0 meet beta : constantrange<1, 6>
		ValueLattice (TauState) tau1 : speculative constantrange<1, 6>
	[Taulog] Visiting Other Instruction :   switch i32 %tau1, label %label_g [
    i32 2, label %label_h
  ]
Marking Block Executable: label_g
Marking Block Executable: label_h

Popped off BBWL: 
label_h:                                          ; preds = %label_f
  br label %end

	[Taulog] Visiting Other Instruction :   br label %end
Marking Block Executable: end

Popped off BBWL: 
end:                                              ; preds = %label_h, %label_g
  %call6 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) @_ZSt4cout, i32 %x.0)
  %call7 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) %call6, i32 %x.0)
  ret i32 0

	[Taulog] Visiting Call Instruction :   %call6 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) @_ZSt4cout, i32 %x.0)
Merged overdefined into   %call6 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) @_ZSt4cout, i32 %x.0) : overdefined
	[Taulog] Visiting Call Instruction :   %call7 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) %call6, i32 %x.0)
Merged overdefined into   %call7 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) %call6, i32 %x.0) : overdefined
	[Taulog] Visiting Other Instruction :   ret i32 0

Popped off BBWL: 
label_g:                                          ; preds = %label_f, %label_e
  %tau2 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5)
  br label %end

	[Taulog] Visiting LLVM Instrinsic : llvm.tau (  %tau2 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5))
		Tau State init : unknown
		x0 (phi-state) x.0 : constantrange<1, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Tau Operand (L) : 5, constantrange<5, 6>
		Meet over Ops : Beta constantrange<5, 6>
		x0 meet beta : constantrange<1, 6>
		ValueLattice (TauState) tau2 : speculative constantrange<1, 6>
	[Taulog] Visiting Other Instruction :   br label %end
Marking Edge Executable: label_g -> end

Popped off OI-WL:   %call7 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) %call6, i32 %x.0)

Popped off OI-WL:   %call6 = call nonnull align 8 dereferenceable(8) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* nonnull align 8 dereferenceable(8) @_ZSt4cout, i32 %x.0)

Popped off OI-WL:   %i = load i32, i32* %m, align 4

Popped off OI-WL:   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)

Popped off OI-WL:   %m = alloca i32, align 4

Popped off I-WL:   %cmp = icmp sge i32 %tau, 1000

Popped off I-WL:   %x.0 = phi i32 [ 2, %label_a ], [ 1, %label_d ], [ 5, %label_c ], [ 5, %label_b ]
Merged overdefined into   %tau2 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5) : overdefined
Merged overdefined into   %tau1 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 1) : overdefined
Merged overdefined into   %tau = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5, i32 1) : overdefined

Popped off I-WL:   %x.0 = phi i32 [ 2, %label_a ], [ 1, %label_d ], [ 5, %label_c ], [ 5, %label_b ]

Popped off OI-WL:   %tau = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5, i32 1)
markOverdefined:   %cmp = icmp sge i32 %tau, 1000

Popped off OI-WL:   %cmp = icmp sge i32 %tau, 1000
Marking Edge Executable: label_e -> label_g

Popped off OI-WL:   %tau1 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 1)

Popped off OI-WL:   %tau2 = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 5, i32 5)
RESOLVING UNDEFs
===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0111 seconds (0.0112 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0044 ( 77.9%)   0.0047 ( 84.9%)   0.0091 ( 81.4%)   0.0091 ( 81.4%)  SCCPTauPass
   0.0008 ( 14.7%)   0.0000 (  0.0%)   0.0008 (  7.4%)   0.0008 (  7.4%)  PrintModulePass
   0.0002 (  3.6%)   0.0004 (  7.4%)   0.0006 (  5.5%)   0.0006 (  5.5%)  VerifierPass
   0.0002 (  3.3%)   0.0004 (  6.7%)   0.0006 (  5.0%)   0.0006 (  4.9%)  VerifierAnalysis
   0.0000 (  0.4%)   0.0000 (  0.9%)   0.0001 (  0.7%)   0.0001 (  0.7%)  PreservedCFGCheckerAnalysis
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)  TargetLibraryAnalysis
   0.0056 (100.0%)   0.0055 (100.0%)   0.0111 (100.0%)   0.0112 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0036 seconds (0.0036 wall clock)

   ---User Time---   --User+System--   ---Wall Time---  --- Name ---
   0.0036 (100.0%)   0.0036 (100.0%)   0.0036 (100.0%)  Parse IR
   0.0036 (100.0%)   0.0036 (100.0%)   0.0036 (100.0%)  Total