Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed May 10 11:20:10 2023
| Host         : oager_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calc_top_control_sets_placed.rpt
| Design       : calc_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              63 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             152 |           55 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------+------------------+------------------+----------------+
|     Clock Signal    |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_optype_o                | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG    | i_io_ctrl/s_pbsync_n_0                | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG    | i_io_ctrl/s_pbsync_temp[3]_i_1_n_0    | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_op1_o[11]_i_1_n_0       | reset_i_IBUF     |                5 |             12 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_op2_o                   | reset_i_IBUF     |                4 |             12 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/div_ff_reg[1][0]          | reset_i_IBUF     |                3 |             12 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_result_and_reg[11]_0[0] | reset_i_IBUF     |                4 |             12 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_result_o_reg[0][0]      | reset_i_IBUF     |                5 |             12 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_result_re_reg[11][0]    | reset_i_IBUF     |                4 |             12 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_result_rol_reg[0]_0[0]  | reset_i_IBUF     |                3 |             12 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/E[0]                      | reset_i_IBUF     |                4 |             13 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_result_add_reg[12]_0[0] | reset_i_IBUF     |                4 |             13 |
|  i_io_ctrl/s_1khzen |                                       | reset_i_IBUF     |                4 |             14 |
|  clk_i_IBUF_BUFG    | i_calc_ctrl/s_dig_dec[3][7]_i_1_n_0   | reset_i_IBUF     |               16 |             30 |
|  clk_i_IBUF_BUFG    |                                       | reset_i_IBUF     |               17 |             49 |
+---------------------+---------------------------------------+------------------+------------------+----------------+


