/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az163-562
+ date
Thu Sep  8 21:32:10 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1662672730
+ CACTUS_STARTTIME=1662672730
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Sep 08 2022 (21:24:02)
Run date:          Sep 08 2022 (21:32:11+0000)
Run host:          fv-az163-562.ksqkok1cighebdh5ckq0wc3qdf.dx.internal.cloudapp.net (pid=100999)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az163-562
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110660KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=f9865302-d3b6-5d4c-8905-ac8188d59ba3, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1019-azure, OSVersion="#24~20.04.1-Ubuntu SMP Tue Aug 23 15:52:52 UTC 2022", HostName=fv-az163-562, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110660KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0030249 sec
      iterations=10000000... time=0.0326786 sec
      iterations=100000000... time=0.304301 sec
      iterations=400000000... time=1.23429 sec
      iterations=400000000... time=0.924417 sec
      result: 2.58169 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0033336 sec
      iterations=10000000... time=0.033122 sec
      iterations=100000000... time=0.333083 sec
      iterations=300000000... time=1.06105 sec
      result: 9.04767 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0019664 sec
      iterations=10000000... time=0.0210915 sec
      iterations=100000000... time=0.21086 sec
      iterations=500000000... time=1.0544 sec
      result: 7.58724 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001442 sec
      iterations=10000... time=0.0014562 sec
      iterations=100000... time=0.0151491 sec
      iterations=1000000... time=0.151473 sec
      iterations=7000000... time=1.07098 sec
      result: 1.52998 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.0005435 sec
      iterations=10000... time=0.0052983 sec
      iterations=100000... time=0.0542093 sec
      iterations=1000000... time=0.535914 sec
      iterations=2000000... time=1.07017 sec
      result: 5.35086 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.97e-05 sec
      iterations=1000... time=0.0002944 sec
      iterations=10000... time=0.0030554 sec
      iterations=100000... time=0.0325414 sec
      iterations=1000000... time=0.307303 sec
      iterations=4000000... time=1.24849 sec
      result: 78.7386 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.8e-06 sec
      iterations=10... time=5.16e-05 sec
      iterations=100... time=0.000472501 sec
      iterations=1000... time=0.0048404 sec
      iterations=10000... time=0.0491567 sec
      iterations=100000... time=0.48277 sec
      iterations=200000... time=0.998642 sec
      iterations=400000... time=1.97448 sec
      result: 39.8299 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.06e-05 sec
      iterations=100000... time=0.000297701 sec
      iterations=1000000... time=0.0029865 sec
      iterations=10000000... time=0.0301055 sec
      iterations=100000000... time=0.306899 sec
      iterations=400000000... time=1.22935 sec
      result: 0.384171 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1e-05 sec
      iterations=10000... time=0.0001839 sec
      iterations=100000... time=0.0018607 sec
      iterations=1000000... time=0.0186858 sec
      iterations=10000000... time=0.198259 sec
      iterations=60000000... time=1.13512 sec
      result: 2.36483 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=6.1e-06 sec
      iterations=100... time=5.85e-05 sec
      iterations=1000... time=0.000614501 sec
      iterations=10000... time=0.00581061 sec
      iterations=100000... time=0.0591647 sec
      iterations=1000000... time=0.607748 sec
      iterations=2000000... time=1.23899 sec
      result: 39.671 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=8.41e-05 sec
      iterations=100... time=0.000843201 sec
      iterations=1000... time=0.0109665 sec
      iterations=10000... time=0.0853928 sec
      iterations=100000... time=0.863353 sec
      iterations=200000... time=1.73959 sec
      result: 22.604 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.84e-05 sec
      iterations=10... time=0.000209401 sec
      iterations=100... time=0.0020363 sec
      iterations=1000... time=0.0233019 sec
      iterations=10000... time=0.208306 sec
      iterations=50000... time=1.07917 sec
      result: 0.0800615 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.36e-05 sec
      iterations=10... time=0.000362201 sec
      iterations=100... time=0.0047098 sec
      iterations=1000... time=0.0369932 sec
      iterations=10000... time=0.366994 sec
      iterations=30000... time=1.12542 sec
      result: 0.324333 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.0043265 sec
      iterations=10... time=0.0424149 sec
      iterations=100... time=0.427755 sec
      iterations=300... time=1.28086 sec
      result: 0.347005 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00297605 sec
      iterations=10000000... time=0.0334273 sec
      iterations=100000000... time=0.328203 sec
      iterations=300000000... time=0.932714 sec
      iterations=600000000... time=1.84943 sec
      iterations=600000000... time=1.40116 sec
      result: 2.67694 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0032451 sec
      iterations=10000000... time=0.0327466 sec
      iterations=100000000... time=0.341146 sec
      iterations=300000000... time=1.03696 sec
      result: 9.25787 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00206765 sec
      iterations=10000000... time=0.0204952 sec
      iterations=100000000... time=0.219127 sec
      iterations=500000000... time=1.05466 sec
      result: 7.58541 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00014895 sec
      iterations=10000... time=0.0014976 sec
      iterations=100000... time=0.0151272 sec
      iterations=1000000... time=0.153883 sec
      iterations=7000000... time=1.08232 sec
      result: 1.54617 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000482301 sec
      iterations=10000... time=0.00496636 sec
      iterations=100000... time=0.057082 sec
      iterations=1000000... time=0.497993 sec
      iterations=2000000... time=0.992041 sec
      iterations=4000000... time=2.0251 sec
      result: 5.06275 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=2.965e-05 sec
      iterations=1000... time=0.000294 sec
      iterations=10000... time=0.00295845 sec
      iterations=100000... time=0.0298653 sec
      iterations=1000000... time=0.321087 sec
      iterations=3000000... time=0.911731 sec
      iterations=6000000... time=1.82715 sec
      result: 80.7027 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.1e-06 sec
      iterations=10... time=4.825e-05 sec
      iterations=100... time=0.0004701 sec
      iterations=1000... time=0.0048155 sec
      iterations=10000... time=0.048054 sec
      iterations=100000... time=0.48722 sec
      iterations=200000... time=0.986437 sec
      iterations=400000... time=1.98518 sec
      result: 39.6152 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=2.995e-05 sec
      iterations=100000... time=0.0002973 sec
      iterations=1000000... time=0.00298385 sec
      iterations=10000000... time=0.0312452 sec
      iterations=100000000... time=0.305604 sec
      iterations=400000000... time=1.23317 sec
      result: 0.385366 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.145e-05 sec
      iterations=10000... time=0.00018565 sec
      iterations=100000... time=0.00324945 sec
      iterations=1000000... time=0.0187208 sec
      iterations=10000000... time=0.189599 sec
      iterations=60000000... time=1.1321 sec
      result: 2.35854 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.75e-06 sec
      iterations=100... time=4.46e-05 sec
      iterations=1000... time=0.00044335 sec
      iterations=10000... time=0.00461955 sec
      iterations=100000... time=0.0454621 sec
      iterations=1000000... time=0.45689 sec
      iterations=2000000... time=0.926058 sec
      iterations=4000000... time=1.84864 sec
      result: 53.1763 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=8.105e-05 sec
      iterations=100... time=0.000811351 sec
      iterations=1000... time=0.00816591 sec
      iterations=10000... time=0.0838905 sec
      iterations=100000... time=0.846178 sec
      iterations=200000... time=1.67574 sec
      result: 23.4652 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.6e-06 sec
      iterations=10... time=2.485e-05 sec
      iterations=100... time=0.000251401 sec
      iterations=1000... time=0.00251685 sec
      iterations=10000... time=0.0263797 sec
      iterations=100000... time=0.26299 sec
      iterations=400000... time=1.07809 sec
      result: 0.270477 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.16e-05 sec
      iterations=10... time=0.00013225 sec
      iterations=100... time=0.0012468 sec
      iterations=1000... time=0.012005 sec
      iterations=10000... time=0.127524 sec
      iterations=90000... time=1.10507 sec
      result: 0.474975 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00112085 sec
      iterations=10... time=0.0105321 sec
      iterations=100... time=0.105649 sec
      iterations=1000... time=1.08781 sec
      result: 1.36195 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Sep  8 21:33:13 UTC 2022
+ echo Done.
Done.
  Elapsed time: 62.6 s
