# 16_Bit_Comparitor
A 16-bit magnitude comparator in Verilog with a modular, hierarchical design. This project compares two numbers (A, B) and outputs gt/eq/lt signals. It includes a complete testbench and a run.do script for easy, one-command simulation in ModelSim.
