# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.srcs/sources_1/imports/src/ascii_rom.v" \
"../../../../project_3.srcs/sources_1/imports/src/clk_divider.v" \
"../../../../project_3.srcs/sources_1/imports/src/dFilpflop.v" \
"../../../../project_3.srcs/sources_1/imports/src/divClock.v" \
"../../../../project_3.srcs/sources_1/imports/src/hexTo7Segment.v" \
"../../../../project_3.srcs/sources_1/new/memory.v" \
"../../../../project_3.srcs/sources_1/imports/src/quadSevenSeg.v" \
"../../../../project_3.srcs/sources_1/imports/src/single_pulse.v" \
"../../../../project_3.srcs/sources_1/new/thai_rom.v" \
"../../../../project_3.srcs/sources_1/imports/src/uart_rx.v" \
"../../../../project_3.srcs/sources_1/imports/src/uart_tx.v" \
"../../../../project_3.srcs/sources_1/imports/src/vga_controller.v" \
"../../../../project_3.srcs/sources_1/new/Display_system.v" \
"../../../../project_3.srcs/sources_1/new/display.v" \
"../../../../project_3.srcs/sim_1/imports/sim/clk_divider_tb.v" \
"../../../../project_3.srcs/sim_1/new/memory_array_tb.v" \
"../../../../project_3.srcs/sim_1/imports/sim/uart_rx_tb.v" \
"../../../../project_3.srcs/sim_1/imports/sim/uart_system_tb.v" \
"../../../../project_3.srcs/sim_1/imports/sim/uart_tx_tb.v" \
"../../../../project_3.srcs/sim_1/imports/sim/vga_controller_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
