## guda

> We're building GUDA to democratize parallel computing. Not everyone has a $10,000 GPU, but everyone has a CPU. We're stealing CUDA's best ideas and implementing them for the hardware people actually have.

# GUDA Development Methodology

## Mission: CUDA for the Rest of Us

We're building GUDA to democratize parallel computing. Not everyone has a $10,000 GPU, but everyone has a CPU. We're stealing CUDA's best ideas and implementing them for the hardware people actually have.

## The Two Hats (Inherited from Menthar)

### 🟣 Purple Engineer's Hat
When wearing this hat, we:
- Build fearlessly
- Try impossible things
- Optimize for CPU reality, not GPU patterns
- Focus on what makes CPUs unique (cache hierarchies, branch prediction, SIMD)

### 🧢 QA Beanie with Propellers
When we switch hats, we become merciless:
- Does this ACTUALLY provide value over raw CPU code?
- Are we pattern-matching GPU behavior when we should be thinking CPU-first?
- What assumptions from CUDA don't apply to CPUs?
- How does this fail under real workloads?
- Is this the simplest solution that works?

**No ego, no attachment. Just propellers spinning and hard questions asked.**

## Core Principles

### 1. Memory Bandwidth is King
Every decision optimizes for memory bandwidth:
- Fuse operations aggressively
- One pass through memory whenever possible
- Cache-aware tile sizes
- Stream processing patterns

### 2. Don't Emulate, Translate
We're not building a GPU emulator. We're translating parallel concepts to CPU reality:
- GPU shared memory → CPU L1/L2 cache
- Warps → SIMD lanes
- Thread blocks → Cache tiles
- Device memory → Just pointers

### 3. Start Ugly, Start Fast
From menthar's lessons:
- Build the fast path first
- Add abstractions only if they don't hurt performance
- If it looks like CUDA internally, we've failed
- Benchmark everything

### 4. Steal Wisely
From CUDA, we steal:
- The execution model (grid/block/thread)
- Algorithm patterns (reduction, scan, sort)
- The developer experience
- NOT the implementation details

## Testing Strategy

### Integration First
Unlike traditional unit testing:
1. Build the complete API
2. Test the entire system
3. Real workloads, not toy examples
4. Measure against both goals:
   - Does it work like CUDA? (API compatibility)
   - Is it fast on CPU? (Performance)

### Benchmark-Driven Development
Every feature must prove its worth:
- Baseline: Native Go loops
- Goal: 10x speedup minimum
- Reality check: Compare to menthar's kernels
- Ultimate test: Run real ML inference

### The Three Questions
For every implementation:
1. **Does it fuse?** Can this be combined with adjacent operations?
2. **Does it stream?** Are we minimizing memory touches?
3. **Does it scale?** Will this work on 4 cores and 64 cores?

## Technical Guidelines

### From Menthar's Wisdom

1. **Abstractions Kill Performance**
   - Direct memory access always
   - Inline critical paths
   - Function calls have cost

2. **SIMD is Not Optional**
   - Use menthar's proven AVX2/AVX512 kernels
   - Design for vector operations
   - Scalar fallbacks only for compatibility

3. **Cache Architecture is Your Friend**
   - L1: 32KB - Working set
   - L2: 256KB - Tile size
   - L3: 8MB+ - Keep hot data here

### GUDA-Specific Rules

1. **API Compatibility, Implementation Freedom**
   - Match CUDA's interface
   - Implement CPU-optimal algorithms
   - User code should "just work"

2. **Graceful Degradation**
   - AVX512 → AVX2 → SSE → Scalar
   - Many cores → Few cores → Single core
   - But always faster than naive loops

3. **No Hidden Allocations**
   - User controls all memory
   - Predictable performance
   - Clear ownership

## Development Process

### 1. Plan
- What CUDA feature are we implementing?
- What's the CPU-optimal approach?
- How will we benchmark success?

### 2. Build
- Start with the fast path
- Use menthar's kernels where applicable
- No premature abstraction

### 3. Benchmark
- Compare to naive Go
- Compare to menthar's operations
- Profile memory bandwidth usage

### 4. Question (QA Hat)
- Is this actually useful?
- Are we fooling ourselves?
- What workload breaks this?

### 5. Iterate
- Optimize based on data
- Simplify where possible
- Document limitations honestly

## Success Metrics

### Technical Success
- 10x faster than naive Go loops
- 80% memory bandwidth utilization
- Scales linearly with cores
- Runs menthar workloads efficiently

### Product Success
- Students can learn parallel programming without GPUs
- CI/CD can test "CUDA" code without GPUs
- Edge devices can run parallel workloads
- Code is readable and maintainable

## The Philosophy

We're not competing with GPUs. We're enabling parallel computing for the 99% who don't have them. 

**GUDA is:**
- Fast enough for real work
- Compatible enough for portability  
- Simple enough to understand
- Honest about its limitations

**GUDA is not:**
- A GPU emulator
- A CUDA replacement
- The fastest option
- Right for every workload

## Remember

From menthar's journey:
- They achieved 4,847 tokens/second on CPU
- They got 14.5x speedup with real SIMD
- They proved CPUs can do AI

We're building on their shoulders. We already have:
- Proven SIMD kernels
- Memory bandwidth optimization knowledge
- Understanding of CPU cache hierarchies

**Stay pragmatic. Stay honest. Build something useful.**

And remember the menthar mantra: **"When you love what you're doing, you build different. You try the impossible things."**

We're trying the impossible: Making parallel computing accessible to everyone. Let's make it happen. 🚀

## Memory Wall Breakthrough (2025-08-09)

### The Humbling Realization
After implementing AVX-512 support, we achieved only ~44 GFLOPS out of 300+ theoretical peak. That's ~15% efficiency. Why? We optimized compute when memory movement was the real bottleneck. We're spending 97% of time moving data, 3% computing.

### Critical Insights from Memory Wall Document
The path to 10-20× speedup requires:
1. **Cache-Oblivious Algorithms** - Recursive subdivision, not fixed tiles
2. **Operator Fusion** - Keep data in cache across operations  
3. **NUMA-Aware Placement** - Double effective bandwidth
4. **Streaming Stores** - Non-temporal to avoid cache pollution
5. **Layer-Level Fusion** - Entire transformer layers, not individual ops

### Technical Achievements
- ✅ AVX-512 kernel (16×4 microkernel, K-unrolled, row-major correct)
- ✅ Full CPU feature detection and dispatch
- ✅ Comprehensive testing infrastructure
- ❌ But still memory bandwidth bound!

### The Real Mission
We're not porting CUDA anymore. We're building something that works *with* CPU architecture:
- Respect the cache hierarchy
- Minimize data movement
- Fuse aggressively
- Think in terms of bandwidth, not FLOPS

### Performance Reality Check (Jan 2025)
From our benchmarks on Ryzen 7700X:
- **Current**: 42.93 GFLOPS (7.5% of peak)
- **Theoretical**: 518.4 GFLOPS (90% of peak)
- **Gap**: 12× performance left on the table!

Memory bandwidth utilization: 0.25% (we're leaving 99.75% unused!)

### Implementation Status
- ✅ Cache-oblivious GEMM (implemented, needs optimization)
- ✅ Streaming GEMM (implemented, fixing correctness)
- ✅ Performance counter integration
- ✅ Cold cache benchmarking infrastructure
- ⏳ Fused operations (next priority)
- ⏳ NUMA-aware allocation
- ⏳ Streaming stores
- ⏳ Huge pages

### The Path Forward
1. Fix streaming GEMM correctness
2. Implement fused QKV projections (3× memory savings)
3. Add NUMA-aware memory placement
4. Profile actual memory bandwidth usage
5. Implement streaming stores for output

Remember: **Memory bandwidth is king.** Everything else is secondary.

---
> Source: [LynnColeArt/guda](https://github.com/LynnColeArt/guda) — distributed by [TomeVault](https://tomevault.io).
<!-- tomevault:4.0:gemini_md:2026-09-04 -->
