@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :|Tristate driver recalib_d_t[0] (in view: work.\\\~hpram_wd\.HyperRAM_Memory_Interface_Top\ (verilog)) on net recalib_d[0] (in view: work.\\\~hpram_wd\.HyperRAM_Memory_Interface_Top\ (verilog)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock _~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0] with period 15861.85ns 
@N: MT615 |Found clock _~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0] with period 15861.85ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
