{
  "Top": "train_step",
  "RtlTop": "train_step",
  "RtlPrefix": "",
  "RtlSubPrefix": "train_step_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_pos": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "img_pos_address0",
          "name": "img_pos_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_pos_ce0",
          "name": "img_pos_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_pos_q0",
          "name": "img_pos_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_pos_address1",
          "name": "img_pos_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_pos_ce1",
          "name": "img_pos_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_pos_q1",
          "name": "img_pos_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "img_neg": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "img_neg_address0",
          "name": "img_neg_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_neg_ce0",
          "name": "img_neg_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_neg_q0",
          "name": "img_neg_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_neg_address1",
          "name": "img_neg_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_neg_ce1",
          "name": "img_neg_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "img_neg_q1",
          "name": "img_neg_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "sample_idx": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "sample_idx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W1": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_WEIGHTS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "W2": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_WEIGHTS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "train_step"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4856 ~ 7706",
    "Latency": "4855"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "train_step",
    "Version": "1.0",
    "DisplayName": "Train_step",
    "Revision": "2114092833",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_train_step_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/forward_fw.cpp",
      "..\/..\/..\/src\/forward_fw.hpp"
    ],
    "TestBench": [
      "..\/..\/..\/tb\/train_tb.cpp",
      "..\/..\/..\/data\/mnist_test_data.hpp",
      "..\/..\/..\/data\/mnist_train_data.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/train_step_control_s_axi.vhd",
      "impl\/vhdl\/train_step_CTRL_s_axi.vhd",
      "impl\/vhdl\/train_step_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/train_step_forwardHidden.vhd",
      "impl\/vhdl\/train_step_forwardHidden_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/train_step_forwardOutput.vhd",
      "impl\/vhdl\/train_step_forwardOutput_Pipeline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/train_step_mac_muladd_2s_2s_4s_5_4_1.vhd",
      "impl\/vhdl\/train_step_mac_muladd_2s_2s_5s_5_4_1.vhd",
      "impl\/vhdl\/train_step_mac_muladd_3s_2s_8s_9_4_1.vhd",
      "impl\/vhdl\/train_step_mac_muladd_8s_2s_10s_10_4_1.vhd",
      "impl\/vhdl\/train_step_mac_muladd_8s_2s_10s_11_4_1.vhd",
      "impl\/vhdl\/train_step_mul_2s_2s_4_1_1.vhd",
      "impl\/vhdl\/train_step_mul_2s_3s_4_1_1.vhd",
      "impl\/vhdl\/train_step_mul_8s_2s_10_1_1.vhd",
      "impl\/vhdl\/train_step_sparsemux_21_4_2_1_1.vhd",
      "impl\/vhdl\/train_step_sparsemux_129_6_2_1_1.vhd",
      "impl\/vhdl\/train_step_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2.vhd",
      "impl\/vhdl\/train_step_updateOutput.vhd",
      "impl\/vhdl\/train_step_WEIGHTS_m_axi.vhd",
      "impl\/vhdl\/train_step.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/train_step_control_s_axi.v",
      "impl\/verilog\/train_step_CTRL_s_axi.v",
      "impl\/verilog\/train_step_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/train_step_forwardHidden.v",
      "impl\/verilog\/train_step_forwardHidden_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/train_step_forwardOutput.v",
      "impl\/verilog\/train_step_forwardOutput_Pipeline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/train_step_mac_muladd_2s_2s_4s_5_4_1.v",
      "impl\/verilog\/train_step_mac_muladd_2s_2s_5s_5_4_1.v",
      "impl\/verilog\/train_step_mac_muladd_3s_2s_8s_9_4_1.v",
      "impl\/verilog\/train_step_mac_muladd_8s_2s_10s_10_4_1.v",
      "impl\/verilog\/train_step_mac_muladd_8s_2s_10s_11_4_1.v",
      "impl\/verilog\/train_step_mul_2s_2s_4_1_1.v",
      "impl\/verilog\/train_step_mul_2s_3s_4_1_1.v",
      "impl\/verilog\/train_step_mul_8s_2s_10_1_1.v",
      "impl\/verilog\/train_step_sparsemux_21_4_2_1_1.v",
      "impl\/verilog\/train_step_sparsemux_129_6_2_1_1.v",
      "impl\/verilog\/train_step_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2.v",
      "impl\/verilog\/train_step_updateOutput.v",
      "impl\/verilog\/train_step_WEIGHTS_m_axi.v",
      "impl\/verilog\/train_step.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/train_step_v1_0\/data\/train_step.mdd",
      "impl\/misc\/drivers\/train_step_v1_0\/data\/train_step.tcl",
      "impl\/misc\/drivers\/train_step_v1_0\/data\/train_step.yaml",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step.c",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step.h",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step_hw.h",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step_linux.c",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/train_step.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "sample_idx",
          "access": "W",
          "description": "Data signal of sample_idx",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sample_idx",
              "access": "W",
              "description": "Bit 31 to 0 of sample_idx"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "sample_idx"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "W1_1",
          "access": "W",
          "description": "Data signal of W1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W1",
              "access": "W",
              "description": "Bit 31 to 0 of W1"
            }]
        },
        {
          "offset": "0x14",
          "name": "W1_2",
          "access": "W",
          "description": "Data signal of W1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W1",
              "access": "W",
              "description": "Bit 63 to 32 of W1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "W2_1",
          "access": "W",
          "description": "Data signal of W2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W2",
              "access": "W",
              "description": "Bit 31 to 0 of W2"
            }]
        },
        {
          "offset": "0x20",
          "name": "W2_2",
          "access": "W",
          "description": "Data signal of W2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W2",
              "access": "W",
              "description": "Bit 63 to 32 of W2"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "W1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "W2"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:s_axi_control:m_axi_WEIGHTS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_WEIGHTS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_WEIGHTS_",
      "paramPrefix": "C_M_AXI_WEIGHTS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_WEIGHTS_ARADDR",
        "m_axi_WEIGHTS_ARBURST",
        "m_axi_WEIGHTS_ARCACHE",
        "m_axi_WEIGHTS_ARID",
        "m_axi_WEIGHTS_ARLEN",
        "m_axi_WEIGHTS_ARLOCK",
        "m_axi_WEIGHTS_ARPROT",
        "m_axi_WEIGHTS_ARQOS",
        "m_axi_WEIGHTS_ARREADY",
        "m_axi_WEIGHTS_ARREGION",
        "m_axi_WEIGHTS_ARSIZE",
        "m_axi_WEIGHTS_ARUSER",
        "m_axi_WEIGHTS_ARVALID",
        "m_axi_WEIGHTS_AWADDR",
        "m_axi_WEIGHTS_AWBURST",
        "m_axi_WEIGHTS_AWCACHE",
        "m_axi_WEIGHTS_AWID",
        "m_axi_WEIGHTS_AWLEN",
        "m_axi_WEIGHTS_AWLOCK",
        "m_axi_WEIGHTS_AWPROT",
        "m_axi_WEIGHTS_AWQOS",
        "m_axi_WEIGHTS_AWREADY",
        "m_axi_WEIGHTS_AWREGION",
        "m_axi_WEIGHTS_AWSIZE",
        "m_axi_WEIGHTS_AWUSER",
        "m_axi_WEIGHTS_AWVALID",
        "m_axi_WEIGHTS_BID",
        "m_axi_WEIGHTS_BREADY",
        "m_axi_WEIGHTS_BRESP",
        "m_axi_WEIGHTS_BUSER",
        "m_axi_WEIGHTS_BVALID",
        "m_axi_WEIGHTS_RDATA",
        "m_axi_WEIGHTS_RID",
        "m_axi_WEIGHTS_RLAST",
        "m_axi_WEIGHTS_RREADY",
        "m_axi_WEIGHTS_RRESP",
        "m_axi_WEIGHTS_RUSER",
        "m_axi_WEIGHTS_RVALID",
        "m_axi_WEIGHTS_WDATA",
        "m_axi_WEIGHTS_WID",
        "m_axi_WEIGHTS_WLAST",
        "m_axi_WEIGHTS_WREADY",
        "m_axi_WEIGHTS_WSTRB",
        "m_axi_WEIGHTS_WUSER",
        "m_axi_WEIGHTS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "W1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "W2"
        }
      ]
    },
    "img_pos_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"img_pos_address0": "DATA"},
      "ports": ["img_pos_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_pos"
        }]
    },
    "img_pos_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"img_pos_q0": "DATA"},
      "ports": ["img_pos_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_pos"
        }]
    },
    "img_pos_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"img_pos_address1": "DATA"},
      "ports": ["img_pos_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_pos"
        }]
    },
    "img_pos_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"img_pos_q1": "DATA"},
      "ports": ["img_pos_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_pos"
        }]
    },
    "img_neg_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"img_neg_address0": "DATA"},
      "ports": ["img_neg_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_neg"
        }]
    },
    "img_neg_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"img_neg_q0": "DATA"},
      "ports": ["img_neg_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_neg"
        }]
    },
    "img_neg_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"img_neg_address1": "DATA"},
      "ports": ["img_neg_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_neg"
        }]
    },
    "img_neg_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"img_neg_q1": "DATA"},
      "ports": ["img_neg_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "img_neg"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_WEIGHTS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_WEIGHTS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_WEIGHTS_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_WEIGHTS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_WEIGHTS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_WEIGHTS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_WEIGHTS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_WEIGHTS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img_pos_address0": {
      "dir": "out",
      "width": "6"
    },
    "img_pos_ce0": {
      "dir": "out",
      "width": "1"
    },
    "img_pos_q0": {
      "dir": "in",
      "width": "8"
    },
    "img_pos_address1": {
      "dir": "out",
      "width": "6"
    },
    "img_pos_ce1": {
      "dir": "out",
      "width": "1"
    },
    "img_pos_q1": {
      "dir": "in",
      "width": "8"
    },
    "img_neg_address0": {
      "dir": "out",
      "width": "6"
    },
    "img_neg_ce0": {
      "dir": "out",
      "width": "1"
    },
    "img_neg_q0": {
      "dir": "in",
      "width": "8"
    },
    "img_neg_address1": {
      "dir": "out",
      "width": "6"
    },
    "img_neg_ce1": {
      "dir": "out",
      "width": "1"
    },
    "img_neg_q1": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "train_step",
      "BindInstances": "in_pos_fu_2066_p3 in_neg_fu_2644_p3 in_pos_1_fu_2073_p3 in_neg_1_fu_2651_p3 in_pos_2_fu_2080_p3 in_neg_2_fu_2658_p3 in_pos_3_fu_2087_p3 in_neg_3_fu_2665_p3 in_pos_4_fu_2094_p3 in_neg_4_fu_2672_p3 in_pos_5_fu_2101_p3 in_neg_5_fu_2679_p3 in_pos_6_fu_2108_p3 in_neg_6_fu_2686_p3 in_pos_7_fu_2115_p3 in_neg_7_fu_2693_p3 in_pos_8_fu_2122_p3 in_neg_8_fu_2700_p3 in_pos_9_fu_2129_p3 in_neg_9_fu_2707_p3 in_pos_10_fu_2136_p3 in_neg_10_fu_2714_p3 in_pos_11_fu_2143_p3 in_neg_11_fu_2721_p3 in_pos_12_fu_2150_p3 in_neg_12_fu_2728_p3 in_pos_13_fu_2157_p3 in_neg_13_fu_2735_p3 in_pos_14_fu_2164_p3 in_neg_14_fu_2742_p3 in_pos_15_fu_2171_p3 in_neg_15_fu_2749_p3 in_pos_16_fu_2178_p3 in_neg_16_fu_2756_p3 in_pos_17_fu_2185_p3 in_neg_17_fu_2763_p3 in_pos_18_fu_2192_p3 in_neg_18_fu_2770_p3 in_pos_19_fu_2199_p3 in_neg_19_fu_2777_p3 in_pos_20_fu_2206_p3 in_neg_20_fu_2784_p3 in_pos_21_fu_2213_p3 in_neg_21_fu_2791_p3 in_pos_22_fu_2220_p3 in_neg_22_fu_2798_p3 in_pos_23_fu_2227_p3 in_neg_23_fu_2805_p3 in_pos_24_fu_2234_p3 in_neg_24_fu_2812_p3 in_pos_25_fu_2241_p3 in_neg_25_fu_2819_p3 in_pos_26_fu_2248_p3 in_neg_26_fu_2826_p3 in_pos_27_fu_2255_p3 in_neg_27_fu_2833_p3 in_pos_28_fu_2262_p3 in_neg_28_fu_2840_p3 in_pos_29_fu_2269_p3 in_neg_29_fu_2847_p3 in_pos_30_fu_2276_p3 in_neg_30_fu_2854_p3 in_pos_31_fu_2283_p3 in_neg_31_fu_2861_p3 in_pos_32_fu_2290_p3 in_neg_32_fu_2868_p3 in_pos_33_fu_2297_p3 in_neg_33_fu_2875_p3 in_pos_34_fu_2304_p3 in_neg_34_fu_2882_p3 in_pos_35_fu_2311_p3 in_neg_35_fu_2889_p3 in_pos_36_fu_2318_p3 in_neg_36_fu_2896_p3 in_pos_37_fu_2325_p3 in_neg_37_fu_2903_p3 in_pos_38_fu_2332_p3 in_neg_38_fu_2910_p3 in_pos_39_fu_2339_p3 in_neg_39_fu_2917_p3 in_pos_40_fu_2346_p3 in_neg_40_fu_2924_p3 in_pos_41_fu_2353_p3 in_neg_41_fu_2931_p3 in_pos_42_fu_2360_p3 in_neg_42_fu_2938_p3 in_pos_43_fu_2367_p3 in_neg_43_fu_2945_p3 in_pos_44_fu_2374_p3 in_neg_44_fu_2952_p3 in_pos_45_fu_2381_p3 in_neg_45_fu_2959_p3 in_pos_46_fu_2388_p3 in_neg_46_fu_2966_p3 in_pos_47_fu_2395_p3 in_neg_47_fu_2973_p3 in_pos_48_fu_2402_p3 in_neg_48_fu_2980_p3 in_pos_49_fu_2409_p3 in_neg_49_fu_2987_p3 in_pos_50_fu_2416_p3 in_neg_50_fu_2994_p3 in_pos_51_fu_2423_p3 in_neg_51_fu_3001_p3 in_pos_52_fu_2430_p3 in_neg_52_fu_3008_p3 in_pos_53_fu_2437_p3 in_neg_53_fu_3015_p3 in_pos_54_fu_2444_p3 in_neg_54_fu_3022_p3 in_pos_55_fu_2451_p3 in_neg_55_fu_3029_p3 in_pos_56_fu_2458_p3 in_neg_56_fu_3036_p3 in_pos_57_fu_2465_p3 in_neg_57_fu_3043_p3 in_pos_58_fu_2472_p3 in_neg_58_fu_3050_p3 in_pos_59_fu_2479_p3 in_neg_59_fu_3057_p3 in_pos_60_fu_2486_p3 in_neg_60_fu_3064_p3 in_pos_61_fu_2493_p3 in_neg_61_fu_3071_p3 in_pos_62_fu_2500_p3 in_neg_62_fu_3078_p3 in_pos_63_fu_2508_p3 in_neg_63_fu_3086_p3 mac_muladd_2s_2s_4s_5_4_1_U606 mac_muladd_2s_2s_4s_5_4_1_U606 mul_2s_2s_4_1_1_U566 mul_2s_2s_4_1_1_U567 mac_muladd_2s_2s_4s_5_4_1_U607 mac_muladd_2s_2s_4s_5_4_1_U607 mul_2s_2s_4_1_1_U568 mac_muladd_2s_2s_4s_5_4_1_U608 mac_muladd_2s_2s_4s_5_4_1_U608 mul_2s_2s_4_1_1_U569 mac_muladd_2s_2s_4s_5_4_1_U609 mac_muladd_2s_2s_4s_5_4_1_U609 mul_2s_2s_4_1_1_U570 mac_muladd_2s_2s_4s_5_4_1_U610 mac_muladd_2s_2s_4s_5_4_1_U610 mul_2s_2s_4_1_1_U571 mac_muladd_2s_2s_4s_5_4_1_U611 mac_muladd_2s_2s_4s_5_4_1_U611 mul_2s_2s_4_1_1_U572 mac_muladd_2s_2s_4s_5_4_1_U612 mac_muladd_2s_2s_4s_5_4_1_U612 mul_2s_2s_4_1_1_U573 mac_muladd_2s_2s_4s_5_4_1_U613 mac_muladd_2s_2s_4s_5_4_1_U613 mul_2s_2s_4_1_1_U574 mac_muladd_2s_2s_4s_5_4_1_U614 mac_muladd_2s_2s_4s_5_4_1_U614 mul_2s_2s_4_1_1_U575 mac_muladd_2s_2s_4s_5_4_1_U615 mac_muladd_2s_2s_4s_5_4_1_U615 mul_2s_2s_4_1_1_U576 mac_muladd_2s_2s_4s_5_4_1_U616 mac_muladd_2s_2s_4s_5_4_1_U616 mul_2s_2s_4_1_1_U577 mac_muladd_2s_2s_4s_5_4_1_U617 mac_muladd_2s_2s_4s_5_4_1_U617 mul_2s_2s_4_1_1_U578 mac_muladd_2s_2s_4s_5_4_1_U618 mac_muladd_2s_2s_4s_5_4_1_U618 mul_2s_2s_4_1_1_U579 mac_muladd_2s_2s_4s_5_4_1_U619 mac_muladd_2s_2s_4s_5_4_1_U619 mul_2s_2s_4_1_1_U580 mac_muladd_2s_2s_4s_5_4_1_U620 mac_muladd_2s_2s_4s_5_4_1_U620 mul_2s_2s_4_1_1_U581 mac_muladd_2s_2s_4s_5_4_1_U621 mac_muladd_2s_2s_4s_5_4_1_U621 mac_muladd_2s_2s_4s_5_4_1_U606 mac_muladd_2s_2s_4s_5_4_1_U607 add_ln24_2_fu_3548_p2 mac_muladd_2s_2s_4s_5_4_1_U608 mac_muladd_2s_2s_4s_5_4_1_U609 add_ln24_5_fu_3564_p2 add_ln24_6_fu_3574_p2 mac_muladd_2s_2s_4s_5_4_1_U610 mac_muladd_2s_2s_4s_5_4_1_U611 add_ln24_9_fu_3586_p2 mac_muladd_2s_2s_4s_5_4_1_U612 mac_muladd_2s_2s_4s_5_4_1_U613 add_ln24_12_fu_3602_p2 add_ln24_13_fu_3612_p2 add_ln24_14_fu_3936_p2 mac_muladd_2s_2s_4s_5_4_1_U614 mac_muladd_2s_2s_4s_5_4_1_U615 add_ln24_17_fu_3624_p2 mac_muladd_2s_2s_4s_5_4_1_U616 mac_muladd_2s_2s_4s_5_4_1_U617 add_ln24_20_fu_3640_p2 add_ln24_21_fu_3650_p2 mac_muladd_2s_2s_4s_5_4_1_U618 mac_muladd_2s_2s_4s_5_4_1_U619 add_ln24_24_fu_3662_p2 mac_muladd_2s_2s_4s_5_4_1_U620 mac_muladd_2s_2s_4s_5_4_1_U621 add_ln24_27_fu_3678_p2 add_ln24_28_fu_3688_p2 add_ln24_29_fu_3952_p2 add_ln24_30_fu_3962_p2 mac_muladd_2s_2s_4s_5_4_1_U622 mac_muladd_2s_2s_4s_5_4_1_U622 mul_2s_2s_4_1_1_U582 mul_2s_2s_4_1_1_U583 mac_muladd_2s_2s_4s_5_4_1_U623 mac_muladd_2s_2s_4s_5_4_1_U623 mul_2s_2s_4_1_1_U584 mac_muladd_2s_2s_4s_5_4_1_U624 mac_muladd_2s_2s_4s_5_4_1_U624 mul_2s_2s_4_1_1_U585 mac_muladd_2s_2s_4s_5_4_1_U625 mac_muladd_2s_2s_4s_5_4_1_U625 mul_2s_2s_4_1_1_U586 mac_muladd_2s_2s_4s_5_4_1_U626 mac_muladd_2s_2s_4s_5_4_1_U626 mul_2s_2s_4_1_1_U587 mac_muladd_2s_2s_4s_5_4_1_U627 mac_muladd_2s_2s_4s_5_4_1_U627 mul_2s_2s_4_1_1_U588 mac_muladd_2s_2s_4s_5_4_1_U628 mac_muladd_2s_2s_4s_5_4_1_U628 mul_2s_2s_4_1_1_U589 mac_muladd_2s_2s_4s_5_4_1_U629 mac_muladd_2s_2s_4s_5_4_1_U629 mul_2s_2s_4_1_1_U590 mac_muladd_2s_2s_4s_5_4_1_U630 mac_muladd_2s_2s_4s_5_4_1_U630 mul_2s_2s_4_1_1_U591 mac_muladd_2s_2s_4s_5_4_1_U631 mac_muladd_2s_2s_4s_5_4_1_U631 mul_2s_2s_4_1_1_U592 mac_muladd_2s_2s_4s_5_4_1_U632 mac_muladd_2s_2s_4s_5_4_1_U632 mul_2s_2s_4_1_1_U593 mac_muladd_2s_2s_4s_5_4_1_U633 mac_muladd_2s_2s_4s_5_4_1_U633 mul_2s_2s_4_1_1_U594 mac_muladd_2s_2s_4s_5_4_1_U634 mac_muladd_2s_2s_4s_5_4_1_U634 mul_2s_2s_4_1_1_U595 mac_muladd_2s_2s_4s_5_4_1_U635 mac_muladd_2s_2s_4s_5_4_1_U635 mul_2s_2s_4_1_1_U596 mac_muladd_2s_2s_4s_5_4_1_U636 mac_muladd_2s_2s_4s_5_4_1_U636 mul_2s_2s_4_1_1_U597 mac_muladd_2s_2s_4s_5_4_1_U637 mac_muladd_2s_2s_4s_5_4_1_U637 mac_muladd_2s_2s_4s_5_4_1_U622 mac_muladd_2s_2s_4s_5_4_1_U623 add_ln24_33_fu_3974_p2 mac_muladd_2s_2s_4s_5_4_1_U624 mac_muladd_2s_2s_4s_5_4_1_U625 add_ln24_36_fu_3990_p2 add_ln24_37_fu_4000_p2 mac_muladd_2s_2s_4s_5_4_1_U626 mac_muladd_2s_2s_4s_5_4_1_U627 add_ln24_40_fu_4012_p2 mac_muladd_2s_2s_4s_5_4_1_U628 mac_muladd_2s_2s_4s_5_4_1_U629 add_ln24_43_fu_4028_p2 add_ln24_44_fu_4038_p2 add_ln24_45_fu_4182_p2 mac_muladd_2s_2s_4s_5_4_1_U630 mac_muladd_2s_2s_4s_5_4_1_U631 add_ln24_48_fu_4050_p2 mac_muladd_2s_2s_4s_5_4_1_U632 mac_muladd_2s_2s_4s_5_4_1_U633 add_ln24_51_fu_4066_p2 add_ln24_52_fu_4076_p2 mac_muladd_2s_2s_4s_5_4_1_U634 mac_muladd_2s_2s_4s_5_4_1_U635 add_ln24_55_fu_4088_p2 mac_muladd_2s_2s_4s_5_4_1_U636 mac_muladd_2s_2s_4s_5_4_1_U637 add_ln24_58_fu_4104_p2 add_ln24_59_fu_4114_p2 add_ln24_60_fu_4198_p2 mac_muladd_2s_2s_4s_5_4_1_U642 mac_muladd_2s_2s_4s_5_4_1_U642 mul_2s_2s_4_1_1_U602 mac_muladd_2s_2s_5s_5_4_1_U643 mac_muladd_2s_2s_5s_5_4_1_U643 mul_2s_2s_4_1_1_U598 mac_muladd_2s_2s_4s_5_4_1_U638 mac_muladd_2s_2s_4s_5_4_1_U638 mul_2s_2s_4_1_1_U603 mac_muladd_2s_2s_4s_5_4_1_U644 mac_muladd_2s_2s_4s_5_4_1_U644 mac_muladd_2s_2s_5s_5_4_1_U645 mac_muladd_2s_2s_5s_5_4_1_U645 mul_2s_2s_4_1_1_U599 mac_muladd_2s_2s_4s_5_4_1_U639 mac_muladd_2s_2s_4s_5_4_1_U639 mac_muladd_2s_2s_4s_5_4_1_U642 mac_muladd_2s_2s_4s_5_4_1_U638 mac_muladd_2s_2s_5s_5_4_1_U643 add_ln24_65_fu_4376_p2 mac_muladd_2s_2s_4s_5_4_1_U644 mac_muladd_2s_2s_4s_5_4_1_U639 mac_muladd_2s_2s_5s_5_4_1_U645 add_ln24_69_fu_4392_p2 add_ln24_70_fu_4402_p2 mac_muladd_2s_2s_4s_5_4_1_U646 mac_muladd_2s_2s_4s_5_4_1_U646 mul_2s_2s_4_1_1_U604 mac_muladd_2s_2s_5s_5_4_1_U647 mac_muladd_2s_2s_5s_5_4_1_U647 mul_2s_2s_4_1_1_U600 mac_muladd_2s_2s_4s_5_4_1_U640 mac_muladd_2s_2s_4s_5_4_1_U640 mul_2s_2s_4_1_1_U605 mac_muladd_2s_2s_4s_5_4_1_U648 mac_muladd_2s_2s_4s_5_4_1_U648 mac_muladd_2s_2s_5s_5_4_1_U649 mac_muladd_2s_2s_5s_5_4_1_U649 mul_2s_2s_4_1_1_U601 mac_muladd_2s_2s_4s_5_4_1_U641 mac_muladd_2s_2s_4s_5_4_1_U641 mac_muladd_2s_2s_4s_5_4_1_U646 mac_muladd_2s_2s_4s_5_4_1_U640 mac_muladd_2s_2s_5s_5_4_1_U647 add_ln24_74_fu_4414_p2 mac_muladd_2s_2s_4s_5_4_1_U648 mac_muladd_2s_2s_4s_5_4_1_U641 mac_muladd_2s_2s_5s_5_4_1_U649 add_ln24_78_fu_4430_p2 add_ln24_79_fu_4440_p2 icmp_ln158_fu_4365_p2 sub_ln159_fu_4446_p2 icmp_ln159_fu_4460_p2 CTRL_s_axi_U control_s_axi_U WEIGHTS_m_axi_U",
      "Instances": [
        {
          "ModuleName": "forwardHidden",
          "InstanceName": "grp_forwardHidden_fu_1732",
          "Instances": [{
              "ModuleName": "forwardHidden_Pipeline_VITIS_LOOP_36_1",
              "InstanceName": "grp_forwardHidden_Pipeline_VITIS_LOOP_36_1_fu_621",
              "BindInstances": "icmp_ln36_fu_1201_p2 add_ln36_fu_1207_p2 mac_muladd_8s_2s_10s_10_4_1_U33 mul_8s_2s_10_1_1_U1 mul_8s_2s_10_1_1_U2 mac_muladd_8s_2s_10s_10_4_1_U34 mul_8s_2s_10_1_1_U3 mac_muladd_8s_2s_10s_10_4_1_U35 mul_8s_2s_10_1_1_U4 mac_muladd_8s_2s_10s_10_4_1_U36 mul_8s_2s_10_1_1_U5 mac_muladd_8s_2s_10s_10_4_1_U37 mul_8s_2s_10_1_1_U6 mac_muladd_8s_2s_10s_10_4_1_U38 mul_8s_2s_10_1_1_U7 mac_muladd_8s_2s_10s_10_4_1_U39 mul_8s_2s_10_1_1_U8 mac_muladd_8s_2s_10s_10_4_1_U40 mul_8s_2s_10_1_1_U9 mac_muladd_8s_2s_10s_10_4_1_U41 mul_8s_2s_10_1_1_U10 mac_muladd_8s_2s_10s_10_4_1_U42 mul_8s_2s_10_1_1_U11 mac_muladd_8s_2s_10s_10_4_1_U43 mul_8s_2s_10_1_1_U12 mac_muladd_8s_2s_10s_10_4_1_U44 mul_8s_2s_10_1_1_U13 mac_muladd_8s_2s_10s_10_4_1_U45 mul_8s_2s_10_1_1_U14 mac_muladd_8s_2s_10s_10_4_1_U46 mul_8s_2s_10_1_1_U15 mac_muladd_8s_2s_10s_10_4_1_U47 mul_8s_2s_10_1_1_U16 mac_muladd_8s_2s_10s_10_4_1_U48 mul_8s_2s_10_1_1_U17 mac_muladd_8s_2s_10s_10_4_1_U49 mul_8s_2s_10_1_1_U18 mac_muladd_8s_2s_10s_10_4_1_U50 mul_8s_2s_10_1_1_U19 mac_muladd_8s_2s_10s_10_4_1_U51 mul_8s_2s_10_1_1_U20 mac_muladd_8s_2s_10s_10_4_1_U52 mul_8s_2s_10_1_1_U21 mac_muladd_8s_2s_10s_10_4_1_U53 mul_8s_2s_10_1_1_U22 mac_muladd_8s_2s_10s_10_4_1_U54 mul_8s_2s_10_1_1_U23 mac_muladd_8s_2s_10s_10_4_1_U55 mul_8s_2s_10_1_1_U24 mac_muladd_8s_2s_10s_10_4_1_U56 mul_8s_2s_10_1_1_U25 mac_muladd_8s_2s_10s_10_4_1_U57 mul_8s_2s_10_1_1_U26 mac_muladd_8s_2s_10s_10_4_1_U58 mul_8s_2s_10_1_1_U27 mac_muladd_8s_2s_10s_10_4_1_U59 mul_8s_2s_10_1_1_U28 mac_muladd_8s_2s_10s_10_4_1_U60 mul_8s_2s_10_1_1_U29 mac_muladd_8s_2s_10s_10_4_1_U61 mul_8s_2s_10_1_1_U30 mac_muladd_8s_2s_10s_10_4_1_U62 mul_8s_2s_10_1_1_U31 mac_muladd_8s_2s_10s_10_4_1_U63 mul_8s_2s_10_1_1_U32 mac_muladd_8s_2s_10s_10_4_1_U64 mac_muladd_8s_2s_10s_10_4_1_U33 mac_muladd_8s_2s_10s_10_4_1_U34 add_ln41_2_fu_1281_p2 mac_muladd_8s_2s_10s_10_4_1_U35 mac_muladd_8s_2s_10s_10_4_1_U36 add_ln41_5_fu_1319_p2 mac_muladd_8s_2s_10s_10_4_1_U37 mac_muladd_8s_2s_10s_10_4_1_U38 add_ln41_9_fu_1357_p2 mac_muladd_8s_2s_10s_10_4_1_U39 mac_muladd_8s_2s_10s_10_4_1_U40 add_ln41_12_fu_1398_p2 add_ln41_13_fu_1408_p2 mac_muladd_8s_2s_10s_10_4_1_U41 mac_muladd_8s_2s_10s_10_4_1_U42 add_ln41_17_fu_1463_p2 mac_muladd_8s_2s_10s_10_4_1_U43 mac_muladd_8s_2s_10s_10_4_1_U44 add_ln41_20_fu_1501_p2 mac_muladd_8s_2s_10s_10_4_1_U45 mac_muladd_8s_2s_10s_10_4_1_U46 add_ln41_24_fu_1539_p2 mac_muladd_8s_2s_10s_10_4_1_U47 mac_muladd_8s_2s_10s_10_4_1_U48 add_ln41_27_fu_1580_p2 add_ln41_28_fu_1590_p2 mac_muladd_8s_2s_10s_10_4_1_U49 mac_muladd_8s_2s_10s_10_4_1_U50 add_ln41_33_fu_1645_p2 mac_muladd_8s_2s_10s_10_4_1_U51 mac_muladd_8s_2s_10s_10_4_1_U52 add_ln41_36_fu_1686_p2 add_ln41_37_fu_1696_p2 mac_muladd_8s_2s_10s_10_4_1_U53 mac_muladd_8s_2s_10s_10_4_1_U54 add_ln41_40_fu_1734_p2 mac_muladd_8s_2s_10s_10_4_1_U55 mac_muladd_8s_2s_10s_10_4_1_U56 add_ln41_43_fu_1775_p2 add_ln41_44_fu_1785_p2 mac_muladd_8s_2s_10s_10_4_1_U57 mac_muladd_8s_2s_10s_10_4_1_U58 add_ln41_48_fu_1823_p2 mac_muladd_8s_2s_10s_10_4_1_U59 mac_muladd_8s_2s_10s_10_4_1_U60 add_ln41_51_fu_1861_p2 mac_muladd_8s_2s_10s_10_4_1_U61 mac_muladd_8s_2s_10s_10_4_1_U62 add_ln41_55_fu_1899_p2 mac_muladd_8s_2s_10s_10_4_1_U63 mac_muladd_8s_2s_10s_10_4_1_U64 add_ln41_58_fu_1918_p2 add_ln41_59_fu_1928_p2 select_ln13_fu_1977_p3"
            }]
        },
        {
          "ModuleName": "forwardOutput",
          "InstanceName": "grp_forwardOutput_fu_1835",
          "Instances": [{
              "ModuleName": "forwardOutput_Pipeline_VITIS_LOOP_54_1",
              "InstanceName": "grp_forwardOutput_Pipeline_VITIS_LOOP_54_1_fu_321",
              "BindInstances": "icmp_ln54_fu_571_p2 add_ln54_fu_577_p2 mac_muladd_8s_2s_10s_11_4_1_U279 mac_muladd_8s_2s_10s_11_4_1_U279 mul_8s_2s_10_1_1_U263 mul_8s_2s_10_1_1_U264 mac_muladd_8s_2s_10s_11_4_1_U280 mac_muladd_8s_2s_10s_11_4_1_U280 mul_8s_2s_10_1_1_U265 mac_muladd_8s_2s_10s_11_4_1_U281 mac_muladd_8s_2s_10s_11_4_1_U281 mul_8s_2s_10_1_1_U266 mac_muladd_8s_2s_10s_11_4_1_U282 mac_muladd_8s_2s_10s_11_4_1_U282 mul_8s_2s_10_1_1_U267 mac_muladd_8s_2s_10s_11_4_1_U283 mac_muladd_8s_2s_10s_11_4_1_U283 mul_8s_2s_10_1_1_U268 mac_muladd_8s_2s_10s_11_4_1_U284 mac_muladd_8s_2s_10s_11_4_1_U284 mul_8s_2s_10_1_1_U269 mac_muladd_8s_2s_10s_11_4_1_U285 mac_muladd_8s_2s_10s_11_4_1_U285 mul_8s_2s_10_1_1_U270 mac_muladd_8s_2s_10s_11_4_1_U286 mac_muladd_8s_2s_10s_11_4_1_U286 mul_8s_2s_10_1_1_U271 mac_muladd_8s_2s_10s_11_4_1_U287 mac_muladd_8s_2s_10s_11_4_1_U287 mul_8s_2s_10_1_1_U272 mac_muladd_8s_2s_10s_11_4_1_U288 mac_muladd_8s_2s_10s_11_4_1_U288 mul_8s_2s_10_1_1_U273 mac_muladd_8s_2s_10s_11_4_1_U289 mac_muladd_8s_2s_10s_11_4_1_U289 mul_8s_2s_10_1_1_U274 mac_muladd_8s_2s_10s_11_4_1_U290 mac_muladd_8s_2s_10s_11_4_1_U290 mul_8s_2s_10_1_1_U275 mac_muladd_8s_2s_10s_11_4_1_U291 mac_muladd_8s_2s_10s_11_4_1_U291 mul_8s_2s_10_1_1_U276 mac_muladd_8s_2s_10s_11_4_1_U292 mac_muladd_8s_2s_10s_11_4_1_U292 mul_8s_2s_10_1_1_U277 mac_muladd_8s_2s_10s_11_4_1_U293 mac_muladd_8s_2s_10s_11_4_1_U293 mul_8s_2s_10_1_1_U278 mac_muladd_8s_2s_10s_11_4_1_U294 mac_muladd_8s_2s_10s_11_4_1_U294 mac_muladd_8s_2s_10s_11_4_1_U279 mac_muladd_8s_2s_10s_11_4_1_U280 mac_muladd_8s_2s_10s_11_4_1_U281 mac_muladd_8s_2s_10s_11_4_1_U282 add_ln58_5_fu_685_p2 mac_muladd_8s_2s_10s_11_4_1_U283 mac_muladd_8s_2s_10s_11_4_1_U284 mac_muladd_8s_2s_10s_11_4_1_U285 mac_muladd_8s_2s_10s_11_4_1_U286 add_ln58_12_fu_778_p2 mac_muladd_8s_2s_10s_11_4_1_U287 mac_muladd_8s_2s_10s_11_4_1_U288 add_ln58_17_fu_839_p2 mac_muladd_8s_2s_10s_11_4_1_U289 mac_muladd_8s_2s_10s_11_4_1_U290 add_ln58_20_fu_883_p2 mac_muladd_8s_2s_10s_11_4_1_U291 mac_muladd_8s_2s_10s_11_4_1_U292 mac_muladd_8s_2s_10s_11_4_1_U293 mac_muladd_8s_2s_10s_11_4_1_U294 add_ln58_27_fu_937_p2 select_ln13_fu_986_p3"
            }]
        },
        {
          "ModuleName": "train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2",
          "InstanceName": "grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884",
          "BindInstances": "icmp_ln73_fu_960_p2 add_ln73_fu_966_p2 icmp_ln75_fu_983_p2 select_ln73_fu_989_p3 add_ln73_1_fu_997_p2 select_ln73_1_fu_1003_p3 sparsemux_21_4_2_1_1_U384 sparsemux_21_4_2_1_1_U385 delta_fu_1099_p2 sparsemux_129_6_2_1_1_U386 mul_2s_3s_4_1_1_U387 w_new_fu_1378_p2 select_ln78_fu_1392_p3 add_ln75_fu_1313_p2"
        },
        {
          "ModuleName": "updateOutput",
          "InstanceName": "grp_updateOutput_fu_1975",
          "BindInstances": "icmp_ln92_fu_926_p2 add_ln92_fu_932_p2 add_ln93_fu_950_p2 sparsemux_21_4_2_1_1_U477 sparsemux_21_4_2_1_1_U478 delta_fu_1060_p2 mac_muladd_3s_2s_8s_9_4_1_U479 mac_muladd_3s_2s_8s_9_4_1_U479 mac_muladd_3s_2s_8s_9_4_1_U479 select_ln96_fu_1414_p3 mac_muladd_3s_2s_8s_9_4_1_U480 mac_muladd_3s_2s_8s_9_4_1_U480 mac_muladd_3s_2s_8s_9_4_1_U480 select_ln96_1_fu_1432_p3 mac_muladd_3s_2s_8s_9_4_1_U481 mac_muladd_3s_2s_8s_9_4_1_U481 mac_muladd_3s_2s_8s_9_4_1_U481 select_ln96_2_fu_1446_p3 mac_muladd_3s_2s_8s_9_4_1_U482 mac_muladd_3s_2s_8s_9_4_1_U482 mac_muladd_3s_2s_8s_9_4_1_U482 select_ln96_3_fu_1453_p3 mac_muladd_3s_2s_8s_9_4_1_U483 mac_muladd_3s_2s_8s_9_4_1_U483 mac_muladd_3s_2s_8s_9_4_1_U483 select_ln96_4_fu_1460_p3 mac_muladd_3s_2s_8s_9_4_1_U484 mac_muladd_3s_2s_8s_9_4_1_U484 mac_muladd_3s_2s_8s_9_4_1_U484 select_ln96_5_fu_1467_p3 mac_muladd_3s_2s_8s_9_4_1_U485 mac_muladd_3s_2s_8s_9_4_1_U485 mac_muladd_3s_2s_8s_9_4_1_U485 select_ln96_6_fu_1474_p3 mac_muladd_3s_2s_8s_9_4_1_U486 mac_muladd_3s_2s_8s_9_4_1_U486 mac_muladd_3s_2s_8s_9_4_1_U486 select_ln96_7_fu_1481_p3 mac_muladd_3s_2s_8s_9_4_1_U487 mac_muladd_3s_2s_8s_9_4_1_U487 mac_muladd_3s_2s_8s_9_4_1_U487 select_ln96_8_fu_1488_p3 mac_muladd_3s_2s_8s_9_4_1_U488 mac_muladd_3s_2s_8s_9_4_1_U488 mac_muladd_3s_2s_8s_9_4_1_U488 select_ln96_9_fu_1495_p3 mac_muladd_3s_2s_8s_9_4_1_U489 mac_muladd_3s_2s_8s_9_4_1_U489 mac_muladd_3s_2s_8s_9_4_1_U489 select_ln96_10_fu_1502_p3 mac_muladd_3s_2s_8s_9_4_1_U490 mac_muladd_3s_2s_8s_9_4_1_U490 mac_muladd_3s_2s_8s_9_4_1_U490 select_ln96_11_fu_1509_p3 mac_muladd_3s_2s_8s_9_4_1_U491 mac_muladd_3s_2s_8s_9_4_1_U491 mac_muladd_3s_2s_8s_9_4_1_U491 select_ln96_12_fu_1516_p3 mac_muladd_3s_2s_8s_9_4_1_U492 mac_muladd_3s_2s_8s_9_4_1_U492 mac_muladd_3s_2s_8s_9_4_1_U492 select_ln96_13_fu_1523_p3 mac_muladd_3s_2s_8s_9_4_1_U493 mac_muladd_3s_2s_8s_9_4_1_U493 mac_muladd_3s_2s_8s_9_4_1_U493 select_ln96_14_fu_1530_p3 mac_muladd_3s_2s_8s_9_4_1_U494 mac_muladd_3s_2s_8s_9_4_1_U494 mac_muladd_3s_2s_8s_9_4_1_U494 select_ln96_15_fu_1537_p3 mac_muladd_3s_2s_8s_9_4_1_U495 mac_muladd_3s_2s_8s_9_4_1_U495 mac_muladd_3s_2s_8s_9_4_1_U495 select_ln96_16_fu_1544_p3 mac_muladd_3s_2s_8s_9_4_1_U496 mac_muladd_3s_2s_8s_9_4_1_U496 mac_muladd_3s_2s_8s_9_4_1_U496 select_ln96_17_fu_1551_p3 mac_muladd_3s_2s_8s_9_4_1_U497 mac_muladd_3s_2s_8s_9_4_1_U497 mac_muladd_3s_2s_8s_9_4_1_U497 select_ln96_18_fu_1558_p3 mac_muladd_3s_2s_8s_9_4_1_U498 mac_muladd_3s_2s_8s_9_4_1_U498 mac_muladd_3s_2s_8s_9_4_1_U498 select_ln96_19_fu_1565_p3 mac_muladd_3s_2s_8s_9_4_1_U499 mac_muladd_3s_2s_8s_9_4_1_U499 mac_muladd_3s_2s_8s_9_4_1_U499 select_ln96_20_fu_1572_p3 mac_muladd_3s_2s_8s_9_4_1_U500 mac_muladd_3s_2s_8s_9_4_1_U500 mac_muladd_3s_2s_8s_9_4_1_U500 select_ln96_21_fu_1579_p3 mac_muladd_3s_2s_8s_9_4_1_U501 mac_muladd_3s_2s_8s_9_4_1_U501 mac_muladd_3s_2s_8s_9_4_1_U501 select_ln96_22_fu_1586_p3 mac_muladd_3s_2s_8s_9_4_1_U502 mac_muladd_3s_2s_8s_9_4_1_U502 mac_muladd_3s_2s_8s_9_4_1_U502 select_ln96_23_fu_1593_p3 mac_muladd_3s_2s_8s_9_4_1_U503 mac_muladd_3s_2s_8s_9_4_1_U503 mac_muladd_3s_2s_8s_9_4_1_U503 select_ln96_24_fu_1600_p3 mac_muladd_3s_2s_8s_9_4_1_U504 mac_muladd_3s_2s_8s_9_4_1_U504 mac_muladd_3s_2s_8s_9_4_1_U504 select_ln96_25_fu_1607_p3 mac_muladd_3s_2s_8s_9_4_1_U505 mac_muladd_3s_2s_8s_9_4_1_U505 mac_muladd_3s_2s_8s_9_4_1_U505 select_ln96_26_fu_1614_p3 mac_muladd_3s_2s_8s_9_4_1_U506 mac_muladd_3s_2s_8s_9_4_1_U506 mac_muladd_3s_2s_8s_9_4_1_U506 select_ln96_27_fu_1621_p3 mac_muladd_3s_2s_8s_9_4_1_U507 mac_muladd_3s_2s_8s_9_4_1_U507 mac_muladd_3s_2s_8s_9_4_1_U507 select_ln96_28_fu_1628_p3 mac_muladd_3s_2s_8s_9_4_1_U508 mac_muladd_3s_2s_8s_9_4_1_U508 mac_muladd_3s_2s_8s_9_4_1_U508 select_ln96_29_fu_1635_p3 mac_muladd_3s_2s_8s_9_4_1_U509 mac_muladd_3s_2s_8s_9_4_1_U509 mac_muladd_3s_2s_8s_9_4_1_U509 select_ln96_30_fu_1642_p3 mac_muladd_3s_2s_8s_9_4_1_U510 mac_muladd_3s_2s_8s_9_4_1_U510 mac_muladd_3s_2s_8s_9_4_1_U510 select_ln92_fu_1649_p3"
        }
      ]
    },
    "Info": {
      "forwardHidden_Pipeline_VITIS_LOOP_36_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardHidden": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardOutput_Pipeline_VITIS_LOOP_54_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardOutput": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateOutput": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "train_step": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "forwardHidden_Pipeline_VITIS_LOOP_36_1": {
        "Latency": {
          "LatencyBest": "2057",
          "LatencyAvg": "2057",
          "LatencyWorst": "2057",
          "PipelineII": "2056",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_1",
            "TripCount": "32",
            "Latency": "2055",
            "PipelineII": "64",
            "PipelineDepth": "72"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "13",
          "FF": "1479",
          "AVAIL_FF": "126800",
          "UTIL_FF": "1",
          "LUT": "2353",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardHidden": {
        "Latency": {
          "LatencyBest": "2066",
          "LatencyAvg": "2066",
          "LatencyWorst": "2066",
          "PipelineII": "2066",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "13",
          "FF": "1554",
          "AVAIL_FF": "126800",
          "UTIL_FF": "1",
          "LUT": "2824",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardOutput_Pipeline_VITIS_LOOP_54_1": {
        "Latency": {
          "LatencyBest": "329",
          "LatencyAvg": "329",
          "LatencyWorst": "329",
          "PipelineII": "328",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1",
            "TripCount": "10",
            "Latency": "327",
            "PipelineII": "32",
            "PipelineDepth": "40"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "6",
          "FF": "769",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "1198",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardOutput": {
        "Latency": {
          "LatencyBest": "338",
          "LatencyAvg": "338",
          "LatencyWorst": "338",
          "PipelineII": "338",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "6",
          "FF": "800",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "1471",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2": {
        "Latency": {
          "LatencyBest": "2067",
          "LatencyAvg": "2067",
          "LatencyWorst": "2067",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_1_VITIS_LOOP_75_2",
            "TripCount": "2048",
            "Latency": "2065",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "290",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "787",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "updateOutput": {
        "Latency": {
          "LatencyBest": "782",
          "LatencyAvg": "782",
          "LatencyWorst": "782",
          "PipelineII": "781",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_92_1",
            "TripCount": "10",
            "Latency": "780",
            "PipelineII": "78",
            "PipelineDepth": "79"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "13",
          "FF": "647",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "1042",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "train_step": {
        "Latency": {
          "LatencyBest": "4855",
          "LatencyAvg": "6281",
          "LatencyWorst": "7705",
          "PipelineIIMin": "4856",
          "PipelineIIMax": "7706",
          "PipelineII": "4856 ~ 7706",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "1",
          "DSP": "124",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "51",
          "FF": "5088",
          "AVAIL_FF": "126800",
          "UTIL_FF": "4",
          "LUT": "10758",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "16",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-21 10:33:48 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
