
;; Function vfp_propagate_nan (vfp_propagate_nan)[0:154]


;; Generating RTL for gimple basic block 2

;; D.5510 = vsn->exponent;

(insn 9 8 0 arch/arm/vfp/vfp.h:231 (set (reg:SI 135 [ D.5510 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 143 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

;; if (D.5510 == 255)

(insn 10 9 11 arch/arm/vfp/vfp.h:231 (set (reg:SI 146)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5510 ]) 0))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 12 11 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; D.5509 = vsn->significand;

(insn 14 13 0 arch/arm/vfp/vfp.h:232 (set (reg:SI 136 [ D.5509 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

;; if (D.5509 == 0)

(insn 15 14 16 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5509 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; tn = 8;

(insn 18 17 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 138 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 21 20 22 3 "" [0 uses])

(note 22 21 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5509 & 536870912 != 0)

(insn 23 22 24 arch/arm/vfp/vfp.h:234 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ D.5509 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 25 24 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tn = 48;

(insn 27 26 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 138 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 30 29 31 5 "" [0 uses])

(note 31 30 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 16;

(insn 32 31 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 138 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 35 34 36 2 "" [0 uses])

(note 36 35 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5510 == 0)

(insn 37 36 38 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5510 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 38 37 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; tn = 1;

(insn 40 39 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 138 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 43 42 44 6 "" [0 uses])

(note 44 43 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsn->significand == 0)

(insn 45 44 46 arch/arm/vfp/vfp.h:239 (set (reg:SI 148)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tn = 5;

(insn 49 48 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 138 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 52 51 53 7 "" [0 uses])

(note 53 52 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 3;

(insn 54 53 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 138 [ tn ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 55 54 56 4 "" [0 uses])

(note 56 55 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsm != 0B)

(insn 57 56 58 arch/arm/vfp/vfpsingle.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ vsm ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfpsingle.c:223 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))

;; Generating RTL for gimple basic block 14

;; tm = 0;

(insn 60 59 0 arch/arm/vfp/vfpsingle.c:219 (set (reg/v:SI 137 [ tm ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 63 62 64 8 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; D.5516 = vsm->exponent;

(insn 65 64 0 arch/arm/vfp/vfp.h:231 (set (reg:SI 133 [ D.5516 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 144 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

;; if (D.5516 == 255)

(insn 66 65 67 arch/arm/vfp/vfp.h:231 (set (reg:SI 149)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5516 ]) 0))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 68 67 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 16

;; D.5515 = vsm->significand;

(insn 70 69 0 arch/arm/vfp/vfp.h:232 (set (reg:SI 134 [ D.5515 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

;; if (D.5515 == 0)

(insn 71 70 72 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5515 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 17

;; tm = 8;

(insn 74 73 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 77 76 78 11 "" [0 uses])

(note 78 77 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5515 & 536870912 != 0)

(insn 79 78 80 arch/arm/vfp/vfp.h:234 (set (reg:SI 150)
        (and:SI (reg:SI 134 [ D.5515 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 80 79 81 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; tm = 48;

(insn 83 82 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 86 85 87 12 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 88 87 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 91 90 92 10 "" [0 uses])

(note 92 91 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5516 == 0)

(insn 93 92 94 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5516 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 94 93 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; tm = 1;

(insn 96 95 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 99 98 100 13 "" [0 uses])

(note 100 99 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsm->significand == 0)

(insn 101 100 102 arch/arm/vfp/vfp.h:239 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 24

;; tm = 5;

(insn 105 104 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 108 107 109 14 "" [0 uses])

(note 109 108 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 110 109 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 26

;; 

(code_label 111 110 112 9 "" [0 uses])

(note 112 111 0 NOTE_INSN_BASIC_BLOCK)

;; if (fpscr & 33554432 != 0)

(insn 113 112 114 arch/arm/vfp/vfpsingle.c:226 (set (reg:SI 152)
        (and:SI (reg/v:SI 145 [ fpscr ])
            (const_int 33554432 [0x2000000]))) -1 (nil))

(insn 114 113 115 arch/arm/vfp/vfpsingle.c:226 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 115 114 0 arch/arm/vfp/vfpsingle.c:226 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 27

;; nan = &vfp_single_default_qnan;

(insn 117 116 118 arch/arm/vfp/vfpsingle.c:230 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 118 117 0 arch/arm/vfp/vfpsingle.c:230 (set (reg/v/f:SI 139 [ nan ])
        (reg/f:SI 153)) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 121 120 122 15 "" [0 uses])

(note 122 121 0 NOTE_INSN_BASIC_BLOCK)

;; if (tn == 48)

(insn 123 122 124 arch/arm/vfp/vfpsingle.c:237 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(jump_insn 124 123 0 arch/arm/vfp/vfpsingle.c:237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 29

;; if (tm != 48 & tn == 16 != 0)

(insn 126 125 127 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:QI 154)
        (subreg:QI (reg:SI 155) 0)) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 157)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:QI 156)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 154) 0)
            (subreg:SI (reg:QI 156) 0))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 136 135 0 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 30

;; nan = vsm;

(insn 138 137 0 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 144 [ vsm ])) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 141 140 142 17 "" [0 uses])

(note 142 141 0 NOTE_INSN_BASIC_BLOCK)

;; nan = vsn;

(insn 143 142 0 arch/arm/vfp/vfpsingle.c:238 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 143 [ vsn ])) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 144 143 145 18 "" [0 uses])

(note 145 144 0 NOTE_INSN_BASIC_BLOCK)

;; nan->significand = [bit_ior_expr] nan->significand | 536870912;

(insn 146 145 147 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 147 146 148 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 162)
        (ior:SI (reg:SI 161)
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 148 147 0 arch/arm/vfp/vfpsingle.c:244 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 162)) -1 (nil))

;; Generating RTL for gimple basic block 33

;; 

(code_label 149 148 150 16 "" [0 uses])

(note 150 149 0 NOTE_INSN_BASIC_BLOCK)

;; *vsd = *nan;

(insn 151 150 152 arch/arm/vfp/vfpsingle.c:247 (set (reg:SI 163)
        (reg/v/f:SI 142 [ vsd ])) -1 (nil))

(insn 152 151 153 arch/arm/vfp/vfpsingle.c:247 (set (reg:SI 164)
        (reg/v/f:SI 139 [ nan ])) -1 (nil))

(insn 153 152 154 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 164) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 164)
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) -1 (nil))

(insn 154 153 0 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (mem/s:SI (reg:SI 163) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 163)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

;; if (tm == 48 | tn == 48 != 0)

(insn 155 154 156 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 166)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfpsingle.c:252 (set (reg:QI 165)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 168)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 160 159 161 arch/arm/vfp/vfpsingle.c:252 (set (reg:QI 167)
        (subreg:QI (reg:SI 168) 0)) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 169)
        (ior:SI (subreg:SI (reg:QI 165) 0)
            (subreg:SI (reg:QI 167) 0))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpsingle.c:252 (set (reg:QI 170)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 171)
        (zero_extend:SI (reg:QI 170))) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 165 164 0 arch/arm/vfp/vfpsingle.c:252 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
        (nil)))

;; Generating RTL for gimple basic block 34

;; D.4192 = 256;

(insn 167 166 0 arch/arm/vfp/vfpsingle.c:252 discrim 2 (set (reg:SI 140 [ D.4192 ])
        (const_int 256 [0x100])) -1 (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 170 169 171 19 "" [0 uses])

(note 171 170 0 NOTE_INSN_BASIC_BLOCK)

;; D.4192 = 1;

(insn 172 171 0 arch/arm/vfp/vfpsingle.c:252 discrim 1 (set (reg:SI 140 [ D.4192 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 36

;; 

(code_label 173 172 174 20 "" [0 uses])

(note 174 173 0 NOTE_INSN_BASIC_BLOCK)

;; return D.4192;

(insn 175 174 176 arch/arm/vfp/vfpsingle.c:253 (set (reg:SI 141 [ <result> ])
        (reg:SI 140 [ D.4192 ])) -1 (nil))

(jump_insn 176 175 177 arch/arm/vfp/vfpsingle.c:253 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 177 176 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 142 [ vsd ])
        (reg:SI 0 r0 [ vsd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 143 [ vsn ])
        (reg:SI 1 r1 [ vsn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 144 [ vsm ])
        (reg:SI 2 r2 [ vsm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfp.h:231 (set (reg:SI 135 [ D.5510 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 143 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfp.h:231 (set (reg:SI 146)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5510 ]) 0))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 12 11 13 3 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 9)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/vfp/vfp.h:232 (set (reg:SI 136 [ D.5509 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 15 14 16 4 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5509 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 17 4 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 5 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 138 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 19 18 20 5 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 5 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 20 19 21)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [50.0%] 
(code_label 21 20 22 6 3 "" [1 uses])

(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 6 arch/arm/vfp/vfp.h:234 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ D.5509 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 24 23 25 6 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 25 24 26 6 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 26 25 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 138 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 28 27 29 7 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 7 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 29 28 30)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 30 29 31 8 5 "" [1 uses])

(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 8 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 138 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 33 32 34 8 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 8 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 34 33 35)

;; Start of basic block ( 3) -> 9
;; Pred edge  3 [72.0%] 
(code_label 35 34 36 9 2 "" [1 uses])

(note 36 35 37 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 9 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5510 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 38 37 39 9 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 39 38 40 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 10 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 138 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 41 40 42 10 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 10 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 42 41 43)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 43 42 44 11 6 "" [1 uses])

(note 44 43 45 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 11 arch/arm/vfp/vfp.h:239 (set (reg:SI 148)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 46 45 47 11 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 48 11 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 48 47 49 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 12 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 138 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 50 49 51 12 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 51 50 52)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 52 51 53 13 7 "" [1 uses])

(note 53 52 54 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 13 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 138 [ tn ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 5 8 7 10 13 12) -> 14
;; Pred edge  5 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 55 54 56 14 4 "" [5 uses])

(note 56 55 57 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 14 arch/arm/vfp/vfpsingle.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ vsm ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 59 14 arch/arm/vfp/vfpsingle.c:223 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 14 -> ( 16 15)

;; Succ edge  16 [85.0%] 
;; Succ edge  15 [15.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [15.0%]  (fallthru)
(note 59 58 60 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 15 arch/arm/vfp/vfpsingle.c:219 (set (reg/v:SI 137 [ tm ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 61 60 62 15 arch/arm/vfp/vfpsingle.c:219 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 15 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 62 61 63)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [85.0%] 
(code_label 63 62 64 16 8 "" [1 uses])

(note 64 63 65 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 16 arch/arm/vfp/vfp.h:231 (set (reg:SI 133 [ D.5516 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 144 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 66 65 67 16 arch/arm/vfp/vfp.h:231 (set (reg:SI 149)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5516 ]) 0))) -1 (nil))

(insn 67 66 68 16 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 68 67 69 16 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 16 -> ( 17 22)

;; Succ edge  17 [28.0%]  (fallthru)
;; Succ edge  22 [72.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [28.0%]  (fallthru)
(note 69 68 70 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 17 arch/arm/vfp/vfp.h:232 (set (reg:SI 134 [ D.5515 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 71 70 72 17 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5515 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 73 17 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 73 72 74 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 18 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 75 74 76 18 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 18 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 76 75 77)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [50.0%] 
(code_label 77 76 78 19 11 "" [1 uses])

(note 78 77 79 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 19 arch/arm/vfp/vfp.h:234 (set (reg:SI 150)
        (and:SI (reg:SI 134 [ D.5515 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 80 79 81 19 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 82 19 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 21 20)

;; Succ edge  21 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 82 81 83 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 20 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 84 83 85 20 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 20 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 85 84 86)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 86 85 87 21 12 "" [1 uses])

(note 87 86 88 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 21 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 89 88 90 21 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 21 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 90 89 91)

;; Start of basic block ( 16) -> 22
;; Pred edge  16 [72.0%] 
(code_label 91 90 92 22 10 "" [1 uses])

(note 92 91 93 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 22 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5516 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 94 93 95 22 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 24 23)

;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 95 94 96 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 23 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 97 96 98 23 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 23 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 98 97 99)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [50.0%] 
(code_label 99 98 100 24 13 "" [1 uses])

(note 100 99 101 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 24 arch/arm/vfp/vfp.h:239 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 102 101 103 24 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 104 24 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 26 25)

;; Succ edge  26 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 104 103 105 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 25 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 106 105 107 25 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 107 106 108)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [50.0%] 
(code_label 108 107 109 26 14 "" [1 uses])

(note 109 108 110 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 26 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 15 21 18 25 26 23 20) -> 27
;; Pred edge  15 [100.0%] 
;; Pred edge  21 [100.0%] 
;; Pred edge  18 [100.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
;; Pred edge  20 [100.0%] 
(code_label 111 110 112 27 9 "" [6 uses])

(note 112 111 113 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 27 arch/arm/vfp/vfpsingle.c:226 (set (reg:SI 152)
        (and:SI (reg/v:SI 145 [ fpscr ])
            (const_int 33554432 [0x2000000]))) -1 (nil))

(insn 114 113 115 27 arch/arm/vfp/vfpsingle.c:226 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 115 114 116 27 arch/arm/vfp/vfpsingle.c:226 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 29)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 116 115 117 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 28 arch/arm/vfp/vfpsingle.c:230 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 118 117 119 28 arch/arm/vfp/vfpsingle.c:230 (set (reg/v/f:SI 139 [ nan ])
        (reg/f:SI 153)) -1 (nil))

(jump_insn 119 118 120 28 arch/arm/vfp/vfpsingle.c:230 (set (pc)
        (label_ref 149)) -1 (nil))
;; End of basic block 28 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 120 119 121)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [50.0%] 
(code_label 121 120 122 29 15 "" [1 uses])

(note 122 121 123 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 29 arch/arm/vfp/vfpsingle.c:237 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(jump_insn 124 123 125 29 arch/arm/vfp/vfpsingle.c:237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 29 -> ( 32 30)

;; Succ edge  32 [28.0%] 
;; Succ edge  30 [72.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [72.0%]  (fallthru)
(note 125 124 126 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 127 126 128 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 128 127 129 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:QI 154)
        (subreg:QI (reg:SI 155) 0)) -1 (nil))

(insn 129 128 130 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 130 129 131 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 157)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 131 130 132 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:QI 156)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 132 131 133 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 154) 0)
            (subreg:SI (reg:QI 156) 0))) -1 (nil))

(insn 133 132 134 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 134 133 135 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 135 134 136 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 136 135 137 30 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 137 136 138 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 31 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 144 [ vsm ])) -1 (nil))

(jump_insn 139 138 140 31 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (pc)
        (label_ref 144)) -1 (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 140 139 141)

;; Start of basic block ( 30 29) -> 32
;; Pred edge  30 [50.0%] 
;; Pred edge  29 [28.0%] 
(code_label 141 140 142 32 17 "" [2 uses])

(note 142 141 143 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 32 arch/arm/vfp/vfpsingle.c:238 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 143 [ vsn ])) -1 (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 33
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 144 143 145 33 18 "" [1 uses])

(note 145 144 146 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 33 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 147 146 148 33 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 162)
        (ior:SI (reg:SI 161)
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 148 147 149 33 arch/arm/vfp/vfpsingle.c:244 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 162)) -1 (nil))
;; End of basic block 33 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 28 33) -> 34
;; Pred edge  28 [100.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 149 148 150 34 16 "" [1 uses])

(note 150 149 151 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 152 34 arch/arm/vfp/vfpsingle.c:247 (set (reg:SI 163)
        (reg/v/f:SI 142 [ vsd ])) -1 (nil))

(insn 152 151 153 34 arch/arm/vfp/vfpsingle.c:247 (set (reg:SI 164)
        (reg/v/f:SI 139 [ nan ])) -1 (nil))

(insn 153 152 154 34 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 164) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 164)
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) -1 (nil))

(insn 154 153 155 34 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (mem/s:SI (reg:SI 163) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 163)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

(insn 155 154 156 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 156 155 157 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 166)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 157 156 158 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:QI 165)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 158 157 159 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 159 158 160 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 168)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 160 159 161 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:QI 167)
        (subreg:QI (reg:SI 168) 0)) -1 (nil))

(insn 161 160 162 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 169)
        (ior:SI (subreg:SI (reg:QI 165) 0)
            (subreg:SI (reg:QI 167) 0))) -1 (nil))

(insn 162 161 163 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:QI 170)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 163 162 164 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 171)
        (zero_extend:SI (reg:QI 170))) -1 (nil))

(insn 164 163 165 34 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 165 164 166 34 arch/arm/vfp/vfpsingle.c:252 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
        (nil)))
;; End of basic block 34 -> ( 36 35)

;; Succ edge  36 [33.0%] 
;; Succ edge  35 [67.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [67.0%]  (fallthru)
(note 166 165 167 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 167 166 168 35 arch/arm/vfp/vfpsingle.c:252 discrim 2 (set (reg:SI 140 [ D.4192 ])
        (const_int 256 [0x100])) -1 (nil))

(jump_insn 168 167 169 35 arch/arm/vfp/vfpsingle.c:252 discrim 2 (set (pc)
        (label_ref 173)) -1 (nil))
;; End of basic block 35 -> ( 37)

;; Succ edge  37 [100.0%] 

(barrier 169 168 170)

;; Start of basic block ( 34) -> 36
;; Pred edge  34 [33.0%] 
(code_label 170 169 171 36 19 "" [1 uses])

(note 171 170 172 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 36 arch/arm/vfp/vfpsingle.c:252 discrim 1 (set (reg:SI 140 [ D.4192 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 36 -> ( 37)

;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 36 35) -> 37
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%] 
(code_label 173 172 174 37 20 "" [1 uses])

(note 174 173 175 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 37 arch/arm/vfp/vfpsingle.c:253 (set (reg:SI 141 [ <result> ])
        (reg:SI 140 [ D.4192 ])) -1 (nil))

(jump_insn 176 175 177 37 arch/arm/vfp/vfpsingle.c:253 (set (pc)
        (label_ref 178)) -1 (nil))
;; End of basic block 37 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 177 176 186)

;; Start of basic block () -> 38
(note 186 177 180 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 180 186 181 38 arch/arm/vfp/vfpsingle.c:253 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 181 180 182 38 arch/arm/vfp/vfpsingle.c:253 (clobber (reg:SI 141 [ <result> ])) -1 (nil))

(jump_insn 182 181 183 38 arch/arm/vfp/vfpsingle.c:253 (set (pc)
        (label_ref 184)) -1 (nil))
;; End of basic block 38 -> ( 40)

;; Succ edge  40 [100.0%] 

(barrier 183 182 178)

;; Start of basic block ( 37) -> 39
;; Pred edge  37 [100.0%] 
(code_label 178 183 187 39 1 "" [1 uses])

(note 187 178 179 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 179 187 184 39 arch/arm/vfp/vfpsingle.c:253 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) -1 (nil))
;; End of basic block 39 -> ( 40)

;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; Pred edge  38 [100.0%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 184 179 188 40 21 "" [1 uses])

(note 188 184 185 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 185 188 0 40 arch/arm/vfp/vfpsingle.c:253 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 40 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_multiply (vfp_single_multiply)[0:174]


;; Generating RTL for gimple basic block 2

;; if (vsn->exponent < vsm->exponent)

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 144)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 145)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (reg:SI 145))) -1 (nil))

(jump_insn 12 11 0 arch/arm/vfp/vfpsingle.c:845 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; vsn.241 = vsn;

(insn 14 13 0 arch/arm/vfp/vfpsingle.c:845 (set (reg/v/f:SI 133 [ vsn.241 ])
        (reg/v/f:SI 141 [ vsn ])) -1 (nil))

;; vsn = vsm;

(insn 15 14 0 arch/arm/vfp/vfpsingle.c:847 (set (reg/v/f:SI 141 [ vsn ])
        (reg/v/f:SI 142 [ vsm ])) -1 (nil))

;; vsm = vsn.241;

(insn 16 15 0 arch/arm/vfp/vfpsingle.c:848 (set (reg/v/f:SI 142 [ vsm ])
        (reg/v/f:SI 133 [ vsn.241 ])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 17 16 18 26 "" [0 uses])

(note 18 17 0 NOTE_INSN_BASIC_BLOCK)

;; vsd->sign = [bit_xor_expr] vsm->sign ^ vsn->sign;

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 147)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpsingle.c:852 (set (reg:HI 146)
        (subreg:HI (reg:SI 147) 0)) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 149)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 141 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfpsingle.c:852 (set (reg:HI 148)
        (subreg:HI (reg:SI 149) 0)) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 150)
        (xor:SI (subreg:SI (reg:HI 146) 0)
            (subreg:SI (reg:HI 148) 0))) -1 (nil))

(insn 24 23 0 arch/arm/vfp/vfpsingle.c:852 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 150) 0)) -1 (nil))

;; temp.232 = vsn->exponent;

(insn 25 24 0 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 136 [ temp.232 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

;; if (temp.232 == 255)

(insn 26 25 27 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 151)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ temp.232 ]) 0))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfpsingle.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 28 27 0 arch/arm/vfp/vfpsingle.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (vsn->significand != 0)

(insn 30 29 31 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 152)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 32 31 0 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2071 [0x817])
        (nil)))

;; Generating RTL for gimple basic block 6

;; temp.233 = vsm->exponent;

(insn 34 33 0 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 135 [ temp.233 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

;; if (temp.233 == 255)

(insn 35 34 36 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ temp.233 ]) 0))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 37 36 0 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 7

;; if (vsm->significand != 0)

(insn 39 38 40 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 8

;; 

(code_label 42 41 43 28 "" [0 uses])

(note 43 42 0 NOTE_INSN_BASIC_BLOCK)

;; D.4941 = vfp_propagate_nan (vsd, vsn, vsm, fpscr); [tail call]

(insn 44 43 45 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ vsd ])) -1 (nil))

(insn 45 44 46 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ vsn ])) -1 (nil))

(insn 46 45 47 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 2 r2)
        (reg/v/f:SI 142 [ vsm ])) -1 (nil))

(insn 47 46 48 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 3 r3)
        (reg/v:SI 143 [ fpscr ])) -1 (nil))

(call_insn/j 48 47 49 8 arch/arm/vfp/vfpsingle.c:859 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 49 48 0)

;; Generating RTL for gimple basic block 9

;; 

(code_label 51 49 52 29 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; if ((u32) temp.233 | vsm->significand == 0)

(insn 53 52 54 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 155)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ temp.233 ]) 0))) -1 (nil))

(insn 54 53 55 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 55 54 56 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 156)
        (ior:SI (reg:SI 155)
            (reg:SI 157))) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfpsingle.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 57 56 0 arch/arm/vfp/vfpsingle.c:860 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; *vsd = vfp_single_default_qnan;

(insn 59 58 60 arch/arm/vfp/vfpsingle.c:861 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 arch/arm/vfp/vfpsingle.c:861 (set (reg:SI 159)
        (reg/v/f:SI 140 [ vsd ])) -1 (nil))

(insn 61 60 62 arch/arm/vfp/vfpsingle.c:861 (set (reg:SI 160)
        (reg/f:SI 158)) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 160) [0 vfp_single_default_qnan+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 160)
                        (const_int 4 [0x4])) [0 vfp_single_default_qnan+4 S4 A32]))
        ]) -1 (nil))

(insn 63 62 0 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (mem/s:SI (reg:SI 159) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 159)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

;; D.4941 = 1;

(insn 64 63 0 arch/arm/vfp/vfpsingle.c:862 (set (reg:SI 138 [ D.4941 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 67 66 68 30 "" [0 uses])

(note 68 67 0 NOTE_INSN_BASIC_BLOCK)

;; vsd->exponent = 255;

(insn 69 68 70 arch/arm/vfp/vfpsingle.c:864 (set (reg:SI 162)
        (const_int 255 [0xff])) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfpsingle.c:864 (set (reg:HI 161)
        (subreg:HI (reg:SI 162) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 71 70 0 arch/arm/vfp/vfpsingle.c:864 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 161)) -1 (nil))

;; vsd->significand = 0;

(insn 72 71 73 arch/arm/vfp/vfpsingle.c:865 (set (reg:SI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 0 arch/arm/vfp/vfpsingle.c:865 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 163)) -1 (nil))

;; D.4941 = 0;

(insn 74 73 0 arch/arm/vfp/vfpsingle.c:866 (set (reg:SI 138 [ D.4941 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 77 76 78 27 "" [0 uses])

(note 78 77 0 NOTE_INSN_BASIC_BLOCK)

;; temp.235 = vsm->exponent;

(insn 79 78 0 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 134 [ temp.235 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

;; if ((u32) temp.235 | vsm->significand == 0)

(insn 80 79 81 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ temp.235 ]) 0))) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 166)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 165)
        (ior:SI (reg:SI 164)
            (reg:SI 166))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfpsingle.c:873 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 84 83 0 arch/arm/vfp/vfpsingle.c:873 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 13

;; vsd->exponent = 0;

(insn 86 85 87 arch/arm/vfp/vfpsingle.c:874 (set (reg:SI 168)
        (const_int 0 [0x0])) -1 (nil))

(insn 87 86 88 arch/arm/vfp/vfpsingle.c:874 (set (reg:HI 167)
        (subreg:HI (reg:SI 168) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 88 87 0 arch/arm/vfp/vfpsingle.c:874 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 167)) -1 (nil))

;; vsd->significand = 0;

(insn 89 88 90 arch/arm/vfp/vfpsingle.c:875 (set (reg:SI 169)
        (const_int 0 [0x0])) -1 (nil))

(insn 90 89 0 arch/arm/vfp/vfpsingle.c:875 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 169)) -1 (nil))

;; D.4941 = 0;

(insn 91 90 0 arch/arm/vfp/vfpsingle.c:876 (set (reg:SI 138 [ D.4941 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 94 93 95 32 "" [0 uses])

(note 95 94 0 NOTE_INSN_BASIC_BLOCK)

;; vsd->exponent = (s16) (s16) (((short unsigned int) temp.232 + (short unsigned int) temp.235) + 65411);

(insn 96 95 97 arch/arm/vfp/vfpsingle.c:884 (set (reg:HI 170)
        (subreg/u:HI (reg:SI 136 [ temp.232 ]) 0)) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfpsingle.c:884 (set (reg:HI 171)
        (subreg/u:HI (reg:SI 134 [ temp.235 ]) 0)) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 172)
        (plus:SI (subreg:SI (reg:HI 170) 0)
            (subreg:SI (reg:HI 171) 0))) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfpsingle.c:884 (set (reg:HI 173)
        (subreg:HI (reg:SI 172) 0)) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 174)
        (plus:SI (subreg:SI (reg:HI 173) 0)
            (const_int -125 [0xffffffffffffff83]))) -1 (nil))

(insn 101 100 0 arch/arm/vfp/vfpsingle.c:884 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) -1 (nil))

;; __asm__("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1" : "=r" v : "r" (long long unsigned int) vsm->significand * (long long unsigned int) vsn->significand : "cc");

(insn 102 101 103 arch/arm/vfp/vfp.h:38 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 103 102 104 arch/arm/vfp/vfp.h:38 (set (reg:SI 177)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 104 103 105 arch/arm/vfp/vfp.h:38 (set (reg:DI 175)
        (mult:DI (zero_extend:DI (reg:SI 176))
            (zero_extend:DI (reg:SI 177)))) -1 (nil))

(insn 105 104 0 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 137 [ v ])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 175)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; vsd->significand = v;

(insn 106 105 0 arch/arm/vfp/vfpsingle.c:885 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 137 [ v ])) -1 (nil))

;; D.4941 = 0;

(insn 107 106 0 arch/arm/vfp/vfpsingle.c:888 (set (reg:SI 138 [ D.4941 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 108 107 109 31 "" [0 uses])

(note 109 108 0 NOTE_INSN_BASIC_BLOCK)

;; return D.4941;

(insn 110 109 111 arch/arm/vfp/vfpsingle.c:889 (set (reg:SI 139 [ <result> ])
        (reg:SI 138 [ D.4941 ])) -1 (nil))

(jump_insn 111 110 112 arch/arm/vfp/vfpsingle.c:889 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 112 111 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 140 [ vsd ])
        (reg:SI 0 r0 [ vsd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 141 [ vsn ])
        (reg:SI 1 r1 [ vsn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 142 [ vsm ])
        (reg:SI 2 r2 [ vsm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v:SI 143 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 144)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 145)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (reg:SI 145))) -1 (nil))

(jump_insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:845 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/vfp/vfpsingle.c:845 (set (reg/v/f:SI 133 [ vsn.241 ])
        (reg/v/f:SI 141 [ vsn ])) -1 (nil))

(insn 15 14 16 4 arch/arm/vfp/vfpsingle.c:847 (set (reg/v/f:SI 141 [ vsn ])
        (reg/v/f:SI 142 [ vsm ])) -1 (nil))

(insn 16 15 17 4 arch/arm/vfp/vfpsingle.c:848 (set (reg/v/f:SI 142 [ vsm ])
        (reg/v/f:SI 133 [ vsn.241 ])) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 17 16 18 5 26 "" [1 uses])

(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 5 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 147)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 20 19 21 5 arch/arm/vfp/vfpsingle.c:852 (set (reg:HI 146)
        (subreg:HI (reg:SI 147) 0)) -1 (nil))

(insn 21 20 22 5 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 149)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 141 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 22 21 23 5 arch/arm/vfp/vfpsingle.c:852 (set (reg:HI 148)
        (subreg:HI (reg:SI 149) 0)) -1 (nil))

(insn 23 22 24 5 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 150)
        (xor:SI (subreg:SI (reg:HI 146) 0)
            (subreg:SI (reg:HI 148) 0))) -1 (nil))

(insn 24 23 25 5 arch/arm/vfp/vfpsingle.c:852 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 150) 0)) -1 (nil))

(insn 25 24 26 5 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 136 [ temp.232 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 151)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ temp.232 ]) 0))) -1 (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpsingle.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 28 27 29 5 arch/arm/vfp/vfpsingle.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 13)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 152)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 31 30 32 6 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 32 31 33 6 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2071 [0x817])
        (nil)))
;; End of basic block 6 -> ( 9 7)

;; Succ edge  9 [20.7%] 
;; Succ edge  7 [79.3%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [79.3%]  (fallthru)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 135 [ temp.233 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 35 34 36 7 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ temp.233 ]) 0))) -1 (nil))

(insn 36 35 37 7 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 37 36 38 7 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 10)

;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [28.0%]  (fallthru)
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 40 39 41 8 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 8 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [39.0%]  (fallthru)
;; Succ edge  10 [61.0%] 

;; Start of basic block ( 6 8) -> 9
;; Pred edge  6 [20.7%] 
;; Pred edge  8 [39.0%]  (fallthru)
(code_label 42 41 43 9 28 "" [1 uses])

(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 9 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ vsd ])) -1 (nil))

(insn 45 44 46 9 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ vsn ])) -1 (nil))

(insn 46 45 47 9 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 2 r2)
        (reg/v/f:SI 142 [ vsm ])) -1 (nil))

(insn 47 46 48 9 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 3 r3)
        (reg/v:SI 143 [ fpscr ])) -1 (nil))

(call_insn/j 48 47 49 9 arch/arm/vfp/vfpsingle.c:859 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 49 48 51)

;; Start of basic block ( 7 8) -> 10
;; Pred edge  7 [72.0%] 
;; Pred edge  8 [61.0%] 
(code_label 51 49 52 10 29 "" [2 uses])

(note 52 51 53 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 10 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 155)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ temp.233 ]) 0))) -1 (nil))

(insn 54 53 55 10 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 55 54 56 10 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 156)
        (ior:SI (reg:SI 155)
            (reg:SI 157))) -1 (nil))

(insn 56 55 57 10 arch/arm/vfp/vfpsingle.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 57 56 58 10 arch/arm/vfp/vfpsingle.c:860 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 58 57 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 11 arch/arm/vfp/vfpsingle.c:861 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 60 59 61 11 arch/arm/vfp/vfpsingle.c:861 (set (reg:SI 159)
        (reg/v/f:SI 140 [ vsd ])) -1 (nil))

(insn 61 60 62 11 arch/arm/vfp/vfpsingle.c:861 (set (reg:SI 160)
        (reg/f:SI 158)) -1 (nil))

(insn 62 61 63 11 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 160) [0 vfp_single_default_qnan+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 160)
                        (const_int 4 [0x4])) [0 vfp_single_default_qnan+4 S4 A32]))
        ]) -1 (nil))

(insn 63 62 64 11 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (mem/s:SI (reg:SI 159) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 159)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

(insn 64 63 65 11 arch/arm/vfp/vfpsingle.c:862 (set (reg:SI 138 [ D.4941 ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 65 64 66 11 arch/arm/vfp/vfpsingle.c:862 (set (pc)
        (label_ref 108)) -1 (nil))
;; End of basic block 11 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 66 65 67)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 67 66 68 12 30 "" [1 uses])

(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 12 arch/arm/vfp/vfpsingle.c:864 (set (reg:SI 162)
        (const_int 255 [0xff])) -1 (nil))

(insn 70 69 71 12 arch/arm/vfp/vfpsingle.c:864 (set (reg:HI 161)
        (subreg:HI (reg:SI 162) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 71 70 72 12 arch/arm/vfp/vfpsingle.c:864 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 161)) -1 (nil))

(insn 72 71 73 12 arch/arm/vfp/vfpsingle.c:865 (set (reg:SI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 74 12 arch/arm/vfp/vfpsingle.c:865 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 163)) -1 (nil))

(insn 74 73 75 12 arch/arm/vfp/vfpsingle.c:866 (set (reg:SI 138 [ D.4941 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 75 74 76 12 arch/arm/vfp/vfpsingle.c:866 (set (pc)
        (label_ref 108)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 76 75 77)

;; Start of basic block ( 5) -> 13
;; Pred edge  5 [72.0%] 
(code_label 77 76 78 13 27 "" [1 uses])

(note 78 77 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 13 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 134 [ temp.235 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 80 79 81 13 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ temp.235 ]) 0))) -1 (nil))

(insn 81 80 82 13 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 166)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 82 81 83 13 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 165)
        (ior:SI (reg:SI 164)
            (reg:SI 166))) -1 (nil))

(insn 83 82 84 13 arch/arm/vfp/vfpsingle.c:873 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 84 83 85 13 arch/arm/vfp/vfpsingle.c:873 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 13 -> ( 14 15)

;; Succ edge  14 [39.0%]  (fallthru)
;; Succ edge  15 [61.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [39.0%]  (fallthru)
(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/vfp/vfpsingle.c:874 (set (reg:SI 168)
        (const_int 0 [0x0])) -1 (nil))

(insn 87 86 88 14 arch/arm/vfp/vfpsingle.c:874 (set (reg:HI 167)
        (subreg:HI (reg:SI 168) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 88 87 89 14 arch/arm/vfp/vfpsingle.c:874 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 167)) -1 (nil))

(insn 89 88 90 14 arch/arm/vfp/vfpsingle.c:875 (set (reg:SI 169)
        (const_int 0 [0x0])) -1 (nil))

(insn 90 89 91 14 arch/arm/vfp/vfpsingle.c:875 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 169)) -1 (nil))

(insn 91 90 92 14 arch/arm/vfp/vfpsingle.c:876 (set (reg:SI 138 [ D.4941 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 92 91 93 14 arch/arm/vfp/vfpsingle.c:876 (set (pc)
        (label_ref 108)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 93 92 94)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [61.0%] 
(code_label 94 93 95 15 32 "" [1 uses])

(note 95 94 96 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 15 arch/arm/vfp/vfpsingle.c:884 (set (reg:HI 170)
        (subreg/u:HI (reg:SI 136 [ temp.232 ]) 0)) -1 (nil))

(insn 97 96 98 15 arch/arm/vfp/vfpsingle.c:884 (set (reg:HI 171)
        (subreg/u:HI (reg:SI 134 [ temp.235 ]) 0)) -1 (nil))

(insn 98 97 99 15 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 172)
        (plus:SI (subreg:SI (reg:HI 170) 0)
            (subreg:SI (reg:HI 171) 0))) -1 (nil))

(insn 99 98 100 15 arch/arm/vfp/vfpsingle.c:884 (set (reg:HI 173)
        (subreg:HI (reg:SI 172) 0)) -1 (nil))

(insn 100 99 101 15 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 174)
        (plus:SI (subreg:SI (reg:HI 173) 0)
            (const_int -125 [0xffffffffffffff83]))) -1 (nil))

(insn 101 100 102 15 arch/arm/vfp/vfpsingle.c:884 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) -1 (nil))

(insn 102 101 103 15 arch/arm/vfp/vfp.h:38 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 103 102 104 15 arch/arm/vfp/vfp.h:38 (set (reg:SI 177)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 104 103 105 15 arch/arm/vfp/vfp.h:38 (set (reg:DI 175)
        (mult:DI (zero_extend:DI (reg:SI 176))
            (zero_extend:DI (reg:SI 177)))) -1 (nil))

(insn 105 104 106 15 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 137 [ v ])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 175)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 106 105 107 15 arch/arm/vfp/vfpsingle.c:885 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 137 [ v ])) -1 (nil))

(insn 107 106 108 15 arch/arm/vfp/vfpsingle.c:888 (set (reg:SI 138 [ D.4941 ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 11 12 14) -> 16
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  14 [100.0%] 
(code_label 108 107 109 16 31 "" [3 uses])

(note 109 108 110 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 16 arch/arm/vfp/vfpsingle.c:889 (set (reg:SI 139 [ <result> ])
        (reg:SI 138 [ D.4941 ])) -1 (nil))

(jump_insn 111 110 112 16 arch/arm/vfp/vfpsingle.c:889 (set (pc)
        (label_ref 113)) -1 (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 112 111 121)

;; Start of basic block () -> 17
(note 121 112 115 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 115 121 116 17 arch/arm/vfp/vfpsingle.c:889 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 116 115 117 17 arch/arm/vfp/vfpsingle.c:889 (clobber (reg:SI 139 [ <result> ])) -1 (nil))

(jump_insn 117 116 118 17 arch/arm/vfp/vfpsingle.c:889 (set (pc)
        (label_ref 119)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 118 117 113)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [100.0%] 
(code_label 113 118 122 18 25 "" [1 uses])

(note 122 113 114 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 114 122 119 18 arch/arm/vfp/vfpsingle.c:889 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <result> ])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 119 114 123 19 33 "" [1 uses])

(note 123 119 120 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 120 123 0 19 arch/arm/vfp/vfpsingle.c:889 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 19 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_cpdo (vfp_single_cpdo)[0:185]


;; Generating RTL for gimple basic block 2

;; op = inst & 11534400;

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:1172 (set (reg:SI 156)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 10 9 0 arch/arm/vfp/vfpsingle.c:1172 (set (reg/v:SI 146 [ op ])
        (and:SI (reg/v:SI 154 [ inst ])
            (reg:SI 156))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 154 [ inst ])
            (const_int 11534400 [0xb00040]))
        (nil)))

;; sn = (inst & 128) >> 7 | (inst & 983040) >> 15;

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 157)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 158)
        (lshiftrt:SI (reg:SI 157)
            (const_int 7 [0x7]))) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 159)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 983040 [0xf0000]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 160)
        (lshiftrt:SI (reg:SI 159)
            (const_int 15 [0xf]))) -1 (nil))

(insn 15 14 0 arch/arm/vfp/vfpsingle.c:1175 (set (reg/v:SI 143 [ sn ])
        (ior:SI (reg:SI 158)
            (reg:SI 160))) -1 (nil))

;; if (fpscr & 3145728 == 3145728)

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:1180 (set (reg:SI 161)
        (and:SI (reg/v:SI 155 [ fpscr ])
            (const_int 3145728 [0x300000]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfpsingle.c:1180 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 3145728 [0x300000]))) -1 (nil))

(jump_insn 18 17 0 arch/arm/vfp/vfpsingle.c:1180 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 3

;; vecstride = 1;

(insn 20 19 0 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (set (reg/v:SI 139 [ vecstride ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 23 22 24 37 "" [0 uses])

(note 24 23 0 NOTE_INSN_BASIC_BLOCK)

;; vecstride = 2;

(insn 25 24 0 arch/arm/vfp/vfpsingle.c:1180 discrim 1 (set (reg/v:SI 139 [ vecstride ])
        (const_int 2 [0x2])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 26 25 27 38 "" [0 uses])

(note 27 26 0 NOTE_INSN_BASIC_BLOCK)

;; if (op == 11534400)

(insn 28 27 29 arch/arm/vfp/vfpsingle.c:1182 (set (reg:SI 162)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfpsingle.c:1182 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ op ])
            (reg:SI 162))) -1 (nil))

(jump_insn 30 29 0 arch/arm/vfp/vfpsingle.c:1182 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 6

;; fop = &fops_ext + sn * 8;

(insn 32 31 33 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg:SI 164)
        (plus:SI (reg/f:SI 163)
            (const_int 8 [0x8]))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg:SI 165)
        (ashift:SI (reg/v:SI 143 [ sn ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 35 34 0 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/v/f:SI 138 [ fop ])
        (plus:SI (reg:SI 164)
            (reg:SI 165))) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 38 37 39 39 "" [0 uses])

(note 39 38 0 NOTE_INSN_BASIC_BLOCK)

;; fop = &fops + ((op & 64) >> 4 | (op & 11534336) >> 20) * 8;

(insn 40 39 41 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 167)
        (plus:SI (reg/f:SI 166)
            (const_int 264 [0x108]))) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 168)
        (and:SI (reg/v:SI 146 [ op ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 169)
        (lshiftrt:SI (reg:SI 168)
            (const_int 4 [0x4]))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 170)
        (and:SI (reg/v:SI 146 [ op ])
            (const_int 11534336 [0xb00000]))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 20 [0x14]))) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 172)
        (ior:SI (reg:SI 169)
            (reg:SI 171))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 173)
        (ashift:SI (reg:SI 172)
            (const_int 3 [0x3]))) -1 (nil))

(insn 48 47 0 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/v/f:SI 138 [ fop ])
        (plus:SI (reg:SI 167)
            (reg:SI 173))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 49 48 50 40 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; D.5411 = fop->flags;

(insn 51 50 0 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 152 [ D.5411 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ fop ])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) -1 (nil))

;; if (D.5411 & 2 != 0)

(insn 52 51 53 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 174)
        (and:SI (reg:SI 152 [ D.5411 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 53 52 54 arch/arm/vfp/vfpsingle.c:1190 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 0 arch/arm/vfp/vfpsingle.c:1190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; dest = (inst & 4194304) >> 18 | (inst & 61440) >> 12;

(insn 56 55 57 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 175)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 175)
            (const_int 18 [0x12]))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 177)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 59 58 60 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 178)
        (lshiftrt:SI (reg:SI 177)
            (const_int 12 [0xc]))) -1 (nil))

(insn 60 59 0 arch/arm/vfp/vfpsingle.c:1191 (set (reg/v:SI 144 [ dest ])
        (ior:SI (reg:SI 176)
            (reg:SI 178))) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 63 62 64 41 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; dest = (inst & 4194304) >> 22 | (inst & 61440) >> 11;

(insn 65 64 66 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 179)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 180)
        (lshiftrt:SI (reg:SI 179)
            (const_int 22 [0x16]))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 181)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 181)
            (const_int 11 [0xb]))) -1 (nil))

(insn 69 68 0 arch/arm/vfp/vfpsingle.c:1193 (set (reg/v:SI 144 [ dest ])
        (ior:SI (reg:SI 180)
            (reg:SI 182))) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 70 69 71 42 "" [0 uses])

(note 71 70 0 NOTE_INSN_BASIC_BLOCK)

;; if ((int) D.5411 & 1 != 0)

(insn 72 71 73 arch/arm/vfp/vfpsingle.c:1199 (set (reg:SI 183)
        (and:SI (reg:SI 152 [ D.5411 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfpsingle.c:1199 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 74 73 0 arch/arm/vfp/vfpsingle.c:1199 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; if (dest & 24 == 0)

(insn 76 75 77 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (reg:SI 184)
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 78 77 0 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; veclen = fpscr & 458752;

(insn 80 79 0 arch/arm/vfp/vfpsingle.c:1202 (set (reg/v:SI 140 [ veclen ])
        (and:SI (reg/v:SI 155 [ fpscr ])
            (const_int 458752 [0x70000]))) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 83 82 84 43 "" [0 uses])

(note 84 83 0 NOTE_INSN_BASIC_BLOCK)

;; veclen = 0;

(insn 85 84 0 arch/arm/vfp/vfpsingle.c:1200 (set (reg/v:SI 140 [ veclen ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 86 85 87 44 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; if (fop->fn == 0B)

(insn 88 87 89 arch/arm/vfp/vfpsingle.c:1207 (set (reg:SI 185)
        (mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 89 88 90 arch/arm/vfp/vfpsingle.c:1207 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 90 89 0 arch/arm/vfp/vfpsingle.c:1207 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))

;; Generating RTL for gimple basic block 16

;; exceptions = 4294967295;

(insn 92 91 0 arch/arm/vfp/vfpsingle.c:1243 (set (reg/v:SI 145 [ exceptions ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 95 94 96 45 "" [0 uses])

(note 96 95 0 NOTE_INSN_BASIC_BLOCK)

;; sm = (inst & 32) >> 5 | (inst & 15) << 1;

(insn 97 96 98 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 186)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 187)
        (lshiftrt:SI (reg:SI 186)
            (const_int 5 [0x5]))) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 188)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 189)
        (ashift:SI (reg:SI 188)
            (const_int 1 [0x1]))) -1 (nil))

(insn 101 100 0 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 142 [ sm ])
        (ior:SI (reg:SI 187)
            (reg:SI 189))) -1 (nil))

;; vecitr = 0;

(insn 102 101 0 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 141 [ vecitr ])
        (const_int 0 [0x0])) -1 (nil))

;; exceptions = 0;

(insn 103 102 0 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 145 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; m = vfp_get_float (sm);

(insn 105 104 106 arch/arm/vfp/vfpsingle.c:1211 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ sm ])) -1 (nil))

(call_insn 106 105 107 arch/arm/vfp/vfpsingle.c:1211 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 107 106 0 arch/arm/vfp/vfpsingle.c:1211 (set (reg/v:SI 137 [ m ])
        (reg:SI 0 r0)) -1 (nil))

;; except = fop->fn ((int) dest, (int) sn, m, fpscr);

(insn 108 107 109 arch/arm/vfp/vfpsingle.c:1225 (set (reg/f:SI 190)
        (mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 109 108 110 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dest ])) -1 (nil))

(insn 110 109 111 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 1 r1)
        (reg/v:SI 143 [ sn ])) -1 (nil))

(insn 111 110 112 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 112 111 113 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(call_insn 113 112 114 arch/arm/vfp/vfpsingle.c:1225 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 190) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 114 113 0 arch/arm/vfp/vfpsingle.c:1225 (set (reg/v:SI 136 [ except ])
        (reg:SI 0 r0)) -1 (nil))

;; exceptions = exceptions | except;

(insn 115 114 0 arch/arm/vfp/vfpsingle.c:1229 (set (reg/v:SI 145 [ exceptions ])
        (ior:SI (reg/v:SI 145 [ exceptions ])
            (reg/v:SI 136 [ except ]))) -1 (nil))

;; temp.278 = dest & 24;

(insn 116 115 0 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 135 [ temp.278 ])
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 24 [0x18]))) -1 (nil))

;; D.5449 = (dest & 7) + vecstride & 7;

(insn 117 116 118 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 191)
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 118 117 119 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 192)
        (plus:SI (reg:SI 191)
            (reg/v:SI 139 [ vecstride ]))) -1 (nil))

(insn 119 118 0 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 151 [ D.5449 ])
        (and:SI (reg:SI 192)
            (const_int 7 [0x7]))) -1 (nil))

;; dest = D.5449 + temp.278;

(insn 120 119 0 arch/arm/vfp/vfpsingle.c:1235 (set (reg/v:SI 144 [ dest ])
        (plus:SI (reg:SI 151 [ D.5449 ])
            (reg:SI 135 [ temp.278 ]))) -1 (nil))

;; D.5450 = sn & 24;

(insn 121 120 0 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 150 [ D.5450 ])
        (and:SI (reg/v:SI 143 [ sn ])
            (const_int 24 [0x18]))) -1 (nil))

;; D.5453 = (sn & 7) + vecstride & 7;

(insn 122 121 123 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 193)
        (and:SI (reg/v:SI 143 [ sn ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 123 122 124 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 194)
        (plus:SI (reg:SI 193)
            (reg/v:SI 139 [ vecstride ]))) -1 (nil))

(insn 124 123 0 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 149 [ D.5453 ])
        (and:SI (reg:SI 194)
            (const_int 7 [0x7]))) -1 (nil))

;; sn = D.5453 + D.5450;

(insn 125 124 0 arch/arm/vfp/vfpsingle.c:1236 (set (reg/v:SI 143 [ sn ])
        (plus:SI (reg:SI 149 [ D.5453 ])
            (reg:SI 150 [ D.5450 ]))) -1 (nil))

;; D.5454 = sm & 24;

(insn 126 125 0 arch/arm/vfp/vfpsingle.c:1237 (set (reg:SI 148 [ D.5454 ])
        (and:SI (reg/v:SI 142 [ sm ])
            (const_int 24 [0x18]))) -1 (nil))

;; if (D.5454 != 0)

(insn 127 126 128 arch/arm/vfp/vfpsingle.c:1237 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ D.5454 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 128 127 0 arch/arm/vfp/vfpsingle.c:1237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; D.5459 = (sm & 7) + vecstride & 7;

(insn 130 129 131 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 195)
        (and:SI (reg/v:SI 142 [ sm ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 196)
        (plus:SI (reg:SI 195)
            (reg/v:SI 139 [ vecstride ]))) -1 (nil))

(insn 132 131 0 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 147 [ D.5459 ])
        (and:SI (reg:SI 196)
            (const_int 7 [0x7]))) -1 (nil))

;; sm = D.5459 + D.5454;

(insn 133 132 0 arch/arm/vfp/vfpsingle.c:1238 (set (reg/v:SI 142 [ sm ])
        (plus:SI (reg:SI 147 [ D.5459 ])
            (reg:SI 148 [ D.5454 ]))) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 134 133 135 47 "" [0 uses])

(note 135 134 0 NOTE_INSN_BASIC_BLOCK)

;; vecitr = vecitr + 65536;

(insn 136 135 0 arch/arm/vfp/vfpsingle.c:1210 (set (reg/v:SI 141 [ vecitr ])
        (plus:SI (reg/v:SI 141 [ vecitr ])
            (const_int 65536 [0x10000]))) -1 (nil))

;; if (vecitr <= veclen)

(insn 138 136 139 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ vecitr ])
            (reg/v:SI 140 [ veclen ]))) -1 (nil))

(jump_insn 139 138 0 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
        (nil)))

;; Generating RTL for gimple basic block 21

;; 

(code_label 140 139 141 46 "" [0 uses])

(note 141 140 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 142 141 143 arch/arm/vfp/vfpsingle.c:1244 (set (reg:SI 153 [ <result> ])
        (reg/v:SI 145 [ exceptions ])) -1 (nil))

(jump_insn 143 142 144 arch/arm/vfp/vfpsingle.c:1244 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 144 143 0)


;;
;; Full RTL generated for this function:
;;
(note 3 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 3 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/v:SI 154 [ inst ])
        (reg:SI 0 r0 [ inst ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/v:SI 155 [ fpscr ])
        (reg:SI 1 r1 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:1172 (set (reg:SI 156)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:1172 (set (reg/v:SI 146 [ op ])
        (and:SI (reg/v:SI 154 [ inst ])
            (reg:SI 156))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 154 [ inst ])
            (const_int 11534400 [0xb00040]))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 157)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 158)
        (lshiftrt:SI (reg:SI 157)
            (const_int 7 [0x7]))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 159)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 983040 [0xf0000]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 160)
        (lshiftrt:SI (reg:SI 159)
            (const_int 15 [0xf]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:1175 (set (reg/v:SI 143 [ sn ])
        (ior:SI (reg:SI 158)
            (reg:SI 160))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:1180 (set (reg:SI 161)
        (and:SI (reg/v:SI 155 [ fpscr ])
            (const_int 3145728 [0x300000]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:1180 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 3145728 [0x300000]))) -1 (nil))

(jump_insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:1180 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [28.0%] 
;; Succ edge  4 [72.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [72.0%]  (fallthru)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (set (reg/v:SI 139 [ vecstride ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 21 20 22 4 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (set (pc)
        (label_ref 26)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 22 21 23)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [28.0%] 
(code_label 23 22 24 5 37 "" [1 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/vfp/vfpsingle.c:1180 discrim 1 (set (reg/v:SI 139 [ vecstride ])
        (const_int 2 [0x2])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 26 25 27 6 38 "" [1 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 6 arch/arm/vfp/vfpsingle.c:1182 (set (reg:SI 162)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 29 28 30 6 arch/arm/vfp/vfpsingle.c:1182 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ op ])
            (reg:SI 162))) -1 (nil))

(jump_insn 30 29 31 6 arch/arm/vfp/vfpsingle.c:1182 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [28.0%]  (fallthru)
(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 7 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 33 32 34 7 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg:SI 164)
        (plus:SI (reg/f:SI 163)
            (const_int 8 [0x8]))) -1 (nil))

(insn 34 33 35 7 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg:SI 165)
        (ashift:SI (reg/v:SI 143 [ sn ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 35 34 36 7 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/v/f:SI 138 [ fop ])
        (plus:SI (reg:SI 164)
            (reg:SI 165))) -1 (nil))

(jump_insn 36 35 37 7 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (pc)
        (label_ref 49)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 37 36 38)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [72.0%] 
(code_label 38 37 39 8 39 "" [1 uses])

(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 41 40 42 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 167)
        (plus:SI (reg/f:SI 166)
            (const_int 264 [0x108]))) -1 (nil))

(insn 42 41 43 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 168)
        (and:SI (reg/v:SI 146 [ op ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 43 42 44 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 169)
        (lshiftrt:SI (reg:SI 168)
            (const_int 4 [0x4]))) -1 (nil))

(insn 44 43 45 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 170)
        (and:SI (reg/v:SI 146 [ op ])
            (const_int 11534336 [0xb00000]))) -1 (nil))

(insn 45 44 46 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 20 [0x14]))) -1 (nil))

(insn 46 45 47 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 172)
        (ior:SI (reg:SI 169)
            (reg:SI 171))) -1 (nil))

(insn 47 46 48 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 173)
        (ashift:SI (reg:SI 172)
            (const_int 3 [0x3]))) -1 (nil))

(insn 48 47 49 8 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/v/f:SI 138 [ fop ])
        (plus:SI (reg:SI 167)
            (reg:SI 173))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 49 48 50 9 40 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 152 [ D.5411 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ fop ])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) -1 (nil))

(insn 52 51 53 9 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 174)
        (and:SI (reg:SI 152 [ D.5411 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 53 52 54 9 arch/arm/vfp/vfpsingle.c:1190 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 55 9 arch/arm/vfp/vfpsingle.c:1190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 10 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 175)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 57 56 58 10 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 175)
            (const_int 18 [0x12]))) -1 (nil))

(insn 58 57 59 10 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 177)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 59 58 60 10 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 178)
        (lshiftrt:SI (reg:SI 177)
            (const_int 12 [0xc]))) -1 (nil))

(insn 60 59 61 10 arch/arm/vfp/vfpsingle.c:1191 (set (reg/v:SI 144 [ dest ])
        (ior:SI (reg:SI 176)
            (reg:SI 178))) -1 (nil))

(jump_insn 61 60 62 10 arch/arm/vfp/vfpsingle.c:1191 (set (pc)
        (label_ref 70)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 62 61 63)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 63 62 64 11 41 "" [1 uses])

(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 11 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 179)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 66 65 67 11 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 180)
        (lshiftrt:SI (reg:SI 179)
            (const_int 22 [0x16]))) -1 (nil))

(insn 67 66 68 11 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 181)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 68 67 69 11 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 181)
            (const_int 11 [0xb]))) -1 (nil))

(insn 69 68 70 11 arch/arm/vfp/vfpsingle.c:1193 (set (reg/v:SI 144 [ dest ])
        (ior:SI (reg:SI 180)
            (reg:SI 182))) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 70 69 71 12 42 "" [1 uses])

(note 71 70 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 12 arch/arm/vfp/vfpsingle.c:1199 (set (reg:SI 183)
        (and:SI (reg:SI 152 [ D.5411 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 73 72 74 12 arch/arm/vfp/vfpsingle.c:1199 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 74 73 75 12 arch/arm/vfp/vfpsingle.c:1199 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 15 13)

;; Succ edge  15 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 75 74 76 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 13 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (reg:SI 184)
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 77 76 78 13 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 78 77 79 13 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 79 78 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 14 arch/arm/vfp/vfpsingle.c:1202 (set (reg/v:SI 140 [ veclen ])
        (and:SI (reg/v:SI 155 [ fpscr ])
            (const_int 458752 [0x70000]))) -1 (nil))

(jump_insn 81 80 82 14 arch/arm/vfp/vfpsingle.c:1202 (set (pc)
        (label_ref 86)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 82 81 83)

;; Start of basic block ( 13 12) -> 15
;; Pred edge  13 [50.0%] 
;; Pred edge  12 [50.0%] 
(code_label 83 82 84 15 43 "" [2 uses])

(note 84 83 85 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 15 arch/arm/vfp/vfpsingle.c:1200 (set (reg/v:SI 140 [ veclen ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 16
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 86 85 87 16 44 "" [1 uses])

(note 87 86 88 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 16 arch/arm/vfp/vfpsingle.c:1207 (set (reg:SI 185)
        (mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 89 88 90 16 arch/arm/vfp/vfpsingle.c:1207 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 90 89 91 16 arch/arm/vfp/vfpsingle.c:1207 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 95)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 16 -> ( 17 18)

;; Succ edge  17 [10.1%]  (fallthru)
;; Succ edge  18 [89.9%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [10.1%]  (fallthru)
(note 91 90 92 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 17 arch/arm/vfp/vfpsingle.c:1243 (set (reg/v:SI 145 [ exceptions ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 93 92 94 17 arch/arm/vfp/vfpsingle.c:1243 (set (pc)
        (label_ref 140)) -1 (nil))
;; End of basic block 17 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 94 93 95)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [89.9%] 
(code_label 95 94 96 18 45 "" [1 uses])

(note 96 95 97 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 18 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 186)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 98 97 99 18 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 187)
        (lshiftrt:SI (reg:SI 186)
            (const_int 5 [0x5]))) -1 (nil))

(insn 99 98 100 18 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 188)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 100 99 101 18 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 189)
        (ashift:SI (reg:SI 188)
            (const_int 1 [0x1]))) -1 (nil))

(insn 101 100 102 18 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 142 [ sm ])
        (ior:SI (reg:SI 187)
            (reg:SI 189))) -1 (nil))

(insn 102 101 103 18 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 141 [ vecitr ])
        (const_int 0 [0x0])) -1 (nil))

(insn 103 102 137 18 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 145 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 21 18) -> 19
;; Pred edge  21 [90.1%]  (dfs_back)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 137 103 104 19 48 "" [1 uses])

(note 104 137 105 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 19 arch/arm/vfp/vfpsingle.c:1211 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ sm ])) -1 (nil))

(call_insn 106 105 107 19 arch/arm/vfp/vfpsingle.c:1211 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 107 106 108 19 arch/arm/vfp/vfpsingle.c:1211 (set (reg/v:SI 137 [ m ])
        (reg:SI 0 r0)) -1 (nil))

(insn 108 107 109 19 arch/arm/vfp/vfpsingle.c:1225 (set (reg/f:SI 190)
        (mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 109 108 110 19 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dest ])) -1 (nil))

(insn 110 109 111 19 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 1 r1)
        (reg/v:SI 143 [ sn ])) -1 (nil))

(insn 111 110 112 19 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 112 111 113 19 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(call_insn 113 112 114 19 arch/arm/vfp/vfpsingle.c:1225 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 190) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 114 113 115 19 arch/arm/vfp/vfpsingle.c:1225 (set (reg/v:SI 136 [ except ])
        (reg:SI 0 r0)) -1 (nil))

(insn 115 114 116 19 arch/arm/vfp/vfpsingle.c:1229 (set (reg/v:SI 145 [ exceptions ])
        (ior:SI (reg/v:SI 145 [ exceptions ])
            (reg/v:SI 136 [ except ]))) -1 (nil))

(insn 116 115 117 19 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 135 [ temp.278 ])
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 117 116 118 19 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 191)
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 118 117 119 19 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 192)
        (plus:SI (reg:SI 191)
            (reg/v:SI 139 [ vecstride ]))) -1 (nil))

(insn 119 118 120 19 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 151 [ D.5449 ])
        (and:SI (reg:SI 192)
            (const_int 7 [0x7]))) -1 (nil))

(insn 120 119 121 19 arch/arm/vfp/vfpsingle.c:1235 (set (reg/v:SI 144 [ dest ])
        (plus:SI (reg:SI 151 [ D.5449 ])
            (reg:SI 135 [ temp.278 ]))) -1 (nil))

(insn 121 120 122 19 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 150 [ D.5450 ])
        (and:SI (reg/v:SI 143 [ sn ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 122 121 123 19 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 193)
        (and:SI (reg/v:SI 143 [ sn ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 123 122 124 19 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 194)
        (plus:SI (reg:SI 193)
            (reg/v:SI 139 [ vecstride ]))) -1 (nil))

(insn 124 123 125 19 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 149 [ D.5453 ])
        (and:SI (reg:SI 194)
            (const_int 7 [0x7]))) -1 (nil))

(insn 125 124 126 19 arch/arm/vfp/vfpsingle.c:1236 (set (reg/v:SI 143 [ sn ])
        (plus:SI (reg:SI 149 [ D.5453 ])
            (reg:SI 150 [ D.5450 ]))) -1 (nil))

(insn 126 125 127 19 arch/arm/vfp/vfpsingle.c:1237 (set (reg:SI 148 [ D.5454 ])
        (and:SI (reg/v:SI 142 [ sm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 127 126 128 19 arch/arm/vfp/vfpsingle.c:1237 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ D.5454 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 128 127 129 19 arch/arm/vfp/vfpsingle.c:1237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 129 128 130 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 20 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 195)
        (and:SI (reg/v:SI 142 [ sm ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 131 130 132 20 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 196)
        (plus:SI (reg:SI 195)
            (reg/v:SI 139 [ vecstride ]))) -1 (nil))

(insn 132 131 133 20 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 147 [ D.5459 ])
        (and:SI (reg:SI 196)
            (const_int 7 [0x7]))) -1 (nil))

(insn 133 132 134 20 arch/arm/vfp/vfpsingle.c:1238 (set (reg/v:SI 142 [ sm ])
        (plus:SI (reg:SI 147 [ D.5459 ])
            (reg:SI 148 [ D.5454 ]))) -1 (nil))
;; End of basic block 20 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; Pred edge  19 [50.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 134 133 135 21 47 "" [1 uses])

(note 135 134 136 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 138 21 arch/arm/vfp/vfpsingle.c:1210 (set (reg/v:SI 141 [ vecitr ])
        (plus:SI (reg/v:SI 141 [ vecitr ])
            (const_int 65536 [0x10000]))) -1 (nil))

(insn 138 136 139 21 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ vecitr ])
            (reg/v:SI 140 [ veclen ]))) -1 (nil))

(jump_insn 139 138 140 21 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
        (nil)))
;; End of basic block 21 -> ( 19 22)

;; Succ edge  19 [90.1%]  (dfs_back)
;; Succ edge  22 [9.9%]  (fallthru)

;; Start of basic block ( 21 17) -> 22
;; Pred edge  21 [9.9%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 140 139 141 22 46 "" [1 uses])

(note 141 140 142 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 22 arch/arm/vfp/vfpsingle.c:1244 (set (reg:SI 153 [ <result> ])
        (reg/v:SI 145 [ exceptions ])) -1 (nil))

(jump_insn 143 142 144 22 arch/arm/vfp/vfpsingle.c:1244 (set (pc)
        (label_ref 145)) -1 (nil))
;; End of basic block 22 -> ( 24)

;; Succ edge  24 [100.0%] 

(barrier 144 143 153)

;; Start of basic block () -> 23
(note 153 144 147 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 147 153 148 23 arch/arm/vfp/vfpsingle.c:1244 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 148 147 149 23 arch/arm/vfp/vfpsingle.c:1244 (clobber (reg:SI 153 [ <result> ])) -1 (nil))

(jump_insn 149 148 150 23 arch/arm/vfp/vfpsingle.c:1244 (set (pc)
        (label_ref 151)) -1 (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 150 149 145)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [100.0%] 
(code_label 145 150 154 24 36 "" [1 uses])

(note 154 145 146 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 146 154 151 24 arch/arm/vfp/vfpsingle.c:1244 (set (reg/i:SI 0 r0)
        (reg:SI 153 [ <result> ])) -1 (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 24) -> 25
;; Pred edge  23 [100.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 151 146 155 25 49 "" [1 uses])

(note 155 151 152 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 152 155 0 25 arch/arm/vfp/vfpsingle.c:1244 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 25 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_compare (vfp_compare)[0:160]


;; Generating RTL for gimple basic block 2

;; d = vfp_get_float ((unsigned int) sd);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:408 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ sd ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpsingle.c:408 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpsingle.c:408 (set (reg/v:SI 134 [ d ])
        (reg:SI 0 r0)) -1 (nil))

;; if (m >> 23 & 255 == 255)

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 141)
        (ashiftrt:SI (reg/v:SI 139 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 142)
        (and:SI (reg:SI 141)
            (const_int 255 [0xff]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:409 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 15 14 0 arch/arm/vfp/vfpsingle.c:409 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (m & 8388607 != 0)

(insn 17 16 18 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 144)
        (and:SI (reg/v:SI 139 [ m ])
            (const_int 16777215 [0xffffff]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 143)
        (and:SI (reg:SI 144)
            (const_int -8388609 [0xffffffffff7fffff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 139 [ m ])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 20 19 0 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; if (signal_on_qnan != 0)

(insn 22 21 23 arch/arm/vfp/vfpsingle.c:411 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 0 arch/arm/vfp/vfpsingle.c:411 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (m & 4194304 == 0)

(insn 25 24 26 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:SI 145)
        (and:SI (reg/v:SI 139 [ m ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; ret = 805306368;

(insn 29 28 0 arch/arm/vfp/vfpsingle.c:410 (set (reg/v:SI 133 [ ret ])
        (const_int 805306368 [0x30000000])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 32 31 33 54 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 0;

(insn 34 33 0 arch/arm/vfp/vfpsingle.c:406 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 37 36 38 55 "" [0 uses])

(note 38 37 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 805306369;

(insn 39 38 0 arch/arm/vfp/vfpsingle.c:415 (set (reg/v:SI 133 [ ret ])
        (const_int 805306369 [0x30000001])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 40 39 41 56 "" [0 uses])

(note 41 40 0 NOTE_INSN_BASIC_BLOCK)

;; if (d >> 23 & 255 == 255)

(insn 42 41 43 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 146)
        (ashiftrt:SI (reg/v:SI 134 [ d ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 147)
        (and:SI (reg:SI 146)
            (const_int 255 [0xff]))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfpsingle.c:418 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 45 44 0 arch/arm/vfp/vfpsingle.c:418 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (d & 8388607 != 0)

(insn 47 46 48 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 149)
        (and:SI (reg/v:SI 134 [ d ])
            (const_int 16777215 [0xffffff]))) -1 (nil))

(insn 48 47 49 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -8388609 [0xffffffffff7fffff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 134 [ d ])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn 49 48 50 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 50 49 0 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; ret = ret | 805306368;

(insn 52 51 0 arch/arm/vfp/vfpsingle.c:419 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 805306368 [0x30000000]))) -1 (nil))

;; if (signal_on_qnan != 0)

(insn 53 52 54 arch/arm/vfp/vfpsingle.c:420 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 0 arch/arm/vfp/vfpsingle.c:420 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; if (d & 4194304 == 0)

(insn 56 55 57 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:SI 150)
        (and:SI (reg/v:SI 134 [ d ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; 

(code_label 59 58 60 58 "" [0 uses])

(note 60 59 0 NOTE_INSN_BASIC_BLOCK)

;; ret = ret | 1;

(insn 61 60 0 arch/arm/vfp/vfpsingle.c:424 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 64 63 65 57 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; if (ret == 0)

(insn 66 65 67 arch/arm/vfp/vfpsingle.c:427 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 67 66 0 arch/arm/vfp/vfpsingle.c:427 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
        (nil)))

;; Generating RTL for gimple basic block 15

;; if (d == m)

(insn 69 68 70 arch/arm/vfp/vfpsingle.c:428 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(jump_insn 70 69 0 arch/arm/vfp/vfpsingle.c:428 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
        (nil)))

;; Generating RTL for gimple basic block 16

;; if ((unsigned int) (d | m) & 2147483647 == 0)

(insn 72 71 73 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 151)
        (ior:SI (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 152)
        (and:SI (reg:SI 151)
            (const_int 2147483647 [0x7fffffff]))) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 0 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 17

;; if (d ^ m < 0)

(insn 77 76 78 arch/arm/vfp/vfpsingle.c:433 (set (reg:SI 153)
        (xor:SI (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 78 77 79 arch/arm/vfp/vfpsingle.c:433 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 79 78 0 arch/arm/vfp/vfpsingle.c:433 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))

;; Generating RTL for gimple basic block 18

;; if (d < 0)

(insn 81 80 82 18 arch/arm/vfp/vfpsingle.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 82 81 85 18 arch/arm/vfp/vfpsingle.c:437 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil)))

(note 85 82 83 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 83 85 84 26 arch/arm/vfp/vfpsingle.c:437 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 84 83 0)

;; Generating RTL for gimple basic block 19

;; 

(code_label 86 84 87 61 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; D.4544 = d < 0;

(insn 88 87 89 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 155)
        (lshiftrt:SI (reg/v:SI 134 [ d ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 89 88 0 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 135 [ D.4544 ])
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) -1 (nil))

;; if (d < m ^ D.4544 != 0)

(insn 90 89 91 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 157)
        (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfpsingle.c:447 (set (reg:QI 156)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 158)
        (xor:SI (reg:SI 135 [ D.4544 ])
            (subreg:SI (reg:QI 156) 0))) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfpsingle.c:447 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 97 96 0 arch/arm/vfp/vfpsingle.c:447 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 20

;; if (d > m ^ D.4544 != 0)

(insn 99 98 100 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 100 99 101 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 162)
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 101 100 102 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:QI 161)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 102 101 103 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 163)
        (xor:SI (reg:SI 135 [ D.4544 ])
            (subreg:SI (reg:QI 161) 0))) -1 (nil))

(insn 103 102 104 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:QI 164)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 104 103 105 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 165)
        (zero_extend:SI (reg:QI 164))) -1 (nil))

(insn 105 104 106 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 106 105 109 20 arch/arm/vfp/vfpsingle.c:452 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

(note 109 106 107 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn 107 109 108 27 arch/arm/vfp/vfpsingle.c:452 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 108 107 0)

;; Generating RTL for gimple basic block 21

;; 

(code_label 110 108 111 60 "" [0 uses])

(note 111 110 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 1610612736;

(insn 112 111 0 arch/arm/vfp/vfpsingle.c:432 (set (reg/v:SI 133 [ ret ])
        (const_int 1610612736 [0x60000000])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 115 114 116 63 "" [0 uses])

(note 116 115 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 536870912;

(insn 117 116 0 arch/arm/vfp/vfpsingle.c:446 (set (reg/v:SI 133 [ ret ])
        (const_int 536870912 [0x20000000])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 120 119 121 62 "" [0 uses])

(note 121 120 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 2147483648;

(insn 122 121 0 arch/arm/vfp/vfpsingle.c:451 (set (reg/v:SI 133 [ ret ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 123 122 124 59 "" [0 uses])

(note 124 123 0 NOTE_INSN_BASIC_BLOCK)

;; return ret;

(insn 125 124 126 arch/arm/vfp/vfpsingle.c:460 (set (reg:SI 136 [ <result> ])
        (reg/v:SI 133 [ ret ])) -1 (nil))

(jump_insn 126 125 127 arch/arm/vfp/vfpsingle.c:460 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 127 126 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 137 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 138 [ signal_on_qnan ])
        (reg:SI 1 r1 [ signal_on_qnan ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 139 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 140 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:408 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ sd ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:408 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:408 (set (reg/v:SI 134 [ d ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 141)
        (ashiftrt:SI (reg/v:SI 139 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 142)
        (and:SI (reg:SI 141)
            (const_int 255 [0xff]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:409 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:409 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 8)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 144)
        (and:SI (reg/v:SI 139 [ m ])
            (const_int 16777215 [0xffffff]))) -1 (nil))

(insn 18 17 19 4 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 143)
        (and:SI (reg:SI 144)
            (const_int -8388609 [0xffffffffff7fffff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 139 [ m ])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 8)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/vfp/vfpsingle.c:411 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 23 22 24 5 arch/arm/vfp/vfpsingle.c:411 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 9 6)

;; Succ edge  9 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:SI 145)
        (and:SI (reg/v:SI 139 [ m ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 26 25 27 6 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 6 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 9 7)

;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/vfp/vfpsingle.c:410 (set (reg/v:SI 133 [ ret ])
        (const_int 805306368 [0x30000000])) -1 (nil))

(jump_insn 30 29 31 7 arch/arm/vfp/vfpsingle.c:410 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 7 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 31 30 32)

;; Start of basic block ( 3 4) -> 8
;; Pred edge  3 [72.0%] 
;; Pred edge  4 [50.0%] 
(code_label 32 31 33 8 54 "" [2 uses])

(note 33 32 34 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 8 arch/arm/vfp/vfpsingle.c:406 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 35 34 36 8 arch/arm/vfp/vfpsingle.c:406 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 36 35 37)

;; Start of basic block ( 6 5) -> 9
;; Pred edge  6 [50.0%] 
;; Pred edge  5 [50.0%] 
(code_label 37 36 38 9 55 "" [2 uses])

(note 38 37 39 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 9 arch/arm/vfp/vfpsingle.c:415 (set (reg/v:SI 133 [ ret ])
        (const_int 805306369 [0x30000001])) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8 7) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
;; Pred edge  7 [100.0%] 
(code_label 40 39 41 10 56 "" [2 uses])

(note 41 40 42 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 10 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 146)
        (ashiftrt:SI (reg/v:SI 134 [ d ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 43 42 44 10 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 147)
        (and:SI (reg:SI 146)
            (const_int 255 [0xff]))) -1 (nil))

(insn 44 43 45 10 arch/arm/vfp/vfpsingle.c:418 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 45 44 46 10 arch/arm/vfp/vfpsingle.c:418 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 10 -> ( 11 15)

;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [28.0%]  (fallthru)
(note 46 45 47 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 11 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 149)
        (and:SI (reg/v:SI 134 [ d ])
            (const_int 16777215 [0xffffff]))) -1 (nil))

(insn 48 47 49 11 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -8388609 [0xffffffffff7fffff]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 134 [ d ])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn 49 48 50 11 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 50 49 51 11 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 15)

;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 51 50 52 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 12 arch/arm/vfp/vfpsingle.c:419 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 805306368 [0x30000000]))) -1 (nil))

(insn 53 52 54 12 arch/arm/vfp/vfpsingle.c:420 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 55 12 arch/arm/vfp/vfpsingle.c:420 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 14 13)

;; Succ edge  14 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 55 54 56 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 13 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:SI 150)
        (and:SI (reg/v:SI 134 [ d ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 57 56 58 13 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 59 13 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 27)

;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  27 [50.0%] 

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [50.0%] 
;; Pred edge  13 [50.0%]  (fallthru)
(code_label 59 58 60 14 58 "" [1 uses])

(note 60 59 61 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 14 arch/arm/vfp/vfpsingle.c:424 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 62 61 63 14 arch/arm/vfp/vfpsingle.c:424 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 14 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 63 62 64)

;; Start of basic block ( 10 11) -> 15
;; Pred edge  10 [72.0%] 
;; Pred edge  11 [50.0%] 
(code_label 64 63 65 15 57 "" [2 uses])

(note 65 64 66 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 15 arch/arm/vfp/vfpsingle.c:427 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 67 66 68 15 arch/arm/vfp/vfpsingle.c:427 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
        (nil)))
;; End of basic block 15 -> ( 16 27)

;; Succ edge  16 [70.9%]  (fallthru)
;; Succ edge  27 [29.1%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [70.9%]  (fallthru)
(note 68 67 69 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 16 arch/arm/vfp/vfpsingle.c:428 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(jump_insn 70 69 71 16 arch/arm/vfp/vfpsingle.c:428 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
        (nil)))
;; End of basic block 16 -> ( 24 17)

;; Succ edge  24 [19.9%] 
;; Succ edge  17 [80.1%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [80.1%]  (fallthru)
(note 71 70 72 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 17 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 151)
        (ior:SI (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 73 72 74 17 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 152)
        (and:SI (reg:SI 151)
            (const_int 2147483647 [0x7fffffff]))) -1 (nil))

(insn 74 73 75 17 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 76 17 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 17 -> ( 24 18)

;; Succ edge  24 [39.0%] 
;; Succ edge  18 [61.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [61.0%]  (fallthru)
(note 76 75 77 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 18 arch/arm/vfp/vfpsingle.c:433 (set (reg:SI 153)
        (xor:SI (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 78 77 79 18 arch/arm/vfp/vfpsingle.c:433 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 79 78 80 18 arch/arm/vfp/vfpsingle.c:433 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 18 -> ( 19 21)

;; Succ edge  19 [27.0%]  (fallthru)
;; Succ edge  21 [73.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [27.0%]  (fallthru)
(note 80 79 81 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 19 arch/arm/vfp/vfpsingle.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 82 81 85 19 arch/arm/vfp/vfpsingle.c:437 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil)))
;; End of basic block 19 -> ( 26 20)

;; Succ edge  26 [27.0%] 
;; Succ edge  20 [73.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [73.0%]  (fallthru)
(note 85 82 83 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn 83 85 84 20 arch/arm/vfp/vfpsingle.c:437 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 20 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 84 83 86)

;; Start of basic block ( 18) -> 21
;; Pred edge  18 [73.0%] 
(code_label 86 84 87 21 61 "" [1 uses])

(note 87 86 88 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 155)
        (lshiftrt:SI (reg/v:SI 134 [ d ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 89 88 90 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 135 [ D.4544 ])
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) -1 (nil))

(insn 90 89 91 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 91 90 92 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 157)
        (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 92 91 93 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:QI 156)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 93 92 94 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 158)
        (xor:SI (reg:SI 135 [ D.4544 ])
            (subreg:SI (reg:QI 156) 0))) -1 (nil))

(insn 94 93 95 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 95 94 96 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 96 95 97 21 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 97 96 98 21 arch/arm/vfp/vfpsingle.c:447 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 21 -> ( 26 22)

;; Succ edge  26 [39.0%] 
;; Succ edge  22 [61.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [61.0%]  (fallthru)
(note 98 97 99 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 22 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) -1 (nil))

(insn 100 99 101 22 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 162)
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 101 100 102 22 arch/arm/vfp/vfpsingle.c:452 (set (reg:QI 161)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 102 101 103 22 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 163)
        (xor:SI (reg:SI 135 [ D.4544 ])
            (subreg:SI (reg:QI 161) 0))) -1 (nil))

(insn 103 102 104 22 arch/arm/vfp/vfpsingle.c:452 (set (reg:QI 164)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 104 103 105 22 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 165)
        (zero_extend:SI (reg:QI 164))) -1 (nil))

(insn 105 104 106 22 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 106 105 109 22 arch/arm/vfp/vfpsingle.c:452 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 22 -> ( 25 23)

;; Succ edge  25 [61.0%] 
;; Succ edge  23 [39.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [39.0%]  (fallthru)
(note 109 106 107 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(jump_insn 107 109 108 23 arch/arm/vfp/vfpsingle.c:452 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 23 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 108 107 110)

;; Start of basic block ( 16 17) -> 24
;; Pred edge  16 [19.9%] 
;; Pred edge  17 [39.0%] 
(code_label 110 108 111 24 60 "" [2 uses])

(note 111 110 112 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 24 arch/arm/vfp/vfpsingle.c:432 (set (reg/v:SI 133 [ ret ])
        (const_int 1610612736 [0x60000000])) -1 (nil))

(jump_insn 113 112 114 24 arch/arm/vfp/vfpsingle.c:432 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 24 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 114 113 115)

;; Start of basic block ( 22 20) -> 25
;; Pred edge  22 [61.0%] 
;; Pred edge  20 [100.0%] 
(code_label 115 114 116 25 63 "" [2 uses])

(note 116 115 117 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 25 arch/arm/vfp/vfpsingle.c:446 (set (reg/v:SI 133 [ ret ])
        (const_int 536870912 [0x20000000])) -1 (nil))

(jump_insn 118 117 119 25 arch/arm/vfp/vfpsingle.c:446 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 119 118 120)

;; Start of basic block ( 19 21) -> 26
;; Pred edge  19 [27.0%] 
;; Pred edge  21 [39.0%] 
(code_label 120 119 121 26 62 "" [2 uses])

(note 121 120 122 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 26 arch/arm/vfp/vfpsingle.c:451 (set (reg/v:SI 133 [ ret ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 26 25 15 24 13 14 23) -> 27
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%] 
;; Pred edge  15 [29.1%] 
;; Pred edge  24 [100.0%] 
;; Pred edge  13 [50.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  23 [100.0%] 
(code_label 123 122 124 27 59 "" [6 uses])

(note 124 123 125 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 27 arch/arm/vfp/vfpsingle.c:460 (set (reg:SI 136 [ <result> ])
        (reg/v:SI 133 [ ret ])) -1 (nil))

(jump_insn 126 125 127 27 arch/arm/vfp/vfpsingle.c:460 (set (pc)
        (label_ref 128)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 127 126 136)

;; Start of basic block () -> 28
(note 136 127 130 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 130 136 131 28 arch/arm/vfp/vfpsingle.c:460 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 131 130 132 28 arch/arm/vfp/vfpsingle.c:460 (clobber (reg:SI 136 [ <result> ])) -1 (nil))

(jump_insn 132 131 133 28 arch/arm/vfp/vfpsingle.c:460 (set (pc)
        (label_ref 134)) -1 (nil))
;; End of basic block 28 -> ( 30)

;; Succ edge  30 [100.0%] 

(barrier 133 132 128)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [100.0%] 
(code_label 128 133 137 29 53 "" [1 uses])

(note 137 128 129 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 129 137 134 29 arch/arm/vfp/vfpsingle.c:460 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) -1 (nil))
;; End of basic block 29 -> ( 30)

;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 134 129 138 30 64 "" [1 uses])

(note 138 134 135 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 135 138 0 30 arch/arm/vfp/vfpsingle.c:460 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 30 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fcmpez (vfp_single_fcmpez)[0:164]


;; Generating RTL for gimple basic block 2

;; D.4585 = vfp_compare (sd, 1, 0, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpsingle.c:479 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:478 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:478 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:478 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:478 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpsingle.c:479 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:480 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:480 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:480 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 65 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:480 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 66 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:480 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fcmpz (vfp_single_fcmpz)[0:163]


;; Generating RTL for gimple basic block 2

;; D.4577 = vfp_compare (sd, 0, 0, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpsingle.c:474 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:473 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:473 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:473 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:473 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpsingle.c:474 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:475 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:475 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:475 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 67 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:475 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 68 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:475 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fcmpe (vfp_single_fcmpe)[0:162]


;; Generating RTL for gimple basic block 2

;; D.4569 = vfp_compare (sd, 1, m, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpsingle.c:469 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:468 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:468 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:468 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:468 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpsingle.c:469 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:470 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:470 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:470 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 69 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:470 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 70 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:470 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fcmp (vfp_single_fcmp)[0:161]


;; Generating RTL for gimple basic block 2

;; D.4561 = vfp_compare (sd, 0, m, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpsingle.c:464 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:463 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:463 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:463 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:463 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpsingle.c:464 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:465 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:465 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:465 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 71 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:465 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 72 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:465 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_normalise_denormal (vfp_single_normalise_denormal)[0:152]


;; Generating RTL for gimple basic block 2

;; __asm__("clz	%0, %1" : "=r" ret : "r" (int) vs->significand);

(insn 6 5 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg:SI 136)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 7 6 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 133 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 136)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

;; bits = 31 - (32 - ret);

(insn 8 7 9 arch/arm/vfp/vfpsingle.c:56 (set (reg:SI 137)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 133 [ ret ]))) -1 (nil))

(insn 9 8 0 arch/arm/vfp/vfpsingle.c:56 (set (reg/v:SI 134 [ bits ])
        (minus:SI (const_int 31 [0x1f])
            (reg:SI 137))) -1 (nil))

;; if (bits != 0)

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:60 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ bits ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 0 arch/arm/vfp/vfpsingle.c:60 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; vs->exponent = (s16) (s16) (((short unsigned int) vs->exponent + 1) - (short unsigned int) bits);

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 139)
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 135 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:61 (set (reg:HI 138)
        (subreg:HI (reg:SI 139) 0)) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 140)
        (plus:SI (subreg:SI (reg:HI 138) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:61 (set (reg:HI 141)
        (subreg:HI (reg:SI 140) 0)) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfpsingle.c:61 (set (reg:HI 142)
        (subreg:HI (reg/v:SI 134 [ bits ]) 0)) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 143)
        (minus:SI (subreg:SI (reg:HI 141) 0)
            (subreg:SI (reg:HI 142) 0))) -1 (nil))

(insn 19 18 0 arch/arm/vfp/vfpsingle.c:61 (set (mem/s/j:HI (reg/v/f:SI 135 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg:SI 143) 0)) -1 (nil))

;; vs->significand = [lshift_expr] vs->significand << bits;

(insn 20 19 21 arch/arm/vfp/vfpsingle.c:62 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfpsingle.c:62 (set (reg:SI 145)
        (ashift:SI (reg:SI 144)
            (reg/v:SI 134 [ bits ]))) -1 (nil))

(insn 22 21 0 arch/arm/vfp/vfpsingle.c:62 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 145)) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 23 22 24 74 "" [0 uses])

(note 24 23 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/vfp/vfpsingle.c:55 (set (reg/v/f:SI 135 [ vs ])
        (reg:SI 0 r0 [ vs ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg:SI 136)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 7 6 8 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 133 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 136)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 8 7 9 3 arch/arm/vfp/vfpsingle.c:56 (set (reg:SI 137)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 133 [ ret ]))) -1 (nil))

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:56 (set (reg/v:SI 134 [ bits ])
        (minus:SI (const_int 31 [0x1f])
            (reg:SI 137))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:60 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ bits ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:60 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 4 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 139)
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 135 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 14 13 15 4 arch/arm/vfp/vfpsingle.c:61 (set (reg:HI 138)
        (subreg:HI (reg:SI 139) 0)) -1 (nil))

(insn 15 14 16 4 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 140)
        (plus:SI (subreg:SI (reg:HI 138) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 16 15 17 4 arch/arm/vfp/vfpsingle.c:61 (set (reg:HI 141)
        (subreg:HI (reg:SI 140) 0)) -1 (nil))

(insn 17 16 18 4 arch/arm/vfp/vfpsingle.c:61 (set (reg:HI 142)
        (subreg:HI (reg/v:SI 134 [ bits ]) 0)) -1 (nil))

(insn 18 17 19 4 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 143)
        (minus:SI (subreg:SI (reg:HI 141) 0)
            (subreg:SI (reg:HI 142) 0))) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:61 (set (mem/s/j:HI (reg/v/f:SI 135 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg:SI 143) 0)) -1 (nil))

(insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:62 (set (reg:SI 144)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 21 20 22 4 arch/arm/vfp/vfpsingle.c:62 (set (reg:SI 145)
        (ashift:SI (reg:SI 144)
            (reg/v:SI 134 [ bits ]))) -1 (nil))

(insn 22 21 23 4 arch/arm/vfp/vfpsingle.c:62 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 145)) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [39.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 23 22 24 5 74 "" [1 uses])

(note 24 23 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 29 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 26 29 27 6 arch/arm/vfp/vfpsingle.c:66 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 27 26 25)

;; Start of basic block () -> 7
(code_label 25 27 30 7 73 "" [0 uses])

(note 30 25 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 28 30 31 8 75 "" [1 uses])

(note 31 28 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_ftosi (vfp_single_ftosi)[0:170]


;; Generating RTL for gimple basic block 2

;; val.98 = (unsigned int) m;

(insn 9 8 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 149 [ m ])) -1 (nil))

;; D.5612 = (s16) (m >> 23) & 255;

(insn 10 9 11 arch/arm/vfp/vfp.h:196 (set (reg:SI 151)
        (ashiftrt:SI (reg/v:SI 149 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfp.h:196 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 151) 0))) -1 (nil))

(insn 12 11 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5612 ])
        (and:SI (reg:SI 152)
            (const_int 255 [0xff]))) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 13 12 14 arch/arm/vfp/vfp.h:199 (set (reg:SI 153)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 14 13 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5612 != 255 & D.5612 != 0 != 0)

(insn 15 14 16 arch/arm/vfp/vfp.h:200 (set (reg:SI 155)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 255 [0xff]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:200 (set (reg:QI 154)
        (subreg:QI (reg:SI 156) 0)) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:200 (set (reg:SI 159)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfp.h:200 (set (reg:QI 157)
        (subreg:QI (reg:SI 159) 0)) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (and:SI (subreg:SI (reg:QI 154) 0)
            (subreg:SI (reg:QI 157) 0))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:QI 161)
        (subreg:QI (reg:SI 160) 0)) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (zero_extend:SI (reg:QI 161))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 29 28 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 32 31 33 77 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5612 == 255)

(insn 34 33 35 arch/arm/vfp/vfp.h:231 (set (reg:SI 163)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 36 35 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 38 37 39 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 41 40 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 141 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; type = 8;

(insn 42 41 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 133 [ type ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 45 44 46 79 "" [0 uses])

(note 46 45 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 536870912 != 0)

(insn 47 46 48 arch/arm/vfp/vfp.h:234 (set (reg:SI 164)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 48 47 49 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 49 48 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 51 50 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 141 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; type = 48;

(insn 52 51 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 133 [ type ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 55 54 56 78 "" [0 uses])

(note 56 55 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5612 == 0)

(insn 57 56 58 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5612 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; tm = 1;

(insn 60 59 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 141 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; type = 1;

(insn 61 60 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 133 [ type ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 64 63 65 82 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 66 65 67 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 67 66 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; tm = 5;

(insn 69 68 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 141 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; type = 5;

(insn 70 69 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 133 [ type ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 71 70 72 80 "" [0 uses])

(note 72 71 0 NOTE_INSN_BASIC_BLOCK)

;; if (type & 4 != 0)

(insn 73 72 74 arch/arm/vfp/vfpsingle.c:641 (set (reg:SI 165)
        (and:SI (reg/v:SI 133 [ type ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfpsingle.c:641 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 0 arch/arm/vfp/vfpsingle.c:641 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 14

;; exceptions = 128;

(insn 77 76 0 arch/arm/vfp/vfpsingle.c:642 (set (reg/v:SI 143 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 80 79 81 84 "" [0 uses])

(note 81 80 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 0;

(insn 82 81 0 arch/arm/vfp/vfpsingle.c:630 (set (reg/v:SI 143 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 83 82 84 85 "" [0 uses])

(note 84 83 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 16 != 0)

(insn 85 84 86 arch/arm/vfp/vfpsingle.c:644 (set (reg:SI 166)
        (and:SI (reg/v:SI 141 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfpsingle.c:644 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 87 86 0 arch/arm/vfp/vfpsingle.c:644 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 17

;; exceptions = exceptions | 1;

(insn 89 88 0 arch/arm/vfp/vfpsingle.c:646 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; d = 0;

(insn 90 89 0 arch/arm/vfp/vfpsingle.c:645 (set (reg/v:SI 144 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 93 92 94 86 "" [0 uses])

(note 94 93 0 NOTE_INSN_BASIC_BLOCK)

;; D.5615 = (u16) ((val.98 & 2147483648) >> 16);

(insn 95 94 96 arch/arm/vfp/vfp.h:195 (set (reg:SI 167)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:195 (set (reg:SI 168)
        (lshiftrt:SI (reg:SI 167)
            (const_int 16 [0x10]))) -1 (nil))

(insn 97 96 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5615 ])
        (zero_extend:SI (subreg:HI (reg:SI 168) 0))) -1 (nil))

;; if (D.5612 > 158)

(insn 98 97 99 arch/arm/vfp/vfpsingle.c:647 (set (reg:SI 169)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfpsingle.c:647 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 158 [0x9e]))) -1 (nil))

(jump_insn 100 99 0 arch/arm/vfp/vfpsingle.c:647 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; if (D.5615 != 0)

(insn 102 101 103 arch/arm/vfp/vfpsingle.c:652 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 0 arch/arm/vfp/vfpsingle.c:652 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 20

;; d = 2147483648;

(insn 105 104 0 arch/arm/vfp/vfpsingle.c:653 (set (reg/v:SI 144 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 108 107 109 89 "" [0 uses])

(note 109 108 0 NOTE_INSN_BASIC_BLOCK)

;; d = 2147483647;

(insn 110 109 0 arch/arm/vfp/vfpsingle.c:651 (set (reg/v:SI 144 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 111 110 112 90 "" [0 uses])

(note 112 111 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = exceptions | 1;

(insn 113 112 0 arch/arm/vfp/vfpsingle.c:654 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 116 115 117 88 "" [0 uses])

(note 117 116 0 NOTE_INSN_BASIC_BLOCK)

;; rmode = (int) fpscr & 12582912;

(insn 118 117 0 arch/arm/vfp/vfpsingle.c:631 (set (reg/v:SI 142 [ rmode ])
        (and:SI (reg/v:SI 150 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

;; if (D.5612 > 125)

(insn 119 118 120 arch/arm/vfp/vfpsingle.c:655 (set (reg:SI 170)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 120 119 121 arch/arm/vfp/vfpsingle.c:655 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 125 [0x7d]))) -1 (nil))

(jump_insn 121 120 0 arch/arm/vfp/vfpsingle.c:655 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 24

;; shift = 158 - (int) D.5612;

(insn 123 122 124 arch/arm/vfp/vfpsingle.c:656 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 124 123 0 arch/arm/vfp/vfpsingle.c:656 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 171))) -1 (nil))

;; d = (significand << 1) >> shift;

(insn 125 124 126 arch/arm/vfp/vfpsingle.c:660 (set (reg:SI 172)
        (ashift:SI (reg/v:SI 137 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 126 125 0 arch/arm/vfp/vfpsingle.c:660 (set (reg/v:SI 144 [ d ])
        (lshiftrt:SI (reg:SI 172)
            (reg/v:SI 140 [ shift ]))) -1 (nil))

;; rem = significand << 33 - shift;

(insn 127 126 128 arch/arm/vfp/vfpsingle.c:661 (set (reg:SI 173)
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 140 [ shift ]))) -1 (nil))

(insn 128 127 0 arch/arm/vfp/vfpsingle.c:661 (set (reg/v:SI 139 [ rem ])
        (ashift:SI (reg/v:SI 137 [ significand ])
            (reg:SI 173))) -1 (nil))

;; if (rmode == 0)

(insn 129 128 130 arch/arm/vfp/vfpsingle.c:663 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 130 129 0 arch/arm/vfp/vfpsingle.c:663 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 25

;; if (d & 1 == 0)

(insn 132 131 133 arch/arm/vfp/vfpsingle.c:665 (set (reg:SI 174)
        (and:SI (reg/v:SI 144 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpsingle.c:665 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 134 133 0 arch/arm/vfp/vfpsingle.c:665 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 26

;; incr = 2147483647;

(insn 136 135 0 arch/arm/vfp/vfpsingle.c:666 (set (reg/v:SI 138 [ incr ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 27

;; 

(code_label 139 138 140 93 "" [0 uses])

(note 140 139 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 2147483648;

(insn 141 140 0 arch/arm/vfp/vfpsingle.c:664 (set (reg/v:SI 138 [ incr ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 144 143 145 92 "" [0 uses])

(note 145 144 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 12582912)

(insn 146 145 147 arch/arm/vfp/vfpsingle.c:667 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 147 146 0 arch/arm/vfp/vfpsingle.c:667 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 29

;; if (D.5615 != 0 ^ rmode == 4194304 != 0)

(insn 149 148 150 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 176)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfpsingle.c:669 (set (reg:QI 175)
        (subreg:QI (reg:SI 176) 0)) -1 (nil))

(insn 152 151 153 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 153 152 154 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 178)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpsingle.c:669 (set (reg:QI 177)
        (subreg:QI (reg:SI 178) 0)) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 179)
        (xor:SI (subreg:SI (reg:QI 175) 0)
            (subreg:SI (reg:QI 177) 0))) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfpsingle.c:669 (set (reg:QI 180)
        (subreg:QI (reg:SI 179) 0)) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 181)
        (zero_extend:SI (reg:QI 180))) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 159 158 0 arch/arm/vfp/vfpsingle.c:669 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 30

;; incr = 4294967295;

(insn 161 160 0 arch/arm/vfp/vfpsingle.c:670 (set (reg/v:SI 138 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 164 163 165 95 "" [0 uses])

(note 165 164 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0;

(insn 166 165 0 arch/arm/vfp/vfpsingle.c:668 (set (reg/v:SI 138 [ incr ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 167 166 168 94 "" [0 uses])

(note 168 167 0 NOTE_INSN_BASIC_BLOCK)

;; if (incr + rem < rem & d != 4294967295 != 0)

(insn 169 168 170 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 182)
        (plus:SI (reg/v:SI 138 [ incr ])
            (reg/v:SI 139 [ rem ]))) -1 (nil))

(insn 170 169 171 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (reg/v:SI 139 [ rem ]))) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 184)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 172 171 173 arch/arm/vfp/vfpsingle.c:673 (set (reg:QI 183)
        (subreg:QI (reg:SI 184) 0)) -1 (nil))

(insn 173 172 174 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 174 173 175 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 186)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 175 174 176 arch/arm/vfp/vfpsingle.c:673 (set (reg:QI 185)
        (subreg:QI (reg:SI 186) 0)) -1 (nil))

(insn 176 175 177 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 187)
        (and:SI (subreg:SI (reg:QI 183) 0)
            (subreg:SI (reg:QI 185) 0))) -1 (nil))

(insn 177 176 178 arch/arm/vfp/vfpsingle.c:673 (set (reg:QI 188)
        (subreg:QI (reg:SI 187) 0)) -1 (nil))

(insn 178 177 179 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 189)
        (zero_extend:SI (reg:QI 188))) -1 (nil))

(insn 179 178 180 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 180 179 0 arch/arm/vfp/vfpsingle.c:673 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; d = d + 1;

(insn 182 181 0 arch/arm/vfp/vfpsingle.c:674 (set (reg/v:SI 144 [ d ])
        (plus:SI (reg/v:SI 144 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 183 182 184 96 "" [0 uses])

(note 184 183 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5615 != 0)

(insn 185 184 186 arch/arm/vfp/vfpsingle.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 186 185 0 arch/arm/vfp/vfpsingle.c:675 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 35

;; iftmp.134 = 2147483647;

(insn 188 187 0 arch/arm/vfp/vfpsingle.c:675 discrim 2 (set (reg:SI 145 [ iftmp.134 ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 36

;; 

(code_label 191 190 192 97 "" [0 uses])

(note 192 191 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.134 = 2147483648;

(insn 193 192 0 arch/arm/vfp/vfpsingle.c:675 discrim 1 (set (reg:SI 145 [ iftmp.134 ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 37

;; 

(code_label 194 193 195 98 "" [0 uses])

(note 195 194 0 NOTE_INSN_BASIC_BLOCK)

;; if (d > iftmp.134)

(insn 196 195 197 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ d ])
            (reg:SI 145 [ iftmp.134 ]))) -1 (nil))

(jump_insn 197 196 0 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 38

;; if (D.5615 != 0)

(insn 199 198 200 arch/arm/vfp/vfpsingle.c:676 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 200 199 0 arch/arm/vfp/vfpsingle.c:676 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 39

;; d = 2147483647;

(insn 202 201 0 arch/arm/vfp/vfpsingle.c:676 discrim 2 (set (reg/v:SI 144 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 40

;; 

(code_label 205 204 206 100 "" [0 uses])

(note 206 205 0 NOTE_INSN_BASIC_BLOCK)

;; d = 2147483648;

(insn 207 206 0 arch/arm/vfp/vfpsingle.c:676 discrim 1 (set (reg/v:SI 144 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 41

;; 

(code_label 208 207 209 101 "" [0 uses])

(note 209 208 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = exceptions | 1;

(insn 210 209 0 arch/arm/vfp/vfpsingle.c:677 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 42

;; 

(code_label 213 212 214 99 "" [0 uses])

(note 214 213 0 NOTE_INSN_BASIC_BLOCK)

;; if (rem != 0)

(insn 215 214 216 arch/arm/vfp/vfpsingle.c:678 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ rem ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 216 215 0 arch/arm/vfp/vfpsingle.c:678 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 43

;; exceptions = exceptions | 16;

(insn 218 217 0 arch/arm/vfp/vfpsingle.c:679 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 44

;; 

(code_label 219 218 220 102 "" [0 uses])

(note 220 219 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5615 != 0)

(insn 221 220 222 arch/arm/vfp/vfpsingle.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 222 221 0 arch/arm/vfp/vfpsingle.c:681 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 45

;; d = -d;

(insn 224 223 0 arch/arm/vfp/vfpsingle.c:682 (set (reg/v:SI 144 [ d ])
        (neg:SI (reg/v:SI 144 [ d ]))) -1 (nil))

;; Generating RTL for gimple basic block 46

;; 

(code_label 227 226 228 91 "" [0 uses])

(note 228 227 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand | (u32) D.5612 != 0)

(insn 229 228 230 arch/arm/vfp/vfpsingle.c:685 (set (reg:SI 190)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 230 229 231 arch/arm/vfp/vfpsingle.c:685 (set (reg:SI 191)
        (ior:SI (reg/v:SI 137 [ significand ])
            (reg:SI 190))) -1 (nil))

(insn 231 230 232 arch/arm/vfp/vfpsingle.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 232 231 0 arch/arm/vfp/vfpsingle.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 47

;; exceptions = exceptions | 16;

(insn 234 233 0 arch/arm/vfp/vfpsingle.c:686 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; if (rmode == 4194304)

(insn 235 234 236 arch/arm/vfp/vfpsingle.c:687 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 236 235 0 arch/arm/vfp/vfpsingle.c:687 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 48

;; if (D.5615 == 0)

(insn 238 237 239 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 239 238 0 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 49

;; d = 1;

(insn 241 240 0 arch/arm/vfp/vfpsingle.c:688 (set (reg/v:SI 144 [ d ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 50

;; 

(code_label 244 243 245 104 "" [0 uses])

(note 245 244 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 8388608)

(insn 246 245 247 arch/arm/vfp/vfpsingle.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 247 246 0 arch/arm/vfp/vfpsingle.c:689 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
        (nil)))

;; Generating RTL for gimple basic block 51

;; if (D.5615 != 0)

(insn 249 248 250 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 250 249 0 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 52

;; d = 4294967295;

(insn 252 251 0 arch/arm/vfp/vfpsingle.c:690 (set (reg/v:SI 144 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 53

;; 

(code_label 255 254 256 103 "" [0 uses])

(note 256 255 0 NOTE_INSN_BASIC_BLOCK)

;; d = 0;

(insn 257 256 0 arch/arm/vfp/vfpsingle.c:684 (set (reg/v:SI 144 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 54

;; 

(code_label 258 257 259 87 "" [0 uses])

(note 259 258 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((int) d, (unsigned int) sd);

(insn 260 259 261 arch/arm/vfp/vfpsingle.c:696 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ d ])) -1 (nil))

(insn 261 260 262 arch/arm/vfp/vfpsingle.c:696 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ sd ])) -1 (nil))

(call_insn 262 261 0 arch/arm/vfp/vfpsingle.c:696 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return exceptions;

(insn 263 262 264 arch/arm/vfp/vfpsingle.c:699 (set (reg:SI 146 [ <result> ])
        (reg/v:SI 143 [ exceptions ])) -1 (nil))

(jump_insn 264 263 265 arch/arm/vfp/vfpsingle.c:699 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 265 264 0)

;; Generating RTL for gimple basic block 55

;; 

(code_label 266 265 267 83 "" [0 uses])

(note 267 266 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 268 267 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 141 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; type = 3;

(insn 269 268 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 133 [ type ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 56

;; 

(code_label 272 271 273 81 "" [0 uses])

(note 273 272 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 274 273 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 141 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; type = 16;

(insn 275 274 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 133 [ type ])
        (const_int 16 [0x10])) -1 (nil))


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 147 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 148 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 149 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 150 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 149 [ m ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 151)
        (ashiftrt:SI (reg/v:SI 149 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 151) 0))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5612 ])
        (and:SI (reg:SI 152)
            (const_int 255 [0xff]))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 153)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 2 [0x2]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 155)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 255 [0xff]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 154)
        (subreg:QI (reg:SI 156) 0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 159)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 157)
        (subreg:QI (reg:SI 159) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (and:SI (subreg:SI (reg:QI 154) 0)
            (subreg:SI (reg:QI 157) 0))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 161)
        (subreg:QI (reg:SI 160) 0)) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (zero_extend:SI (reg:QI 161))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(jump_insn 30 29 31 4 arch/arm/vfp/vfp.h:201 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 4 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 31 30 32)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [50.0%] 
(code_label 32 31 33 5 77 "" [1 uses])

(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 5 arch/arm/vfp/vfp.h:231 (set (reg:SI 163)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 35 34 36 5 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 36 35 37 5 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))
;; End of basic block 5 -> ( 6 10)

;; Succ edge  6 [56.0%]  (fallthru)
;; Succ edge  10 [44.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [56.0%]  (fallthru)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 6 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 40 6 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 7 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 141 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(insn 42 41 43 7 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 133 [ type ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 43 42 44 7 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 7 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 44 43 45)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 45 44 46 8 79 "" [1 uses])

(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 8 arch/arm/vfp/vfp.h:234 (set (reg:SI 164)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 48 47 49 8 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 49 48 50 8 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 272)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 57 9)

;; Succ edge  57 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 141 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(insn 52 51 53 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 133 [ type ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 53 52 54 9 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 9 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 54 53 55)

;; Start of basic block ( 5 4) -> 10
;; Pred edge  5 [44.0%] 
;; Pred edge  4 [100.0%] 
(code_label 55 54 56 10 78 "" [2 uses])

(note 56 55 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 10 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5612 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 59 10 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 59 58 60 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 11 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 141 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(insn 61 60 62 11 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 133 [ type ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 62 61 63 11 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 11 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 63 62 64)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 64 63 65 12 82 "" [1 uses])

(note 65 64 66 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 12 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 67 66 68 12 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 56 13)

;; Succ edge  56 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 68 67 69 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 13 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 141 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(insn 70 69 71 13 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 133 [ type ])
        (const_int 5 [0x5])) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 7 57 9 11 56 13) -> 14
;; Pred edge  7 [100.0%] 
;; Pred edge  57 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  11 [100.0%] 
;; Pred edge  56 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 71 70 72 14 80 "" [5 uses])

(note 72 71 73 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 14 arch/arm/vfp/vfpsingle.c:641 (set (reg:SI 165)
        (and:SI (reg/v:SI 133 [ type ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 74 73 75 14 arch/arm/vfp/vfpsingle.c:641 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 76 14 arch/arm/vfp/vfpsingle.c:641 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 76 75 77 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 15 arch/arm/vfp/vfpsingle.c:642 (set (reg/v:SI 143 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))

(jump_insn 78 77 79 15 arch/arm/vfp/vfpsingle.c:642 (set (pc)
        (label_ref 83)) -1 (nil))
;; End of basic block 15 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 79 78 80)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [50.0%] 
(code_label 80 79 81 16 84 "" [1 uses])

(note 81 80 82 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 16 arch/arm/vfp/vfpsingle.c:630 (set (reg/v:SI 143 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 15) -> 17
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%] 
(code_label 83 82 84 17 85 "" [1 uses])

(note 84 83 85 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 17 arch/arm/vfp/vfpsingle.c:644 (set (reg:SI 166)
        (and:SI (reg/v:SI 141 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 86 85 87 17 arch/arm/vfp/vfpsingle.c:644 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 87 86 88 17 arch/arm/vfp/vfpsingle.c:644 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [39.0%]  (fallthru)
;; Succ edge  19 [61.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [39.0%]  (fallthru)
(note 88 87 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 18 arch/arm/vfp/vfpsingle.c:646 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 90 89 91 18 arch/arm/vfp/vfpsingle.c:645 (set (reg/v:SI 144 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 91 90 92 18 arch/arm/vfp/vfpsingle.c:645 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 18 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 92 91 93)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [61.0%] 
(code_label 93 92 94 19 86 "" [1 uses])

(note 94 93 95 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 19 arch/arm/vfp/vfp.h:195 (set (reg:SI 167)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 96 95 97 19 arch/arm/vfp/vfp.h:195 (set (reg:SI 168)
        (lshiftrt:SI (reg:SI 167)
            (const_int 16 [0x10]))) -1 (nil))

(insn 97 96 98 19 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5615 ])
        (zero_extend:SI (subreg:HI (reg:SI 168) 0))) -1 (nil))

(insn 98 97 99 19 arch/arm/vfp/vfpsingle.c:647 (set (reg:SI 169)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 99 98 100 19 arch/arm/vfp/vfpsingle.c:647 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 158 [0x9e]))) -1 (nil))

(jump_insn 100 99 101 19 arch/arm/vfp/vfpsingle.c:647 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 24)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 101 100 102 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 20 arch/arm/vfp/vfpsingle.c:652 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 104 20 arch/arm/vfp/vfpsingle.c:652 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 20 -> ( 21 22)

;; Succ edge  21 [61.0%]  (fallthru)
;; Succ edge  22 [39.0%] 

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [61.0%]  (fallthru)
(note 104 103 105 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 21 arch/arm/vfp/vfpsingle.c:653 (set (reg/v:SI 144 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 106 105 107 21 arch/arm/vfp/vfpsingle.c:653 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 21 -> ( 23)

;; Succ edge  23 [100.0%] 

(barrier 107 106 108)

;; Start of basic block ( 20) -> 22
;; Pred edge  20 [39.0%] 
(code_label 108 107 109 22 89 "" [1 uses])

(note 109 108 110 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 22 arch/arm/vfp/vfpsingle.c:651 (set (reg/v:SI 144 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 22 21) -> 23
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%] 
(code_label 111 110 112 23 90 "" [1 uses])

(note 112 111 113 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 23 arch/arm/vfp/vfpsingle.c:654 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 114 113 115 23 arch/arm/vfp/vfpsingle.c:654 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 23 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 115 114 116)

;; Start of basic block ( 19) -> 24
;; Pred edge  19 [50.0%] 
(code_label 116 115 117 24 88 "" [1 uses])

(note 117 116 118 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 24 arch/arm/vfp/vfpsingle.c:631 (set (reg/v:SI 142 [ rmode ])
        (and:SI (reg/v:SI 150 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 119 118 120 24 arch/arm/vfp/vfpsingle.c:655 (set (reg:SI 170)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 120 119 121 24 arch/arm/vfp/vfpsingle.c:655 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 125 [0x7d]))) -1 (nil))

(jump_insn 121 120 122 24 arch/arm/vfp/vfpsingle.c:655 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 25 47)

;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  47 [50.0%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 122 121 123 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 25 arch/arm/vfp/vfpsingle.c:656 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 124 123 125 25 arch/arm/vfp/vfpsingle.c:656 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 171))) -1 (nil))

(insn 125 124 126 25 arch/arm/vfp/vfpsingle.c:660 (set (reg:SI 172)
        (ashift:SI (reg/v:SI 137 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 126 125 127 25 arch/arm/vfp/vfpsingle.c:660 (set (reg/v:SI 144 [ d ])
        (lshiftrt:SI (reg:SI 172)
            (reg/v:SI 140 [ shift ]))) -1 (nil))

(insn 127 126 128 25 arch/arm/vfp/vfpsingle.c:661 (set (reg:SI 173)
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 140 [ shift ]))) -1 (nil))

(insn 128 127 129 25 arch/arm/vfp/vfpsingle.c:661 (set (reg/v:SI 139 [ rem ])
        (ashift:SI (reg/v:SI 137 [ significand ])
            (reg:SI 173))) -1 (nil))

(insn 129 128 130 25 arch/arm/vfp/vfpsingle.c:663 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 130 129 131 25 arch/arm/vfp/vfpsingle.c:663 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 26 29)

;; Succ edge  26 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 131 130 132 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 26 arch/arm/vfp/vfpsingle.c:665 (set (reg:SI 174)
        (and:SI (reg/v:SI 144 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 133 132 134 26 arch/arm/vfp/vfpsingle.c:665 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 134 133 135 26 arch/arm/vfp/vfpsingle.c:665 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 28)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 135 134 136 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 27 arch/arm/vfp/vfpsingle.c:666 (set (reg/v:SI 138 [ incr ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(jump_insn 137 136 138 27 arch/arm/vfp/vfpsingle.c:666 (set (pc)
        (label_ref 167)) -1 (nil))
;; End of basic block 27 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 138 137 139)

;; Start of basic block ( 26) -> 28
;; Pred edge  26 [50.0%] 
(code_label 139 138 140 28 93 "" [1 uses])

(note 140 139 141 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 28 arch/arm/vfp/vfpsingle.c:664 (set (reg/v:SI 138 [ incr ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 142 141 143 28 arch/arm/vfp/vfpsingle.c:664 (set (pc)
        (label_ref 167)) -1 (nil))
;; End of basic block 28 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 143 142 144)

;; Start of basic block ( 25) -> 29
;; Pred edge  25 [50.0%] 
(code_label 144 143 145 29 92 "" [1 uses])

(note 145 144 146 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 29 arch/arm/vfp/vfpsingle.c:667 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 147 146 148 29 arch/arm/vfp/vfpsingle.c:667 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 29 -> ( 32 30)

;; Succ edge  32 [28.0%] 
;; Succ edge  30 [72.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [72.0%]  (fallthru)
(note 148 147 149 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 150 149 151 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 176)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 151 150 152 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:QI 175)
        (subreg:QI (reg:SI 176) 0)) -1 (nil))

(insn 152 151 153 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 153 152 154 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 178)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 154 153 155 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:QI 177)
        (subreg:QI (reg:SI 178) 0)) -1 (nil))

(insn 155 154 156 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 179)
        (xor:SI (subreg:SI (reg:QI 175) 0)
            (subreg:SI (reg:QI 177) 0))) -1 (nil))

(insn 156 155 157 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:QI 180)
        (subreg:QI (reg:SI 179) 0)) -1 (nil))

(insn 157 156 158 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 181)
        (zero_extend:SI (reg:QI 180))) -1 (nil))

(insn 158 157 159 30 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 159 158 160 30 arch/arm/vfp/vfpsingle.c:669 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 31 32)

;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 160 159 161 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 31 arch/arm/vfp/vfpsingle.c:670 (set (reg/v:SI 138 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 162 161 163 31 arch/arm/vfp/vfpsingle.c:670 (set (pc)
        (label_ref 167)) -1 (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 163 162 164)

;; Start of basic block ( 30 29) -> 32
;; Pred edge  30 [50.0%] 
;; Pred edge  29 [28.0%] 
(code_label 164 163 165 32 95 "" [2 uses])

(note 165 164 166 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 32 arch/arm/vfp/vfpsingle.c:668 (set (reg/v:SI 138 [ incr ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 27 28 31) -> 33
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%] 
;; Pred edge  28 [100.0%] 
;; Pred edge  31 [100.0%] 
(code_label 167 166 168 33 94 "" [3 uses])

(note 168 167 169 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 182)
        (plus:SI (reg/v:SI 138 [ incr ])
            (reg/v:SI 139 [ rem ]))) -1 (nil))

(insn 170 169 171 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (reg/v:SI 139 [ rem ]))) -1 (nil))

(insn 171 170 172 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 184)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 172 171 173 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:QI 183)
        (subreg:QI (reg:SI 184) 0)) -1 (nil))

(insn 173 172 174 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 174 173 175 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 186)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 175 174 176 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:QI 185)
        (subreg:QI (reg:SI 186) 0)) -1 (nil))

(insn 176 175 177 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 187)
        (and:SI (subreg:SI (reg:QI 183) 0)
            (subreg:SI (reg:QI 185) 0))) -1 (nil))

(insn 177 176 178 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:QI 188)
        (subreg:QI (reg:SI 187) 0)) -1 (nil))

(insn 178 177 179 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 189)
        (zero_extend:SI (reg:QI 188))) -1 (nil))

(insn 179 178 180 33 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 180 179 181 33 arch/arm/vfp/vfpsingle.c:673 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 183)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 35)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  35 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 181 180 182 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 34 arch/arm/vfp/vfpsingle.c:674 (set (reg/v:SI 144 [ d ])
        (plus:SI (reg/v:SI 144 [ d ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 33 34) -> 35
;; Pred edge  33 [50.0%] 
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 183 182 184 35 96 "" [1 uses])

(note 184 183 185 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 35 arch/arm/vfp/vfpsingle.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 186 185 187 35 arch/arm/vfp/vfpsingle.c:675 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 37 36)

;; Succ edge  37 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 187 186 188 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 36 arch/arm/vfp/vfpsingle.c:675 discrim 2 (set (reg:SI 145 [ iftmp.134 ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(jump_insn 189 188 190 36 arch/arm/vfp/vfpsingle.c:675 discrim 2 (set (pc)
        (label_ref 194)) -1 (nil))
;; End of basic block 36 -> ( 38)

;; Succ edge  38 [100.0%] 

(barrier 190 189 191)

;; Start of basic block ( 35) -> 37
;; Pred edge  35 [50.0%] 
(code_label 191 190 192 37 97 "" [1 uses])

(note 192 191 193 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 37 arch/arm/vfp/vfpsingle.c:675 discrim 1 (set (reg:SI 145 [ iftmp.134 ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))
;; End of basic block 37 -> ( 38)

;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 37 36) -> 38
;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%] 
(code_label 194 193 195 38 98 "" [1 uses])

(note 195 194 196 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 38 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ d ])
            (reg:SI 145 [ iftmp.134 ]))) -1 (nil))

(jump_insn 197 196 198 38 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 38 -> ( 39 43)

;; Succ edge  39 [50.0%]  (fallthru)
;; Succ edge  43 [50.0%] 

;; Start of basic block ( 38) -> 39
;; Pred edge  38 [50.0%]  (fallthru)
(note 198 197 199 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 39 arch/arm/vfp/vfpsingle.c:676 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 200 199 201 39 arch/arm/vfp/vfpsingle.c:676 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 205)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 39 -> ( 41 40)

;; Succ edge  41 [50.0%] 
;; Succ edge  40 [50.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [50.0%]  (fallthru)
(note 201 200 202 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 40 arch/arm/vfp/vfpsingle.c:676 discrim 2 (set (reg/v:SI 144 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(jump_insn 203 202 204 40 arch/arm/vfp/vfpsingle.c:676 discrim 2 (set (pc)
        (label_ref 208)) -1 (nil))
;; End of basic block 40 -> ( 42)

;; Succ edge  42 [100.0%] 

(barrier 204 203 205)

;; Start of basic block ( 39) -> 41
;; Pred edge  39 [50.0%] 
(code_label 205 204 206 41 100 "" [1 uses])

(note 206 205 207 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 41 arch/arm/vfp/vfpsingle.c:676 discrim 1 (set (reg/v:SI 144 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))
;; End of basic block 41 -> ( 42)

;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 41 40) -> 42
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  40 [100.0%] 
(code_label 208 207 209 42 101 "" [1 uses])

(note 209 208 210 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 42 arch/arm/vfp/vfpsingle.c:677 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 211 210 212 42 arch/arm/vfp/vfpsingle.c:677 (set (pc)
        (label_ref 219)) -1 (nil))
;; End of basic block 42 -> ( 45)

;; Succ edge  45 [100.0%] 

(barrier 212 211 213)

;; Start of basic block ( 38) -> 43
;; Pred edge  38 [50.0%] 
(code_label 213 212 214 43 99 "" [1 uses])

(note 214 213 215 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 43 arch/arm/vfp/vfpsingle.c:678 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ rem ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 216 215 217 43 arch/arm/vfp/vfpsingle.c:678 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 44 45)

;; Succ edge  44 [50.0%]  (fallthru)
;; Succ edge  45 [50.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 217 216 218 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 44 arch/arm/vfp/vfpsingle.c:679 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))
;; End of basic block 44 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 42 43 44) -> 45
;; Pred edge  42 [100.0%] 
;; Pred edge  43 [50.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 219 218 220 45 102 "" [2 uses])

(note 220 219 221 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 45 arch/arm/vfp/vfpsingle.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 222 221 223 45 arch/arm/vfp/vfpsingle.c:681 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 45 -> ( 46 55)

;; Succ edge  46 [50.0%]  (fallthru)
;; Succ edge  55 [50.0%] 

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [50.0%]  (fallthru)
(note 223 222 224 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 46 arch/arm/vfp/vfpsingle.c:682 (set (reg/v:SI 144 [ d ])
        (neg:SI (reg/v:SI 144 [ d ]))) -1 (nil))

(jump_insn 225 224 226 46 arch/arm/vfp/vfpsingle.c:682 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 46 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 226 225 227)

;; Start of basic block ( 24) -> 47
;; Pred edge  24 [50.0%] 
(code_label 227 226 228 47 91 "" [1 uses])

(note 228 227 229 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 47 arch/arm/vfp/vfpsingle.c:685 (set (reg:SI 190)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) -1 (nil))

(insn 230 229 231 47 arch/arm/vfp/vfpsingle.c:685 (set (reg:SI 191)
        (ior:SI (reg/v:SI 137 [ significand ])
            (reg:SI 190))) -1 (nil))

(insn 231 230 232 47 arch/arm/vfp/vfpsingle.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 232 231 233 47 arch/arm/vfp/vfpsingle.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 47 -> ( 48 54)

;; Succ edge  48 [61.0%]  (fallthru)
;; Succ edge  54 [39.0%] 

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [61.0%]  (fallthru)
(note 233 232 234 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 234 233 235 48 arch/arm/vfp/vfpsingle.c:686 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 235 234 236 48 arch/arm/vfp/vfpsingle.c:687 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 236 235 237 48 arch/arm/vfp/vfpsingle.c:687 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 48 -> ( 49 51)

;; Succ edge  49 [28.0%]  (fallthru)
;; Succ edge  51 [72.0%] 

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [28.0%]  (fallthru)
(note 237 236 238 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 49 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 239 238 240 49 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 49 -> ( 50 54)

;; Succ edge  50 [39.0%]  (fallthru)
;; Succ edge  54 [61.0%] 

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [39.0%]  (fallthru)
(note 240 239 241 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 241 240 242 50 arch/arm/vfp/vfpsingle.c:688 (set (reg/v:SI 144 [ d ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 242 241 243 50 arch/arm/vfp/vfpsingle.c:688 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 50 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 243 242 244)

;; Start of basic block ( 48) -> 51
;; Pred edge  48 [72.0%] 
(code_label 244 243 245 51 104 "" [1 uses])

(note 245 244 246 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 51 arch/arm/vfp/vfpsingle.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 247 246 248 51 arch/arm/vfp/vfpsingle.c:689 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
        (nil)))
;; End of basic block 51 -> ( 52 54)

;; Succ edge  52 [46.8%]  (fallthru)
;; Succ edge  54 [53.2%] 

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [46.8%]  (fallthru)
(note 248 247 249 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 52 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 250 249 251 52 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 52 -> ( 53 54)

;; Succ edge  53 [61.0%]  (fallthru)
;; Succ edge  54 [39.0%] 

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [61.0%]  (fallthru)
(note 251 250 252 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 252 251 253 53 arch/arm/vfp/vfpsingle.c:690 (set (reg/v:SI 144 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 253 252 254 53 arch/arm/vfp/vfpsingle.c:690 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 53 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 254 253 255)

;; Start of basic block ( 49 52 51 47) -> 54
;; Pred edge  49 [61.0%] 
;; Pred edge  52 [39.0%] 
;; Pred edge  51 [53.2%] 
;; Pred edge  47 [39.0%] 
(code_label 255 254 256 54 103 "" [4 uses])

(note 256 255 257 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 257 256 258 54 arch/arm/vfp/vfpsingle.c:684 (set (reg/v:SI 144 [ d ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 54 -> ( 55)

;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54 18 23 45 53 46 50) -> 55
;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%] 
;; Pred edge  23 [100.0%] 
;; Pred edge  45 [50.0%] 
;; Pred edge  53 [100.0%] 
;; Pred edge  46 [100.0%] 
;; Pred edge  50 [100.0%] 
(code_label 258 257 259 55 87 "" [6 uses])

(note 259 258 260 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 55 arch/arm/vfp/vfpsingle.c:696 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ d ])) -1 (nil))

(insn 261 260 262 55 arch/arm/vfp/vfpsingle.c:696 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ sd ])) -1 (nil))

(call_insn 262 261 263 55 arch/arm/vfp/vfpsingle.c:696 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 263 262 264 55 arch/arm/vfp/vfpsingle.c:699 (set (reg:SI 146 [ <result> ])
        (reg/v:SI 143 [ exceptions ])) -1 (nil))

(jump_insn 264 263 265 55 arch/arm/vfp/vfpsingle.c:699 (set (pc)
        (label_ref 278)) -1 (nil))
;; End of basic block 55 -> ( 59)

;; Succ edge  59 [100.0%] 

(barrier 265 264 266)

;; Start of basic block ( 12) -> 56
;; Pred edge  12 [50.0%] 
(code_label 266 265 267 56 83 "" [1 uses])

(note 267 266 268 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 269 56 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 141 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

(insn 269 268 270 56 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 133 [ type ])
        (const_int 3 [0x3])) -1 (nil))

(jump_insn 270 269 271 56 arch/arm/vfp/vfp.h:240 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 56 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 271 270 272)

;; Start of basic block ( 8) -> 57
;; Pred edge  8 [50.0%] 
(code_label 272 271 273 57 81 "" [1 uses])

(note 273 272 274 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 274 273 275 57 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 141 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(insn 275 274 276 57 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 133 [ type ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 276 275 277 57 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 57 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 277 276 286)

;; Start of basic block () -> 58
(note 286 277 280 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 280 286 281 58 arch/arm/vfp/vfpsingle.c:699 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 281 280 282 58 arch/arm/vfp/vfpsingle.c:699 (clobber (reg:SI 146 [ <result> ])) -1 (nil))

(jump_insn 282 281 283 58 arch/arm/vfp/vfpsingle.c:699 (set (pc)
        (label_ref 284)) -1 (nil))
;; End of basic block 58 -> ( 60)

;; Succ edge  60 [100.0%] 

(barrier 283 282 278)

;; Start of basic block ( 55) -> 59
;; Pred edge  55 [100.0%] 
(code_label 278 283 287 59 76 "" [1 uses])

(note 287 278 279 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 279 287 284 59 arch/arm/vfp/vfpsingle.c:699 (set (reg/i:SI 0 r0)
        (reg:SI 146 [ <result> ])) -1 (nil))
;; End of basic block 59 -> ( 60)

;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; Pred edge  58 [100.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 284 279 288 60 105 "" [1 uses])

(note 288 284 285 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 285 288 0 60 arch/arm/vfp/vfpsingle.c:699 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 60 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_ftosiz (vfp_single_ftosiz)[0:171]


;; Generating RTL for gimple basic block 2

;; D.4838 = vfp_single_ftosi (sd, unused, m, 12582912); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpsingle.c:703 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:702 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:702 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:702 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:702 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpsingle.c:703 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:704 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:704 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:704 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 106 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:704 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 107 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:704 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_ftoui (vfp_single_ftoui)[0:168]


;; Generating RTL for gimple basic block 2

;; val.98 = (unsigned int) m;

(insn 9 8 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 147 [ m ])) -1 (nil))

;; D.5653 = (s16) (m >> 23) & 255;

(insn 10 9 11 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 147 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 12 11 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 135 [ D.5653 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 13 12 14 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 14 13 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 136 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5653 != 255 & D.5653 != 0 != 0)

(insn 15 14 16 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 29 28 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 136 [ significand ])
        (ior:SI (reg/v:SI 136 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 32 31 33 109 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5653 == 255)

(insn 34 33 35 arch/arm/vfp/vfp.h:231 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 36 35 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 38 37 39 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 41 40 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 44 43 45 111 "" [0 uses])

(note 45 44 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 536870912 != 0)

(insn 46 45 47 arch/arm/vfp/vfp.h:234 (set (reg:SI 162)
        (and:SI (reg/v:SI 136 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 50 49 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 53 52 54 113 "" [0 uses])

(note 54 53 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 55 54 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 58 57 59 110 "" [0 uses])

(note 59 58 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5653 == 0)

(insn 60 59 61 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5653 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 61 60 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tm = 1;

(insn 63 62 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 66 65 67 114 "" [0 uses])

(note 67 66 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 68 67 69 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 69 68 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tm = 5;

(insn 71 70 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 74 73 75 115 "" [0 uses])

(note 75 74 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 76 75 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 77 76 78 112 "" [0 uses])

(note 78 77 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 4 != 0)

(insn 79 78 80 arch/arm/vfp/vfpsingle.c:561 (set (reg:SI 163)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 80 79 81 arch/arm/vfp/vfpsingle.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 0 arch/arm/vfp/vfpsingle.c:561 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 16

;; exceptions = 0;

(insn 83 82 0 arch/arm/vfp/vfpsingle.c:550 (set (reg/v:SI 142 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 86 85 87 116 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 128;

(insn 88 87 0 arch/arm/vfp/vfpsingle.c:562 (set (reg/v:SI 142 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 89 88 90 117 "" [0 uses])

(note 90 89 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 16 != 0)

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:564 (set (reg:SI 164)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfpsingle.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 0 arch/arm/vfp/vfpsingle.c:564 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; vsm$sign = 0;

(insn 95 94 0 arch/arm/vfp/vfpsingle.c:565 (set (reg:SI 133 [ vsm$sign ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 98 97 99 118 "" [0 uses])

(note 99 98 0 NOTE_INSN_BASIC_BLOCK)

;; vsm$sign = (u16) ((val.98 & 2147483648) >> 16);

(insn 100 99 101 arch/arm/vfp/vfp.h:195 (set (reg:SI 165)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfp.h:195 (set (reg:SI 166)
        (lshiftrt:SI (reg:SI 165)
            (const_int 16 [0x10]))) -1 (nil))

(insn 102 101 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ vsm$sign ])
        (zero_extend:SI (subreg:HI (reg:SI 166) 0))) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 103 102 104 119 "" [0 uses])

(note 104 103 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5653 > 158)

(insn 105 104 106 arch/arm/vfp/vfpsingle.c:567 (set (reg:SI 167)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 106 105 107 arch/arm/vfp/vfpsingle.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 158 [0x9e]))) -1 (nil))

(jump_insn 107 106 0 arch/arm/vfp/vfpsingle.c:567 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; if (vsm$sign != 0)

(insn 109 108 110 arch/arm/vfp/vfpsingle.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 0 arch/arm/vfp/vfpsingle.c:568 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 23

;; exceptions = 1;

(insn 112 111 0 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 142 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; d = 4294967295;

(insn 113 112 0 arch/arm/vfp/vfpsingle.c:568 discrim 2 (set (reg/v:SI 143 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 116 115 117 121 "" [0 uses])

(note 117 116 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 1;

(insn 118 117 0 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 142 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; d = 0;

(insn 119 118 0 arch/arm/vfp/vfpsingle.c:568 discrim 1 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 122 121 123 120 "" [0 uses])

(note 123 122 0 NOTE_INSN_BASIC_BLOCK)

;; rmode = (int) fpscr & 12582912;

(insn 124 123 0 arch/arm/vfp/vfpsingle.c:551 (set (reg/v:SI 141 [ rmode ])
        (and:SI (reg/v:SI 148 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

;; if (D.5653 > 125)

(insn 125 124 126 arch/arm/vfp/vfpsingle.c:570 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpsingle.c:570 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 125 [0x7d]))) -1 (nil))

(jump_insn 127 126 0 arch/arm/vfp/vfpsingle.c:570 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 26

;; shift = 158 - (int) D.5653;

(insn 129 128 130 arch/arm/vfp/vfpsingle.c:571 (set (reg:SI 169)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 130 129 0 arch/arm/vfp/vfpsingle.c:571 (set (reg/v:SI 139 [ shift ])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 169))) -1 (nil))

;; d = (significand << 1) >> shift;

(insn 131 130 132 arch/arm/vfp/vfpsingle.c:577 (set (reg:SI 170)
        (ashift:SI (reg/v:SI 136 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 132 131 0 arch/arm/vfp/vfpsingle.c:577 (set (reg/v:SI 143 [ d ])
        (lshiftrt:SI (reg:SI 170)
            (reg/v:SI 139 [ shift ]))) -1 (nil))

;; rem = significand << 33 - shift;

(insn 133 132 134 arch/arm/vfp/vfpsingle.c:578 (set (reg:SI 171)
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 139 [ shift ]))) -1 (nil))

(insn 134 133 0 arch/arm/vfp/vfpsingle.c:578 (set (reg/v:SI 138 [ rem ])
        (ashift:SI (reg/v:SI 136 [ significand ])
            (reg:SI 171))) -1 (nil))

;; if (rmode == 0)

(insn 135 134 136 arch/arm/vfp/vfpsingle.c:580 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 136 135 0 arch/arm/vfp/vfpsingle.c:580 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 27

;; if (d & 1 == 0)

(insn 138 137 139 arch/arm/vfp/vfpsingle.c:582 (set (reg:SI 172)
        (and:SI (reg/v:SI 143 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 139 138 140 arch/arm/vfp/vfpsingle.c:582 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 140 139 0 arch/arm/vfp/vfpsingle.c:582 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 28

;; incr = 2147483647;

(insn 142 141 0 arch/arm/vfp/vfpsingle.c:583 (set (reg/v:SI 137 [ incr ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 29

;; 

(code_label 145 144 146 125 "" [0 uses])

(note 146 145 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 2147483648;

(insn 147 146 0 arch/arm/vfp/vfpsingle.c:581 (set (reg/v:SI 137 [ incr ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 30

;; 

(code_label 150 149 151 124 "" [0 uses])

(note 151 150 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 12582912)

(insn 152 151 153 arch/arm/vfp/vfpsingle.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 153 152 0 arch/arm/vfp/vfpsingle.c:584 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 31

;; if (vsm$sign != 0 ^ rmode == 4194304 != 0)

(insn 155 154 156 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 174)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfpsingle.c:586 (set (reg:QI 173)
        (subreg:QI (reg:SI 174) 0)) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 176)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 160 159 161 arch/arm/vfp/vfpsingle.c:586 (set (reg:QI 175)
        (subreg:QI (reg:SI 176) 0)) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 177)
        (xor:SI (subreg:SI (reg:QI 173) 0)
            (subreg:SI (reg:QI 175) 0))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpsingle.c:586 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 165 164 0 arch/arm/vfp/vfpsingle.c:586 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 32

;; incr = 4294967295;

(insn 167 166 0 arch/arm/vfp/vfpsingle.c:587 (set (reg/v:SI 137 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 33

;; 

(code_label 170 169 171 127 "" [0 uses])

(note 171 170 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0;

(insn 172 171 0 arch/arm/vfp/vfpsingle.c:585 (set (reg/v:SI 137 [ incr ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 173 172 174 126 "" [0 uses])

(note 174 173 0 NOTE_INSN_BASIC_BLOCK)

;; if (incr + rem < rem)

(insn 175 174 176 arch/arm/vfp/vfpsingle.c:590 (set (reg:SI 180)
        (plus:SI (reg/v:SI 137 [ incr ])
            (reg/v:SI 138 [ rem ]))) -1 (nil))

(insn 176 175 177 arch/arm/vfp/vfpsingle.c:590 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (reg/v:SI 138 [ rem ]))) -1 (nil))

(jump_insn 177 176 0 arch/arm/vfp/vfpsingle.c:590 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 35

;; if (d != 4294967295)

(insn 179 178 180 arch/arm/vfp/vfpsingle.c:591 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 180 179 0 arch/arm/vfp/vfpsingle.c:591 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 36

;; d = d + 1;

(insn 182 181 0 arch/arm/vfp/vfpsingle.c:592 (set (reg/v:SI 143 [ d ])
        (plus:SI (reg/v:SI 143 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 37

;; 

(code_label 185 184 186 129 "" [0 uses])

(note 186 185 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = exceptions | 1;

(insn 187 186 0 arch/arm/vfp/vfpsingle.c:594 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 38

;; 

(code_label 190 189 191 128 "" [0 uses])

(note 191 190 0 NOTE_INSN_BASIC_BLOCK)

;; if (d != 0)

(insn 192 191 193 arch/arm/vfp/vfpsingle.c:597 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ d ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 193 192 0 arch/arm/vfp/vfpsingle.c:597 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))

;; Generating RTL for gimple basic block 39

;; 

(code_label 194 193 195 130 "" [0 uses])

(note 195 194 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsm$sign != 0)

(insn 196 195 197 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 197 196 0 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 40

;; exceptions = exceptions | 1;

(insn 199 198 0 arch/arm/vfp/vfpsingle.c:599 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; d = 0;

(insn 200 199 0 arch/arm/vfp/vfpsingle.c:598 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 41

;; 

(code_label 203 202 204 131 "" [0 uses])

(note 204 203 0 NOTE_INSN_BASIC_BLOCK)

;; if (rem != 0)

(insn 205 204 206 arch/arm/vfp/vfpsingle.c:600 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rem ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 0 arch/arm/vfp/vfpsingle.c:600 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 42

;; exceptions = exceptions | 16;

(insn 208 207 0 arch/arm/vfp/vfpsingle.c:601 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 43

;; 

(code_label 211 210 212 123 "" [0 uses])

(note 212 211 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand | (u32) D.5653 != 0)

(insn 213 212 214 arch/arm/vfp/vfpsingle.c:604 (set (reg:SI 181)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 214 213 215 arch/arm/vfp/vfpsingle.c:604 (set (reg:SI 182)
        (ior:SI (reg/v:SI 136 [ significand ])
            (reg:SI 181))) -1 (nil))

(insn 215 214 216 arch/arm/vfp/vfpsingle.c:604 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 216 215 0 arch/arm/vfp/vfpsingle.c:604 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 44

;; exceptions = exceptions | 16;

(insn 218 217 0 arch/arm/vfp/vfpsingle.c:605 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; if (rmode == 4194304)

(insn 219 218 220 arch/arm/vfp/vfpsingle.c:606 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 220 219 0 arch/arm/vfp/vfpsingle.c:606 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 45

;; if (vsm$sign == 0)

(insn 222 221 223 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 223 222 0 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 46

;; d = 1;

(insn 225 224 0 arch/arm/vfp/vfpsingle.c:607 (set (reg/v:SI 143 [ d ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 47

;; 

(code_label 228 227 229 133 "" [0 uses])

(note 229 228 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 8388608)

(insn 230 229 231 arch/arm/vfp/vfpsingle.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 231 230 0 arch/arm/vfp/vfpsingle.c:608 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
        (nil)))

;; Generating RTL for gimple basic block 48

;; if (vsm$sign != 0)

(insn 233 232 234 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 234 233 0 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 49

;; exceptions = exceptions | 1;

(insn 236 235 0 arch/arm/vfp/vfpsingle.c:610 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; d = 0;

(insn 237 236 0 arch/arm/vfp/vfpsingle.c:609 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 50

;; 

(code_label 240 239 241 132 "" [0 uses])

(note 241 240 0 NOTE_INSN_BASIC_BLOCK)

;; d = 0;

(insn 242 241 0 arch/arm/vfp/vfpsingle.c:603 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 51

;; 

(code_label 243 242 244 122 "" [0 uses])

(note 244 243 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((s32) d, (unsigned int) sd);

(insn 245 244 246 arch/arm/vfp/vfpsingle.c:617 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ d ])) -1 (nil))

(insn 246 245 247 arch/arm/vfp/vfpsingle.c:617 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ sd ])) -1 (nil))

(call_insn 247 246 0 arch/arm/vfp/vfpsingle.c:617 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return exceptions;

(insn 248 247 249 arch/arm/vfp/vfpsingle.c:620 (set (reg:SI 144 [ <result> ])
        (reg/v:SI 142 [ exceptions ])) -1 (nil))

(jump_insn 249 248 250 arch/arm/vfp/vfpsingle.c:620 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 250 249 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 145 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 146 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 147 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 148 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 147 [ m ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 147 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 135 [ D.5653 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 136 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 136 [ significand ])
        (ior:SI (reg/v:SI 136 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(jump_insn 30 29 31 4 arch/arm/vfp/vfp.h:201 (set (pc)
        (label_ref 58)) -1 (nil))
;; End of basic block 4 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 31 30 32)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [50.0%] 
(code_label 32 31 33 5 109 "" [1 uses])

(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 5 arch/arm/vfp/vfp.h:231 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 35 34 36 5 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 36 35 37 5 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [56.0%]  (fallthru)
;; Succ edge  11 [44.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [56.0%]  (fallthru)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 6 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 40 6 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 7 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 42 41 43 7 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 43 42 44)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 44 43 45 8 111 "" [1 uses])

(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 8 arch/arm/vfp/vfp.h:234 (set (reg:SI 162)
        (and:SI (reg/v:SI 136 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 47 46 48 8 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 49 8 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 49 48 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 51 50 52 9 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 52 51 53)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 53 52 54 10 113 "" [1 uses])

(note 54 53 55 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 10 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 56 55 57 10 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 57 56 58)

;; Start of basic block ( 5 4) -> 11
;; Pred edge  5 [44.0%] 
;; Pred edge  4 [100.0%] 
(code_label 58 57 59 11 110 "" [2 uses])

(note 59 58 60 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 11 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5653 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 61 60 62 11 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 62 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 12 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 64 63 65 12 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 65 64 66)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 66 65 67 13 114 "" [1 uses])

(note 67 66 68 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 13 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 69 68 70 13 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 70 69 71 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 14 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 72 71 73 14 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 73 72 74)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 74 73 75 15 115 "" [1 uses])

(note 75 74 76 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 15 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 77 76 78 16 112 "" [5 uses])

(note 78 77 79 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 16 arch/arm/vfp/vfpsingle.c:561 (set (reg:SI 163)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 80 79 81 16 arch/arm/vfp/vfpsingle.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 81 80 82 16 arch/arm/vfp/vfpsingle.c:561 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 82 81 83 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 17 arch/arm/vfp/vfpsingle.c:550 (set (reg/v:SI 142 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 84 83 85 17 arch/arm/vfp/vfpsingle.c:550 (set (pc)
        (label_ref 89)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 85 84 86)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [50.0%] 
(code_label 86 85 87 18 116 "" [1 uses])

(note 87 86 88 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 18 arch/arm/vfp/vfpsingle.c:562 (set (reg/v:SI 142 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 89 88 90 19 117 "" [1 uses])

(note 90 89 91 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 19 arch/arm/vfp/vfpsingle.c:564 (set (reg:SI 164)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 92 91 93 19 arch/arm/vfp/vfpsingle.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 94 19 arch/arm/vfp/vfpsingle.c:564 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 94 93 95 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 20 arch/arm/vfp/vfpsingle.c:565 (set (reg:SI 133 [ vsm$sign ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 96 95 97 20 arch/arm/vfp/vfpsingle.c:565 (set (pc)
        (label_ref 103)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 97 96 98)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 98 97 99 21 118 "" [1 uses])

(note 99 98 100 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 21 arch/arm/vfp/vfp.h:195 (set (reg:SI 165)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 101 100 102 21 arch/arm/vfp/vfp.h:195 (set (reg:SI 166)
        (lshiftrt:SI (reg:SI 165)
            (const_int 16 [0x10]))) -1 (nil))

(insn 102 101 103 21 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ vsm$sign ])
        (zero_extend:SI (subreg:HI (reg:SI 166) 0))) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 103 102 104 22 119 "" [1 uses])

(note 104 103 105 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 22 arch/arm/vfp/vfpsingle.c:567 (set (reg:SI 167)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 106 105 107 22 arch/arm/vfp/vfpsingle.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 158 [0x9e]))) -1 (nil))

(jump_insn 107 106 108 22 arch/arm/vfp/vfpsingle.c:567 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 26)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 108 107 109 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 23 arch/arm/vfp/vfpsingle.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 111 23 arch/arm/vfp/vfpsingle.c:568 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 23 -> ( 25 24)

;; Succ edge  25 [39.0%] 
;; Succ edge  24 [61.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [61.0%]  (fallthru)
(note 111 110 112 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 24 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 142 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(insn 113 112 114 24 arch/arm/vfp/vfpsingle.c:568 discrim 2 (set (reg/v:SI 143 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 114 113 115 24 arch/arm/vfp/vfpsingle.c:568 discrim 2 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 24 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 115 114 116)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [39.0%] 
(code_label 116 115 117 25 121 "" [1 uses])

(note 117 116 118 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 25 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 142 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(insn 119 118 120 25 arch/arm/vfp/vfpsingle.c:568 discrim 1 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 120 119 121 25 arch/arm/vfp/vfpsingle.c:568 discrim 1 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 25 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 121 120 122)

;; Start of basic block ( 22) -> 26
;; Pred edge  22 [50.0%] 
(code_label 122 121 123 26 120 "" [1 uses])

(note 123 122 124 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 26 arch/arm/vfp/vfpsingle.c:551 (set (reg/v:SI 141 [ rmode ])
        (and:SI (reg/v:SI 148 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 125 124 126 26 arch/arm/vfp/vfpsingle.c:570 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 126 125 127 26 arch/arm/vfp/vfpsingle.c:570 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 125 [0x7d]))) -1 (nil))

(jump_insn 127 126 128 26 arch/arm/vfp/vfpsingle.c:570 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 44)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  44 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 128 127 129 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 130 27 arch/arm/vfp/vfpsingle.c:571 (set (reg:SI 169)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 130 129 131 27 arch/arm/vfp/vfpsingle.c:571 (set (reg/v:SI 139 [ shift ])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 169))) -1 (nil))

(insn 131 130 132 27 arch/arm/vfp/vfpsingle.c:577 (set (reg:SI 170)
        (ashift:SI (reg/v:SI 136 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 132 131 133 27 arch/arm/vfp/vfpsingle.c:577 (set (reg/v:SI 143 [ d ])
        (lshiftrt:SI (reg:SI 170)
            (reg/v:SI 139 [ shift ]))) -1 (nil))

(insn 133 132 134 27 arch/arm/vfp/vfpsingle.c:578 (set (reg:SI 171)
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 139 [ shift ]))) -1 (nil))

(insn 134 133 135 27 arch/arm/vfp/vfpsingle.c:578 (set (reg/v:SI 138 [ rem ])
        (ashift:SI (reg/v:SI 136 [ significand ])
            (reg:SI 171))) -1 (nil))

(insn 135 134 136 27 arch/arm/vfp/vfpsingle.c:580 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 136 135 137 27 arch/arm/vfp/vfpsingle.c:580 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 31)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 137 136 138 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 28 arch/arm/vfp/vfpsingle.c:582 (set (reg:SI 172)
        (and:SI (reg/v:SI 143 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 139 138 140 28 arch/arm/vfp/vfpsingle.c:582 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 140 139 141 28 arch/arm/vfp/vfpsingle.c:582 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
(note 141 140 142 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 29 arch/arm/vfp/vfpsingle.c:583 (set (reg/v:SI 137 [ incr ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(jump_insn 143 142 144 29 arch/arm/vfp/vfpsingle.c:583 (set (pc)
        (label_ref 173)) -1 (nil))
;; End of basic block 29 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 144 143 145)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [50.0%] 
(code_label 145 144 146 30 125 "" [1 uses])

(note 146 145 147 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 30 arch/arm/vfp/vfpsingle.c:581 (set (reg/v:SI 137 [ incr ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 148 147 149 30 arch/arm/vfp/vfpsingle.c:581 (set (pc)
        (label_ref 173)) -1 (nil))
;; End of basic block 30 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 149 148 150)

;; Start of basic block ( 27) -> 31
;; Pred edge  27 [50.0%] 
(code_label 150 149 151 31 124 "" [1 uses])

(note 151 150 152 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 31 arch/arm/vfp/vfpsingle.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 153 152 154 31 arch/arm/vfp/vfpsingle.c:584 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 31 -> ( 34 32)

;; Succ edge  34 [28.0%] 
;; Succ edge  32 [72.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [72.0%]  (fallthru)
(note 154 153 155 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 156 155 157 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 174)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 157 156 158 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:QI 173)
        (subreg:QI (reg:SI 174) 0)) -1 (nil))

(insn 158 157 159 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 159 158 160 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 176)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 160 159 161 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:QI 175)
        (subreg:QI (reg:SI 176) 0)) -1 (nil))

(insn 161 160 162 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 177)
        (xor:SI (subreg:SI (reg:QI 173) 0)
            (subreg:SI (reg:QI 175) 0))) -1 (nil))

(insn 162 161 163 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 163 162 164 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) -1 (nil))

(insn 164 163 165 32 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 165 164 166 32 arch/arm/vfp/vfpsingle.c:586 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 33 34)

;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 166 165 167 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 167 166 168 33 arch/arm/vfp/vfpsingle.c:587 (set (reg/v:SI 137 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 168 167 169 33 arch/arm/vfp/vfpsingle.c:587 (set (pc)
        (label_ref 173)) -1 (nil))
;; End of basic block 33 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 169 168 170)

;; Start of basic block ( 32 31) -> 34
;; Pred edge  32 [50.0%] 
;; Pred edge  31 [28.0%] 
(code_label 170 169 171 34 127 "" [2 uses])

(note 171 170 172 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 34 arch/arm/vfp/vfpsingle.c:585 (set (reg/v:SI 137 [ incr ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 29 30 33) -> 35
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
;; Pred edge  30 [100.0%] 
;; Pred edge  33 [100.0%] 
(code_label 173 172 174 35 126 "" [3 uses])

(note 174 173 175 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 35 arch/arm/vfp/vfpsingle.c:590 (set (reg:SI 180)
        (plus:SI (reg/v:SI 137 [ incr ])
            (reg/v:SI 138 [ rem ]))) -1 (nil))

(insn 176 175 177 35 arch/arm/vfp/vfpsingle.c:590 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (reg/v:SI 138 [ rem ]))) -1 (nil))

(jump_insn 177 176 178 35 arch/arm/vfp/vfpsingle.c:590 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 36 39)

;; Succ edge  36 [50.0%]  (fallthru)
;; Succ edge  39 [50.0%] 

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 178 177 179 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 36 arch/arm/vfp/vfpsingle.c:591 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 180 179 181 36 arch/arm/vfp/vfpsingle.c:591 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 36 -> ( 37 38)

;; Succ edge  37 [72.0%]  (fallthru)
;; Succ edge  38 [28.0%] 

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [72.0%]  (fallthru)
(note 181 180 182 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 37 arch/arm/vfp/vfpsingle.c:592 (set (reg/v:SI 143 [ d ])
        (plus:SI (reg/v:SI 143 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 183 182 184 37 arch/arm/vfp/vfpsingle.c:592 (set (pc)
        (label_ref 194)) -1 (nil))
;; End of basic block 37 -> ( 40)

;; Succ edge  40 [100.0%] 

(barrier 184 183 185)

;; Start of basic block ( 36) -> 38
;; Pred edge  36 [28.0%] 
(code_label 185 184 186 38 129 "" [1 uses])

(note 186 185 187 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 38 arch/arm/vfp/vfpsingle.c:594 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 188 187 189 38 arch/arm/vfp/vfpsingle.c:594 (set (pc)
        (label_ref 194)) -1 (nil))
;; End of basic block 38 -> ( 40)

;; Succ edge  40 [100.0%] 

(barrier 189 188 190)

;; Start of basic block ( 35) -> 39
;; Pred edge  35 [50.0%] 
(code_label 190 189 191 39 128 "" [1 uses])

(note 191 190 192 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 39 arch/arm/vfp/vfpsingle.c:597 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ d ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 193 192 194 39 arch/arm/vfp/vfpsingle.c:597 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))
;; End of basic block 39 -> ( 40 42)

;; Succ edge  40 (fallthru)
;; Succ edge  42 [100.0%] 

;; Start of basic block ( 39 37 38) -> 40
;; Pred edge  39 (fallthru)
;; Pred edge  37 [100.0%] 
;; Pred edge  38 [100.0%] 
(code_label 194 193 195 40 130 "" [2 uses])

(note 195 194 196 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 40 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 197 196 198 40 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 40 -> ( 41 42)

;; Succ edge  41 [39.0%]  (fallthru)
;; Succ edge  42 [61.0%] 

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [39.0%]  (fallthru)
(note 198 197 199 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 41 arch/arm/vfp/vfpsingle.c:599 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 200 199 201 41 arch/arm/vfp/vfpsingle.c:598 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 201 200 202 41 arch/arm/vfp/vfpsingle.c:597 discrim 2 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 41 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 202 201 203)

;; Start of basic block ( 39 40) -> 42
;; Pred edge  39 [100.0%] 
;; Pred edge  40 [61.0%] 
(code_label 203 202 204 42 131 "" [2 uses])

(note 204 203 205 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 42 arch/arm/vfp/vfpsingle.c:600 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rem ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 207 42 arch/arm/vfp/vfpsingle.c:600 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 42 -> ( 43 52)

;; Succ edge  43 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [50.0%]  (fallthru)
(note 207 206 208 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 43 arch/arm/vfp/vfpsingle.c:601 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 209 208 210 43 arch/arm/vfp/vfpsingle.c:601 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 43 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 210 209 211)

;; Start of basic block ( 26) -> 44
;; Pred edge  26 [50.0%] 
(code_label 211 210 212 44 123 "" [1 uses])

(note 212 211 213 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 44 arch/arm/vfp/vfpsingle.c:604 (set (reg:SI 181)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) -1 (nil))

(insn 214 213 215 44 arch/arm/vfp/vfpsingle.c:604 (set (reg:SI 182)
        (ior:SI (reg/v:SI 136 [ significand ])
            (reg:SI 181))) -1 (nil))

(insn 215 214 216 44 arch/arm/vfp/vfpsingle.c:604 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 216 215 217 44 arch/arm/vfp/vfpsingle.c:604 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 44 -> ( 45 51)

;; Succ edge  45 [61.0%]  (fallthru)
;; Succ edge  51 [39.0%] 

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [61.0%]  (fallthru)
(note 217 216 218 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 45 arch/arm/vfp/vfpsingle.c:605 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 219 218 220 45 arch/arm/vfp/vfpsingle.c:606 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 220 219 221 45 arch/arm/vfp/vfpsingle.c:606 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 45 -> ( 46 48)

;; Succ edge  46 [28.0%]  (fallthru)
;; Succ edge  48 [72.0%] 

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [28.0%]  (fallthru)
(note 221 220 222 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 222 221 223 46 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 223 222 224 46 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 46 -> ( 47 51)

;; Succ edge  47 [39.0%]  (fallthru)
;; Succ edge  51 [61.0%] 

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [39.0%]  (fallthru)
(note 224 223 225 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 47 arch/arm/vfp/vfpsingle.c:607 (set (reg/v:SI 143 [ d ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 226 225 227 47 arch/arm/vfp/vfpsingle.c:607 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 47 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 227 226 228)

;; Start of basic block ( 45) -> 48
;; Pred edge  45 [72.0%] 
(code_label 228 227 229 48 133 "" [1 uses])

(note 229 228 230 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 48 arch/arm/vfp/vfpsingle.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 231 230 232 48 arch/arm/vfp/vfpsingle.c:608 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
        (nil)))
;; End of basic block 48 -> ( 49 51)

;; Succ edge  49 [46.8%]  (fallthru)
;; Succ edge  51 [53.2%] 

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [46.8%]  (fallthru)
(note 232 231 233 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 49 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 234 233 235 49 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 49 -> ( 50 51)

;; Succ edge  50 [61.0%]  (fallthru)
;; Succ edge  51 [39.0%] 

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [61.0%]  (fallthru)
(note 235 234 236 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 50 arch/arm/vfp/vfpsingle.c:610 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 237 236 238 50 arch/arm/vfp/vfpsingle.c:609 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 238 237 239 50 arch/arm/vfp/vfpsingle.c:609 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 50 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 239 238 240)

;; Start of basic block ( 46 49 44 48) -> 51
;; Pred edge  46 [61.0%] 
;; Pred edge  49 [39.0%] 
;; Pred edge  44 [39.0%] 
;; Pred edge  48 [53.2%] 
(code_label 240 239 241 51 132 "" [4 uses])

(note 241 240 242 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 51 arch/arm/vfp/vfpsingle.c:603 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 51 -> ( 52)

;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 51 24 42 25 43 41 50 47) -> 52
;; Pred edge  51 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%] 
;; Pred edge  42 [50.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  43 [100.0%] 
;; Pred edge  41 [100.0%] 
;; Pred edge  50 [100.0%] 
;; Pred edge  47 [100.0%] 
(code_label 243 242 244 52 122 "" [7 uses])

(note 244 243 245 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 52 arch/arm/vfp/vfpsingle.c:617 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ d ])) -1 (nil))

(insn 246 245 247 52 arch/arm/vfp/vfpsingle.c:617 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ sd ])) -1 (nil))

(call_insn 247 246 248 52 arch/arm/vfp/vfpsingle.c:617 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 248 247 249 52 arch/arm/vfp/vfpsingle.c:620 (set (reg:SI 144 [ <result> ])
        (reg/v:SI 142 [ exceptions ])) -1 (nil))

(jump_insn 249 248 250 52 arch/arm/vfp/vfpsingle.c:620 (set (pc)
        (label_ref 251)) -1 (nil))
;; End of basic block 52 -> ( 54)

;; Succ edge  54 [100.0%] 

(barrier 250 249 259)

;; Start of basic block () -> 53
(note 259 250 253 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 253 259 254 53 arch/arm/vfp/vfpsingle.c:620 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 254 253 255 53 arch/arm/vfp/vfpsingle.c:620 (clobber (reg:SI 144 [ <result> ])) -1 (nil))

(jump_insn 255 254 256 53 arch/arm/vfp/vfpsingle.c:620 (set (pc)
        (label_ref 257)) -1 (nil))
;; End of basic block 53 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 256 255 251)

;; Start of basic block ( 52) -> 54
;; Pred edge  52 [100.0%] 
(code_label 251 256 260 54 108 "" [1 uses])

(note 260 251 252 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 252 260 257 54 arch/arm/vfp/vfpsingle.c:620 (set (reg/i:SI 0 r0)
        (reg:SI 144 [ <result> ])) -1 (nil))
;; End of basic block 54 -> ( 55)

;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 53 54) -> 55
;; Pred edge  53 [100.0%] 
;; Pred edge  54 [100.0%]  (fallthru)
(code_label 257 252 261 55 134 "" [1 uses])

(note 261 257 258 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 258 261 0 55 arch/arm/vfp/vfpsingle.c:620 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 55 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_ftouiz (vfp_single_ftouiz)[0:169]


;; Generating RTL for gimple basic block 2

;; D.4742 = vfp_single_ftoui (sd, unused, m, 12582912); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpsingle.c:624 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:623 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:623 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:623 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:623 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpsingle.c:624 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:625 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:625 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:625 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 136 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:625 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 137 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:625 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fneg (vfp_single_fneg)[0:157]


;; Generating RTL for gimple basic block 2

;; vfp_put_float ((s32) ((unsigned int) m ^ 2147483648), (unsigned int) sd);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 138)
        (xor:SI (reg/v:SI 136 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) -1 (nil))

(call_insn 12 11 0 arch/arm/vfp/vfpsingle.c:273 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return 0;

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:275 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 14 13 15 arch/arm/vfp/vfpsingle.c:275 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 15 14 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 134 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 135 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 136 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 137 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 138)
        (xor:SI (reg/v:SI 136 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) -1 (nil))

(call_insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:273 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:275 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:275 (set (pc)
        (label_ref 16)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 15 14 24)

;; Start of basic block () -> 4
(note 24 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:275 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:275 (clobber (reg:SI 133 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:275 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 16 21 25 5 138 "" [1 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:275 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 139 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:275 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fabs (vfp_single_fabs)[0:155]


;; Generating RTL for gimple basic block 2

;; vfp_put_float (m & 2147483647, (unsigned int) sd);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 138)
        (and:SI (reg/v:SI 136 [ m ])
            (const_int 2147483647 [0x7fffffff]))) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) -1 (nil))

(call_insn 12 11 0 arch/arm/vfp/vfpsingle.c:261 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return 0;

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:263 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 14 13 15 arch/arm/vfp/vfpsingle.c:263 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 15 14 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 134 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 135 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 136 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 137 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 138)
        (and:SI (reg/v:SI 136 [ m ])
            (const_int 2147483647 [0x7fffffff]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 0 r0)
        (reg:SI 138)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) -1 (nil))

(call_insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:261 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:263 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:263 (set (pc)
        (label_ref 16)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 15 14 24)

;; Start of basic block () -> 4
(note 24 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpsingle.c:263 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:263 (clobber (reg:SI 133 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:263 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 16 21 25 5 140 "" [1 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpsingle.c:263 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 141 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpsingle.c:263 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fcpy (vfp_single_fcpy)[0:156]


;; Generating RTL for gimple basic block 2

;; vfp_put_float (m, (unsigned int) sd);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ m ])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) -1 (nil))

(call_insn 11 10 0 arch/arm/vfp/vfpsingle.c:267 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return 0;

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:269 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 13 12 14 arch/arm/vfp/vfpsingle.c:269 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 134 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 135 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 136 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 137 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ m ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) -1 (nil))

(call_insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:267 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:269 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:269 (set (pc)
        (label_ref 15)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 14 13 23)

;; Start of basic block () -> 4
(note 23 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 23 18 4 arch/arm/vfp/vfpsingle.c:269 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 18 17 19 4 arch/arm/vfp/vfpsingle.c:269 (clobber (reg:SI 133 [ <result> ])) -1 (nil))

(jump_insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:269 (set (pc)
        (label_ref 21)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 20 19 15)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 15 20 24 5 142 "" [1 uses])

(note 24 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 24 21 5 arch/arm/vfp/vfpsingle.c:269 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 21 16 25 6 143 "" [1 uses])

(note 25 21 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 22 25 0 6 arch/arm/vfp/vfpsingle.c:269 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function __vfp_single_normaliseround (__vfp_single_normaliseround)[0:153]


;; Generating RTL for gimple basic block 2

;; D.4099 = vs->exponent;

(insn 9 8 0 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 147 [ D.4099 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

;; if (D.4099 == 255)

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4099 ]) 0))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 12 11 0 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (exceptions != 0 | vs->significand == 0 != 0)

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ exceptions ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:QI 154)
        (subreg:QI (reg:SI 155) 0)) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 158)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpsingle.c:83 (set (reg:QI 156)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 159)
        (ior:SI (subreg:SI (reg:QI 154) 0)
            (subreg:SI (reg:QI 156) 0))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfpsingle.c:83 (set (reg:QI 160)
        (subreg:QI (reg:SI 159) 0)) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 161)
        (zero_extend:SI (reg:QI 160))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 25 24 0 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 26 25 27 145 "" [0 uses])

(note 27 26 0 NOTE_INSN_BASIC_BLOCK)

;; significand = vs->significand;

(insn 28 27 0 arch/arm/vfp/vfpsingle.c:89 (set (reg/v:SI 142 [ significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

;; if (significand == 0)

(insn 29 28 30 arch/arm/vfp/vfpsingle.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 0 arch/arm/vfp/vfpsingle.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 5

;; vs->exponent = 0;

(insn 32 31 33 arch/arm/vfp/vfpsingle.c:90 (set (reg:SI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfpsingle.c:90 (set (reg:HI 162)
        (subreg:HI (reg:SI 163) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 34 33 0 arch/arm/vfp/vfpsingle.c:90 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 162)) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 37 36 38 147 "" [0 uses])

(note 38 37 0 NOTE_INSN_BASIC_BLOCK)

;; exponent = (int) D.4099;

(insn 39 38 0 arch/arm/vfp/vfpsingle.c:94 (set (reg/v:SI 139 [ exponent ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4099 ]) 0))) -1 (nil))

;; __asm__("clz	%0, %1" : "=r" ret : "r" (int) significand);

(insn 40 39 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 136 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg/v:SI 142 [ significand ])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

;; shift = 32 - (32 - ret);

(insn 41 40 42 arch/arm/vfp/vfpsingle.c:102 (set (reg:SI 164)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 136 [ ret ]))) -1 (nil))

(insn 42 41 0 arch/arm/vfp/vfpsingle.c:102 (set (reg/v:SI 138 [ shift ])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 164))) -1 (nil))

;; if (shift != 0 & shift <= 31 != 0)

(insn 43 42 44 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ shift ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfpsingle.c:103 (set (reg:QI 165)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ shift ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 168)
        (le:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 48 47 49 arch/arm/vfp/vfpsingle.c:103 (set (reg:QI 167)
        (subreg:QI (reg:SI 168) 0)) -1 (nil))

(insn 49 48 50 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 169)
        (and:SI (subreg:SI (reg:QI 165) 0)
            (subreg:SI (reg:QI 167) 0))) -1 (nil))

(insn 50 49 51 arch/arm/vfp/vfpsingle.c:103 (set (reg:QI 170)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 51 50 52 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 171)
        (zero_extend:SI (reg:QI 170))) -1 (nil))

(insn 52 51 53 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 53 52 0 arch/arm/vfp/vfpsingle.c:103 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 7

;; exponent = exponent - shift;

(insn 55 54 0 arch/arm/vfp/vfpsingle.c:104 (set (reg/v:SI 139 [ exponent ])
        (minus:SI (reg/v:SI 139 [ exponent ])
            (reg/v:SI 138 [ shift ]))) -1 (nil))

;; significand = significand << shift;

(insn 56 55 0 arch/arm/vfp/vfpsingle.c:105 (set (reg/v:SI 142 [ significand ])
        (ashift:SI (reg/v:SI 142 [ significand ])
            (reg/v:SI 138 [ shift ]))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 57 56 58 148 "" [0 uses])

(note 58 57 0 NOTE_INSN_BASIC_BLOCK)

;; if (exponent < 0)

(insn 59 58 60 arch/arm/vfp/vfpsingle.c:118 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 60 59 0 arch/arm/vfp/vfpsingle.c:118 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; underflow = 0;

(insn 62 61 0 arch/arm/vfp/vfpsingle.c:118 (set (reg/v:SI 137 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 65 64 66 149 "" [0 uses])

(note 66 65 0 NOTE_INSN_BASIC_BLOCK)

;; D.4118 = -exponent;

(insn 67 66 0 arch/arm/vfp/vfpsingle.c:119 (set (reg:SI 146 [ D.4118 ])
        (neg:SI (reg/v:SI 139 [ exponent ]))) -1 (nil))

;; D.4119 = (unsigned int) D.4118;

(insn 68 67 0 arch/arm/vfp/vfpsingle.c:119 (set (reg:SI 145 [ D.4119 ])
        (reg:SI 146 [ D.4118 ])) -1 (nil))

;; if (D.4119 <= 31)

(insn 69 68 70 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145 [ D.4119 ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 70 69 0 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; D.5705 = significand >> D.4118;

(insn 72 71 0 arch/arm/vfp/vfp.h:16 (set (reg:SI 134 [ D.5705 ])
        (lshiftrt:SI (reg/v:SI 142 [ significand ])
            (reg:SI 146 [ D.4118 ]))) -1 (nil))

;; D.5701 = significand << (int) (32 - D.4119) != 0;

(insn 73 72 74 arch/arm/vfp/vfp.h:16 (set (reg:SI 172)
        (minus:SI (const_int 32 [0x20])
            (reg:SI 145 [ D.4119 ]))) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfp.h:16 (set (reg:SI 173)
        (ashift:SI (reg/v:SI 142 [ significand ])
            (reg:SI 172))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (const_int 0 [0x0]))) -1 (nil))

(insn 76 75 77 arch/arm/vfp/vfp.h:16 (set (reg:SI 174)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 77 76 0 arch/arm/vfp/vfp.h:16 (set (reg:SI 135 [ D.5701 ])
        (reg:SI 174)) -1 (nil))

;; significand = D.5701 | D.5705;

(insn 78 77 0 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 142 [ significand ])
        (ior:SI (reg:SI 135 [ D.5701 ])
            (reg:SI 134 [ D.5705 ]))) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 81 80 82 151 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; significand = significand != 0;

(insn 83 82 84 arch/arm/vfp/vfp.h:18 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfp.h:18 (set (reg:SI 175)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 85 84 0 arch/arm/vfp/vfp.h:18 (set (reg/v:SI 142 [ significand ])
        (reg:SI 175)) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 86 85 87 152 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 255 == 0)

(insn 88 87 89 arch/arm/vfp/vfpsingle.c:126 (set (reg:SI 176)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 255 [0xff]))) -1 (nil))

(insn 89 88 90 arch/arm/vfp/vfpsingle.c:126 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 90 89 0 arch/arm/vfp/vfpsingle.c:126 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 14

;; underflow = 0;

(insn 92 91 0 arch/arm/vfp/vfpsingle.c:127 (set (reg/v:SI 137 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

;; exponent = 0;

(insn 93 92 0 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 139 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 96 95 97 153 "" [0 uses])

(note 97 96 0 NOTE_INSN_BASIC_BLOCK)

;; underflow = 1;

(insn 98 97 0 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 137 [ underflow ])
        (const_int 1 [0x1])) -1 (nil))

;; exponent = 0;

(insn 99 98 0 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 139 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 100 99 101 150 "" [0 uses])

(note 101 100 0 NOTE_INSN_BASIC_BLOCK)

;; rmode = fpscr & 12582912;

(insn 102 101 0 arch/arm/vfp/vfpsingle.c:134 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 151 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

;; if (rmode == 0)

(insn 103 102 104 arch/arm/vfp/vfpsingle.c:136 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 0 arch/arm/vfp/vfpsingle.c:136 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 17

;; if (significand & 256 == 0)

(insn 106 105 107 arch/arm/vfp/vfpsingle.c:138 (set (reg:SI 177)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 256 [0x100]))) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfpsingle.c:138 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 108 107 0 arch/arm/vfp/vfpsingle.c:138 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 18

;; incr = 127;

(insn 110 109 0 arch/arm/vfp/vfpsingle.c:139 (set (reg/v:SI 141 [ incr ])
        (const_int 127 [0x7f])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 113 112 114 155 "" [0 uses])

(note 114 113 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 128;

(insn 115 114 0 arch/arm/vfp/vfpsingle.c:137 (set (reg/v:SI 141 [ incr ])
        (const_int 128 [0x80])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 118 117 119 154 "" [0 uses])

(note 119 118 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 12582912)

(insn 120 119 121 arch/arm/vfp/vfpsingle.c:140 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 121 120 0 arch/arm/vfp/vfpsingle.c:140 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 21

;; if (rmode == 4194304 ^ vs->sign != 0 != 0)

(insn 123 122 124 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 179)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfpsingle.c:142 (set (reg:QI 178)
        (subreg:QI (reg:SI 179) 0)) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 181)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 182)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpsingle.c:142 (set (reg:QI 180)
        (subreg:QI (reg:SI 182) 0)) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 183)
        (xor:SI (subreg:SI (reg:QI 178) 0)
            (subreg:SI (reg:QI 180) 0))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpsingle.c:142 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 134 133 0 arch/arm/vfp/vfpsingle.c:142 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; incr = 255;

(insn 136 135 0 arch/arm/vfp/vfpsingle.c:143 (set (reg/v:SI 141 [ incr ])
        (const_int 255 [0xff])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 139 138 140 157 "" [0 uses])

(note 140 139 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0;

(insn 141 140 0 arch/arm/vfp/vfpsingle.c:141 (set (reg/v:SI 141 [ incr ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 142 141 143 156 "" [0 uses])

(note 143 142 0 NOTE_INSN_BASIC_BLOCK)

;; if (incr + significand < significand)

(insn 144 143 145 arch/arm/vfp/vfpsingle.c:150 (set (reg:SI 186)
        (plus:SI (reg/v:SI 141 [ incr ])
            (reg/v:SI 142 [ significand ]))) -1 (nil))

(insn 145 144 146 arch/arm/vfp/vfpsingle.c:150 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg/v:SI 142 [ significand ]))) -1 (nil))

(jump_insn 146 145 0 arch/arm/vfp/vfpsingle.c:150 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 25

;; exponent = exponent + 1;

(insn 148 147 0 arch/arm/vfp/vfpsingle.c:151 (set (reg/v:SI 139 [ exponent ])
        (plus:SI (reg/v:SI 139 [ exponent ])
            (const_int 1 [0x1]))) -1 (nil))

;; D.4142 = significand >> 1;

(insn 149 148 0 arch/arm/vfp/vfpsingle.c:152 (set (reg:SI 144 [ D.4142 ])
        (lshiftrt:SI (reg/v:SI 142 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

;; D.4143 = significand & 1;

(insn 150 149 0 arch/arm/vfp/vfpsingle.c:152 (set (reg:SI 143 [ D.4143 ])
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

;; significand = D.4143 | D.4142;

(insn 151 150 0 arch/arm/vfp/vfpsingle.c:152 (set (reg/v:SI 142 [ significand ])
        (ior:SI (reg:SI 143 [ D.4143 ])
            (reg:SI 144 [ D.4142 ]))) -1 (nil))

;; incr = incr >> 1;

(insn 152 151 0 arch/arm/vfp/vfpsingle.c:153 (set (reg/v:SI 141 [ incr ])
        (lshiftrt:SI (reg/v:SI 141 [ incr ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 26

;; 

(code_label 153 152 154 158 "" [0 uses])

(note 154 153 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 255 != 0)

(insn 155 154 156 arch/arm/vfp/vfpsingle.c:165 (set (reg:SI 187)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 255 [0xff]))) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfpsingle.c:165 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 157 156 0 arch/arm/vfp/vfpsingle.c:165 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 27

;; exceptions = exceptions | 16;

(insn 159 158 0 arch/arm/vfp/vfpsingle.c:166 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 160 159 161 159 "" [0 uses])

(note 161 160 0 NOTE_INSN_BASIC_BLOCK)

;; if (exponent > 253)

(insn 162 161 163 arch/arm/vfp/vfpsingle.c:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 253 [0xfd]))) -1 (nil))

(jump_insn 163 162 0 arch/arm/vfp/vfpsingle.c:176 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 29

;; exceptions = exceptions | 20;

(insn 165 164 0 arch/arm/vfp/vfpsingle.c:177 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 20 [0x14]))) -1 (nil))

;; if (incr == 0)

(insn 166 165 167 arch/arm/vfp/vfpsingle.c:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ incr ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 167 166 0 arch/arm/vfp/vfpsingle.c:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 30

;; vs->exponent = 253;

(insn 169 168 170 arch/arm/vfp/vfpsingle.c:179 (set (reg:SI 189)
        (const_int 253 [0xfd])) -1 (nil))

(insn 170 169 171 arch/arm/vfp/vfpsingle.c:179 (set (reg:HI 188)
        (subreg:HI (reg:SI 189) 0)) -1 (expr_list:REG_EQUAL (const_int 253 [0xfd])
        (nil)))

(insn 171 170 0 arch/arm/vfp/vfpsingle.c:179 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 188)) -1 (nil))

;; vs->significand = 2147483647;

(insn 172 171 173 arch/arm/vfp/vfpsingle.c:180 (set (reg:SI 190)
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(insn 173 172 0 arch/arm/vfp/vfpsingle.c:180 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 190)) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 176 175 177 161 "" [0 uses])

(note 177 176 0 NOTE_INSN_BASIC_BLOCK)

;; vs->exponent = 255;

(insn 178 177 179 arch/arm/vfp/vfpsingle.c:182 (set (reg:SI 192)
        (const_int 255 [0xff])) -1 (nil))

(insn 179 178 180 arch/arm/vfp/vfpsingle.c:182 (set (reg:HI 191)
        (subreg:HI (reg:SI 192) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 180 179 0 arch/arm/vfp/vfpsingle.c:182 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 191)) -1 (nil))

;; vs->significand = 0;

(insn 181 180 182 arch/arm/vfp/vfpsingle.c:183 (set (reg:SI 193)
        (const_int 0 [0x0])) -1 (nil))

(insn 182 181 0 arch/arm/vfp/vfpsingle.c:183 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 193)) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 185 184 186 160 "" [0 uses])

(note 186 185 0 NOTE_INSN_BASIC_BLOCK)

;; significand.624 = incr + significand;

(insn 187 186 0 arch/arm/vfp/vfpsingle.c:171 (set (reg/v:SI 133 [ significand.624 ])
        (plus:SI (reg/v:SI 141 [ incr ])
            (reg/v:SI 142 [ significand ]))) -1 (nil))

;; if (significand.624 >> 8 == 0)

(insn 188 187 189 arch/arm/vfp/vfpsingle.c:186 (set (reg:SI 194)
        (lshiftrt:SI (reg/v:SI 133 [ significand.624 ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 189 188 190 arch/arm/vfp/vfpsingle.c:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 190 189 0 arch/arm/vfp/vfpsingle.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; exponent = 0;

(insn 192 191 0 arch/arm/vfp/vfpsingle.c:187 (set (reg/v:SI 139 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 193 192 194 162 "" [0 uses])

(note 194 193 0 NOTE_INSN_BASIC_BLOCK)

;; if (exponent != 0 | significand.624 > 2147483648 != 0)

(insn 195 194 196 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 196 195 197 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 196)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 197 196 198 arch/arm/vfp/vfpsingle.c:188 (set (reg:QI 195)
        (subreg:QI (reg:SI 196) 0)) -1 (nil))

(insn 198 197 199 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ significand.624 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 199 198 200 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 198)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 200 199 201 arch/arm/vfp/vfpsingle.c:188 (set (reg:QI 197)
        (subreg:QI (reg:SI 198) 0)) -1 (nil))

(insn 201 200 202 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 199)
        (ior:SI (subreg:SI (reg:QI 195) 0)
            (subreg:SI (reg:QI 197) 0))) -1 (nil))

(insn 202 201 203 arch/arm/vfp/vfpsingle.c:188 (set (reg:QI 200)
        (subreg:QI (reg:SI 199) 0)) -1 (nil))

(insn 203 202 204 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 201)
        (zero_extend:SI (reg:QI 200))) -1 (nil))

(insn 204 203 205 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 205 204 0 arch/arm/vfp/vfpsingle.c:188 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 35

;; if (underflow != 0)

(insn 207 206 208 arch/arm/vfp/vfpsingle.c:190 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ underflow ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 208 207 0 arch/arm/vfp/vfpsingle.c:190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 36

;; exceptions = exceptions | 8;

(insn 210 209 0 arch/arm/vfp/vfpsingle.c:191 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 8 [0x8]))) -1 (nil))

;; Generating RTL for gimple basic block 37

;; 

(code_label 211 210 212 163 "" [0 uses])

(note 212 211 0 NOTE_INSN_BASIC_BLOCK)

;; vs->exponent = (s16) (s16) exponent;

(insn 213 212 0 arch/arm/vfp/vfpsingle.c:192 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg/v:SI 139 [ exponent ]) 0)) -1 (nil))

;; vs->significand = [rshift_expr] significand.624 >> 1;

(insn 214 213 215 arch/arm/vfp/vfpsingle.c:193 (set (reg:SI 202)
        (lshiftrt:SI (reg/v:SI 133 [ significand.624 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 215 214 0 arch/arm/vfp/vfpsingle.c:193 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 202)) -1 (nil))

;; Generating RTL for gimple basic block 38

;; pack:

(code_label 216 215 217 146 ("pack") [0 uses])

(note 217 216 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((s32) ((u32) (((int) vs->exponent << 23) + ((int) vs->sign << 16)) + (vs->significand >> 7)), (unsigned int) sd);

(insn 218 217 219 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 203)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 219 218 220 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 204)
        (ashift:SI (reg:SI 203)
            (const_int 23 [0x17]))) -1 (nil))

(insn 220 219 221 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 205)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 221 220 222 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 206)
        (ashift:SI (reg:SI 205)
            (const_int 16 [0x10]))) -1 (nil))

(insn 222 221 223 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 207)
        (plus:SI (reg:SI 204)
            (reg:SI 206))) -1 (nil))

(insn 223 222 224 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 209)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 224 223 225 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 208)
        (lshiftrt:SI (reg:SI 209)
            (const_int 7 [0x7]))) -1 (nil))

(insn 225 224 226 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 210)
        (plus:SI (reg:SI 207)
            (reg:SI 208))) -1 (nil))

(insn 226 225 227 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 0 r0)
        (reg:SI 210)) -1 (nil))

(insn 227 226 228 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 1 r1)
        (reg/v:SI 149 [ sd ])) -1 (nil))

(call_insn 228 227 0 arch/arm/vfp/vfpsingle.c:204 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return exceptions;

(insn 229 228 230 arch/arm/vfp/vfpsingle.c:208 (set (reg:SI 148 [ <result> ])
        (reg/v:SI 152 [ exceptions ])) -1 (nil))

(jump_insn 230 229 231 arch/arm/vfp/vfpsingle.c:208 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 231 230 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 149 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v/f:SI 150 [ vs ])
        (reg:SI 1 r1 [ vs ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 151 [ fpscr ])
        (reg:SI 2 r2 [ fpscr ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 152 [ exceptions ])
        (reg:SI 3 r3 [ exceptions ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 147 [ D.4099 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4099 ]) 0))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ exceptions ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 15 14 16 4 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 16 15 17 4 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:QI 154)
        (subreg:QI (reg:SI 155) 0)) -1 (nil))

(insn 17 16 18 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 18 17 19 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 158)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:QI 156)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 21 20 22 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 159)
        (ior:SI (subreg:SI (reg:QI 154) 0)
            (subreg:SI (reg:QI 156) 0))) -1 (nil))

(insn 22 21 23 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:QI 160)
        (subreg:QI (reg:SI 159) 0)) -1 (nil))

(insn 23 22 24 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 161)
        (zero_extend:SI (reg:QI 160))) -1 (nil))

(insn 24 23 25 4 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 25 24 26 4 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 4 -> ( 39 5)

;; Succ edge  39 [39.0%] 
;; Succ edge  5 [61.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [72.0%] 
;; Pred edge  4 [61.0%]  (fallthru)
(code_label 26 25 27 5 145 "" [1 uses])

(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/vfp/vfpsingle.c:89 (set (reg/v:SI 142 [ significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 29 28 30 5 arch/arm/vfp/vfpsingle.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 31 5 arch/arm/vfp/vfpsingle.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [39.0%]  (fallthru)
;; Succ edge  7 [61.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [39.0%]  (fallthru)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 arch/arm/vfp/vfpsingle.c:90 (set (reg:SI 163)
        (const_int 0 [0x0])) -1 (nil))

(insn 33 32 34 6 arch/arm/vfp/vfpsingle.c:90 (set (reg:HI 162)
        (subreg:HI (reg:SI 163) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 34 33 35 6 arch/arm/vfp/vfpsingle.c:90 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 162)) -1 (nil))

(jump_insn 35 34 36 6 arch/arm/vfp/vfpsingle.c:91 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 6 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 36 35 37)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [61.0%] 
(code_label 37 36 38 7 147 "" [1 uses])

(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 arch/arm/vfp/vfpsingle.c:94 (set (reg/v:SI 139 [ exponent ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4099 ]) 0))) -1 (nil))

(insn 40 39 41 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 136 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg/v:SI 142 [ significand ])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 41 40 42 7 arch/arm/vfp/vfpsingle.c:102 (set (reg:SI 164)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 136 [ ret ]))) -1 (nil))

(insn 42 41 43 7 arch/arm/vfp/vfpsingle.c:102 (set (reg/v:SI 138 [ shift ])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 164))) -1 (nil))

(insn 43 42 44 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ shift ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 44 43 45 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 45 44 46 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:QI 165)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 46 45 47 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ shift ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 47 46 48 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 168)
        (le:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 48 47 49 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:QI 167)
        (subreg:QI (reg:SI 168) 0)) -1 (nil))

(insn 49 48 50 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 169)
        (and:SI (subreg:SI (reg:QI 165) 0)
            (subreg:SI (reg:QI 167) 0))) -1 (nil))

(insn 50 49 51 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:QI 170)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 51 50 52 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 171)
        (zero_extend:SI (reg:QI 170))) -1 (nil))

(insn 52 51 53 7 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 53 52 54 7 arch/arm/vfp/vfpsingle.c:103 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 54 53 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 8 arch/arm/vfp/vfpsingle.c:104 (set (reg/v:SI 139 [ exponent ])
        (minus:SI (reg/v:SI 139 [ exponent ])
            (reg/v:SI 138 [ shift ]))) -1 (nil))

(insn 56 55 57 8 arch/arm/vfp/vfpsingle.c:105 (set (reg/v:SI 142 [ significand ])
        (ashift:SI (reg/v:SI 142 [ significand ])
            (reg/v:SI 138 [ shift ]))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 57 56 58 9 148 "" [1 uses])

(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 9 arch/arm/vfp/vfpsingle.c:118 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 60 59 61 9 arch/arm/vfp/vfpsingle.c:118 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 61 60 62 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 10 arch/arm/vfp/vfpsingle.c:118 (set (reg/v:SI 137 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 63 62 64 10 arch/arm/vfp/vfpsingle.c:118 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 10 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 64 63 65)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 65 64 66 11 149 "" [1 uses])

(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 11 arch/arm/vfp/vfpsingle.c:119 (set (reg:SI 146 [ D.4118 ])
        (neg:SI (reg/v:SI 139 [ exponent ]))) -1 (nil))

(insn 68 67 69 11 arch/arm/vfp/vfpsingle.c:119 (set (reg:SI 145 [ D.4119 ])
        (reg:SI 146 [ D.4118 ])) -1 (nil))

(insn 69 68 70 11 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145 [ D.4119 ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 70 69 71 11 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 71 70 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 12 arch/arm/vfp/vfp.h:16 (set (reg:SI 134 [ D.5705 ])
        (lshiftrt:SI (reg/v:SI 142 [ significand ])
            (reg:SI 146 [ D.4118 ]))) -1 (nil))

(insn 73 72 74 12 arch/arm/vfp/vfp.h:16 (set (reg:SI 172)
        (minus:SI (const_int 32 [0x20])
            (reg:SI 145 [ D.4119 ]))) -1 (nil))

(insn 74 73 75 12 arch/arm/vfp/vfp.h:16 (set (reg:SI 173)
        (ashift:SI (reg/v:SI 142 [ significand ])
            (reg:SI 172))) -1 (nil))

(insn 75 74 76 12 arch/arm/vfp/vfp.h:16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (const_int 0 [0x0]))) -1 (nil))

(insn 76 75 77 12 arch/arm/vfp/vfp.h:16 (set (reg:SI 174)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 77 76 78 12 arch/arm/vfp/vfp.h:16 (set (reg:SI 135 [ D.5701 ])
        (reg:SI 174)) -1 (nil))

(insn 78 77 79 12 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 142 [ significand ])
        (ior:SI (reg:SI 135 [ D.5701 ])
            (reg:SI 134 [ D.5705 ]))) -1 (nil))

(jump_insn 79 78 80 12 arch/arm/vfp/vfp.h:16 (set (pc)
        (label_ref 86)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 81 80 82 13 151 "" [1 uses])

(note 82 81 83 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 13 arch/arm/vfp/vfp.h:18 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 84 83 85 13 arch/arm/vfp/vfp.h:18 (set (reg:SI 175)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 85 84 86 13 arch/arm/vfp/vfp.h:18 (set (reg/v:SI 142 [ significand ])
        (reg:SI 175)) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 14
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 86 85 87 14 152 "" [1 uses])

(note 87 86 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 14 arch/arm/vfp/vfpsingle.c:126 (set (reg:SI 176)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 255 [0xff]))) -1 (nil))

(insn 89 88 90 14 arch/arm/vfp/vfpsingle.c:126 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 90 89 91 14 arch/arm/vfp/vfpsingle.c:126 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 91 90 92 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 15 arch/arm/vfp/vfpsingle.c:127 (set (reg/v:SI 137 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

(insn 93 92 94 15 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 139 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 94 93 95 15 arch/arm/vfp/vfpsingle.c:120 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 15 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 95 94 96)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [50.0%] 
(code_label 96 95 97 16 153 "" [1 uses])

(note 97 96 98 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 16 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 137 [ underflow ])
        (const_int 1 [0x1])) -1 (nil))

(insn 99 98 100 16 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 139 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 10 16 15) -> 17
;; Pred edge  10 [100.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%] 
(code_label 100 99 101 17 150 "" [2 uses])

(note 101 100 102 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 17 arch/arm/vfp/vfpsingle.c:134 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 151 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 103 102 104 17 arch/arm/vfp/vfpsingle.c:136 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 105 17 arch/arm/vfp/vfpsingle.c:136 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 21)

;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 105 104 106 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 18 arch/arm/vfp/vfpsingle.c:138 (set (reg:SI 177)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 256 [0x100]))) -1 (nil))

(insn 107 106 108 18 arch/arm/vfp/vfpsingle.c:138 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 108 107 109 18 arch/arm/vfp/vfpsingle.c:138 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 113)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 18 -> ( 19 20)

;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [50.0%]  (fallthru)
(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 19 arch/arm/vfp/vfpsingle.c:139 (set (reg/v:SI 141 [ incr ])
        (const_int 127 [0x7f])) -1 (nil))

(jump_insn 111 110 112 19 arch/arm/vfp/vfpsingle.c:139 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 19 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 112 111 113)

;; Start of basic block ( 18) -> 20
;; Pred edge  18 [50.0%] 
(code_label 113 112 114 20 155 "" [1 uses])

(note 114 113 115 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 20 arch/arm/vfp/vfpsingle.c:137 (set (reg/v:SI 141 [ incr ])
        (const_int 128 [0x80])) -1 (nil))

(jump_insn 116 115 117 20 arch/arm/vfp/vfpsingle.c:137 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 20 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 117 116 118)

;; Start of basic block ( 17) -> 21
;; Pred edge  17 [50.0%] 
(code_label 118 117 119 21 154 "" [1 uses])

(note 119 118 120 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 21 arch/arm/vfp/vfpsingle.c:140 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 121 120 122 21 arch/arm/vfp/vfpsingle.c:140 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 21 -> ( 24 22)

;; Succ edge  24 [28.0%] 
;; Succ edge  22 [72.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [72.0%]  (fallthru)
(note 122 121 123 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 124 123 125 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 179)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 125 124 126 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:QI 178)
        (subreg:QI (reg:SI 179) 0)) -1 (nil))

(insn 126 125 127 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 181)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 127 126 128 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(insn 128 127 129 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 182)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 129 128 130 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:QI 180)
        (subreg:QI (reg:SI 182) 0)) -1 (nil))

(insn 130 129 131 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 183)
        (xor:SI (subreg:SI (reg:QI 178) 0)
            (subreg:SI (reg:QI 180) 0))) -1 (nil))

(insn 131 130 132 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) -1 (nil))

(insn 132 131 133 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) -1 (nil))

(insn 133 132 134 22 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 134 133 135 22 arch/arm/vfp/vfpsingle.c:142 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 135 134 136 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 23 arch/arm/vfp/vfpsingle.c:143 (set (reg/v:SI 141 [ incr ])
        (const_int 255 [0xff])) -1 (nil))

(jump_insn 137 136 138 23 arch/arm/vfp/vfpsingle.c:143 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 138 137 139)

;; Start of basic block ( 22 21) -> 24
;; Pred edge  22 [50.0%] 
;; Pred edge  21 [28.0%] 
(code_label 139 138 140 24 157 "" [2 uses])

(note 140 139 141 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 24 arch/arm/vfp/vfpsingle.c:141 (set (reg/v:SI 141 [ incr ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24 19 20 23) -> 25
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%] 
;; Pred edge  20 [100.0%] 
;; Pred edge  23 [100.0%] 
(code_label 142 141 143 25 156 "" [3 uses])

(note 143 142 144 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 25 arch/arm/vfp/vfpsingle.c:150 (set (reg:SI 186)
        (plus:SI (reg/v:SI 141 [ incr ])
            (reg/v:SI 142 [ significand ]))) -1 (nil))

(insn 145 144 146 25 arch/arm/vfp/vfpsingle.c:150 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg/v:SI 142 [ significand ]))) -1 (nil))

(jump_insn 146 145 147 25 arch/arm/vfp/vfpsingle.c:150 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 26 27)

;; Succ edge  26 [50.0%]  (fallthru)
;; Succ edge  27 [50.0%] 

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 147 146 148 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 26 arch/arm/vfp/vfpsingle.c:151 (set (reg/v:SI 139 [ exponent ])
        (plus:SI (reg/v:SI 139 [ exponent ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 149 148 150 26 arch/arm/vfp/vfpsingle.c:152 (set (reg:SI 144 [ D.4142 ])
        (lshiftrt:SI (reg/v:SI 142 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 150 149 151 26 arch/arm/vfp/vfpsingle.c:152 (set (reg:SI 143 [ D.4143 ])
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 151 150 152 26 arch/arm/vfp/vfpsingle.c:152 (set (reg/v:SI 142 [ significand ])
        (ior:SI (reg:SI 143 [ D.4143 ])
            (reg:SI 144 [ D.4142 ]))) -1 (nil))

(insn 152 151 153 26 arch/arm/vfp/vfpsingle.c:153 (set (reg/v:SI 141 [ incr ])
        (lshiftrt:SI (reg/v:SI 141 [ incr ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [50.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 153 152 154 27 158 "" [1 uses])

(note 154 153 155 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 27 arch/arm/vfp/vfpsingle.c:165 (set (reg:SI 187)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 255 [0xff]))) -1 (nil))

(insn 156 155 157 27 arch/arm/vfp/vfpsingle.c:165 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 157 156 158 27 arch/arm/vfp/vfpsingle.c:165 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 29)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 arch/arm/vfp/vfpsingle.c:166 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 27 28) -> 29
;; Pred edge  27 [50.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 160 159 161 29 159 "" [1 uses])

(note 161 160 162 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 29 arch/arm/vfp/vfpsingle.c:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 253 [0xfd]))) -1 (nil))

(jump_insn 163 162 164 29 arch/arm/vfp/vfpsingle.c:176 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 30 33)

;; Succ edge  30 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [50.0%]  (fallthru)
(note 164 163 165 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 165 164 166 30 arch/arm/vfp/vfpsingle.c:177 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 166 165 167 30 arch/arm/vfp/vfpsingle.c:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ incr ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 167 166 168 30 arch/arm/vfp/vfpsingle.c:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 31 32)

;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 168 167 169 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 31 arch/arm/vfp/vfpsingle.c:179 (set (reg:SI 189)
        (const_int 253 [0xfd])) -1 (nil))

(insn 170 169 171 31 arch/arm/vfp/vfpsingle.c:179 (set (reg:HI 188)
        (subreg:HI (reg:SI 189) 0)) -1 (expr_list:REG_EQUAL (const_int 253 [0xfd])
        (nil)))

(insn 171 170 172 31 arch/arm/vfp/vfpsingle.c:179 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 188)) -1 (nil))

(insn 172 171 173 31 arch/arm/vfp/vfpsingle.c:180 (set (reg:SI 190)
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(insn 173 172 174 31 arch/arm/vfp/vfpsingle.c:180 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 190)) -1 (nil))

(jump_insn 174 173 175 31 arch/arm/vfp/vfpsingle.c:180 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 31 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 175 174 176)

;; Start of basic block ( 30) -> 32
;; Pred edge  30 [50.0%] 
(code_label 176 175 177 32 161 "" [1 uses])

(note 177 176 178 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 32 arch/arm/vfp/vfpsingle.c:182 (set (reg:SI 192)
        (const_int 255 [0xff])) -1 (nil))

(insn 179 178 180 32 arch/arm/vfp/vfpsingle.c:182 (set (reg:HI 191)
        (subreg:HI (reg:SI 192) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 180 179 181 32 arch/arm/vfp/vfpsingle.c:182 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 191)) -1 (nil))

(insn 181 180 182 32 arch/arm/vfp/vfpsingle.c:183 (set (reg:SI 193)
        (const_int 0 [0x0])) -1 (nil))

(insn 182 181 183 32 arch/arm/vfp/vfpsingle.c:183 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 193)) -1 (nil))

(jump_insn 183 182 184 32 arch/arm/vfp/vfpsingle.c:183 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 32 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 184 183 185)

;; Start of basic block ( 29) -> 33
;; Pred edge  29 [50.0%] 
(code_label 185 184 186 33 160 "" [1 uses])

(note 186 185 187 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 33 arch/arm/vfp/vfpsingle.c:171 (set (reg/v:SI 133 [ significand.624 ])
        (plus:SI (reg/v:SI 141 [ incr ])
            (reg/v:SI 142 [ significand ]))) -1 (nil))

(insn 188 187 189 33 arch/arm/vfp/vfpsingle.c:186 (set (reg:SI 194)
        (lshiftrt:SI (reg/v:SI 133 [ significand.624 ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 189 188 190 33 arch/arm/vfp/vfpsingle.c:186 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 190 189 191 33 arch/arm/vfp/vfpsingle.c:186 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 193)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 35)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  35 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 191 190 192 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 34 arch/arm/vfp/vfpsingle.c:187 (set (reg/v:SI 139 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 33 34) -> 35
;; Pred edge  33 [50.0%] 
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 193 192 194 35 162 "" [1 uses])

(note 194 193 195 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 196 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 196 195 197 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 196)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 197 196 198 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:QI 195)
        (subreg:QI (reg:SI 196) 0)) -1 (nil))

(insn 198 197 199 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ significand.624 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 199 198 200 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 198)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 200 199 201 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:QI 197)
        (subreg:QI (reg:SI 198) 0)) -1 (nil))

(insn 201 200 202 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 199)
        (ior:SI (subreg:SI (reg:QI 195) 0)
            (subreg:SI (reg:QI 197) 0))) -1 (nil))

(insn 202 201 203 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:QI 200)
        (subreg:QI (reg:SI 199) 0)) -1 (nil))

(insn 203 202 204 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 201)
        (zero_extend:SI (reg:QI 200))) -1 (nil))

(insn 204 203 205 35 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 205 204 206 35 arch/arm/vfp/vfpsingle.c:188 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 38 36)

;; Succ edge  38 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 206 205 207 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 36 arch/arm/vfp/vfpsingle.c:190 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ underflow ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 208 207 209 36 arch/arm/vfp/vfpsingle.c:190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 36 -> ( 37 38)

;; Succ edge  37 [100.0%]  (fallthru)
;; Succ edge  38 [0.0%] 

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [100.0%]  (fallthru)
(note 209 208 210 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 37 arch/arm/vfp/vfpsingle.c:191 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 8 [0x8]))) -1 (nil))
;; End of basic block 37 -> ( 38)

;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 36 37 35) -> 38
;; Pred edge  36 [0.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  35 [50.0%] 
(code_label 211 210 212 38 163 "" [2 uses])

(note 212 211 213 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 38 arch/arm/vfp/vfpsingle.c:192 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg/v:SI 139 [ exponent ]) 0)) -1 (nil))

(insn 214 213 215 38 arch/arm/vfp/vfpsingle.c:193 (set (reg:SI 202)
        (lshiftrt:SI (reg/v:SI 133 [ significand.624 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 215 214 216 38 arch/arm/vfp/vfpsingle.c:193 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 202)) -1 (nil))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 32 38 31) -> 39
;; Pred edge  4 [39.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  32 [100.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 216 215 217 39 146 ("pack") [4 uses])

(note 217 216 218 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 203)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 219 218 220 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 204)
        (ashift:SI (reg:SI 203)
            (const_int 23 [0x17]))) -1 (nil))

(insn 220 219 221 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 205)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 221 220 222 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 206)
        (ashift:SI (reg:SI 205)
            (const_int 16 [0x10]))) -1 (nil))

(insn 222 221 223 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 207)
        (plus:SI (reg:SI 204)
            (reg:SI 206))) -1 (nil))

(insn 223 222 224 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 209)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 224 223 225 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 208)
        (lshiftrt:SI (reg:SI 209)
            (const_int 7 [0x7]))) -1 (nil))

(insn 225 224 226 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 210)
        (plus:SI (reg:SI 207)
            (reg:SI 208))) -1 (nil))

(insn 226 225 227 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 0 r0)
        (reg:SI 210)) -1 (nil))

(insn 227 226 228 39 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 1 r1)
        (reg/v:SI 149 [ sd ])) -1 (nil))

(call_insn 228 227 229 39 arch/arm/vfp/vfpsingle.c:204 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 229 228 230 39 arch/arm/vfp/vfpsingle.c:208 (set (reg:SI 148 [ <result> ])
        (reg/v:SI 152 [ exceptions ])) -1 (nil))

(jump_insn 230 229 231 39 arch/arm/vfp/vfpsingle.c:208 (set (pc)
        (label_ref 232)) -1 (nil))
;; End of basic block 39 -> ( 41)

;; Succ edge  41 [100.0%] 

(barrier 231 230 240)

;; Start of basic block () -> 40
(note 240 231 234 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 234 240 235 40 arch/arm/vfp/vfpsingle.c:208 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 235 234 236 40 arch/arm/vfp/vfpsingle.c:208 (clobber (reg:SI 148 [ <result> ])) -1 (nil))

(jump_insn 236 235 237 40 arch/arm/vfp/vfpsingle.c:208 (set (pc)
        (label_ref 238)) -1 (nil))
;; End of basic block 40 -> ( 42)

;; Succ edge  42 [100.0%] 

(barrier 237 236 232)

;; Start of basic block ( 39) -> 41
;; Pred edge  39 [100.0%] 
(code_label 232 237 241 41 144 "" [1 uses])

(note 241 232 233 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 233 241 238 41 arch/arm/vfp/vfpsingle.c:208 (set (reg/i:SI 0 r0)
        (reg:SI 148 [ <result> ])) -1 (nil))
;; End of basic block 41 -> ( 42)

;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 40 41) -> 42
;; Pred edge  40 [100.0%] 
;; Pred edge  41 [100.0%]  (fallthru)
(code_label 238 233 242 42 164 "" [1 uses])

(note 242 238 239 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 239 242 0 42 arch/arm/vfp/vfpsingle.c:208 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 42 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fnmul (vfp_single_fnmul)[0:181]

Partition 0: size 8 align 4
	vsd, offset 0
Partition 1: size 8 align 4
	vsn, offset 0
Partition 2: size 8 align 4
	vsm, offset 0

;; Generating RTL for gimple basic block 2

;; n = vfp_get_float ((unsigned int) sn);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:992 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpsingle.c:992 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpsingle.c:992 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) -1 (nil))

;; val.98 = (unsigned int) n;

(insn 12 11 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 136 [ val.98 ])
        (reg/v:SI 139 [ n ])) -1 (nil))

;; vsn.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 13 12 14 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) -1 (nil))

;; D.5814 = (s16) (n >> 23) & 255;

(insn 16 15 17 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 18 17 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5814 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

;; vsn.exponent = D.5814;

(insn 19 18 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 20 19 21 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 136 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5814 != 255 & D.5814 != 0 != 0)

(insn 22 21 23 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0))) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 36 35 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 37 36 38 167 "" [0 uses])

(note 38 37 0 NOTE_INSN_BASIC_BLOCK)

;; vsn.significand = significand;

(insn 39 38 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) -1 (nil))

;; if (D.5814 == 0)

(insn 40 39 41 arch/arm/vfp/vfpsingle.c:997 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5814 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 arch/arm/vfp/vfpsingle.c:997 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 43 42 44 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 44 43 0 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_single_normalise_denormal (&vsn);

(insn 46 45 47 arch/arm/vfp/vfpsingle.c:998 (set (reg:SI 161)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfpsingle.c:998 (set (reg:SI 0 r0)
        (reg:SI 161)) -1 (nil))

(call_insn 48 47 0 arch/arm/vfp/vfpsingle.c:998 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 49 48 50 168 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; val.98 = (unsigned int) m;

(insn 51 50 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 145 [ m ])) -1 (nil))

;; vsm.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 52 51 53 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 53 52 54 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) -1 (nil))

(insn 54 53 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) -1 (nil))

;; D.5829 = (s16) (m >> 23) & 255;

(insn 55 54 56 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) -1 (nil))

(insn 57 56 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5829 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) -1 (nil))

;; vsm.exponent = D.5829;

(insn 58 57 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 59 58 60 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 60 59 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5829 != 255 & D.5829 != 0 != 0)

(insn 61 60 62 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 255 [0xff]))) -1 (nil))

(insn 63 62 64 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 65 64 66 arch/arm/vfp/vfp.h:200 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfp.h:200 (set (reg:QI 170)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 167) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 1073741824;

(insn 75 74 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 76 75 77 169 "" [0 uses])

(note 77 76 0 NOTE_INSN_BASIC_BLOCK)

;; vsm.significand = significand;

(insn 78 77 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

;; if (D.5829 == 0)

(insn 79 78 80 arch/arm/vfp/vfpsingle.c:1001 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5829 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 80 79 0 arch/arm/vfp/vfpsingle.c:1001 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 82 81 83 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 0 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_single_normalise_denormal (&vsm);

(insn 85 84 86 arch/arm/vfp/vfpsingle.c:1002 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfpsingle.c:1002 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(call_insn 87 86 0 arch/arm/vfp/vfpsingle.c:1002 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 88 87 89 170 "" [0 uses])

(note 89 88 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_single_multiply (&vsd, &vsn, &vsm, fpscr);

(insn 90 89 91 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 177)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 178)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 1 r1)
        (reg:SI 178)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 2 r2)
        (reg:SI 179)) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 arch/arm/vfp/vfpsingle.c:1004 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 0 arch/arm/vfp/vfpsingle.c:1004 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; vsd.sign = [bit_xor_expr] vsd.sign ^ 32768;

(insn 99 98 100 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 181)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16]))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfpsingle.c:1005 (set (reg:HI 180)
        (subreg:HI (reg:SI 181) 0)) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 183)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 182)
        (xor:SI (subreg:SI (reg:HI 180) 0)
            (reg:SI 183))) -1 (nil))

(insn 103 102 0 arch/arm/vfp/vfpsingle.c:1005 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg:HI (reg:SI 182) 0)) -1 (nil))

;; D.5092 = __vfp_single_normaliseround (sd, &vsd, fpscr, exceptions);

(insn 104 103 105 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 184)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 105 104 106 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) -1 (nil))

(insn 106 105 107 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 1 r1)
        (reg:SI 184)) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(insn 108 107 109 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) -1 (nil))

(call_insn 109 108 110 arch/arm/vfp/vfpsingle.c:1006 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 110 109 0 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 141 [ D.5092 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5092;

(insn 111 110 112 arch/arm/vfp/vfpsingle.c:1007 (set (reg:SI 142 [ <result> ])
        (reg:SI 141 [ D.5092 ])) -1 (nil))

(jump_insn 112 111 113 arch/arm/vfp/vfpsingle.c:1007 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 113 112 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 143 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 144 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 145 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 146 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:992 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:992 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:992 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 136 [ val.98 ])
        (reg/v:SI 139 [ n ])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5814 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0)) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 136 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 35 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 37 36 38 5 167 "" [1 uses])

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) -1 (nil))

(insn 40 39 41 5 arch/arm/vfp/vfpsingle.c:997 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5814 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 5 arch/arm/vfp/vfpsingle.c:997 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 6 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 44 43 45 6 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 7 arch/arm/vfp/vfpsingle.c:998 (set (reg:SI 161)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 47 46 48 7 arch/arm/vfp/vfpsingle.c:998 (set (reg:SI 0 r0)
        (reg:SI 161)) -1 (nil))

(call_insn 48 47 49 7 arch/arm/vfp/vfpsingle.c:998 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 7) -> 8
;; Pred edge  6 [71.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 49 48 50 8 168 "" [2 uses])

(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 145 [ m ])) -1 (nil))

(insn 52 51 53 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 53 52 54 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) -1 (nil))

(insn 54 53 55 8 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) -1 (nil))

(insn 55 54 56 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 56 55 57 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) -1 (nil))

(insn 57 56 58 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5829 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) -1 (nil))

(insn 58 57 59 8 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0)) -1 (nil))

(insn 59 58 60 8 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 60 59 61 8 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) -1 (nil))

(insn 61 60 62 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0))) -1 (nil))

(insn 62 61 63 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 255 [0xff]))) -1 (nil))

(insn 63 62 64 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 64 63 65 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 65 64 66 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0))) -1 (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 170)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 167) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 74 8 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 74 73 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 9 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 76 75 77 10 169 "" [1 uses])

(note 77 76 78 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 10 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

(insn 79 78 80 10 arch/arm/vfp/vfpsingle.c:1001 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5829 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 80 79 81 10 arch/arm/vfp/vfpsingle.c:1001 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 11 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 84 11 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 12 arch/arm/vfp/vfpsingle.c:1002 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 86 85 87 12 arch/arm/vfp/vfpsingle.c:1002 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(call_insn 87 86 88 12 arch/arm/vfp/vfpsingle.c:1002 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 88 87 89 13 170 "" [2 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 177)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 178)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 93 92 94 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 94 93 95 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 1 r1)
        (reg:SI 178)) -1 (nil))

(insn 95 94 96 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 2 r2)
        (reg:SI 179)) -1 (nil))

(insn 96 95 97 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 13 arch/arm/vfp/vfpsingle.c:1004 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 99 13 arch/arm/vfp/vfpsingle.c:1004 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 99 98 100 13 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 181)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16]))) -1 (nil))

(insn 100 99 101 13 arch/arm/vfp/vfpsingle.c:1005 (set (reg:HI 180)
        (subreg:HI (reg:SI 181) 0)) -1 (nil))

(insn 101 100 102 13 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 183)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 102 101 103 13 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 182)
        (xor:SI (subreg:SI (reg:HI 180) 0)
            (reg:SI 183))) -1 (nil))

(insn 103 102 104 13 arch/arm/vfp/vfpsingle.c:1005 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg:HI (reg:SI 182) 0)) -1 (nil))

(insn 104 103 105 13 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 184)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 105 104 106 13 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) -1 (nil))

(insn 106 105 107 13 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 1 r1)
        (reg:SI 184)) -1 (nil))

(insn 107 106 108 13 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(insn 108 107 109 13 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) -1 (nil))

(call_insn 109 108 110 13 arch/arm/vfp/vfpsingle.c:1006 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 110 109 111 13 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 141 [ D.5092 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 111 110 112 13 arch/arm/vfp/vfpsingle.c:1007 (set (reg:SI 142 [ <result> ])
        (reg:SI 141 [ D.5092 ])) -1 (nil))

(jump_insn 112 111 113 13 arch/arm/vfp/vfpsingle.c:1007 (set (pc)
        (label_ref 114)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 113 112 122)

;; Start of basic block () -> 14
(note 122 113 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 116 122 117 14 arch/arm/vfp/vfpsingle.c:1007 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 117 116 118 14 arch/arm/vfp/vfpsingle.c:1007 (clobber (reg:SI 142 [ <result> ])) -1 (nil))

(jump_insn 118 117 119 14 arch/arm/vfp/vfpsingle.c:1007 (set (pc)
        (label_ref 120)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 119 118 114)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 114 119 123 15 166 "" [1 uses])

(note 123 114 115 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 115 123 120 15 arch/arm/vfp/vfpsingle.c:1007 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 120 115 124 16 171 "" [1 uses])

(note 124 120 121 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 121 124 0 16 arch/arm/vfp/vfpsingle.c:1007 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fmul (vfp_single_fmul)[0:180]

Partition 0: size 8 align 4
	vsd, offset 0
Partition 1: size 8 align 4
	vsn, offset 0
Partition 2: size 8 align 4
	vsm, offset 0

;; Generating RTL for gimple basic block 2

;; n = vfp_get_float ((unsigned int) sn);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:969 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpsingle.c:969 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpsingle.c:969 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) -1 (nil))

;; val.98 = (unsigned int) n;

(insn 12 11 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 136 [ val.98 ])
        (reg/v:SI 139 [ n ])) -1 (nil))

;; vsn.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 13 12 14 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) -1 (nil))

;; D.5846 = (s16) (n >> 23) & 255;

(insn 16 15 17 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 18 17 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5846 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

;; vsn.exponent = D.5846;

(insn 19 18 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 20 19 21 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 136 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5846 != 255 & D.5846 != 0 != 0)

(insn 22 21 23 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0))) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 36 35 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 37 36 38 175 "" [0 uses])

(note 38 37 0 NOTE_INSN_BASIC_BLOCK)

;; vsn.significand = significand;

(insn 39 38 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) -1 (nil))

;; if (D.5846 == 0)

(insn 40 39 41 arch/arm/vfp/vfpsingle.c:974 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5846 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 arch/arm/vfp/vfpsingle.c:974 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 43 42 44 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 44 43 0 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_single_normalise_denormal (&vsn);

(insn 46 45 47 arch/arm/vfp/vfpsingle.c:975 (set (reg:SI 161)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfpsingle.c:975 (set (reg:SI 0 r0)
        (reg:SI 161)) -1 (nil))

(call_insn 48 47 0 arch/arm/vfp/vfpsingle.c:975 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 49 48 50 176 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; val.98 = (unsigned int) m;

(insn 51 50 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 145 [ m ])) -1 (nil))

;; vsm.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 52 51 53 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 53 52 54 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) -1 (nil))

(insn 54 53 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) -1 (nil))

;; D.5861 = (s16) (m >> 23) & 255;

(insn 55 54 56 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) -1 (nil))

(insn 57 56 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5861 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) -1 (nil))

;; vsm.exponent = D.5861;

(insn 58 57 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 59 58 60 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 60 59 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5861 != 255 & D.5861 != 0 != 0)

(insn 61 60 62 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 255 [0xff]))) -1 (nil))

(insn 63 62 64 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 65 64 66 arch/arm/vfp/vfp.h:200 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfp.h:200 (set (reg:QI 170)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 167) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 1073741824;

(insn 75 74 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 76 75 77 177 "" [0 uses])

(note 77 76 0 NOTE_INSN_BASIC_BLOCK)

;; vsm.significand = significand;

(insn 78 77 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

;; if (D.5861 == 0)

(insn 79 78 80 arch/arm/vfp/vfpsingle.c:978 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5861 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 80 79 0 arch/arm/vfp/vfpsingle.c:978 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 82 81 83 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 0 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_single_normalise_denormal (&vsm);

(insn 85 84 86 arch/arm/vfp/vfpsingle.c:979 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfpsingle.c:979 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(call_insn 87 86 0 arch/arm/vfp/vfpsingle.c:979 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 88 87 89 178 "" [0 uses])

(note 89 88 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_single_multiply (&vsd, &vsn, &vsm, fpscr);

(insn 90 89 91 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 177)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 178)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 1 r1)
        (reg:SI 178)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 2 r2)
        (reg:SI 179)) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 arch/arm/vfp/vfpsingle.c:981 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 0 arch/arm/vfp/vfpsingle.c:981 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; D.5062 = __vfp_single_normaliseround (sd, &vsd, fpscr, exceptions);

(insn 99 98 100 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 180)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 1 r1)
        (reg:SI 180)) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(insn 103 102 104 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) -1 (nil))

(call_insn 104 103 105 arch/arm/vfp/vfpsingle.c:982 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 105 104 0 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 141 [ D.5062 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5062;

(insn 106 105 107 arch/arm/vfp/vfpsingle.c:983 (set (reg:SI 142 [ <result> ])
        (reg:SI 141 [ D.5062 ])) -1 (nil))

(jump_insn 107 106 108 arch/arm/vfp/vfpsingle.c:983 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 108 107 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 143 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 144 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 145 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 146 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:969 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:969 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:969 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 136 [ val.98 ])
        (reg/v:SI 139 [ n ])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5846 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0)) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 136 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 35 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 37 36 38 5 175 "" [1 uses])

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) -1 (nil))

(insn 40 39 41 5 arch/arm/vfp/vfpsingle.c:974 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5846 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 5 arch/arm/vfp/vfpsingle.c:974 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 6 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 44 43 45 6 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 7 arch/arm/vfp/vfpsingle.c:975 (set (reg:SI 161)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 47 46 48 7 arch/arm/vfp/vfpsingle.c:975 (set (reg:SI 0 r0)
        (reg:SI 161)) -1 (nil))

(call_insn 48 47 49 7 arch/arm/vfp/vfpsingle.c:975 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 7) -> 8
;; Pred edge  6 [71.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 49 48 50 8 176 "" [2 uses])

(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 145 [ m ])) -1 (nil))

(insn 52 51 53 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 53 52 54 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) -1 (nil))

(insn 54 53 55 8 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) -1 (nil))

(insn 55 54 56 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 56 55 57 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) -1 (nil))

(insn 57 56 58 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5861 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) -1 (nil))

(insn 58 57 59 8 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0)) -1 (nil))

(insn 59 58 60 8 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 60 59 61 8 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) -1 (nil))

(insn 61 60 62 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0))) -1 (nil))

(insn 62 61 63 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 255 [0xff]))) -1 (nil))

(insn 63 62 64 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 64 63 65 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 65 64 66 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0))) -1 (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 170)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 167) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 74 8 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 74 73 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 9 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 76 75 77 10 177 "" [1 uses])

(note 77 76 78 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 10 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

(insn 79 78 80 10 arch/arm/vfp/vfpsingle.c:978 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5861 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 80 79 81 10 arch/arm/vfp/vfpsingle.c:978 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 11 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 84 11 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 12 arch/arm/vfp/vfpsingle.c:979 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 86 85 87 12 arch/arm/vfp/vfpsingle.c:979 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(call_insn 87 86 88 12 arch/arm/vfp/vfpsingle.c:979 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 88 87 89 13 178 "" [2 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 177)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 13 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 178)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 13 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 93 92 94 13 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 94 93 95 13 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 1 r1)
        (reg:SI 178)) -1 (nil))

(insn 95 94 96 13 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 2 r2)
        (reg:SI 179)) -1 (nil))

(insn 96 95 97 13 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 13 arch/arm/vfp/vfpsingle.c:981 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 99 13 arch/arm/vfp/vfpsingle.c:981 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 99 98 100 13 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 180)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 100 99 101 13 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) -1 (nil))

(insn 101 100 102 13 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 1 r1)
        (reg:SI 180)) -1 (nil))

(insn 102 101 103 13 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(insn 103 102 104 13 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) -1 (nil))

(call_insn 104 103 105 13 arch/arm/vfp/vfpsingle.c:982 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 105 104 106 13 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 141 [ D.5062 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 106 105 107 13 arch/arm/vfp/vfpsingle.c:983 (set (reg:SI 142 [ <result> ])
        (reg:SI 141 [ D.5062 ])) -1 (nil))

(jump_insn 107 106 108 13 arch/arm/vfp/vfpsingle.c:983 (set (pc)
        (label_ref 109)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 108 107 117)

;; Start of basic block () -> 14
(note 117 108 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 111 117 112 14 arch/arm/vfp/vfpsingle.c:983 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 112 111 113 14 arch/arm/vfp/vfpsingle.c:983 (clobber (reg:SI 142 [ <result> ])) -1 (nil))

(jump_insn 113 112 114 14 arch/arm/vfp/vfpsingle.c:983 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 114 113 109)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 109 114 118 15 174 "" [1 uses])

(note 118 109 110 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 110 118 115 15 arch/arm/vfp/vfpsingle.c:983 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 115 110 119 16 179 "" [1 uses])

(note 119 115 116 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 116 119 0 16 arch/arm/vfp/vfpsingle.c:983 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fsito (vfp_single_fsito)[0:167]

Partition 0: size 8 align 4
	vs, offset 0

;; Generating RTL for gimple basic block 2

;; iftmp.126 = (u32) m;

(insn 9 8 0 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 134 [ iftmp.126 ])
        (reg/v:SI 139 [ m ])) -1 (nil))

;; D.4648 = (u16) ((iftmp.126 & 2147483648) >> 16);

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 141)
        (and:SI (reg:SI 134 [ iftmp.126 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 142)
        (lshiftrt:SI (reg:SI 141)
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 0 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 135 [ D.4648 ])
        (zero_extend:SI (subreg:HI (reg:SI 142) 0))) -1 (nil))

;; vs.sign = D.4648;

(insn 13 12 0 arch/arm/vfp/vfpsingle.c:540 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vs.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.4648 ]) 0)) -1 (nil))

;; vs.exponent = 157;

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:541 (set (reg:SI 144)
        (const_int 157 [0x9d])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpsingle.c:541 (set (reg:HI 143)
        (subreg:HI (reg:SI 144) 0)) -1 (expr_list:REG_EQUAL (const_int 157 [0x9d])
        (nil)))

(insn 16 15 0 arch/arm/vfp/vfpsingle.c:541 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vs.exponent+0 S2 A64])
        (reg:HI 143)) -1 (nil))

;; if (D.4648 != 0)

(insn 17 16 18 arch/arm/vfp/vfpsingle.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.4648 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 18 17 0 arch/arm/vfp/vfpsingle.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 3

;; iftmp.126 = (u32) -m;

(insn 20 19 0 arch/arm/vfp/vfpsingle.c:542 discrim 1 (set (reg:SI 134 [ iftmp.126 ])
        (neg:SI (reg/v:SI 139 [ m ]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 21 20 22 181 "" [0 uses])

(note 22 21 0 NOTE_INSN_BASIC_BLOCK)

;; vs.significand = iftmp.126;

(insn 23 22 0 arch/arm/vfp/vfpsingle.c:542 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vs.significand+0 S4 A32])
        (reg:SI 134 [ iftmp.126 ])) -1 (nil))

;; D.4655 = __vfp_single_normaliseround (sd, &vs, fpscr, 0);

(insn 24 23 25 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 145)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ sd ])) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 1 r1)
        (reg:SI 145)) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ fpscr ])) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 29 28 30 arch/arm/vfp/vfpsingle.c:544 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 30 29 0 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 133 [ D.4655 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4655;

(insn 31 30 32 arch/arm/vfp/vfpsingle.c:545 (set (reg:SI 136 [ <result> ])
        (reg:SI 133 [ D.4655 ])) -1 (nil))

(jump_insn 32 31 33 arch/arm/vfp/vfpsingle.c:545 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 33 32 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:537 (set (reg/v:SI 137 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:537 (set (reg/v:SI 138 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:537 (set (reg/v:SI 139 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:537 (set (reg/v:SI 140 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 134 [ iftmp.126 ])
        (reg/v:SI 139 [ m ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 141)
        (and:SI (reg:SI 134 [ iftmp.126 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 142)
        (lshiftrt:SI (reg:SI 141)
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 135 [ D.4648 ])
        (zero_extend:SI (subreg:HI (reg:SI 142) 0))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:540 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vs.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.4648 ]) 0)) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:541 (set (reg:SI 144)
        (const_int 157 [0x9d])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:541 (set (reg:HI 143)
        (subreg:HI (reg:SI 144) 0)) -1 (expr_list:REG_EQUAL (const_int 157 [0x9d])
        (nil)))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:541 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vs.exponent+0 S2 A64])
        (reg:HI 143)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.4648 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  5 [61.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [39.0%]  (fallthru)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:542 discrim 1 (set (reg:SI 134 [ iftmp.126 ])
        (neg:SI (reg/v:SI 139 [ m ]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [61.0%] 
(code_label 21 20 22 5 181 "" [1 uses])

(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/vfp/vfpsingle.c:542 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vs.significand+0 S4 A32])
        (reg:SI 134 [ iftmp.126 ])) -1 (nil))

(insn 24 23 25 5 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 145)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 25 24 26 5 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ sd ])) -1 (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 1 r1)
        (reg:SI 145)) -1 (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ fpscr ])) -1 (nil))

(insn 28 27 29 5 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 29 28 30 5 arch/arm/vfp/vfpsingle.c:544 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 30 29 31 5 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 133 [ D.4655 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 31 30 32 5 arch/arm/vfp/vfpsingle.c:545 (set (reg:SI 136 [ <result> ])
        (reg:SI 133 [ D.4655 ])) -1 (nil))

(jump_insn 32 31 33 5 arch/arm/vfp/vfpsingle.c:545 (set (pc)
        (label_ref 34)) -1 (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 33 32 42)

;; Start of basic block () -> 6
(note 42 33 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 36 42 37 6 arch/arm/vfp/vfpsingle.c:545 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 37 36 38 6 arch/arm/vfp/vfpsingle.c:545 (clobber (reg:SI 136 [ <result> ])) -1 (nil))

(jump_insn 38 37 39 6 arch/arm/vfp/vfpsingle.c:545 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 39 38 34)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [100.0%] 
(code_label 34 39 43 7 180 "" [1 uses])

(note 43 34 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 43 40 7 arch/arm/vfp/vfpsingle.c:545 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 40 35 44 8 182 "" [1 uses])

(note 44 40 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 41 44 0 8 arch/arm/vfp/vfpsingle.c:545 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fuito (vfp_single_fuito)[0:166]

Partition 0: size 8 align 4
	vs, offset 0

;; Generating RTL for gimple basic block 2

;; vs.sign = 0;

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:529 (set (reg:SI 140)
        (const_int 0 [0x0])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:529 (set (reg:HI 139)
        (subreg:HI (reg:SI 140) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpsingle.c:529 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vs.sign+0 S2 A16])
        (reg:HI 139)) -1 (nil))

;; vs.exponent = 157;

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:530 (set (reg:SI 142)
        (const_int 157 [0x9d])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:530 (set (reg:HI 141)
        (subreg:HI (reg:SI 142) 0)) -1 (expr_list:REG_EQUAL (const_int 157 [0x9d])
        (nil)))

(insn 14 13 0 arch/arm/vfp/vfpsingle.c:530 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vs.exponent+0 S2 A64])
        (reg:HI 141)) -1 (nil))

;; vs.significand = (u32) (unsigned int) m;

(insn 15 14 0 arch/arm/vfp/vfpsingle.c:531 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vs.significand+0 S4 A32])
        (reg/v:SI 137 [ m ])) -1 (nil))

;; D.4636 = __vfp_single_normaliseround (sd, &vs, fpscr, 0);

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 143)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 1 r1)
        (reg:SI 143)) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 21 20 22 arch/arm/vfp/vfpsingle.c:533 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 22 21 0 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 133 [ D.4636 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4636;

(insn 23 22 24 arch/arm/vfp/vfpsingle.c:534 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4636 ])) -1 (nil))

(jump_insn 24 23 25 arch/arm/vfp/vfpsingle.c:534 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 25 24 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:526 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:526 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:526 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:526 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:529 (set (reg:SI 140)
        (const_int 0 [0x0])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:529 (set (reg:HI 139)
        (subreg:HI (reg:SI 140) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:529 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vs.sign+0 S2 A16])
        (reg:HI 139)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:530 (set (reg:SI 142)
        (const_int 157 [0x9d])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:530 (set (reg:HI 141)
        (subreg:HI (reg:SI 142) 0)) -1 (expr_list:REG_EQUAL (const_int 157 [0x9d])
        (nil)))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:530 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vs.exponent+0 S2 A64])
        (reg:HI 141)) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:531 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vs.significand+0 S4 A32])
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 143)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 1 r1)
        (reg:SI 143)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 21 20 22 3 arch/arm/vfp/vfpsingle.c:533 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 22 21 23 3 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 133 [ D.4636 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfpsingle.c:534 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4636 ])) -1 (nil))

(jump_insn 24 23 25 3 arch/arm/vfp/vfpsingle.c:534 (set (pc)
        (label_ref 26)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 25 24 34)

;; Start of basic block () -> 4
(note 34 25 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 34 29 4 arch/arm/vfp/vfpsingle.c:534 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 29 28 30 4 arch/arm/vfp/vfpsingle.c:534 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 30 29 31 4 arch/arm/vfp/vfpsingle.c:534 (set (pc)
        (label_ref 32)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 31 30 26)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 26 31 35 5 183 "" [1 uses])

(note 35 26 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 35 32 5 arch/arm/vfp/vfpsingle.c:534 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 32 27 36 6 184 "" [1 uses])

(note 36 32 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 36 0 6 arch/arm/vfp/vfpsingle.c:534 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fdiv (vfp_single_fdiv)[0:184]

Partition 0: size 8 align 4
	vsd, offset 0
Partition 1: size 8 align 4
	vsn, offset 0
Partition 2: size 8 align 4
	vsm, offset 0

;; Generating RTL for gimple basic block 2

;; n = vfp_get_float ((unsigned int) sn);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:1054 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ sn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpsingle.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpsingle.c:1054 (set (reg/v:SI 146 [ n ])
        (reg:SI 0 r0)) -1 (nil))

;; val.98 = (unsigned int) n;

(insn 12 11 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 138 [ val.98 ])
        (reg/v:SI 146 [ n ])) -1 (nil))

;; D.5745 = (u16) ((val.98 & 2147483648) >> 16);

(insn 13 12 14 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (and:SI (reg:SI 138 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 157)
        (lshiftrt:SI (reg:SI 156)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 139 [ D.5745 ])
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) -1 (nil))

;; vsn.sign = D.5745;

(insn 16 15 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.5745 ]) 0)) -1 (nil))

;; D.5742 = (s16) (n >> 23) & 255;

(insn 17 16 18 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (ashiftrt:SI (reg/v:SI 146 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:196 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))) -1 (nil))

(insn 19 18 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 140 [ D.5742 ])
        (and:SI (reg:SI 159)
            (const_int 255 [0xff]))) -1 (nil))

;; vsn.exponent = D.5742;

(insn 20 19 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 21 20 22 arch/arm/vfp/vfp.h:199 (set (reg:SI 160)
        (ashift:SI (reg:SI 138 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 22 21 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 141 [ significand ])
        (lshiftrt:SI (reg:SI 160)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5742 != 255 & D.5742 != 0 != 0)

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 255 [0xff]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:QI 161)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:200 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:200 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 161) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:200 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 37 36 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 141 [ significand ])
        (ior:SI (reg/v:SI 141 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 38 37 39 186 "" [0 uses])

(note 39 38 0 NOTE_INSN_BASIC_BLOCK)

;; vsn.significand = significand;

(insn 40 39 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 141 [ significand ])) -1 (nil))

;; val.98 = (unsigned int) m;

(insn 41 40 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 154 [ m ])) -1 (nil))

;; D.5760 = (u16) ((val.98 & 2147483648) >> 16);

(insn 42 41 43 arch/arm/vfp/vfp.h:195 (set (reg:SI 170)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:195 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 16 [0x10]))) -1 (nil))

(insn 44 43 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5760 ])
        (zero_extend:SI (subreg:HI (reg:SI 171) 0))) -1 (nil))

;; vsm.sign = D.5760;

(insn 45 44 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.5760 ]) 0)) -1 (nil))

;; D.5757 = (s16) (m >> 23) & 255;

(insn 46 45 47 arch/arm/vfp/vfp.h:196 (set (reg:SI 172)
        (ashiftrt:SI (reg/v:SI 154 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfp.h:196 (set (reg:SI 173)
        (zero_extend:SI (subreg:HI (reg:SI 172) 0))) -1 (nil))

(insn 48 47 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5757 ])
        (and:SI (reg:SI 173)
            (const_int 255 [0xff]))) -1 (nil))

;; vsm.exponent = D.5757;

(insn 49 48 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 50 49 51 arch/arm/vfp/vfp.h:199 (set (reg:SI 174)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 51 50 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 174)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5757 != 255 & D.5757 != 0 != 0)

(insn 52 51 53 arch/arm/vfp/vfp.h:200 (set (reg:SI 176)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) -1 (nil))

(insn 53 52 54 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 255 [0xff]))) -1 (nil))

(insn 54 53 55 arch/arm/vfp/vfp.h:200 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 55 54 56 arch/arm/vfp/vfp.h:200 (set (reg:QI 175)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:200 (set (reg:SI 179)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfp.h:200 (set (reg:SI 180)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 59 58 60 arch/arm/vfp/vfp.h:200 (set (reg:QI 178)
        (subreg:QI (reg:SI 180) 0)) -1 (nil))

(insn 60 59 61 arch/arm/vfp/vfp.h:200 (set (reg:SI 181)
        (and:SI (subreg:SI (reg:QI 175) 0)
            (subreg:SI (reg:QI 178) 0))) -1 (nil))

(insn 61 60 62 arch/arm/vfp/vfp.h:200 (set (reg:QI 182)
        (subreg:QI (reg:SI 181) 0)) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:200 (set (reg:SI 183)
        (zero_extend:SI (reg:QI 182))) -1 (nil))

(insn 63 62 64 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 64 63 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; significand = significand | 1073741824;

(insn 66 65 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 67 66 68 187 "" [0 uses])

(note 68 67 0 NOTE_INSN_BASIC_BLOCK)

;; vsm.significand = significand;

(insn 69 68 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) -1 (nil))

;; vsd.sign = [bit_xor_expr] D.5745 ^ D.5760;

(insn 70 69 71 arch/arm/vfp/vfpsingle.c:1062 (set (reg:SI 184)
        (xor:SI (reg:SI 139 [ D.5745 ])
            (reg:SI 135 [ D.5760 ]))) -1 (nil))

(insn 71 70 0 arch/arm/vfp/vfpsingle.c:1062 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg:HI (reg:SI 184) 0)) -1 (nil))

;; if (D.5742 == 255)

(insn 72 71 73 arch/arm/vfp/vfp.h:231 (set (reg:SI 185)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 74 73 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 7

;; if (significand == 0)

(insn 76 75 77 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 77 76 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tn = 8;

(insn 79 78 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 144 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 82 81 83 189 "" [0 uses])

(note 83 82 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 536870912 != 0)

(insn 84 83 85 arch/arm/vfp/vfp.h:234 (set (reg:SI 186)
        (and:SI (reg/v:SI 141 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 86 85 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; tn = 48;

(insn 88 87 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 144 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 91 90 92 191 "" [0 uses])

(note 92 91 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 16;

(insn 93 92 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 144 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 96 95 97 188 "" [0 uses])

(note 97 96 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5742 == 0)

(insn 98 97 99 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.5742 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tn = 1;

(insn 101 100 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 144 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 104 103 105 192 "" [0 uses])

(note 105 104 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 106 105 107 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 107 106 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 15

;; tn = 5;

(insn 109 108 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 144 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 112 111 113 193 "" [0 uses])

(note 113 112 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 3;

(insn 114 113 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 144 [ tn ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 115 114 116 190 "" [0 uses])

(note 116 115 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5757 == 255)

(insn 117 116 118 arch/arm/vfp/vfp.h:231 (set (reg:SI 187)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) -1 (nil))

(insn 118 117 119 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 119 118 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 18

;; if (significand == 0)

(insn 121 120 122 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 122 121 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; tm = 8;

(insn 124 123 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 145 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 127 126 128 195 "" [0 uses])

(note 128 127 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 536870912 != 0)

(insn 129 128 130 arch/arm/vfp/vfp.h:234 (set (reg:SI 188)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 131 130 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 21

;; tm = 48;

(insn 133 132 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 145 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 136 135 137 197 "" [0 uses])

(note 137 136 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 138 137 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 145 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 141 140 142 194 "" [0 uses])

(note 142 141 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5757 == 0)

(insn 143 142 144 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5757 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 144 143 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 24

;; tm = 1;

(insn 146 145 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 145 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 149 148 150 198 "" [0 uses])

(note 150 149 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 151 150 152 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 152 151 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 26

;; tm = 5;

(insn 154 153 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 145 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 27

;; 

(code_label 157 156 158 199 "" [0 uses])

(note 158 157 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 159 158 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 145 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 160 159 161 196 "" [0 uses])

(note 161 160 0 NOTE_INSN_BASIC_BLOCK)

;; if (tn & 16 != 0)

(insn 162 161 163 arch/arm/vfp/vfpsingle.c:1070 (set (reg:SI 189)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfpsingle.c:1070 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 164 163 0 arch/arm/vfp/vfpsingle.c:1070 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 29

;; if (tm & 16 != 0)

(insn 166 165 167 arch/arm/vfp/vfpsingle.c:1076 (set (reg:SI 190)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 167 166 168 arch/arm/vfp/vfpsingle.c:1076 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 168 167 0 arch/arm/vfp/vfpsingle.c:1076 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 30

;; if ((tn & 10) & tm != 0)

(insn 170 169 171 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 191)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 10 [0xa]))) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 192)
        (and:SI (reg:SI 191)
            (reg/v:SI 145 [ tm ]))) -1 (nil))

(insn 172 171 173 arch/arm/vfp/vfpsingle.c:1083 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 173 172 0 arch/arm/vfp/vfpsingle.c:1083 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 31

;; if (tn & 8 != 0)

(insn 175 174 176 arch/arm/vfp/vfpsingle.c:1089 (set (reg:SI 193)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 176 175 177 arch/arm/vfp/vfpsingle.c:1089 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 0 arch/arm/vfp/vfpsingle.c:1089 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 32

;; if (tm & 2 != 0)

(insn 179 178 180 arch/arm/vfp/vfpsingle.c:1095 (set (reg:SI 194)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 180 179 181 arch/arm/vfp/vfpsingle.c:1095 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 181 180 0 arch/arm/vfp/vfpsingle.c:1095 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; exceptions = 2;

(insn 183 182 0 arch/arm/vfp/vfpsingle.c:1144 (set (reg/v:SI 147 [ exceptions ])
        (const_int 2 [0x2])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 186 185 187 204 "" [0 uses])

(note 187 186 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 8 != 0)

(insn 188 187 189 arch/arm/vfp/vfpsingle.c:1101 (set (reg:SI 195)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 189 188 190 arch/arm/vfp/vfpsingle.c:1101 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 190 189 0 arch/arm/vfp/vfpsingle.c:1101 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 35

;; if (tn & 2 != 0)

(insn 192 191 193 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:SI 196)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 193 192 194 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 194 193 0 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 36

;; if (tn & 4 != 0)

(insn 196 195 197 arch/arm/vfp/vfpsingle.c:1104 (set (reg:SI 197)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 197 196 198 arch/arm/vfp/vfpsingle.c:1104 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 198 197 0 arch/arm/vfp/vfpsingle.c:1104 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 37

;; vfp_single_normalise_denormal (&vsn);

(insn 200 199 201 arch/arm/vfp/vfpsingle.c:1105 (set (reg:SI 198)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 201 200 202 arch/arm/vfp/vfpsingle.c:1105 (set (reg:SI 0 r0)
        (reg:SI 198)) -1 (nil))

(call_insn 202 201 0 arch/arm/vfp/vfpsingle.c:1105 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 38

;; 

(code_label 203 202 204 207 "" [0 uses])

(note 204 203 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 4 != 0)

(insn 205 204 206 arch/arm/vfp/vfpsingle.c:1106 (set (reg:SI 199)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 206 205 207 arch/arm/vfp/vfpsingle.c:1106 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 207 206 0 arch/arm/vfp/vfpsingle.c:1106 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 39

;; vfp_single_normalise_denormal (&vsm);

(insn 209 208 210 arch/arm/vfp/vfpsingle.c:1107 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 210 209 211 arch/arm/vfp/vfpsingle.c:1107 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(call_insn 211 210 0 arch/arm/vfp/vfpsingle.c:1107 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 40

;; 

(code_label 212 211 213 208 "" [0 uses])

(note 213 212 0 NOTE_INSN_BASIC_BLOCK)

;; D.5216 = (s16) (((short unsigned int) vsn.exponent + 126) - (short unsigned int) vsm.exponent);

(insn 214 213 215 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 202)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64]))) -1 (nil))

(insn 215 214 216 arch/arm/vfp/vfpsingle.c:1112 (set (reg:HI 201)
        (subreg:HI (reg:SI 202) 0)) -1 (nil))

(insn 216 215 217 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 203)
        (plus:SI (subreg:SI (reg:HI 201) 0)
            (const_int 126 [0x7e]))) -1 (nil))

(insn 217 216 218 arch/arm/vfp/vfpsingle.c:1112 (set (reg:HI 204)
        (subreg:HI (reg:SI 203) 0)) -1 (nil))

(insn 218 217 219 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 206)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

(insn 219 218 220 arch/arm/vfp/vfpsingle.c:1112 (set (reg:HI 205)
        (subreg:HI (reg:SI 206) 0)) -1 (nil))

(insn 220 219 221 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 207)
        (minus:SI (subreg:SI (reg:HI 204) 0)
            (subreg:SI (reg:HI 205) 0))) -1 (nil))

(insn 221 220 0 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 150 [ D.5216 ])
        (zero_extend:SI (subreg:HI (reg:SI 207) 0))) -1 (nil))

;; vsd.exponent = D.5216;

(insn 222 221 0 arch/arm/vfp/vfpsingle.c:1112 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 150 [ D.5216 ]) 0)) -1 (nil))

;; __left = vsm.significand << 1;

(insn 223 222 224 arch/arm/vfp/vfpsingle.c:1113 (set (reg:SI 208)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(insn 224 223 0 arch/arm/vfp/vfpsingle.c:1113 (set (reg/v:SI 142 [ __left ])
        (ashift:SI (reg:SI 208)
            (const_int 1 [0x1]))) -1 (nil))

;; vsm.significand = __left;

(insn 225 224 0 arch/arm/vfp/vfpsingle.c:1113 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 142 [ __left ])) -1 (nil))

;; D.5219 = vsn.significand;

(insn 226 225 0 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 149 [ D.5219 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])) -1 (nil))

;; if (__left <= D.5219 * 2)

(insn 227 226 228 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 209)
        (ashift:SI (reg:SI 149 [ D.5219 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 228 227 229 arch/arm/vfp/vfpsingle.c:1114 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ __left ])
            (reg:SI 209))) -1 (nil))

(jump_insn 229 228 0 arch/arm/vfp/vfpsingle.c:1114 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 41

;; vsn.significand = [rshift_expr] D.5219 >> 1;

(insn 231 230 232 arch/arm/vfp/vfpsingle.c:1115 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 149 [ D.5219 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 232 231 0 arch/arm/vfp/vfpsingle.c:1115 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg:SI 210)) -1 (nil))

;; vsd.exponent = [plus_expr] D.5216 + 1;

(insn 233 232 234 arch/arm/vfp/vfpsingle.c:1116 (set (reg:HI 211)
        (subreg/s/u:HI (reg:SI 150 [ D.5216 ]) 0)) -1 (nil))

(insn 234 233 235 arch/arm/vfp/vfpsingle.c:1116 (set (reg:SI 212)
        (plus:SI (subreg:SI (reg:HI 211) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 235 234 0 arch/arm/vfp/vfpsingle.c:1116 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 212) 0)) -1 (nil))

;; Generating RTL for gimple basic block 42

;; 

(code_label 236 235 237 209 "" [0 uses])

(note 237 236 0 NOTE_INSN_BASIC_BLOCK)

;; significand = (long long unsigned int) vsn.significand << 32;

(insn 238 237 239 arch/arm/vfp/vfpsingle.c:1119 (set (reg:SI 214)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])) -1 (nil))

(insn 239 238 240 arch/arm/vfp/vfpsingle.c:1119 (set (reg:DI 213)
        (zero_extend:DI (reg:SI 214))) -1 (nil))

(insn 240 239 241 arch/arm/vfp/vfpsingle.c:1119 (set (subreg:SI (reg/v:DI 143 [ significand ]) 4)
        (ashift:SI (subreg:SI (reg:DI 213) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 241 240 0 arch/arm/vfp/vfpsingle.c:1119 (set (subreg:SI (reg/v:DI 143 [ significand ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; __base = __left;

(insn 242 241 0 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 142 [ __left ])) -1 (nil))

;; __n = significand;

(insn 243 242 0 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 143 [ significand ])) -1 (nil))

;; __asm__(".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64" : "=r" __rem, "=r" __res, "=r" __res : "r" __n, "r" __base : "r" __base : "cc", "lr", "ip", "lr", "ip", "ip");

(insn 244 243 0 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

;; significand.781 = __res;

(insn 245 244 0 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:DI 133 [ significand.781 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

;; D.5347 = (u32) significand.781;

(insn 246 245 0 arch/arm/vfp/vfpsingle.c:1121 (set (reg:SI 148 [ D.5347 ])
        (subreg:SI (reg/v:DI 133 [ significand.781 ]) 0)) -1 (nil))

;; vsd.significand = D.5347;

(insn 247 246 0 arch/arm/vfp/vfpsingle.c:1121 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 148 [ D.5347 ])) -1 (nil))

;; if (D.5347 & 63 == 0)

(insn 248 247 249 arch/arm/vfp/vfpsingle.c:1123 (set (reg:SI 215)
        (and:SI (reg:SI 148 [ D.5347 ])
            (const_int 63 [0x3f]))) -1 (nil))

(insn 249 248 250 arch/arm/vfp/vfpsingle.c:1123 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 250 249 0 arch/arm/vfp/vfpsingle.c:1123 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 43

;; vsd.significand = [bit_ior_expr] (long long unsigned int) D.5347 * (long long unsigned int) __left != significand | D.5347;

(insn 252 251 253 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 216)
        (const_int 0 [0x0])) -1 (nil))

(insn 253 252 254 arch/arm/vfp/vfpsingle.c:1124 (set (reg:DI 217)
        (mult:DI (zero_extend:DI (reg:SI 148 [ D.5347 ]))
            (zero_extend:DI (reg/v:SI 142 [ __left ])))) -1 (nil))

(insn 254 253 255 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 217) 0)
            (subreg:SI (reg/v:DI 143 [ significand ]) 0))) -1 (nil))

(jump_insn 255 254 256 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (nil))

(insn 256 255 257 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 217) 4)
            (subreg:SI (reg/v:DI 143 [ significand ]) 4))) -1 (nil))

(jump_insn 257 256 258 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (nil))

(jump_insn 258 257 259 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (label_ref 262)) -1 (nil))

(barrier 259 258 260)

(code_label 260 259 261 212 "" [0 uses])

(insn 261 260 262 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 216)
        (const_int 1 [0x1])) -1 (nil))

(code_label 262 261 263 211 "" [0 uses])

(insn 263 262 264 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 218)
        (ior:SI (reg:SI 216)
            (reg:SI 148 [ D.5347 ]))) -1 (nil))

(insn 264 263 0 arch/arm/vfp/vfpsingle.c:1124 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 218)) -1 (nil))

;; Generating RTL for gimple basic block 44

;; 

(code_label 265 264 266 210 "" [0 uses])

(note 266 265 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = __vfp_single_normaliseround (sd, &vsd, fpscr, 0);

(insn 267 266 268 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 219)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 268 267 269 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ sd ])) -1 (nil))

(insn 269 268 270 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 1 r1)
        (reg:SI 219)) -1 (nil))

(insn 270 269 271 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(insn 271 270 272 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 272 271 273 arch/arm/vfp/vfpsingle.c:1126 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 273 272 0 arch/arm/vfp/vfpsingle.c:1126 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 45

;; vsn_nan:

(code_label 276 275 277 200 ("vsn_nan") [0 uses])

(note 277 276 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_propagate_nan (&vsd, &vsn, &vsm, fpscr);

(insn 278 277 279 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 220)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 279 278 280 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 221)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 280 279 281 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 222)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 281 280 282 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 0 r0)
        (reg:SI 220)) -1 (nil))

(insn 282 281 283 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 1 r1)
        (reg:SI 221)) -1 (nil))

(insn 283 282 284 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 2 r2)
        (reg:SI 222)) -1 (nil))

(insn 284 283 285 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(call_insn 285 284 286 arch/arm/vfp/vfpsingle.c:1129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 286 285 0 arch/arm/vfp/vfpsingle.c:1129 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 46

;; pack:

(code_label 287 286 288 214 ("pack") [0 uses])

(note 288 287 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((s32) ((u32) (((int) vsd.exponent << 23) + ((int) vsd.sign << 16)) + (vsd.significand >> 7)), (unsigned int) sd);

(insn 289 288 290 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 223)
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64]))) -1 (nil))

(insn 290 289 291 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 224)
        (ashift:SI (reg:SI 223)
            (const_int 23 [0x17]))) -1 (nil))

(insn 291 290 292 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 225)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16]))) -1 (nil))

(insn 292 291 293 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 226)
        (ashift:SI (reg:SI 225)
            (const_int 16 [0x10]))) -1 (nil))

(insn 293 292 294 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 227)
        (plus:SI (reg:SI 224)
            (reg:SI 226))) -1 (nil))

(insn 294 293 295 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 229)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])) -1 (nil))

(insn 295 294 296 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 228)
        (lshiftrt:SI (reg:SI 229)
            (const_int 7 [0x7]))) -1 (nil))

(insn 296 295 297 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 230)
        (plus:SI (reg:SI 227)
            (reg:SI 228))) -1 (nil))

(insn 297 296 298 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 0 r0)
        (reg:SI 230)) -1 (nil))

(insn 298 297 299 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ sd ])) -1 (nil))

(call_insn 299 298 0 arch/arm/vfp/vfpsingle.c:1131 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 47

;; vsm_nan:

(code_label 302 301 303 201 ("vsm_nan") [0 uses])

(note 303 302 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_propagate_nan (&vsd, &vsm, &vsn, fpscr);

(insn 304 303 305 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 231)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 305 304 306 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 232)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 306 305 307 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 233)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 307 306 308 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 0 r0)
        (reg:SI 231)) -1 (nil))

(insn 308 307 309 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 1 r1)
        (reg:SI 232)) -1 (nil))

(insn 309 308 310 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 2 r2)
        (reg:SI 233)) -1 (nil))

(insn 310 309 311 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(call_insn 311 310 312 arch/arm/vfp/vfpsingle.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 312 311 0 arch/arm/vfp/vfpsingle.c:1135 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 48

;; zero:

(code_label 315 314 316 206 ("zero") [0 uses])

(note 316 315 0 NOTE_INSN_BASIC_BLOCK)

;; vsd.exponent = 0;

(insn 317 316 318 arch/arm/vfp/vfpsingle.c:1139 (set (reg:SI 235)
        (const_int 0 [0x0])) -1 (nil))

(insn 318 317 319 arch/arm/vfp/vfpsingle.c:1139 (set (reg:HI 234)
        (subreg:HI (reg:SI 235) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 319 318 0 arch/arm/vfp/vfpsingle.c:1139 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 234)) -1 (nil))

;; vsd.significand = 0;

(insn 320 319 321 arch/arm/vfp/vfpsingle.c:1140 (set (reg:SI 236)
        (const_int 0 [0x0])) -1 (nil))

(insn 321 320 0 arch/arm/vfp/vfpsingle.c:1140 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 236)) -1 (nil))

;; exceptions = 0;

(insn 322 321 0 arch/arm/vfp/vfpsingle.c:1053 (set (reg/v:SI 147 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 49

;; 

(code_label 325 324 326 203 "" [0 uses])

(note 326 325 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 0;

(insn 327 326 0 arch/arm/vfp/vfpsingle.c:1053 (set (reg/v:SI 147 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 50

;; infinity:

(code_label 328 327 329 205 ("infinity") [0 uses])

(note 329 328 0 NOTE_INSN_BASIC_BLOCK)

;; vsd.exponent = 255;

(insn 330 329 331 arch/arm/vfp/vfpsingle.c:1146 (set (reg:SI 238)
        (const_int 255 [0xff])) -1 (nil))

(insn 331 330 332 arch/arm/vfp/vfpsingle.c:1146 (set (reg:HI 237)
        (subreg:HI (reg:SI 238) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 332 331 0 arch/arm/vfp/vfpsingle.c:1146 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 237)) -1 (nil))

;; vsd.significand = 0;

(insn 333 332 334 arch/arm/vfp/vfpsingle.c:1147 (set (reg:SI 239)
        (const_int 0 [0x0])) -1 (nil))

(insn 334 333 0 arch/arm/vfp/vfpsingle.c:1147 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 239)) -1 (nil))

;; Generating RTL for gimple basic block 51

;; 

(code_label 337 336 338 202 "" [0 uses])

(note 338 337 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((s32) ((u32) (((int) vfp_single_default_qnan.exponent << 23) + ((int) vfp_single_default_qnan.sign << 16)) + (vfp_single_default_qnan.significand >> 7)), (unsigned int) sd);

(insn 339 338 340 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 240)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 340 339 341 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 241)
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 240) [0 vfp_single_default_qnan.exponent+0 S2 A32]))) -1 (nil))

(insn 341 340 342 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 242)
        (ashift:SI (reg:SI 241)
            (const_int 23 [0x17]))) -1 (nil))

(insn 342 341 343 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 243)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 343 342 344 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 244)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 243)
                    (const_int 2 [0x2])) [0 vfp_single_default_qnan.sign+0 S2 A16]))) -1 (nil))

(insn 344 343 345 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 245)
        (ashift:SI (reg:SI 244)
            (const_int 16 [0x10]))) -1 (nil))

(insn 345 344 346 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 246)
        (plus:SI (reg:SI 242)
            (reg:SI 245))) -1 (nil))

(insn 346 345 347 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 247)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 347 346 348 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 249)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 247)
                (const_int 4 [0x4])) [0 vfp_single_default_qnan.significand+0 S4 A32])) -1 (nil))

(insn 348 347 349 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 248)
        (lshiftrt:SI (reg:SI 249)
            (const_int 7 [0x7]))) -1 (nil))

(insn 349 348 350 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 250)
        (plus:SI (reg:SI 246)
            (reg:SI 248))) -1 (nil))

(insn 350 349 351 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 0 r0)
        (reg:SI 250)) -1 (nil))

(insn 351 350 352 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ sd ])) -1 (nil))

(call_insn 352 351 0 arch/arm/vfp/vfpsingle.c:1151 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; exceptions = 1;

(insn 353 352 0 arch/arm/vfp/vfpsingle.c:1152 (set (reg/v:SI 147 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 52

;; 

(code_label 354 353 355 213 "" [0 uses])

(note 355 354 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 356 355 357 arch/arm/vfp/vfpsingle.c:1153 (set (reg:SI 151 [ <result> ])
        (reg/v:SI 147 [ exceptions ])) -1 (nil))

(jump_insn 357 356 358 arch/arm/vfp/vfpsingle.c:1153 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 358 357 0)
Predictions for insn 255 bb 43
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 257 bb 55
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 152 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 153 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 154 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 155 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:1054 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ sn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:1054 (set (reg/v:SI 146 [ n ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 138 [ val.98 ])
        (reg/v:SI 146 [ n ])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (and:SI (reg:SI 138 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 157)
        (lshiftrt:SI (reg:SI 156)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 139 [ D.5745 ])
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.5745 ]) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (ashiftrt:SI (reg/v:SI 146 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 140 [ D.5742 ])
        (and:SI (reg:SI 159)
            (const_int 255 [0xff]))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0)) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 160)
        (ashift:SI (reg:SI 138 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 141 [ significand ])
        (lshiftrt:SI (reg:SI 160)
            (const_int 2 [0x2]))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 255 [0xff]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 161)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 161) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 36 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 141 [ significand ])
        (ior:SI (reg/v:SI 141 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 38 37 39 5 186 "" [1 uses])

(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 141 [ significand ])) -1 (nil))

(insn 41 40 42 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 154 [ m ])) -1 (nil))

(insn 42 41 43 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 170)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 43 42 44 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 16 [0x10]))) -1 (nil))

(insn 44 43 45 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5760 ])
        (zero_extend:SI (subreg:HI (reg:SI 171) 0))) -1 (nil))

(insn 45 44 46 5 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.5760 ]) 0)) -1 (nil))

(insn 46 45 47 5 arch/arm/vfp/vfp.h:196 (set (reg:SI 172)
        (ashiftrt:SI (reg/v:SI 154 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 47 46 48 5 arch/arm/vfp/vfp.h:196 (set (reg:SI 173)
        (zero_extend:SI (subreg:HI (reg:SI 172) 0))) -1 (nil))

(insn 48 47 49 5 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5757 ])
        (and:SI (reg:SI 173)
            (const_int 255 [0xff]))) -1 (nil))

(insn 49 48 50 5 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0)) -1 (nil))

(insn 50 49 51 5 arch/arm/vfp/vfp.h:199 (set (reg:SI 174)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 51 50 52 5 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 174)
            (const_int 2 [0x2]))) -1 (nil))

(insn 52 51 53 5 arch/arm/vfp/vfp.h:200 (set (reg:SI 176)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) -1 (nil))

(insn 53 52 54 5 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 255 [0xff]))) -1 (nil))

(insn 54 53 55 5 arch/arm/vfp/vfp.h:200 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 55 54 56 5 arch/arm/vfp/vfp.h:200 (set (reg:QI 175)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 56 55 57 5 arch/arm/vfp/vfp.h:200 (set (reg:SI 179)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) -1 (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(insn 58 57 59 5 arch/arm/vfp/vfp.h:200 (set (reg:SI 180)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 59 58 60 5 arch/arm/vfp/vfp.h:200 (set (reg:QI 178)
        (subreg:QI (reg:SI 180) 0)) -1 (nil))

(insn 60 59 61 5 arch/arm/vfp/vfp.h:200 (set (reg:SI 181)
        (and:SI (subreg:SI (reg:QI 175) 0)
            (subreg:SI (reg:QI 178) 0))) -1 (nil))

(insn 61 60 62 5 arch/arm/vfp/vfp.h:200 (set (reg:QI 182)
        (subreg:QI (reg:SI 181) 0)) -1 (nil))

(insn 62 61 63 5 arch/arm/vfp/vfp.h:200 (set (reg:SI 183)
        (zero_extend:SI (reg:QI 182))) -1 (nil))

(insn 63 62 64 5 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 64 63 65 5 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 65 64 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 6 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 67 66 68 7 187 "" [1 uses])

(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 7 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) -1 (nil))

(insn 70 69 71 7 arch/arm/vfp/vfpsingle.c:1062 (set (reg:SI 184)
        (xor:SI (reg:SI 139 [ D.5745 ])
            (reg:SI 135 [ D.5760 ]))) -1 (nil))

(insn 71 70 72 7 arch/arm/vfp/vfpsingle.c:1062 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg:HI (reg:SI 184) 0)) -1 (nil))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:231 (set (reg:SI 185)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) -1 (nil))

(insn 73 72 74 7 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 74 73 75 7 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 13)

;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [28.0%]  (fallthru)
(note 75 74 76 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 8 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 77 76 78 8 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 9 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 144 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 80 79 81 9 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 9 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 81 80 82)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 82 81 83 10 189 "" [1 uses])

(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 10 arch/arm/vfp/vfp.h:234 (set (reg:SI 186)
        (and:SI (reg/v:SI 141 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 85 84 86 10 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 86 85 87 10 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 11 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 144 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 89 88 90 11 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 11 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 90 89 91)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 91 90 92 12 191 "" [1 uses])

(note 92 91 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 12 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 144 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 94 93 95 12 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 12 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 95 94 96)

;; Start of basic block ( 7) -> 13
;; Pred edge  7 [72.0%] 
(code_label 96 95 97 13 188 "" [1 uses])

(note 97 96 98 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 13 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.5742 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 100 13 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 14 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 144 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 102 101 103 14 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 14 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 103 102 104)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 104 103 105 15 192 "" [1 uses])

(note 105 104 106 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 15 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 107 106 108 15 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 17 16)

;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 108 107 109 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 16 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 144 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 110 109 111 16 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 111 110 112)

;; Start of basic block ( 15) -> 17
;; Pred edge  15 [50.0%] 
(code_label 112 111 113 17 193 "" [1 uses])

(note 113 112 114 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 17 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 144 [ tn ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 9 12 11 14 17 16) -> 18
;; Pred edge  9 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  11 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 115 114 116 18 190 "" [5 uses])

(note 116 115 117 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 18 arch/arm/vfp/vfp.h:231 (set (reg:SI 187)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) -1 (nil))

(insn 118 117 119 18 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 119 118 120 18 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 18 -> ( 19 24)

;; Succ edge  19 [28.0%]  (fallthru)
;; Succ edge  24 [72.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [28.0%]  (fallthru)
(note 120 119 121 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 19 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 122 121 123 19 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 123 122 124 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 20 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 145 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 125 124 126 20 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 160)) -1 (nil))
;; End of basic block 20 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 126 125 127)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 127 126 128 21 195 "" [1 uses])

(note 128 127 129 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 130 21 arch/arm/vfp/vfp.h:234 (set (reg:SI 188)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 130 129 131 21 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 131 130 132 21 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 23 22)

;; Succ edge  23 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [50.0%]  (fallthru)
(note 132 131 133 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 22 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 145 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 134 133 135 22 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 160)) -1 (nil))
;; End of basic block 22 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 135 134 136)

;; Start of basic block ( 21) -> 23
;; Pred edge  21 [50.0%] 
(code_label 136 135 137 23 197 "" [1 uses])

(note 137 136 138 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 23 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 145 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 139 138 140 23 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 160)) -1 (nil))
;; End of basic block 23 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 140 139 141)

;; Start of basic block ( 18) -> 24
;; Pred edge  18 [72.0%] 
(code_label 141 140 142 24 194 "" [1 uses])

(note 142 141 143 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 24 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5757 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 144 143 145 24 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 149)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 26 25)

;; Succ edge  26 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 145 144 146 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 25 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 145 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 147 146 148 25 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 160)) -1 (nil))
;; End of basic block 25 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 148 147 149)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [50.0%] 
(code_label 149 148 150 26 198 "" [1 uses])

(note 150 149 151 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 152 26 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 152 151 153 26 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 28 27)

;; Succ edge  28 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 153 152 154 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 154 153 155 27 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 145 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 155 154 156 27 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 160)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 156 155 157)

;; Start of basic block ( 26) -> 28
;; Pred edge  26 [50.0%] 
(code_label 157 156 158 28 199 "" [1 uses])

(note 158 157 159 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 28 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 145 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 20 23 22 25 28 27) -> 29
;; Pred edge  20 [100.0%] 
;; Pred edge  23 [100.0%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%] 
(code_label 160 159 161 29 196 "" [5 uses])

(note 161 160 162 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 29 arch/arm/vfp/vfpsingle.c:1070 (set (reg:SI 189)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 163 162 164 29 arch/arm/vfp/vfpsingle.c:1070 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 164 163 165 29 arch/arm/vfp/vfpsingle.c:1070 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 29 -> ( 50 30)

;; Succ edge  50 [29.0%] 
;; Succ edge  30 [71.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [71.0%]  (fallthru)
(note 165 164 166 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 30 arch/arm/vfp/vfpsingle.c:1076 (set (reg:SI 190)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 167 166 168 30 arch/arm/vfp/vfpsingle.c:1076 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 168 167 169 30 arch/arm/vfp/vfpsingle.c:1076 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 30 -> ( 52 31)

;; Succ edge  52 [29.0%] 
;; Succ edge  31 [71.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [71.0%]  (fallthru)
(note 169 168 170 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 31 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 191)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 10 [0xa]))) -1 (nil))

(insn 171 170 172 31 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 192)
        (and:SI (reg:SI 191)
            (reg/v:SI 145 [ tm ]))) -1 (nil))

(insn 172 171 173 31 arch/arm/vfp/vfpsingle.c:1083 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 173 172 174 31 arch/arm/vfp/vfpsingle.c:1083 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 337)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 31 -> ( 56 32)

;; Succ edge  56 [29.0%] 
;; Succ edge  32 [71.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [71.0%]  (fallthru)
(note 174 173 175 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 32 arch/arm/vfp/vfpsingle.c:1089 (set (reg:SI 193)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 176 175 177 32 arch/arm/vfp/vfpsingle.c:1089 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 178 32 arch/arm/vfp/vfpsingle.c:1089 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 325)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 54 33)

;; Succ edge  54 [50.0%] 
;; Succ edge  33 [50.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 178 177 179 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 33 arch/arm/vfp/vfpsingle.c:1095 (set (reg:SI 194)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 180 179 181 33 arch/arm/vfp/vfpsingle.c:1095 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 181 180 182 33 arch/arm/vfp/vfpsingle.c:1095 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 35)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  35 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 182 181 183 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 34 arch/arm/vfp/vfpsingle.c:1144 (set (reg/v:SI 147 [ exceptions ])
        (const_int 2 [0x2])) -1 (nil))

(jump_insn 184 183 185 34 arch/arm/vfp/vfpsingle.c:1144 (set (pc)
        (label_ref 328)) -1 (nil))
;; End of basic block 34 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 185 184 186)

;; Start of basic block ( 33) -> 35
;; Pred edge  33 [50.0%] 
(code_label 186 185 187 35 204 "" [1 uses])

(note 187 186 188 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 35 arch/arm/vfp/vfpsingle.c:1101 (set (reg:SI 195)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 189 188 190 35 arch/arm/vfp/vfpsingle.c:1101 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 190 189 191 35 arch/arm/vfp/vfpsingle.c:1101 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 53 36)

;; Succ edge  53 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 191 190 192 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 36 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:SI 196)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 193 192 194 36 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 194 193 195 36 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 53 37)

;; Succ edge  53 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 195 194 196 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 37 arch/arm/vfp/vfpsingle.c:1104 (set (reg:SI 197)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 197 196 198 37 arch/arm/vfp/vfpsingle.c:1104 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 198 197 199 37 arch/arm/vfp/vfpsingle.c:1104 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 37 -> ( 38 39)

;; Succ edge  38 [29.0%]  (fallthru)
;; Succ edge  39 [71.0%] 

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [29.0%]  (fallthru)
(note 199 198 200 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 38 arch/arm/vfp/vfpsingle.c:1105 (set (reg:SI 198)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 201 200 202 38 arch/arm/vfp/vfpsingle.c:1105 (set (reg:SI 0 r0)
        (reg:SI 198)) -1 (nil))

(call_insn 202 201 203 38 arch/arm/vfp/vfpsingle.c:1105 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 37 38) -> 39
;; Pred edge  37 [71.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 203 202 204 39 207 "" [1 uses])

(note 204 203 205 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 39 arch/arm/vfp/vfpsingle.c:1106 (set (reg:SI 199)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 206 205 207 39 arch/arm/vfp/vfpsingle.c:1106 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 207 206 208 39 arch/arm/vfp/vfpsingle.c:1106 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 39 -> ( 40 41)

;; Succ edge  40 [29.0%]  (fallthru)
;; Succ edge  41 [71.0%] 

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [29.0%]  (fallthru)
(note 208 207 209 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 210 40 arch/arm/vfp/vfpsingle.c:1107 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 210 209 211 40 arch/arm/vfp/vfpsingle.c:1107 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(call_insn 211 210 212 40 arch/arm/vfp/vfpsingle.c:1107 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 39 40) -> 41
;; Pred edge  39 [71.0%] 
;; Pred edge  40 [100.0%]  (fallthru)
(code_label 212 211 213 41 208 "" [1 uses])

(note 213 212 214 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 215 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 202)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64]))) -1 (nil))

(insn 215 214 216 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:HI 201)
        (subreg:HI (reg:SI 202) 0)) -1 (nil))

(insn 216 215 217 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 203)
        (plus:SI (subreg:SI (reg:HI 201) 0)
            (const_int 126 [0x7e]))) -1 (nil))

(insn 217 216 218 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:HI 204)
        (subreg:HI (reg:SI 203) 0)) -1 (nil))

(insn 218 217 219 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 206)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

(insn 219 218 220 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:HI 205)
        (subreg:HI (reg:SI 206) 0)) -1 (nil))

(insn 220 219 221 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 207)
        (minus:SI (subreg:SI (reg:HI 204) 0)
            (subreg:SI (reg:HI 205) 0))) -1 (nil))

(insn 221 220 222 41 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 150 [ D.5216 ])
        (zero_extend:SI (subreg:HI (reg:SI 207) 0))) -1 (nil))

(insn 222 221 223 41 arch/arm/vfp/vfpsingle.c:1112 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 150 [ D.5216 ]) 0)) -1 (nil))

(insn 223 222 224 41 arch/arm/vfp/vfpsingle.c:1113 (set (reg:SI 208)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(insn 224 223 225 41 arch/arm/vfp/vfpsingle.c:1113 (set (reg/v:SI 142 [ __left ])
        (ashift:SI (reg:SI 208)
            (const_int 1 [0x1]))) -1 (nil))

(insn 225 224 226 41 arch/arm/vfp/vfpsingle.c:1113 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 142 [ __left ])) -1 (nil))

(insn 226 225 227 41 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 149 [ D.5219 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])) -1 (nil))

(insn 227 226 228 41 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 209)
        (ashift:SI (reg:SI 149 [ D.5219 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 228 227 229 41 arch/arm/vfp/vfpsingle.c:1114 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ __left ])
            (reg:SI 209))) -1 (nil))

(jump_insn 229 228 230 41 arch/arm/vfp/vfpsingle.c:1114 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 42 43)

;; Succ edge  42 [50.0%]  (fallthru)
;; Succ edge  43 [50.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 230 229 231 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 231 230 232 42 arch/arm/vfp/vfpsingle.c:1115 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 149 [ D.5219 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 232 231 233 42 arch/arm/vfp/vfpsingle.c:1115 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg:SI 210)) -1 (nil))

(insn 233 232 234 42 arch/arm/vfp/vfpsingle.c:1116 (set (reg:HI 211)
        (subreg/s/u:HI (reg:SI 150 [ D.5216 ]) 0)) -1 (nil))

(insn 234 233 235 42 arch/arm/vfp/vfpsingle.c:1116 (set (reg:SI 212)
        (plus:SI (subreg:SI (reg:HI 211) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 235 234 236 42 arch/arm/vfp/vfpsingle.c:1116 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 212) 0)) -1 (nil))
;; End of basic block 42 -> ( 43)

;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 41 42) -> 43
;; Pred edge  41 [50.0%] 
;; Pred edge  42 [100.0%]  (fallthru)
(code_label 236 235 237 43 209 "" [1 uses])

(note 237 236 238 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 43 arch/arm/vfp/vfpsingle.c:1119 (set (reg:SI 214)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])) -1 (nil))

(insn 239 238 240 43 arch/arm/vfp/vfpsingle.c:1119 (set (reg:DI 213)
        (zero_extend:DI (reg:SI 214))) -1 (nil))

(insn 240 239 241 43 arch/arm/vfp/vfpsingle.c:1119 (set (subreg:SI (reg/v:DI 143 [ significand ]) 4)
        (ashift:SI (subreg:SI (reg:DI 213) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 241 240 242 43 arch/arm/vfp/vfpsingle.c:1119 (set (subreg:SI (reg/v:DI 143 [ significand ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 242 241 243 43 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 142 [ __left ])) -1 (nil))

(insn 243 242 244 43 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 244 243 245 43 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 245 244 246 43 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:DI 133 [ significand.781 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

(insn 246 245 247 43 arch/arm/vfp/vfpsingle.c:1121 (set (reg:SI 148 [ D.5347 ])
        (subreg:SI (reg/v:DI 133 [ significand.781 ]) 0)) -1 (nil))

(insn 247 246 248 43 arch/arm/vfp/vfpsingle.c:1121 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 148 [ D.5347 ])) -1 (nil))

(insn 248 247 249 43 arch/arm/vfp/vfpsingle.c:1123 (set (reg:SI 215)
        (and:SI (reg:SI 148 [ D.5347 ])
            (const_int 63 [0x3f]))) -1 (nil))

(insn 249 248 250 43 arch/arm/vfp/vfpsingle.c:1123 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 250 249 251 43 arch/arm/vfp/vfpsingle.c:1123 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 43 -> ( 44 49)

;; Succ edge  44 [61.0%]  (fallthru)
;; Succ edge  49 [39.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [61.0%]  (fallthru)
(note 251 250 252 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 252 251 253 44 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 216)
        (const_int 0 [0x0])) -1 (nil))

(insn 253 252 254 44 arch/arm/vfp/vfpsingle.c:1124 (set (reg:DI 217)
        (mult:DI (zero_extend:DI (reg:SI 148 [ D.5347 ]))
            (zero_extend:DI (reg/v:SI 142 [ __left ])))) -1 (nil))

(insn 254 253 255 44 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 217) 0)
            (subreg:SI (reg/v:DI 143 [ significand ]) 0))) -1 (nil))

(jump_insn 255 254 368 44 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 44 -> ( 47 45)

;; Succ edge  47 [71.0%] 
;; Succ edge  45 [29.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [29.0%]  (fallthru)
(note 368 255 256 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 256 368 257 45 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 217) 4)
            (subreg:SI (reg/v:DI 143 [ significand ]) 4))) -1 (nil))

(jump_insn 257 256 369 45 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 45 -> ( 47 46)

;; Succ edge  47 [71.0%] 
;; Succ edge  46 [29.0%]  (fallthru)

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [29.0%]  (fallthru)
(note 369 257 258 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(jump_insn 258 369 259 46 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (label_ref 262)) -1 (nil))
;; End of basic block 46 -> ( 48)

;; Succ edge  48 [100.0%] 

(barrier 259 258 260)

;; Start of basic block ( 44 45) -> 47
;; Pred edge  44 [71.0%] 
;; Pred edge  45 [71.0%] 
(code_label 260 259 370 47 212 "" [2 uses])

(note 370 260 261 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 261 370 262 47 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 216)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 47 -> ( 48)

;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 46 47) -> 48
;; Pred edge  46 [100.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 262 261 371 48 211 "" [1 uses])

(note 371 262 263 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 263 371 264 48 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 218)
        (ior:SI (reg:SI 216)
            (reg:SI 148 [ D.5347 ]))) -1 (nil))

(insn 264 263 265 48 arch/arm/vfp/vfpsingle.c:1124 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 218)) -1 (nil))
;; End of basic block 48 -> ( 49)

;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 43 48) -> 49
;; Pred edge  43 [39.0%] 
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 265 264 266 49 210 "" [1 uses])

(note 266 265 267 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 49 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 219)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 268 267 269 49 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ sd ])) -1 (nil))

(insn 269 268 270 49 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 1 r1)
        (reg:SI 219)) -1 (nil))

(insn 270 269 271 49 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(insn 271 270 272 49 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 272 271 273 49 arch/arm/vfp/vfpsingle.c:1126 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 273 272 274 49 arch/arm/vfp/vfpsingle.c:1126 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(jump_insn 274 273 275 49 arch/arm/vfp/vfpsingle.c:1126 (set (pc)
        (label_ref 354)) -1 (nil))
;; End of basic block 49 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 275 274 276)

;; Start of basic block ( 29) -> 50
;; Pred edge  29 [29.0%] 
(code_label 276 275 277 50 200 ("vsn_nan") [1 uses])

(note 277 276 278 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 279 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 220)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 279 278 280 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 221)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 280 279 281 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 222)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 281 280 282 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 0 r0)
        (reg:SI 220)) -1 (nil))

(insn 282 281 283 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 1 r1)
        (reg:SI 221)) -1 (nil))

(insn 283 282 284 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 2 r2)
        (reg:SI 222)) -1 (nil))

(insn 284 283 285 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(call_insn 285 284 286 50 arch/arm/vfp/vfpsingle.c:1129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 286 285 287 50 arch/arm/vfp/vfpsingle.c:1129 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))
;; End of basic block 50 -> ( 51)

;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 50 52 53 55) -> 51
;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%] 
;; Pred edge  53 [100.0%] 
;; Pred edge  55 [100.0%] 
(code_label 287 286 288 51 214 ("pack") [3 uses])

(note 288 287 289 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 223)
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64]))) -1 (nil))

(insn 290 289 291 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 224)
        (ashift:SI (reg:SI 223)
            (const_int 23 [0x17]))) -1 (nil))

(insn 291 290 292 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 225)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16]))) -1 (nil))

(insn 292 291 293 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 226)
        (ashift:SI (reg:SI 225)
            (const_int 16 [0x10]))) -1 (nil))

(insn 293 292 294 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 227)
        (plus:SI (reg:SI 224)
            (reg:SI 226))) -1 (nil))

(insn 294 293 295 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 229)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])) -1 (nil))

(insn 295 294 296 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 228)
        (lshiftrt:SI (reg:SI 229)
            (const_int 7 [0x7]))) -1 (nil))

(insn 296 295 297 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 230)
        (plus:SI (reg:SI 227)
            (reg:SI 228))) -1 (nil))

(insn 297 296 298 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 0 r0)
        (reg:SI 230)) -1 (nil))

(insn 298 297 299 51 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ sd ])) -1 (nil))

(call_insn 299 298 300 51 arch/arm/vfp/vfpsingle.c:1131 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 300 299 301 51 arch/arm/vfp/vfpsingle.c:1132 (set (pc)
        (label_ref 354)) -1 (nil))
;; End of basic block 51 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 301 300 302)

;; Start of basic block ( 30) -> 52
;; Pred edge  30 [29.0%] 
(code_label 302 301 303 52 201 ("vsm_nan") [1 uses])

(note 303 302 304 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 231)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 305 304 306 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 232)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 306 305 307 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 233)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 307 306 308 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 0 r0)
        (reg:SI 231)) -1 (nil))

(insn 308 307 309 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 1 r1)
        (reg:SI 232)) -1 (nil))

(insn 309 308 310 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 2 r2)
        (reg:SI 233)) -1 (nil))

(insn 310 309 311 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) -1 (nil))

(call_insn 311 310 312 52 arch/arm/vfp/vfpsingle.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 312 311 313 52 arch/arm/vfp/vfpsingle.c:1135 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(jump_insn 313 312 314 52 arch/arm/vfp/vfpsingle.c:1136 (set (pc)
        (label_ref 287)) -1 (nil))
;; End of basic block 52 -> ( 51)

;; Succ edge  51 [100.0%] 

(barrier 314 313 315)

;; Start of basic block ( 35 36) -> 53
;; Pred edge  35 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 315 314 316 53 206 ("zero") [2 uses])

(note 316 315 317 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 317 316 318 53 arch/arm/vfp/vfpsingle.c:1139 (set (reg:SI 235)
        (const_int 0 [0x0])) -1 (nil))

(insn 318 317 319 53 arch/arm/vfp/vfpsingle.c:1139 (set (reg:HI 234)
        (subreg:HI (reg:SI 235) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 319 318 320 53 arch/arm/vfp/vfpsingle.c:1139 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 234)) -1 (nil))

(insn 320 319 321 53 arch/arm/vfp/vfpsingle.c:1140 (set (reg:SI 236)
        (const_int 0 [0x0])) -1 (nil))

(insn 321 320 322 53 arch/arm/vfp/vfpsingle.c:1140 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 236)) -1 (nil))

(insn 322 321 323 53 arch/arm/vfp/vfpsingle.c:1053 (set (reg/v:SI 147 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 323 322 324 53 arch/arm/vfp/vfpsingle.c:1141 (set (pc)
        (label_ref 287)) -1 (nil))
;; End of basic block 53 -> ( 51)

;; Succ edge  51 [100.0%] 

(barrier 324 323 325)

;; Start of basic block ( 32) -> 54
;; Pred edge  32 [50.0%] 
(code_label 325 324 326 54 203 "" [1 uses])

(note 326 325 327 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 327 326 328 54 arch/arm/vfp/vfpsingle.c:1053 (set (reg/v:SI 147 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 54 -> ( 55)

;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54 34) -> 55
;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%] 
(code_label 328 327 329 55 205 ("infinity") [1 uses])

(note 329 328 330 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 330 329 331 55 arch/arm/vfp/vfpsingle.c:1146 (set (reg:SI 238)
        (const_int 255 [0xff])) -1 (nil))

(insn 331 330 332 55 arch/arm/vfp/vfpsingle.c:1146 (set (reg:HI 237)
        (subreg:HI (reg:SI 238) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 332 331 333 55 arch/arm/vfp/vfpsingle.c:1146 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 237)) -1 (nil))

(insn 333 332 334 55 arch/arm/vfp/vfpsingle.c:1147 (set (reg:SI 239)
        (const_int 0 [0x0])) -1 (nil))

(insn 334 333 335 55 arch/arm/vfp/vfpsingle.c:1147 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 239)) -1 (nil))

(jump_insn 335 334 336 55 arch/arm/vfp/vfpsingle.c:1148 (set (pc)
        (label_ref 287)) -1 (nil))
;; End of basic block 55 -> ( 51)

;; Succ edge  51 [100.0%] 

(barrier 336 335 337)

;; Start of basic block ( 31) -> 56
;; Pred edge  31 [29.0%] 
(code_label 337 336 338 56 202 "" [1 uses])

(note 338 337 339 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 339 338 340 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 240)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 340 339 341 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 241)
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 240) [0 vfp_single_default_qnan.exponent+0 S2 A32]))) -1 (nil))

(insn 341 340 342 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 242)
        (ashift:SI (reg:SI 241)
            (const_int 23 [0x17]))) -1 (nil))

(insn 342 341 343 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 243)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 343 342 344 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 244)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 243)
                    (const_int 2 [0x2])) [0 vfp_single_default_qnan.sign+0 S2 A16]))) -1 (nil))

(insn 344 343 345 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 245)
        (ashift:SI (reg:SI 244)
            (const_int 16 [0x10]))) -1 (nil))

(insn 345 344 346 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 246)
        (plus:SI (reg:SI 242)
            (reg:SI 245))) -1 (nil))

(insn 346 345 347 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 247)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 347 346 348 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 249)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 247)
                (const_int 4 [0x4])) [0 vfp_single_default_qnan.significand+0 S4 A32])) -1 (nil))

(insn 348 347 349 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 248)
        (lshiftrt:SI (reg:SI 249)
            (const_int 7 [0x7]))) -1 (nil))

(insn 349 348 350 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 250)
        (plus:SI (reg:SI 246)
            (reg:SI 248))) -1 (nil))

(insn 350 349 351 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 0 r0)
        (reg:SI 250)) -1 (nil))

(insn 351 350 352 56 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ sd ])) -1 (nil))

(call_insn 352 351 353 56 arch/arm/vfp/vfpsingle.c:1151 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 353 352 354 56 arch/arm/vfp/vfpsingle.c:1152 (set (reg/v:SI 147 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 56 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 49 51 56) -> 57
;; Pred edge  49 [100.0%] 
;; Pred edge  51 [100.0%] 
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 354 353 355 57 213 "" [2 uses])

(note 355 354 356 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 356 355 357 57 arch/arm/vfp/vfpsingle.c:1153 (set (reg:SI 151 [ <result> ])
        (reg/v:SI 147 [ exceptions ])) -1 (nil))

(jump_insn 357 356 358 57 arch/arm/vfp/vfpsingle.c:1153 (set (pc)
        (label_ref 359)) -1 (nil))
;; End of basic block 57 -> ( 59)

;; Succ edge  59 [100.0%] 

(barrier 358 357 367)

;; Start of basic block () -> 58
(note 367 358 361 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 361 367 362 58 arch/arm/vfp/vfpsingle.c:1153 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 362 361 363 58 arch/arm/vfp/vfpsingle.c:1153 (clobber (reg:SI 151 [ <result> ])) -1 (nil))

(jump_insn 363 362 364 58 arch/arm/vfp/vfpsingle.c:1153 (set (pc)
        (label_ref 365)) -1 (nil))
;; End of basic block 58 -> ( 60)

;; Succ edge  60 [100.0%] 

(barrier 364 363 359)

;; Start of basic block ( 57) -> 59
;; Pred edge  57 [100.0%] 
(code_label 359 364 372 59 185 "" [1 uses])

(note 372 359 360 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 360 372 365 59 arch/arm/vfp/vfpsingle.c:1153 (set (reg/i:SI 0 r0)
        (reg:SI 151 [ <result> ])) -1 (nil))
;; End of basic block 59 -> ( 60)

;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; Pred edge  58 [100.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 365 360 373 60 215 "" [1 uses])

(note 373 365 366 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 366 373 0 60 arch/arm/vfp/vfpsingle.c:1153 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 60 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_add (vfp_single_add)[0:173]


;; Generating RTL for gimple basic block 2

;; if ((int) vsn->significand < 0)

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:776 (set (reg:SI 153)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:776 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 0 arch/arm/vfp/vfpsingle.c:776 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if ((int) vsm->significand < 0)

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:777 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 15 14 0 arch/arm/vfp/vfpsingle.c:777 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 16 15 17 221 "" [0 uses])

(note 17 16 0 NOTE_INSN_BASIC_BLOCK)

;; printk (&"<6>VFP: bad FP values in %s\n"[0], &__func__);

(insn 18 17 19 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 155)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:778 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 0 r0)
        (reg:SI 155)) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 1 r1)
        (reg/f:SI 156)) -1 (nil))

(call_insn 22 21 0 arch/arm/vfp/vfpsingle.c:778 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 5

;; 

(code_label 23 22 24 222 "" [0 uses])

(note 24 23 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsn->exponent < vsm->exponent)

(insn 25 24 26 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 157)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 158)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfpsingle.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (reg:SI 158))) -1 (nil))

(jump_insn 28 27 0 arch/arm/vfp/vfpsingle.c:788 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vsn.817 = vsn;

(insn 30 29 0 arch/arm/vfp/vfpsingle.c:788 (set (reg/v/f:SI 133 [ vsn.817 ])
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

;; vsn = vsm;

(insn 31 30 0 arch/arm/vfp/vfpsingle.c:790 (set (reg/v/f:SI 150 [ vsn ])
        (reg/v/f:SI 151 [ vsm ])) -1 (nil))

;; vsm = vsn.817;

(insn 32 31 0 arch/arm/vfp/vfpsingle.c:791 (set (reg/v/f:SI 151 [ vsm ])
        (reg/v/f:SI 133 [ vsn.817 ])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 33 32 34 223 "" [0 uses])

(note 34 33 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsn->exponent == 255)

(insn 35 34 36 arch/arm/vfp/vfpsingle.c:798 (set (reg:SI 159)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfpsingle.c:798 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 37 36 0 arch/arm/vfp/vfpsingle.c:798 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 8

;; D.5899 = vsn->significand;

(insn 39 38 0 arch/arm/vfp/vfp.h:232 (set (reg:SI 141 [ D.5899 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

;; if (D.5899 == 0)

(insn 40 39 41 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.5899 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; tn = 8;

(insn 43 42 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 139 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 46 45 47 225 "" [0 uses])

(note 47 46 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5899 & 536870912 != 0)

(insn 48 47 49 arch/arm/vfp/vfp.h:234 (set (reg:SI 160)
        (and:SI (reg:SI 141 [ D.5899 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 49 48 50 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 50 49 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tn = 48;

(insn 52 51 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 139 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 55 54 56 227 "" [0 uses])

(note 56 55 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 16;

(insn 57 56 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 139 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 58 57 59 226 "" [0 uses])

(note 59 58 0 NOTE_INSN_BASIC_BLOCK)

;; D.5895 = vsm->exponent;

(insn 60 59 0 arch/arm/vfp/vfp.h:231 (set (reg:SI 143 [ D.5895 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

;; if (D.5895 == 255)

(insn 61 60 62 arch/arm/vfp/vfp.h:231 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 143 [ D.5895 ]) 0))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 63 62 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 14

;; D.5896 = vsm->significand;

(insn 65 64 0 arch/arm/vfp/vfp.h:232 (set (reg:SI 142 [ D.5896 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

;; if (D.5896 == 0)

(insn 66 65 67 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.5896 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 67 66 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 15

;; tm = 8;

(insn 69 68 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 72 71 73 229 "" [0 uses])

(note 73 72 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5896 & 536870912 != 0)

(insn 74 73 75 arch/arm/vfp/vfp.h:234 (set (reg:SI 162)
        (and:SI (reg:SI 142 [ D.5896 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 17

;; tm = 48;

(insn 78 77 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 81 80 82 231 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 83 82 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 86 85 87 228 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5895 == 0)

(insn 88 87 89 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.5895 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 20

;; tm = 1;

(insn 91 90 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 94 93 95 232 "" [0 uses])

(note 95 94 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsm->significand == 0)

(insn 96 95 97 arch/arm/vfp/vfp.h:239 (set (reg:SI 163)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 98 97 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; tm = 5;

(insn 100 99 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 103 102 104 233 "" [0 uses])

(note 104 103 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 105 104 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 106 105 107 230 "" [0 uses])

(note 107 106 0 NOTE_INSN_BASIC_BLOCK)

;; D.5906 = tn & 8;

(insn 108 107 0 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 137 [ D.5906 ])
        (and:SI (reg/v:SI 139 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

;; if (tm & D.5906 != 0)

(insn 109 108 110 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 164)
        (and:SI (reg/v:SI 140 [ tm ])
            (reg:SI 137 [ D.5906 ]))) -1 (nil))

(insn 110 109 111 arch/arm/vfp/vfpsingle.c:739 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 0 arch/arm/vfp/vfpsingle.c:739 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 25

;; if (vsn->sign != vsm->sign)

(insn 113 112 114 25 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 165)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 114 113 115 25 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 166)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 115 114 116 25 arch/arm/vfp/vfpsingle.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (reg:SI 166))) -1 (nil))

(jump_insn 116 115 119 25 arch/arm/vfp/vfpsingle.c:743 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

(note 119 116 117 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(jump_insn 117 119 118 48 arch/arm/vfp/vfpsingle.c:743 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 118 117 0)

;; Generating RTL for gimple basic block 26

;; 

(code_label 120 118 121 234 "" [0 uses])

(note 121 120 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5906 != 0)

(insn 122 121 123 arch/arm/vfp/vfpsingle.c:755 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5906 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 123 122 0 arch/arm/vfp/vfpsingle.c:755 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 27

;; if (tm & 1 != 0)

(insn 125 124 126 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:SI 167)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 127 126 0 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 28

;; 

(code_label 128 127 129 237 "" [0 uses])

(note 129 128 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_propagate_nan (vsd, vsn, vsm, fpscr); [tail call]

(insn 130 129 131 28 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ vsd ])) -1 (nil))

(insn 131 130 132 28 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

(insn 132 131 133 28 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 2 r2)
        (reg/v/f:SI 151 [ vsm ])) -1 (nil))

(insn 133 132 134 28 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn/j 134 133 135 28 arch/arm/vfp/vfpsingle.c:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 135 134 0)

;; Generating RTL for gimple basic block 29

;; 

(code_label 137 135 138 235 "" [0 uses])

(note 138 137 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 1;

(insn 139 138 0 arch/arm/vfp/vfpsingle.c:747 (set (reg/v:SI 138 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; vsn = &vfp_single_default_qnan;

(insn 140 139 141 arch/arm/vfp/vfpsingle.c:748 (set (reg/f:SI 168)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 141 140 0 arch/arm/vfp/vfpsingle.c:748 (set (reg/v/f:SI 150 [ vsn ])
        (reg/f:SI 168)) -1 (nil))

;; Generating RTL for gimple basic block 30

;; 

(code_label 144 143 145 236 "" [0 uses])

(note 145 144 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 0;

(insn 146 145 0 arch/arm/vfp/vfpsingle.c:733 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 147 146 148 238 "" [0 uses])

(note 148 147 0 NOTE_INSN_BASIC_BLOCK)

;; *vsd = *vsn;

(insn 149 148 150 arch/arm/vfp/vfpsingle.c:766 (set (reg:SI 169)
        (reg/v/f:SI 149 [ vsd ])) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfpsingle.c:766 (set (reg:SI 170)
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 170) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 170)
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) -1 (nil))

(insn 152 151 0 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (mem/s:SI (reg:SI 169) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 169)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 155 154 156 224 "" [0 uses])

(note 156 155 0 NOTE_INSN_BASIC_BLOCK)

;; *vsd = *vsn;

(insn 157 156 158 arch/arm/vfp/vfpsingle.c:806 (set (reg:SI 171)
        (reg/v/f:SI 149 [ vsd ])) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpsingle.c:806 (set (reg:SI 172)
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 172) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 172)
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) -1 (nil))

(insn 160 159 0 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (mem/s:SI (reg:SI 171) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 171)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

;; D.4899 = (int) vsn->exponent - (int) vsm->exponent;

(insn 161 160 162 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 173)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 174)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 163 162 0 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 147 [ D.4899 ])
        (minus:SI (reg:SI 173)
            (reg:SI 174))) -1 (nil))

;; exp_diff = (u32) D.4899;

(insn 164 163 0 arch/arm/vfp/vfpsingle.c:811 (set (reg/v:SI 145 [ exp_diff ])
        (reg:SI 147 [ D.4899 ])) -1 (nil))

;; m_sig.813 = vsm->significand;

(insn 165 164 0 arch/arm/vfp/vfpsingle.c:812 (set (reg/v:SI 134 [ m_sig.813 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

;; if (exp_diff != 0)

(insn 166 165 167 arch/arm/vfp/vfp.h:14 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 167 166 0 arch/arm/vfp/vfp.h:14 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; if (exp_diff <= 31)

(insn 169 168 170 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 170 169 0 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 34

;; D.5914 = m_sig.813 >> D.4899;

(insn 172 171 0 arch/arm/vfp/vfp.h:16 (set (reg:SI 135 [ D.5914 ])
        (lshiftrt:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 147 [ D.4899 ]))) -1 (nil))

;; D.5910 = m_sig.813 << (int) (32 - exp_diff) != 0;

(insn 173 172 174 arch/arm/vfp/vfp.h:16 (set (reg:SI 175)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 145 [ exp_diff ]))) -1 (nil))

(insn 174 173 175 arch/arm/vfp/vfp.h:16 (set (reg:SI 176)
        (ashift:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 175))) -1 (nil))

(insn 175 174 176 arch/arm/vfp/vfp.h:16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(insn 176 175 177 arch/arm/vfp/vfp.h:16 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 177 176 0 arch/arm/vfp/vfp.h:16 (set (reg:SI 136 [ D.5910 ])
        (reg:SI 177)) -1 (nil))

;; m_sig.813 = D.5910 | D.5914;

(insn 178 177 0 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 134 [ m_sig.813 ])
        (ior:SI (reg:SI 136 [ D.5910 ])
            (reg:SI 135 [ D.5914 ]))) -1 (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 181 180 182 241 "" [0 uses])

(note 182 181 0 NOTE_INSN_BASIC_BLOCK)

;; m_sig.813 = m_sig.813 != 0;

(insn 183 182 184 arch/arm/vfp/vfp.h:18 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ m_sig.813 ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 184 183 185 arch/arm/vfp/vfp.h:18 (set (reg:SI 178)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 185 184 0 arch/arm/vfp/vfp.h:18 (set (reg/v:SI 134 [ m_sig.813 ])
        (reg:SI 178)) -1 (nil))

;; Generating RTL for gimple basic block 36

;; 

(code_label 186 185 187 240 "" [0 uses])

(note 187 186 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsn->sign != vsm->sign)

(insn 188 187 189 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 179)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 189 188 190 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 180)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 190 189 191 arch/arm/vfp/vfpsingle.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (reg:SI 180))) -1 (nil))

(jump_insn 191 190 0 arch/arm/vfp/vfpsingle.c:817 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 37

;; m_sig = vsn->significand - m_sig.813;

(insn 193 192 194 arch/arm/vfp/vfpsingle.c:818 (set (reg:SI 181)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 194 193 0 arch/arm/vfp/vfpsingle.c:818 (set (reg/v:SI 144 [ m_sig ])
        (minus:SI (reg:SI 181)
            (reg/v:SI 134 [ m_sig.813 ]))) -1 (nil))

;; if ((int) m_sig < 0)

(insn 195 194 196 arch/arm/vfp/vfpsingle.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ m_sig ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 196 195 0 arch/arm/vfp/vfpsingle.c:819 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))

;; Generating RTL for gimple basic block 38

;; vsd->sign = [bit_xor_expr] vsd->sign ^ 32768;

(insn 198 197 199 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 183)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 199 198 200 arch/arm/vfp/vfpsingle.c:820 (set (reg:HI 182)
        (subreg:HI (reg:SI 183) 0)) -1 (nil))

(insn 200 199 201 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 185)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 201 200 202 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 184)
        (xor:SI (subreg:SI (reg:HI 182) 0)
            (reg:SI 185))) -1 (nil))

(insn 202 201 0 arch/arm/vfp/vfpsingle.c:820 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 184) 0)) -1 (nil))

;; m_sig = -m_sig;

(insn 203 202 0 arch/arm/vfp/vfpsingle.c:821 (set (reg/v:SI 144 [ m_sig ])
        (neg:SI (reg/v:SI 144 [ m_sig ]))) -1 (nil))

;; Generating RTL for gimple basic block 39

;; 

(code_label 206 205 207 243 "" [0 uses])

(note 207 206 0 NOTE_INSN_BASIC_BLOCK)

;; if (m_sig == 0)

(insn 208 207 209 arch/arm/vfp/vfpsingle.c:822 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ m_sig ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 209 208 0 arch/arm/vfp/vfpsingle.c:822 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 40

;; if (fpscr & 12582912 == 8388608)

(insn 211 210 212 arch/arm/vfp/vfpsingle.c:823 (set (reg:SI 186)
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 212 211 213 arch/arm/vfp/vfpsingle.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 213 212 0 arch/arm/vfp/vfpsingle.c:823 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 41

;; iftmp.142 = 0;

(insn 215 214 0 arch/arm/vfp/vfpsingle.c:823 discrim 2 (set (reg:SI 146 [ iftmp.142 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 42

;; 

(code_label 218 217 219 245 "" [0 uses])

(note 219 218 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.142 = 32768;

(insn 220 219 0 arch/arm/vfp/vfpsingle.c:823 discrim 1 (set (reg:SI 146 [ iftmp.142 ])
        (const_int 32768 [0x8000])) -1 (nil))

;; Generating RTL for gimple basic block 43

;; 

(code_label 221 220 222 246 "" [0 uses])

(note 222 221 0 NOTE_INSN_BASIC_BLOCK)

;; vsd->sign = iftmp.142;

(insn 223 222 0 arch/arm/vfp/vfpsingle.c:823 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ iftmp.142 ]) 0)) -1 (nil))

;; Generating RTL for gimple basic block 44

;; 

(code_label 226 225 227 242 "" [0 uses])

(note 227 226 0 NOTE_INSN_BASIC_BLOCK)

;; m_sig = m_sig.813 + vsn->significand;

(insn 228 227 229 arch/arm/vfp/vfpsingle.c:827 (set (reg:SI 187)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 229 228 0 arch/arm/vfp/vfpsingle.c:827 (set (reg/v:SI 144 [ m_sig ])
        (plus:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 187))) -1 (nil))

;; Generating RTL for gimple basic block 45

;; 

(code_label 230 229 231 244 "" [0 uses])

(note 231 230 0 NOTE_INSN_BASIC_BLOCK)

;; vsd->significand = m_sig;

(insn 232 231 0 arch/arm/vfp/vfpsingle.c:829 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 144 [ m_sig ])) -1 (nil))

;; exceptions = 0;

(insn 233 232 0 arch/arm/vfp/vfpsingle.c:831 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 46

;; 

(code_label 234 233 235 239 "" [0 uses])

(note 235 234 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 236 235 237 arch/arm/vfp/vfpsingle.c:832 (set (reg:SI 148 [ <result> ])
        (reg/v:SI 138 [ exceptions ])) -1 (nil))

(jump_insn 237 236 238 arch/arm/vfp/vfpsingle.c:832 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 238 237 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 149 [ vsd ])
        (reg:SI 0 r0 [ vsd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 150 [ vsn ])
        (reg:SI 1 r1 [ vsn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 151 [ vsm ])
        (reg:SI 2 r2 [ vsm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:776 (set (reg:SI 153)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:776 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:776 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [0.0%] 
;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 4 arch/arm/vfp/vfpsingle.c:777 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 14 13 15 4 arch/arm/vfp/vfpsingle.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 15 14 16 4 arch/arm/vfp/vfpsingle.c:777 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [0.0%] 
;; Pred edge  4 [0.0%]  (fallthru)
(code_label 16 15 17 5 221 "" [1 uses])

(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 5 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 155)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)) -1 (nil))

(insn 19 18 20 5 arch/arm/vfp/vfpsingle.c:778 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 20 19 21 5 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 0 r0)
        (reg:SI 155)) -1 (nil))

(insn 21 20 22 5 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 1 r1)
        (reg/f:SI 156)) -1 (nil))

(call_insn 22 21 23 5 arch/arm/vfp/vfpsingle.c:778 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 23 22 24 6 222 "" [1 uses])

(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 157)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 26 25 27 6 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 158)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 27 26 28 6 arch/arm/vfp/vfpsingle.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (reg:SI 158))) -1 (nil))

(jump_insn 28 27 29 6 arch/arm/vfp/vfpsingle.c:788 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 29 28 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 7 arch/arm/vfp/vfpsingle.c:788 (set (reg/v/f:SI 133 [ vsn.817 ])
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

(insn 31 30 32 7 arch/arm/vfp/vfpsingle.c:790 (set (reg/v/f:SI 150 [ vsn ])
        (reg/v/f:SI 151 [ vsm ])) -1 (nil))

(insn 32 31 33 7 arch/arm/vfp/vfpsingle.c:791 (set (reg/v/f:SI 151 [ vsm ])
        (reg/v/f:SI 133 [ vsn.817 ])) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 33 32 34 8 223 "" [1 uses])

(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 8 arch/arm/vfp/vfpsingle.c:798 (set (reg:SI 159)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 36 35 37 8 arch/arm/vfp/vfpsingle.c:798 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 37 36 38 8 arch/arm/vfp/vfpsingle.c:798 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 8 -> ( 9 34)

;; Succ edge  9 [28.0%]  (fallthru)
;; Succ edge  34 [72.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [28.0%]  (fallthru)
(note 38 37 39 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 9 arch/arm/vfp/vfp.h:232 (set (reg:SI 141 [ D.5899 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 40 39 41 9 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.5899 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 9 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 42 41 43 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 10 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 139 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 44 43 45 10 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 58)) -1 (nil))
;; End of basic block 10 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 45 44 46)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 46 45 47 11 225 "" [1 uses])

(note 47 46 48 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 11 arch/arm/vfp/vfp.h:234 (set (reg:SI 160)
        (and:SI (reg:SI 141 [ D.5899 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 49 48 50 11 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 50 49 51 11 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 51 50 52 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 12 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 139 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 53 52 54 12 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 58)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 54 53 55)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 55 54 56 13 227 "" [1 uses])

(note 56 55 57 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 13 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 139 [ tn ])
        (const_int 16 [0x10])) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 10 13 12) -> 14
;; Pred edge  10 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 58 57 59 14 226 "" [2 uses])

(note 59 58 60 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 14 arch/arm/vfp/vfp.h:231 (set (reg:SI 143 [ D.5895 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 61 60 62 14 arch/arm/vfp/vfp.h:231 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 143 [ D.5895 ]) 0))) -1 (nil))

(insn 62 61 63 14 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 63 62 64 14 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 14 -> ( 15 20)

;; Succ edge  15 [28.0%]  (fallthru)
;; Succ edge  20 [72.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [28.0%]  (fallthru)
(note 64 63 65 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 15 arch/arm/vfp/vfp.h:232 (set (reg:SI 142 [ D.5896 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 66 65 67 15 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.5896 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 67 66 68 15 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 68 67 69 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 16 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 70 69 71 16 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 106)) -1 (nil))
;; End of basic block 16 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 71 70 72)

;; Start of basic block ( 15) -> 17
;; Pred edge  15 [50.0%] 
(code_label 72 71 73 17 229 "" [1 uses])

(note 73 72 74 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 17 arch/arm/vfp/vfp.h:234 (set (reg:SI 162)
        (and:SI (reg:SI 142 [ D.5896 ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 75 74 76 17 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 77 17 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 19 18)

;; Succ edge  19 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 77 76 78 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 18 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 79 78 80 18 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 106)) -1 (nil))
;; End of basic block 18 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [50.0%] 
(code_label 81 80 82 19 231 "" [1 uses])

(note 82 81 83 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 19 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 84 83 85 19 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 106)) -1 (nil))
;; End of basic block 19 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 85 84 86)

;; Start of basic block ( 14) -> 20
;; Pred edge  14 [72.0%] 
(code_label 86 85 87 20 228 "" [1 uses])

(note 87 86 88 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 20 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.5895 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 90 20 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 20 -> ( 22 21)

;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [50.0%]  (fallthru)
(note 90 89 91 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 21 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 92 91 93 21 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 106)) -1 (nil))
;; End of basic block 21 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 93 92 94)

;; Start of basic block ( 20) -> 22
;; Pred edge  20 [50.0%] 
(code_label 94 93 95 22 232 "" [1 uses])

(note 95 94 96 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 22 arch/arm/vfp/vfp.h:239 (set (reg:SI 163)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 97 96 98 22 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 98 97 99 22 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 24 23)

;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 99 98 100 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 23 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 101 100 102 23 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 106)) -1 (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 102 101 103)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [50.0%] 
(code_label 103 102 104 24 233 "" [1 uses])

(note 104 103 105 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 24 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 16 19 18 21 24 23) -> 25
;; Pred edge  16 [100.0%] 
;; Pred edge  19 [100.0%] 
;; Pred edge  18 [100.0%] 
;; Pred edge  21 [100.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
(code_label 106 105 107 25 230 "" [5 uses])

(note 107 106 108 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 25 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 137 [ D.5906 ])
        (and:SI (reg/v:SI 139 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 109 108 110 25 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 164)
        (and:SI (reg/v:SI 140 [ tm ])
            (reg:SI 137 [ D.5906 ]))) -1 (nil))

(insn 110 109 111 25 arch/arm/vfp/vfpsingle.c:739 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 112 25 arch/arm/vfp/vfpsingle.c:739 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 26 28)

;; Succ edge  26 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 112 111 113 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 26 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 165)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 114 113 115 26 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 166)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 115 114 116 26 arch/arm/vfp/vfpsingle.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (reg:SI 166))) -1 (nil))

(jump_insn 116 115 119 26 arch/arm/vfp/vfpsingle.c:743 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 26 -> ( 31 27)

;; Succ edge  31 [72.0%] 
;; Succ edge  27 [28.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [28.0%]  (fallthru)
(note 119 116 117 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn 117 119 118 27 arch/arm/vfp/vfpsingle.c:743 (set (pc)
        (label_ref 144)) -1 (nil))
;; End of basic block 27 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 118 117 120)

;; Start of basic block ( 25) -> 28
;; Pred edge  25 [50.0%] 
(code_label 120 118 121 28 234 "" [1 uses])

(note 121 120 122 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 28 arch/arm/vfp/vfpsingle.c:755 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5906 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 123 122 124 28 arch/arm/vfp/vfpsingle.c:755 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [71.0%]  (fallthru)
;; Succ edge  30 [29.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [71.0%]  (fallthru)
(note 124 123 125 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 29 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:SI 167)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 126 125 127 29 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 127 126 128 29 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 32 30)

;; Succ edge  32 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; Pred edge  28 [29.0%] 
;; Pred edge  29 [50.0%]  (fallthru)
(code_label 128 127 129 30 237 "" [1 uses])

(note 129 128 130 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 30 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ vsd ])) -1 (nil))

(insn 131 130 132 30 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

(insn 132 131 133 30 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 2 r2)
        (reg/v/f:SI 151 [ vsm ])) -1 (nil))

(insn 133 132 134 30 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn/j 134 133 135 30 arch/arm/vfp/vfpsingle.c:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 30 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 135 134 137)

;; Start of basic block ( 26) -> 31
;; Pred edge  26 [72.0%] 
(code_label 137 135 138 31 235 "" [1 uses])

(note 138 137 139 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 31 arch/arm/vfp/vfpsingle.c:747 (set (reg/v:SI 138 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(insn 140 139 141 31 arch/arm/vfp/vfpsingle.c:748 (set (reg/f:SI 168)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 141 140 142 31 arch/arm/vfp/vfpsingle.c:748 (set (reg/v/f:SI 150 [ vsn ])
        (reg/f:SI 168)) -1 (nil))

(jump_insn 142 141 143 31 arch/arm/vfp/vfpsingle.c:748 (set (pc)
        (label_ref 147)) -1 (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 143 142 144)

;; Start of basic block ( 29 27) -> 32
;; Pred edge  29 [50.0%] 
;; Pred edge  27 [100.0%] 
(code_label 144 143 145 32 236 "" [2 uses])

(note 145 144 146 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 32 arch/arm/vfp/vfpsingle.c:733 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 33
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 147 146 148 33 238 "" [1 uses])

(note 148 147 149 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 33 arch/arm/vfp/vfpsingle.c:766 (set (reg:SI 169)
        (reg/v/f:SI 149 [ vsd ])) -1 (nil))

(insn 150 149 151 33 arch/arm/vfp/vfpsingle.c:766 (set (reg:SI 170)
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

(insn 151 150 152 33 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 170) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 170)
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) -1 (nil))

(insn 152 151 153 33 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (mem/s:SI (reg:SI 169) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 169)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

(jump_insn 153 152 154 33 arch/arm/vfp/vfpsingle.c:766 (set (pc)
        (label_ref 234)) -1 (nil))
;; End of basic block 33 -> ( 48)

;; Succ edge  48 [100.0%] 

(barrier 154 153 155)

;; Start of basic block ( 8) -> 34
;; Pred edge  8 [72.0%] 
(code_label 155 154 156 34 224 "" [1 uses])

(note 156 155 157 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 34 arch/arm/vfp/vfpsingle.c:806 (set (reg:SI 171)
        (reg/v/f:SI 149 [ vsd ])) -1 (nil))

(insn 158 157 159 34 arch/arm/vfp/vfpsingle.c:806 (set (reg:SI 172)
        (reg/v/f:SI 150 [ vsn ])) -1 (nil))

(insn 159 158 160 34 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 172) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 172)
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) -1 (nil))

(insn 160 159 161 34 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (mem/s:SI (reg:SI 171) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 171)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) -1 (nil))

(insn 161 160 162 34 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 173)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 162 161 163 34 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 174)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 163 162 164 34 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 147 [ D.4899 ])
        (minus:SI (reg:SI 173)
            (reg:SI 174))) -1 (nil))

(insn 164 163 165 34 arch/arm/vfp/vfpsingle.c:811 (set (reg/v:SI 145 [ exp_diff ])
        (reg:SI 147 [ D.4899 ])) -1 (nil))

(insn 165 164 166 34 arch/arm/vfp/vfpsingle.c:812 (set (reg/v:SI 134 [ m_sig.813 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 166 165 167 34 arch/arm/vfp/vfp.h:14 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 167 166 168 34 arch/arm/vfp/vfp.h:14 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 35 38)

;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  38 [50.0%] 

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 168 167 169 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 35 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 170 169 171 35 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 36 37)

;; Succ edge  36 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 171 170 172 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 36 arch/arm/vfp/vfp.h:16 (set (reg:SI 135 [ D.5914 ])
        (lshiftrt:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 147 [ D.4899 ]))) -1 (nil))

(insn 173 172 174 36 arch/arm/vfp/vfp.h:16 (set (reg:SI 175)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 145 [ exp_diff ]))) -1 (nil))

(insn 174 173 175 36 arch/arm/vfp/vfp.h:16 (set (reg:SI 176)
        (ashift:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 175))) -1 (nil))

(insn 175 174 176 36 arch/arm/vfp/vfp.h:16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(insn 176 175 177 36 arch/arm/vfp/vfp.h:16 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 177 176 178 36 arch/arm/vfp/vfp.h:16 (set (reg:SI 136 [ D.5910 ])
        (reg:SI 177)) -1 (nil))

(insn 178 177 179 36 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 134 [ m_sig.813 ])
        (ior:SI (reg:SI 136 [ D.5910 ])
            (reg:SI 135 [ D.5914 ]))) -1 (nil))

(jump_insn 179 178 180 36 arch/arm/vfp/vfp.h:16 (set (pc)
        (label_ref 186)) -1 (nil))
;; End of basic block 36 -> ( 38)

;; Succ edge  38 [100.0%] 

(barrier 180 179 181)

;; Start of basic block ( 35) -> 37
;; Pred edge  35 [50.0%] 
(code_label 181 180 182 37 241 "" [1 uses])

(note 182 181 183 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 37 arch/arm/vfp/vfp.h:18 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ m_sig.813 ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 184 183 185 37 arch/arm/vfp/vfp.h:18 (set (reg:SI 178)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 185 184 186 37 arch/arm/vfp/vfp.h:18 (set (reg/v:SI 134 [ m_sig.813 ])
        (reg:SI 178)) -1 (nil))
;; End of basic block 37 -> ( 38)

;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 34 36 37) -> 38
;; Pred edge  34 [50.0%] 
;; Pred edge  36 [100.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 186 185 187 38 240 "" [2 uses])

(note 187 186 188 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 38 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 179)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 189 188 190 38 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 180)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 190 189 191 38 arch/arm/vfp/vfpsingle.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (reg:SI 180))) -1 (nil))

(jump_insn 191 190 192 38 arch/arm/vfp/vfpsingle.c:817 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 38 -> ( 39 46)

;; Succ edge  39 [72.0%]  (fallthru)
;; Succ edge  46 [28.0%] 

;; Start of basic block ( 38) -> 39
;; Pred edge  38 [72.0%]  (fallthru)
(note 192 191 193 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 39 arch/arm/vfp/vfpsingle.c:818 (set (reg:SI 181)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 194 193 195 39 arch/arm/vfp/vfpsingle.c:818 (set (reg/v:SI 144 [ m_sig ])
        (minus:SI (reg:SI 181)
            (reg/v:SI 134 [ m_sig.813 ]))) -1 (nil))

(insn 195 194 196 39 arch/arm/vfp/vfpsingle.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ m_sig ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 196 195 197 39 arch/arm/vfp/vfpsingle.c:819 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 39 -> ( 40 41)

;; Succ edge  40 [27.0%]  (fallthru)
;; Succ edge  41 [73.0%] 

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [27.0%]  (fallthru)
(note 197 196 198 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 40 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 183)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 199 198 200 40 arch/arm/vfp/vfpsingle.c:820 (set (reg:HI 182)
        (subreg:HI (reg:SI 183) 0)) -1 (nil))

(insn 200 199 201 40 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 185)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 201 200 202 40 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 184)
        (xor:SI (subreg:SI (reg:HI 182) 0)
            (reg:SI 185))) -1 (nil))

(insn 202 201 203 40 arch/arm/vfp/vfpsingle.c:820 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 184) 0)) -1 (nil))

(insn 203 202 204 40 arch/arm/vfp/vfpsingle.c:821 (set (reg/v:SI 144 [ m_sig ])
        (neg:SI (reg/v:SI 144 [ m_sig ]))) -1 (nil))

(jump_insn 204 203 205 40 arch/arm/vfp/vfpsingle.c:821 (set (pc)
        (label_ref 230)) -1 (nil))
;; End of basic block 40 -> ( 47)

;; Succ edge  47 [100.0%] 

(barrier 205 204 206)

;; Start of basic block ( 39) -> 41
;; Pred edge  39 [73.0%] 
(code_label 206 205 207 41 243 "" [1 uses])

(note 207 206 208 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 41 arch/arm/vfp/vfpsingle.c:822 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ m_sig ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 209 208 210 41 arch/arm/vfp/vfpsingle.c:822 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 42 47)

;; Succ edge  42 [50.0%]  (fallthru)
;; Succ edge  47 [50.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 210 209 211 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 42 arch/arm/vfp/vfpsingle.c:823 (set (reg:SI 186)
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 212 211 213 42 arch/arm/vfp/vfpsingle.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 213 212 214 42 arch/arm/vfp/vfpsingle.c:823 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 218)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 42 -> ( 44 43)

;; Succ edge  44 [28.0%] 
;; Succ edge  43 [72.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [72.0%]  (fallthru)
(note 214 213 215 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 43 arch/arm/vfp/vfpsingle.c:823 discrim 2 (set (reg:SI 146 [ iftmp.142 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 216 215 217 43 arch/arm/vfp/vfpsingle.c:823 discrim 2 (set (pc)
        (label_ref 221)) -1 (nil))
;; End of basic block 43 -> ( 45)

;; Succ edge  45 [100.0%] 

(barrier 217 216 218)

;; Start of basic block ( 42) -> 44
;; Pred edge  42 [28.0%] 
(code_label 218 217 219 44 245 "" [1 uses])

(note 219 218 220 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 44 arch/arm/vfp/vfpsingle.c:823 discrim 1 (set (reg:SI 146 [ iftmp.142 ])
        (const_int 32768 [0x8000])) -1 (nil))
;; End of basic block 44 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 44 43) -> 45
;; Pred edge  44 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%] 
(code_label 221 220 222 45 246 "" [1 uses])

(note 222 221 223 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 224 45 arch/arm/vfp/vfpsingle.c:823 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ iftmp.142 ]) 0)) -1 (nil))

(jump_insn 224 223 225 45 arch/arm/vfp/vfpsingle.c:823 discrim 3 (set (pc)
        (label_ref 230)) -1 (nil))
;; End of basic block 45 -> ( 47)

;; Succ edge  47 [100.0%] 

(barrier 225 224 226)

;; Start of basic block ( 38) -> 46
;; Pred edge  38 [28.0%] 
(code_label 226 225 227 46 242 "" [1 uses])

(note 227 226 228 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 229 46 arch/arm/vfp/vfpsingle.c:827 (set (reg:SI 187)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 229 228 230 46 arch/arm/vfp/vfpsingle.c:827 (set (reg/v:SI 144 [ m_sig ])
        (plus:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 187))) -1 (nil))
;; End of basic block 46 -> ( 47)

;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 41 46 40 45) -> 47
;; Pred edge  41 [50.0%] 
;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  40 [100.0%] 
;; Pred edge  45 [100.0%] 
(code_label 230 229 231 47 244 "" [3 uses])

(note 231 230 232 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 233 47 arch/arm/vfp/vfpsingle.c:829 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 144 [ m_sig ])) -1 (nil))

(insn 233 232 234 47 arch/arm/vfp/vfpsingle.c:831 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 47 -> ( 48)

;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 33 47) -> 48
;; Pred edge  33 [100.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 234 233 235 48 239 "" [1 uses])

(note 235 234 236 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 48 arch/arm/vfp/vfpsingle.c:832 (set (reg:SI 148 [ <result> ])
        (reg/v:SI 138 [ exceptions ])) -1 (nil))

(jump_insn 237 236 238 48 arch/arm/vfp/vfpsingle.c:832 (set (pc)
        (label_ref 239)) -1 (nil))
;; End of basic block 48 -> ( 50)

;; Succ edge  50 [100.0%] 

(barrier 238 237 247)

;; Start of basic block () -> 49
(note 247 238 241 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 241 247 242 49 arch/arm/vfp/vfpsingle.c:832 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 242 241 243 49 arch/arm/vfp/vfpsingle.c:832 (clobber (reg:SI 148 [ <result> ])) -1 (nil))

(jump_insn 243 242 244 49 arch/arm/vfp/vfpsingle.c:832 (set (pc)
        (label_ref 245)) -1 (nil))
;; End of basic block 49 -> ( 51)

;; Succ edge  51 [100.0%] 

(barrier 244 243 239)

;; Start of basic block ( 48) -> 50
;; Pred edge  48 [100.0%] 
(code_label 239 244 248 50 220 "" [1 uses])

(note 248 239 240 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 240 248 245 50 arch/arm/vfp/vfpsingle.c:832 (set (reg/i:SI 0 r0)
        (reg:SI 148 [ <result> ])) -1 (nil))
;; End of basic block 50 -> ( 51)

;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 49 50) -> 51
;; Pred edge  49 [100.0%] 
;; Pred edge  50 [100.0%]  (fallthru)
(code_label 245 240 249 51 247 "" [1 uses])

(note 249 245 246 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 246 249 0 51 arch/arm/vfp/vfpsingle.c:832 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 51 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_multiply_accumulate (vfp_single_multiply_accumulate)[0:175]

Partition 0: size 8 align 4
	vsd, offset 0
Partition 1: size 8 align 4
	vsp, offset 0
Partition 2: size 8 align 4
	vsn, offset 0
Partition 3: size 8 align 4
	vsm, offset 0

;; Generating RTL for gimple basic block 2

;; v = vfp_get_float ((unsigned int) sn);

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:901 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ sn ])) -1 (nil))

(call_insn 12 11 13 arch/arm/vfp/vfpsingle.c:901 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 0 arch/arm/vfp/vfpsingle.c:901 (set (reg/v:SI 144 [ v ])
        (reg:SI 0 r0)) -1 (nil))

;; val.98 = (unsigned int) v;

(insn 14 13 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 141 [ val.98 ])
        (reg/v:SI 144 [ v ])) -1 (nil))

;; vsn.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 15 14 16 arch/arm/vfp/vfp.h:195 (set (reg:SI 155)
        (and:SI (reg:SI 141 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 155)
            (const_int 16 [0x10]))) -1 (nil))

(insn 17 16 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 156) 0)) -1 (nil))

;; D.5926 = (s16) (v >> 23) & 255;

(insn 18 17 19 arch/arm/vfp/vfp.h:196 (set (reg:SI 157)
        (ashiftrt:SI (reg/v:SI 144 [ v ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) -1 (nil))

(insn 20 19 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 142 [ D.5926 ])
        (and:SI (reg:SI 158)
            (const_int 255 [0xff]))) -1 (nil))

;; vsn.exponent = D.5926;

(insn 21 20 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 22 21 23 arch/arm/vfp/vfp.h:199 (set (reg:SI 159)
        (ashift:SI (reg:SI 141 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 23 22 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 143 [ significand ])
        (lshiftrt:SI (reg:SI 159)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5926 != 255 & D.5926 != 0 != 0)

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:200 (set (reg:QI 160)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:200 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:200 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 160) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 36 35 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 38 37 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 143 [ significand ])
        (ior:SI (reg/v:SI 143 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 39 38 40 251 "" [0 uses])

(note 40 39 0 NOTE_INSN_BASIC_BLOCK)

;; vsn.significand = significand;

(insn 41 40 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 143 [ significand ])) -1 (nil))

;; if (D.5926 == 0)

(insn 42 41 43 arch/arm/vfp/vfpsingle.c:904 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.5926 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 0 arch/arm/vfp/vfpsingle.c:904 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 45 44 46 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_single_normalise_denormal (&vsn);

(insn 48 47 49 arch/arm/vfp/vfpsingle.c:905 (set (reg:SI 169)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 49 48 50 arch/arm/vfp/vfpsingle.c:905 (set (reg:SI 0 r0)
        (reg:SI 169)) -1 (nil))

(call_insn 50 49 0 arch/arm/vfp/vfpsingle.c:905 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 51 50 52 252 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; val.98 = (unsigned int) m;

(insn 53 52 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 138 [ val.98 ])
        (reg/v:SI 151 [ m ])) -1 (nil))

;; vsm.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 54 53 55 arch/arm/vfp/vfp.h:195 (set (reg:SI 170)
        (and:SI (reg:SI 138 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 55 54 56 arch/arm/vfp/vfp.h:195 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 16 [0x10]))) -1 (nil))

(insn 56 55 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 171) 0)) -1 (nil))

;; D.5941 = (s16) (m >> 23) & 255;

(insn 57 56 58 arch/arm/vfp/vfp.h:196 (set (reg:SI 172)
        (ashiftrt:SI (reg/v:SI 151 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfp.h:196 (set (reg:SI 173)
        (zero_extend:SI (subreg:HI (reg:SI 172) 0))) -1 (nil))

(insn 59 58 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 139 [ D.5941 ])
        (and:SI (reg:SI 173)
            (const_int 255 [0xff]))) -1 (nil))

;; vsm.exponent = D.5941;

(insn 60 59 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 61 60 62 arch/arm/vfp/vfp.h:199 (set (reg:SI 174)
        (ashift:SI (reg:SI 138 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 62 61 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 140 [ significand ])
        (lshiftrt:SI (reg:SI 174)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5941 != 255 & D.5941 != 0 != 0)

(insn 63 62 64 arch/arm/vfp/vfp.h:200 (set (reg:SI 176)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0))) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 255 [0xff]))) -1 (nil))

(insn 65 64 66 arch/arm/vfp/vfp.h:200 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfp.h:200 (set (reg:QI 175)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfp.h:200 (set (reg:SI 179)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0))) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfp.h:200 (set (reg:SI 180)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:200 (set (reg:QI 178)
        (subreg:QI (reg:SI 180) 0)) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:200 (set (reg:SI 181)
        (and:SI (subreg:SI (reg:QI 175) 0)
            (subreg:SI (reg:QI 178) 0))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:200 (set (reg:QI 182)
        (subreg:QI (reg:SI 181) 0)) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfp.h:200 (set (reg:SI 183)
        (zero_extend:SI (reg:QI 182))) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 1073741824;

(insn 77 76 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 140 [ significand ])
        (ior:SI (reg/v:SI 140 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 78 77 79 253 "" [0 uses])

(note 79 78 0 NOTE_INSN_BASIC_BLOCK)

;; vsm.significand = significand;

(insn 80 79 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 140 [ significand ])) -1 (nil))

;; if (D.5941 == 0)

(insn 81 80 82 arch/arm/vfp/vfpsingle.c:908 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.5941 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 82 81 0 arch/arm/vfp/vfpsingle.c:908 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 84 83 85 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 85 84 0 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_single_normalise_denormal (&vsm);

(insn 87 86 88 arch/arm/vfp/vfpsingle.c:909 (set (reg:SI 184)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 88 87 89 arch/arm/vfp/vfpsingle.c:909 (set (reg:SI 0 r0)
        (reg:SI 184)) -1 (nil))

(call_insn 89 88 0 arch/arm/vfp/vfpsingle.c:909 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 90 89 91 254 "" [0 uses])

(note 91 90 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_single_multiply (&vsp, &vsn, &vsm, fpscr);

(insn 92 91 93 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 185)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 186)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 187)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 0 r0)
        (reg:SI 185)) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 1 r1)
        (reg:SI 186)) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 2 r2)
        (reg:SI 187)) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn 99 98 100 arch/arm/vfp/vfpsingle.c:911 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 100 99 0 arch/arm/vfp/vfpsingle.c:911 (set (reg/v:SI 145 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; if ((int) negate & 1 != 0)

(insn 101 100 102 arch/arm/vfp/vfpsingle.c:912 (set (reg:SI 188)
        (and:SI (reg/v:SI 153 [ negate ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfpsingle.c:912 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 0 arch/arm/vfp/vfpsingle.c:912 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; vsp.sign = [bit_xor_expr] vsp.sign ^ 32768;

(insn 105 104 106 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 190)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vsp.sign+0 S2 A16]))) -1 (nil))

(insn 106 105 107 arch/arm/vfp/vfpsingle.c:913 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 192)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 108 107 109 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 191)
        (xor:SI (subreg:SI (reg:HI 189) 0)
            (reg:SI 192))) -1 (nil))

(insn 109 108 0 arch/arm/vfp/vfpsingle.c:913 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsp.sign+0 S2 A16])
        (subreg:HI (reg:SI 191) 0)) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 110 109 111 255 "" [0 uses])

(note 111 110 0 NOTE_INSN_BASIC_BLOCK)

;; v.840 = vfp_get_float ((unsigned int) sd);

(insn 112 111 113 arch/arm/vfp/vfpsingle.c:915 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ sd ])) -1 (nil))

(call_insn 113 112 114 arch/arm/vfp/vfpsingle.c:915 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 114 113 0 arch/arm/vfp/vfpsingle.c:915 (set (reg/v:SI 133 [ v.840 ])
        (reg:SI 0 r0)) -1 (nil))

;; val.98 = (unsigned int) v.840;

(insn 115 114 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 133 [ v.840 ])) -1 (nil))

;; D.5961 = (u16) ((val.98 & 2147483648) >> 16);

(insn 116 115 117 arch/arm/vfp/vfp.h:195 (set (reg:SI 193)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 117 116 118 arch/arm/vfp/vfp.h:195 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 193)
            (const_int 16 [0x10]))) -1 (nil))

(insn 118 117 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5961 ])
        (zero_extend:SI (subreg:HI (reg:SI 194) 0))) -1 (nil))

;; vsn.sign = D.5961;

(insn 119 118 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.5961 ]) 0)) -1 (nil))

;; D.5958 = (s16) (v.840 >> 23) & 255;

(insn 120 119 121 arch/arm/vfp/vfp.h:196 (set (reg:SI 195)
        (ashiftrt:SI (reg/v:SI 133 [ v.840 ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 121 120 122 arch/arm/vfp/vfp.h:196 (set (reg:SI 196)
        (zero_extend:SI (subreg:HI (reg:SI 195) 0))) -1 (nil))

(insn 122 121 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5958 ])
        (and:SI (reg:SI 196)
            (const_int 255 [0xff]))) -1 (nil))

;; vsn.exponent = D.5958;

(insn 123 122 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 124 123 125 arch/arm/vfp/vfp.h:199 (set (reg:SI 197)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 125 124 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 197)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5958 != 255 & D.5958 != 0 != 0)

(insn 126 125 127 arch/arm/vfp/vfp.h:200 (set (reg:SI 199)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 255 [0xff]))) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfp.h:200 (set (reg:SI 200)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfp.h:200 (set (reg:QI 198)
        (subreg:QI (reg:SI 200) 0)) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfp.h:200 (set (reg:SI 202)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0x0]))) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfp.h:200 (set (reg:SI 203)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfp.h:200 (set (reg:QI 201)
        (subreg:QI (reg:SI 203) 0)) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfp.h:200 (set (reg:SI 204)
        (and:SI (subreg:SI (reg:QI 198) 0)
            (subreg:SI (reg:QI 201) 0))) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfp.h:200 (set (reg:QI 205)
        (subreg:QI (reg:SI 204) 0)) -1 (nil))

(insn 136 135 137 arch/arm/vfp/vfp.h:200 (set (reg:SI 206)
        (zero_extend:SI (reg:QI 205))) -1 (nil))

(insn 137 136 138 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 15

;; significand = significand | 1073741824;

(insn 140 139 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 141 140 142 256 "" [0 uses])

(note 142 141 0 NOTE_INSN_BASIC_BLOCK)

;; vsn.significand = significand;

(insn 143 142 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) -1 (nil))

;; if (negate & 2 != 0)

(insn 144 143 145 arch/arm/vfp/vfpsingle.c:918 (set (reg:SI 207)
        (and:SI (reg/v:SI 153 [ negate ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 145 144 146 arch/arm/vfp/vfpsingle.c:918 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 146 145 0 arch/arm/vfp/vfpsingle.c:918 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 17

;; vsn.sign = [bit_xor_expr] D.5961 ^ 32768;

(insn 148 147 149 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 209)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 149 148 150 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 208)
        (xor:SI (reg:SI 135 [ D.5961 ])
            (reg:SI 209))) -1 (nil))

(insn 150 149 0 arch/arm/vfp/vfpsingle.c:919 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 208) 0)) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 151 150 152 257 "" [0 uses])

(note 152 151 0 NOTE_INSN_BASIC_BLOCK)

;; D.5001 = vfp_single_add (&vsd, &vsn, &vsp, fpscr);

(insn 153 152 154 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 210)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 211)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 212)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 0 r0)
        (reg:SI 210)) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 1 r1)
        (reg:SI 211)) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 2 r2)
        (reg:SI 212)) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn 160 159 161 arch/arm/vfp/vfpsingle.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 161 160 0 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 147 [ D.5001 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.5002 = __vfp_single_normaliseround (sd, &vsd, fpscr, D.5001 | exceptions);

(insn 162 161 163 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 213)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 214)
        (ior:SI (reg:SI 147 [ D.5001 ])
            (reg/v:SI 145 [ exceptions ]))) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ sd ])) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 1 r1)
        (reg:SI 213)) -1 (nil))

(insn 166 165 167 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(insn 167 166 168 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 3 r3)
        (reg:SI 214)) -1 (nil))

(call_insn 168 167 169 arch/arm/vfp/vfpsingle.c:923 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 169 168 0 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 146 [ D.5002 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5002;

(insn 170 169 171 arch/arm/vfp/vfpsingle.c:924 (set (reg:SI 148 [ <result> ])
        (reg:SI 146 [ D.5002 ])) -1 (nil))

(jump_insn 171 170 172 arch/arm/vfp/vfpsingle.c:924 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 172 171 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 149 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 150 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 151 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(insn 6 5 7 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 153 [ negate ])
        (mem/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 negate+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 negate+0 S4 A32])
        (nil)))

(insn 7 6 8 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v/f:SI 154 [ func ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 128 virtual-incoming-args)
                (const_int 4 [0x4])) [0 func+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 128 virtual-incoming-args)
                (const_int 4 [0x4])) [0 func+0 S4 A32])
        (nil)))

(note 8 7 10 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 10 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:901 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ sn ])) -1 (nil))

(call_insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:901 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:901 (set (reg/v:SI 144 [ v ])
        (reg:SI 0 r0)) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 141 [ val.98 ])
        (reg/v:SI 144 [ v ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 155)
        (and:SI (reg:SI 141 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 155)
            (const_int 16 [0x10]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 156) 0)) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 157)
        (ashiftrt:SI (reg/v:SI 144 [ v ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 142 [ D.5926 ])
        (and:SI (reg:SI 158)
            (const_int 255 [0xff]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0)) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 159)
        (ashift:SI (reg:SI 141 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 143 [ significand ])
        (lshiftrt:SI (reg:SI 159)
            (const_int 2 [0x2]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 160)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 160) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 36 35 37 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 143 [ significand ])
        (ior:SI (reg/v:SI 143 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 39 38 40 5 251 "" [1 uses])

(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 143 [ significand ])) -1 (nil))

(insn 42 41 43 5 arch/arm/vfp/vfpsingle.c:904 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.5926 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 44 5 arch/arm/vfp/vfpsingle.c:904 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 6 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 7 arch/arm/vfp/vfpsingle.c:905 (set (reg:SI 169)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 49 48 50 7 arch/arm/vfp/vfpsingle.c:905 (set (reg:SI 0 r0)
        (reg:SI 169)) -1 (nil))

(call_insn 50 49 51 7 arch/arm/vfp/vfpsingle.c:905 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 7) -> 8
;; Pred edge  6 [71.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 51 50 52 8 252 "" [2 uses])

(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 138 [ val.98 ])
        (reg/v:SI 151 [ m ])) -1 (nil))

(insn 54 53 55 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 170)
        (and:SI (reg:SI 138 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 55 54 56 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 16 [0x10]))) -1 (nil))

(insn 56 55 57 8 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 171) 0)) -1 (nil))

(insn 57 56 58 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 172)
        (ashiftrt:SI (reg/v:SI 151 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 58 57 59 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 173)
        (zero_extend:SI (subreg:HI (reg:SI 172) 0))) -1 (nil))

(insn 59 58 60 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 139 [ D.5941 ])
        (and:SI (reg:SI 173)
            (const_int 255 [0xff]))) -1 (nil))

(insn 60 59 61 8 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0)) -1 (nil))

(insn 61 60 62 8 arch/arm/vfp/vfp.h:199 (set (reg:SI 174)
        (ashift:SI (reg:SI 138 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 62 61 63 8 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 140 [ significand ])
        (lshiftrt:SI (reg:SI 174)
            (const_int 2 [0x2]))) -1 (nil))

(insn 63 62 64 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 176)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0))) -1 (nil))

(insn 64 63 65 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 255 [0xff]))) -1 (nil))

(insn 65 64 66 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 175)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 179)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0))) -1 (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 180)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 178)
        (subreg:QI (reg:SI 180) 0)) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 181)
        (and:SI (subreg:SI (reg:QI 175) 0)
            (subreg:SI (reg:QI 178) 0))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 182)
        (subreg:QI (reg:SI 181) 0)) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 183)
        (zero_extend:SI (reg:QI 182))) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 76 8 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 9 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 140 [ significand ])
        (ior:SI (reg/v:SI 140 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 78 77 79 10 253 "" [1 uses])

(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 10 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 140 [ significand ])) -1 (nil))

(insn 81 80 82 10 arch/arm/vfp/vfpsingle.c:908 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.5941 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 82 81 83 10 arch/arm/vfp/vfpsingle.c:908 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 83 82 84 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 11 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  13 [71.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [29.0%]  (fallthru)
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 12 arch/arm/vfp/vfpsingle.c:909 (set (reg:SI 184)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 88 87 89 12 arch/arm/vfp/vfpsingle.c:909 (set (reg:SI 0 r0)
        (reg:SI 184)) -1 (nil))

(call_insn 89 88 90 12 arch/arm/vfp/vfpsingle.c:909 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [50.0%] 
;; Pred edge  11 [71.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 90 89 91 13 254 "" [2 uses])

(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 13 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 185)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 93 92 94 13 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 186)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 94 93 95 13 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 187)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 95 94 96 13 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 0 r0)
        (reg:SI 185)) -1 (nil))

(insn 96 95 97 13 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 1 r1)
        (reg:SI 186)) -1 (nil))

(insn 97 96 98 13 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 2 r2)
        (reg:SI 187)) -1 (nil))

(insn 98 97 99 13 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn 99 98 100 13 arch/arm/vfp/vfpsingle.c:911 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 100 99 101 13 arch/arm/vfp/vfpsingle.c:911 (set (reg/v:SI 145 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 101 100 102 13 arch/arm/vfp/vfpsingle.c:912 (set (reg:SI 188)
        (and:SI (reg/v:SI 153 [ negate ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 102 101 103 13 arch/arm/vfp/vfpsingle.c:912 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 104 13 arch/arm/vfp/vfpsingle.c:912 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 15)

;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 104 103 105 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 14 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 190)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vsp.sign+0 S2 A16]))) -1 (nil))

(insn 106 105 107 14 arch/arm/vfp/vfpsingle.c:913 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) -1 (nil))

(insn 107 106 108 14 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 192)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 108 107 109 14 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 191)
        (xor:SI (subreg:SI (reg:HI 189) 0)
            (reg:SI 192))) -1 (nil))

(insn 109 108 110 14 arch/arm/vfp/vfpsingle.c:913 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsp.sign+0 S2 A16])
        (subreg:HI (reg:SI 191) 0)) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [50.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 110 109 111 15 255 "" [1 uses])

(note 111 110 112 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 15 arch/arm/vfp/vfpsingle.c:915 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ sd ])) -1 (nil))

(call_insn 113 112 114 15 arch/arm/vfp/vfpsingle.c:915 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 114 113 115 15 arch/arm/vfp/vfpsingle.c:915 (set (reg/v:SI 133 [ v.840 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 115 114 116 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 133 [ v.840 ])) -1 (nil))

(insn 116 115 117 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 193)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 117 116 118 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 193)
            (const_int 16 [0x10]))) -1 (nil))

(insn 118 117 119 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5961 ])
        (zero_extend:SI (subreg:HI (reg:SI 194) 0))) -1 (nil))

(insn 119 118 120 15 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.5961 ]) 0)) -1 (nil))

(insn 120 119 121 15 arch/arm/vfp/vfp.h:196 (set (reg:SI 195)
        (ashiftrt:SI (reg/v:SI 133 [ v.840 ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 121 120 122 15 arch/arm/vfp/vfp.h:196 (set (reg:SI 196)
        (zero_extend:SI (subreg:HI (reg:SI 195) 0))) -1 (nil))

(insn 122 121 123 15 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5958 ])
        (and:SI (reg:SI 196)
            (const_int 255 [0xff]))) -1 (nil))

(insn 123 122 124 15 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0)) -1 (nil))

(insn 124 123 125 15 arch/arm/vfp/vfp.h:199 (set (reg:SI 197)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 125 124 126 15 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 197)
            (const_int 2 [0x2]))) -1 (nil))

(insn 126 125 127 15 arch/arm/vfp/vfp.h:200 (set (reg:SI 199)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0))) -1 (nil))

(insn 127 126 128 15 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 255 [0xff]))) -1 (nil))

(insn 128 127 129 15 arch/arm/vfp/vfp.h:200 (set (reg:SI 200)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 129 128 130 15 arch/arm/vfp/vfp.h:200 (set (reg:QI 198)
        (subreg:QI (reg:SI 200) 0)) -1 (nil))

(insn 130 129 131 15 arch/arm/vfp/vfp.h:200 (set (reg:SI 202)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0))) -1 (nil))

(insn 131 130 132 15 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0x0]))) -1 (nil))

(insn 132 131 133 15 arch/arm/vfp/vfp.h:200 (set (reg:SI 203)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 133 132 134 15 arch/arm/vfp/vfp.h:200 (set (reg:QI 201)
        (subreg:QI (reg:SI 203) 0)) -1 (nil))

(insn 134 133 135 15 arch/arm/vfp/vfp.h:200 (set (reg:SI 204)
        (and:SI (subreg:SI (reg:QI 198) 0)
            (subreg:SI (reg:QI 201) 0))) -1 (nil))

(insn 135 134 136 15 arch/arm/vfp/vfp.h:200 (set (reg:QI 205)
        (subreg:QI (reg:SI 204) 0)) -1 (nil))

(insn 136 135 137 15 arch/arm/vfp/vfp.h:200 (set (reg:SI 206)
        (zero_extend:SI (reg:QI 205))) -1 (nil))

(insn 137 136 138 15 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 139 15 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 139 138 140 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 16 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; Pred edge  15 [50.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 141 140 142 17 256 "" [1 uses])

(note 142 141 143 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 17 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) -1 (nil))

(insn 144 143 145 17 arch/arm/vfp/vfpsingle.c:918 (set (reg:SI 207)
        (and:SI (reg/v:SI 153 [ negate ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 145 144 146 17 arch/arm/vfp/vfpsingle.c:918 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 146 145 147 17 arch/arm/vfp/vfpsingle.c:918 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [61.0%]  (fallthru)
;; Succ edge  19 [39.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [61.0%]  (fallthru)
(note 147 146 148 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 18 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 209)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 149 148 150 18 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 208)
        (xor:SI (reg:SI 135 [ D.5961 ])
            (reg:SI 209))) -1 (nil))

(insn 150 149 151 18 arch/arm/vfp/vfpsingle.c:919 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 208) 0)) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [39.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 151 150 152 19 257 "" [1 uses])

(note 152 151 153 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 210)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 154 153 155 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 211)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 155 154 156 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 212)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 156 155 157 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 0 r0)
        (reg:SI 210)) -1 (nil))

(insn 157 156 158 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 1 r1)
        (reg:SI 211)) -1 (nil))

(insn 158 157 159 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 2 r2)
        (reg:SI 212)) -1 (nil))

(insn 159 158 160 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn 160 159 161 19 arch/arm/vfp/vfpsingle.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 161 160 162 19 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 147 [ D.5001 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 162 161 163 19 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 213)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 163 162 164 19 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 214)
        (ior:SI (reg:SI 147 [ D.5001 ])
            (reg/v:SI 145 [ exceptions ]))) -1 (nil))

(insn 164 163 165 19 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ sd ])) -1 (nil))

(insn 165 164 166 19 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 1 r1)
        (reg:SI 213)) -1 (nil))

(insn 166 165 167 19 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(insn 167 166 168 19 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 3 r3)
        (reg:SI 214)) -1 (nil))

(call_insn 168 167 169 19 arch/arm/vfp/vfpsingle.c:923 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 169 168 170 19 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 146 [ D.5002 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 170 169 171 19 arch/arm/vfp/vfpsingle.c:924 (set (reg:SI 148 [ <result> ])
        (reg:SI 146 [ D.5002 ])) -1 (nil))

(jump_insn 171 170 172 19 arch/arm/vfp/vfpsingle.c:924 (set (pc)
        (label_ref 173)) -1 (nil))
;; End of basic block 19 -> ( 21)

;; Succ edge  21 [100.0%] 

(barrier 172 171 181)

;; Start of basic block () -> 20
(note 181 172 175 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 175 181 176 20 arch/arm/vfp/vfpsingle.c:924 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 176 175 177 20 arch/arm/vfp/vfpsingle.c:924 (clobber (reg:SI 148 [ <result> ])) -1 (nil))

(jump_insn 177 176 178 20 arch/arm/vfp/vfpsingle.c:924 (set (pc)
        (label_ref 179)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 178 177 173)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [100.0%] 
(code_label 173 178 182 21 250 "" [1 uses])

(note 182 173 174 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 174 182 179 21 arch/arm/vfp/vfpsingle.c:924 (set (reg/i:SI 0 r0)
        (reg:SI 148 [ <result> ])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; Pred edge  20 [100.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 179 174 183 22 258 "" [1 uses])

(note 183 179 180 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 180 183 0 22 arch/arm/vfp/vfpsingle.c:924 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 22 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fnmsc (vfp_single_fnmsc)[0:179]


;; Generating RTL for gimple basic block 2

;; D.5034 = vfp_single_multiply_accumulate (sd, sn, m, fpscr, 3, &"fnmsc"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 139)
        (const_int 3 [0x3])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:959 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpsingle.c:959 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 133 [ D.5034 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5034;

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:960 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5034 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpsingle.c:960 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:958 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:958 (set (reg/v:SI 136 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:958 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:958 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 139)
        (const_int 3 [0x3])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:959 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:959 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 133 [ D.5034 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpsingle.c:960 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5034 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:960 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpsingle.c:960 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpsingle.c:960 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpsingle.c:960 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 261 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpsingle.c:960 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 262 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpsingle.c:960 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fnmac (vfp_single_fnmac)[0:177]


;; Generating RTL for gimple basic block 2

;; D.5018 = vfp_single_multiply_accumulate (sd, sn, m, fpscr, 1, &"fnmac"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 139)
        (const_int 1 [0x1])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:943 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpsingle.c:943 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 133 [ D.5018 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5018;

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:944 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5018 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpsingle.c:944 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:942 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:942 (set (reg/v:SI 136 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:942 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:942 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 139)
        (const_int 1 [0x1])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:943 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:943 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 133 [ D.5018 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpsingle.c:944 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5018 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:944 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpsingle.c:944 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpsingle.c:944 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpsingle.c:944 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 265 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpsingle.c:944 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 266 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpsingle.c:944 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fmsc (vfp_single_fmsc)[0:178]


;; Generating RTL for gimple basic block 2

;; D.5026 = vfp_single_multiply_accumulate (sd, sn, m, fpscr, 2, &"fmsc"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 139)
        (const_int 2 [0x2])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:951 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpsingle.c:951 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 133 [ D.5026 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5026;

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:952 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5026 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpsingle.c:952 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:950 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:950 (set (reg/v:SI 136 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:950 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:950 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 139)
        (const_int 2 [0x2])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:951 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:951 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 133 [ D.5026 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpsingle.c:952 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5026 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:952 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpsingle.c:952 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpsingle.c:952 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpsingle.c:952 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 269 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpsingle.c:952 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 270 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpsingle.c:952 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fmac (vfp_single_fmac)[0:176]


;; Generating RTL for gimple basic block 2

;; D.5010 = vfp_single_multiply_accumulate (sd, sn, m, fpscr, 0, &"fmac"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 139)
        (const_int 0 [0x0])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:935 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpsingle.c:935 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 133 [ D.5010 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5010;

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:936 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5010 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpsingle.c:936 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:934 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:934 (set (reg/v:SI 136 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:934 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:934 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 139)
        (const_int 0 [0x0])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:935 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:935 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 133 [ D.5010 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpsingle.c:936 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.5010 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:936 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpsingle.c:936 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpsingle.c:936 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpsingle.c:936 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 273 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpsingle.c:936 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 274 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpsingle.c:936 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fadd (vfp_single_fadd)[0:182]

Partition 0: size 8 align 4
	vsd, offset 0
Partition 1: size 8 align 4
	vsn, offset 0
Partition 2: size 8 align 4
	vsm, offset 0

;; Generating RTL for gimple basic block 2

;; n = vfp_get_float ((unsigned int) sn);

(insn 9 8 10 arch/arm/vfp/vfpsingle.c:1016 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpsingle.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpsingle.c:1016 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) -1 (nil))

;; val.98 = (unsigned int) n;

(insn 12 11 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 136 [ val.98 ])
        (reg/v:SI 139 [ n ])) -1 (nil))

;; vsn.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 13 12 14 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) -1 (nil))

;; D.5975 = (s16) (n >> 23) & 255;

(insn 16 15 17 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 18 17 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5975 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

;; vsn.exponent = D.5975;

(insn 19 18 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 20 19 21 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 136 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5975 != 255 & D.5975 != 0 != 0)

(insn 22 21 23 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0))) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 36 35 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 37 36 38 278 "" [0 uses])

(note 38 37 0 NOTE_INSN_BASIC_BLOCK)

;; vsn.significand = significand;

(insn 39 38 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) -1 (nil))

;; if (D.5975 == 0)

(insn 40 39 41 arch/arm/vfp/vfpsingle.c:1024 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5975 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 0 arch/arm/vfp/vfpsingle.c:1024 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 43 42 44 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 44 43 0 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_single_normalise_denormal (&vsn);

(insn 46 45 47 arch/arm/vfp/vfpsingle.c:1025 (set (reg:SI 161)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfpsingle.c:1025 (set (reg:SI 0 r0)
        (reg:SI 161)) -1 (nil))

(call_insn 48 47 0 arch/arm/vfp/vfpsingle.c:1025 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 49 48 50 279 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; val.98 = (unsigned int) m;

(insn 51 50 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 145 [ m ])) -1 (nil))

;; vsm.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 52 51 53 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 53 52 54 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) -1 (nil))

(insn 54 53 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) -1 (nil))

;; D.5990 = (s16) (m >> 23) & 255;

(insn 55 54 56 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) -1 (nil))

(insn 57 56 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5990 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) -1 (nil))

;; vsm.exponent = D.5990;

(insn 58 57 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 59 58 60 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 60 59 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5990 != 255 & D.5990 != 0 != 0)

(insn 61 60 62 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 255 [0xff]))) -1 (nil))

(insn 63 62 64 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 65 64 66 arch/arm/vfp/vfp.h:200 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfp.h:200 (set (reg:QI 170)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 167) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 1073741824;

(insn 75 74 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 76 75 77 280 "" [0 uses])

(note 77 76 0 NOTE_INSN_BASIC_BLOCK)

;; vsm.significand = significand;

(insn 78 77 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

;; if (D.5990 == 0)

(insn 79 78 80 arch/arm/vfp/vfpsingle.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5990 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 80 79 0 arch/arm/vfp/vfpsingle.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 82 81 83 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 0 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_single_normalise_denormal (&vsm);

(insn 85 84 86 arch/arm/vfp/vfpsingle.c:1029 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfpsingle.c:1029 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(call_insn 87 86 0 arch/arm/vfp/vfpsingle.c:1029 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 88 87 89 281 "" [0 uses])

(note 89 88 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_single_add (&vsd, &vsn, &vsm, fpscr);

(insn 90 89 91 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 177)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 178)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 1 r1)
        (reg:SI 178)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 2 r2)
        (reg:SI 179)) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 arch/arm/vfp/vfpsingle.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 0 arch/arm/vfp/vfpsingle.c:1031 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; D.5120 = __vfp_single_normaliseround (sd, &vsd, fpscr, exceptions);

(insn 99 98 100 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 180)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 1 r1)
        (reg:SI 180)) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(insn 103 102 104 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) -1 (nil))

(call_insn 104 103 105 arch/arm/vfp/vfpsingle.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 105 104 0 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 141 [ D.5120 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5120;

(insn 106 105 107 arch/arm/vfp/vfpsingle.c:1034 (set (reg:SI 142 [ <result> ])
        (reg:SI 141 [ D.5120 ])) -1 (nil))

(jump_insn 107 106 108 arch/arm/vfp/vfpsingle.c:1034 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 108 107 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 143 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 144 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 145 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 146 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:1016 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:1016 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 136 [ val.98 ])
        (reg/v:SI 139 [ n ])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5975 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0)) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg:SI 136 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 153)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 255 [0xff]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 152)
        (subreg:QI (reg:SI 154) 0)) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 155)
        (subreg:QI (reg:SI 157) 0)) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (subreg:SI (reg:QI 152) 0)
            (subreg:SI (reg:QI 155) 0))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 34 33 35 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 37 36 38 5 278 "" [1 uses])

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) -1 (nil))

(insn 40 39 41 5 arch/arm/vfp/vfpsingle.c:1024 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5975 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 41 40 42 5 arch/arm/vfp/vfpsingle.c:1024 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 6 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 44 43 45 6 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 7 arch/arm/vfp/vfpsingle.c:1025 (set (reg:SI 161)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 47 46 48 7 arch/arm/vfp/vfpsingle.c:1025 (set (reg:SI 0 r0)
        (reg:SI 161)) -1 (nil))

(call_insn 48 47 49 7 arch/arm/vfp/vfpsingle.c:1025 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 7) -> 8
;; Pred edge  6 [71.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 49 48 50 8 279 "" [2 uses])

(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 145 [ m ])) -1 (nil))

(insn 52 51 53 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 53 52 54 8 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) -1 (nil))

(insn 54 53 55 8 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) -1 (nil))

(insn 55 54 56 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 56 55 57 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) -1 (nil))

(insn 57 56 58 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5990 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) -1 (nil))

(insn 58 57 59 8 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0)) -1 (nil))

(insn 59 58 60 8 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 60 59 61 8 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) -1 (nil))

(insn 61 60 62 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0))) -1 (nil))

(insn 62 61 63 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 255 [0xff]))) -1 (nil))

(insn 63 62 64 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 64 63 65 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 65 64 66 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 171)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0))) -1 (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 170)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 167) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 74 8 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 74 73 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 9 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 76 75 77 10 280 "" [1 uses])

(note 77 76 78 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 10 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

(insn 79 78 80 10 arch/arm/vfp/vfpsingle.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5990 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 80 79 81 10 arch/arm/vfp/vfpsingle.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 11 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 84 11 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 12 arch/arm/vfp/vfpsingle.c:1029 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 86 85 87 12 arch/arm/vfp/vfpsingle.c:1029 (set (reg:SI 0 r0)
        (reg:SI 176)) -1 (nil))

(call_insn 87 86 88 12 arch/arm/vfp/vfpsingle.c:1029 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 88 87 89 13 281 "" [2 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 177)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 178)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 93 92 94 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 0 r0)
        (reg:SI 177)) -1 (nil))

(insn 94 93 95 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 1 r1)
        (reg:SI 178)) -1 (nil))

(insn 95 94 96 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 2 r2)
        (reg:SI 179)) -1 (nil))

(insn 96 95 97 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 13 arch/arm/vfp/vfpsingle.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 99 13 arch/arm/vfp/vfpsingle.c:1031 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 99 98 100 13 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 180)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 100 99 101 13 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) -1 (nil))

(insn 101 100 102 13 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 1 r1)
        (reg:SI 180)) -1 (nil))

(insn 102 101 103 13 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) -1 (nil))

(insn 103 102 104 13 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) -1 (nil))

(call_insn 104 103 105 13 arch/arm/vfp/vfpsingle.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 105 104 106 13 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 141 [ D.5120 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 106 105 107 13 arch/arm/vfp/vfpsingle.c:1034 (set (reg:SI 142 [ <result> ])
        (reg:SI 141 [ D.5120 ])) -1 (nil))

(jump_insn 107 106 108 13 arch/arm/vfp/vfpsingle.c:1034 (set (pc)
        (label_ref 109)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 108 107 117)

;; Start of basic block () -> 14
(note 117 108 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 111 117 112 14 arch/arm/vfp/vfpsingle.c:1034 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 112 111 113 14 arch/arm/vfp/vfpsingle.c:1034 (clobber (reg:SI 142 [ <result> ])) -1 (nil))

(jump_insn 113 112 114 14 arch/arm/vfp/vfpsingle.c:1034 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 114 113 109)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 109 114 118 15 277 "" [1 uses])

(note 118 109 110 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 110 118 115 15 arch/arm/vfp/vfpsingle.c:1034 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 115 110 119 16 282 "" [1 uses])

(note 119 115 116 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 116 119 0 16 arch/arm/vfp/vfpsingle.c:1034 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fsub (vfp_single_fsub)[0:183]


;; Generating RTL for gimple basic block 2

;; D.5128 = vfp_single_fadd (sd, sn, (s32) ((unsigned int) m ^ 2147483648), fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 139)
        (xor:SI (reg/v:SI 137 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 2 r2)
        (reg:SI 139)) -1 (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 14 13 15 2 arch/arm/vfp/vfpsingle.c:1044 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 15 14 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:1040 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:1040 (set (reg/v:SI 136 [ sn ])
        (reg:SI 1 r1 [ sn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:1040 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:1040 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 139)
        (xor:SI (reg/v:SI 137 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ sn ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 2 r2)
        (reg:SI 139)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 14 13 15 3 arch/arm/vfp/vfpsingle.c:1044 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 15 14 25)

;; Start of basic block () -> 4
(note 25 15 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 25 20 4 arch/arm/vfp/vfpsingle.c:1045 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 20 19 21 4 arch/arm/vfp/vfpsingle.c:1045 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 21 20 22 4 arch/arm/vfp/vfpsingle.c:1045 (set (pc)
        (label_ref 23)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 22 21 17)

;; Start of basic block () -> 5
(code_label 17 22 26 5 283 "" [0 uses])

(note 26 17 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 26 23 5 arch/arm/vfp/vfpsingle.c:1045 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 23 18 27 6 284 "" [1 uses])

(note 27 23 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 24 27 0 6 arch/arm/vfp/vfpsingle.c:1045 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_estimate_sqrt_significand (vfp_estimate_sqrt_significand)[0:158]


;; Generating RTL for gimple basic block 2

;; if (significand & 3221225472 != 1073741824)

(insn 7 6 8 arch/arm/vfp/vfpsingle.c:292 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ significand ])
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 8 7 9 arch/arm/vfp/vfpsingle.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(jump_insn 9 8 0 arch/arm/vfp/vfpsingle.c:292 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; printk (&"<4>VFP: estimate_sqrt: invalid significand\n"[0]);

(insn 11 10 12 arch/arm/vfp/vfpsingle.c:293 (set (reg:SI 148)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpsingle.c:293 (set (reg:SI 0 r0)
        (reg:SI 148)) -1 (nil))

(call_insn 13 12 0 arch/arm/vfp/vfpsingle.c:293 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 14 13 15 286 "" [0 uses])

(note 15 14 0 NOTE_INSN_BASIC_BLOCK)

;; a = significand << 1;

(insn 16 15 0 arch/arm/vfp/vfpsingle.c:296 (set (reg/v:SI 138 [ a ])
        (ashift:SI (reg/v:SI 146 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

;; index = (int) (a >> 27) & 15;

(insn 17 16 18 arch/arm/vfp/vfpsingle.c:297 (set (reg:SI 149)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 27 [0x1b]))) -1 (nil))

(insn 18 17 0 arch/arm/vfp/vfpsingle.c:297 (set (reg/v:SI 140 [ index ])
        (and:SI (reg:SI 149)
            (const_int 15 [0xf]))) -1 (nil))

;; if ((int) exponent & 1 != 0)

(insn 19 18 20 arch/arm/vfp/vfpsingle.c:298 (set (reg:SI 150)
        (and:SI (reg/v:SI 145 [ exponent ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpsingle.c:298 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 0 arch/arm/vfp/vfpsingle.c:298 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; z.1019 = ((a >> 17) + 16384) - (u32) sqrt_oddadjust[index];

(insn 23 22 24 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 151)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 17 [0x11]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 16384 [0x4000]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfpsingle.c:299 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 154)
        (const_int 16 [0x10])) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 155)
        (ashift:SI (reg/v:SI 140 [ index ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 156)
        (plus:SI (reg/f:SI 153)
            (reg:SI 155))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfpsingle.c:299 (set (reg/f:SI 157)
        (plus:SI (reg:SI 156)
            (reg:SI 154))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 158)
        (zero_extend:SI (mem/s/u/j:HI (reg/f:SI 157) [0 sqrt_oddadjust S2 A16]))) -1 (nil))

(insn 31 30 0 arch/arm/vfp/vfpsingle.c:299 (set (reg/v:SI 137 [ z.1019 ])
        (minus:SI (reg:SI 152)
            (reg:SI 158))) -1 (nil))

;; D.4282 = a / z.1019 << 14;

(insn 32 31 33 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ a ])) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ z.1019 ])) -1 (nil))

(call_insn/u 34 33 35 arch/arm/vfp/vfpsingle.c:300 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 162)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 138 [ a ])
            (reg/v:SI 137 [ z.1019 ]))
        (nil)))

(insn 36 35 0 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 143 [ D.4282 ])
        (ashift:SI (reg:SI 162)
            (const_int 14 [0xe]))) -1 (nil))

;; D.4283 = z.1019 << 15;

(insn 37 36 0 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 142 [ D.4283 ])
        (ashift:SI (reg/v:SI 137 [ z.1019 ])
            (const_int 15 [0xf]))) -1 (nil))

;; z = D.4282 + D.4283;

(insn 38 37 0 arch/arm/vfp/vfpsingle.c:300 (set (reg/v:SI 139 [ z ])
        (plus:SI (reg:SI 143 [ D.4282 ])
            (reg:SI 142 [ D.4283 ]))) -1 (nil))

;; a = a >> 1;

(insn 39 38 0 arch/arm/vfp/vfpsingle.c:301 (set (reg/v:SI 138 [ a ])
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 42 41 43 287 "" [0 uses])

(note 43 42 0 NOTE_INSN_BASIC_BLOCK)

;; z.1021 = ((a >> 17) + 32768) - (u32) sqrt_evenadjust[index];

(insn 44 43 45 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 163)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 17 [0x11]))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 164)
        (plus:SI (reg:SI 163)
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfpsingle.c:303 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 166)
        (const_int 48 [0x30])) -1 (nil))

(insn 48 47 49 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 140 [ index ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 49 48 50 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 168)
        (plus:SI (reg/f:SI 165)
            (reg:SI 167))) -1 (nil))

(insn 50 49 51 arch/arm/vfp/vfpsingle.c:303 (set (reg/f:SI 169)
        (plus:SI (reg:SI 168)
            (reg:SI 166))) -1 (nil))

(insn 51 50 52 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 170)
        (zero_extend:SI (mem/s/u/j:HI (reg/f:SI 169) [0 sqrt_evenadjust S2 A16]))) -1 (nil))

(insn 52 51 0 arch/arm/vfp/vfpsingle.c:303 (set (reg/v:SI 136 [ z.1021 ])
        (minus:SI (reg:SI 164)
            (reg:SI 170))) -1 (nil))

;; temp.1022 = a / z.1021;

(insn 53 52 54 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ a ])) -1 (nil))

(insn 54 53 55 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ z.1021 ])) -1 (nil))

(call_insn/u 55 54 56 arch/arm/vfp/vfpsingle.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 57 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 173)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 138 [ a ])
            (reg/v:SI 136 [ z.1021 ]))
        (nil)))

(insn 57 56 0 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 135 [ temp.1022 ])
        (reg:SI 173)) -1 (nil))

;; z.1023 = temp.1022 + z.1021;

(insn 58 57 0 arch/arm/vfp/vfpsingle.c:304 (set (reg/v:SI 134 [ z.1023 ])
        (plus:SI (reg:SI 135 [ temp.1022 ])
            (reg/v:SI 136 [ z.1021 ]))) -1 (nil))

;; if (z.1023 <= 131071)

(insn 59 58 60 arch/arm/vfp/vfpsingle.c:305 (set (reg:SI 174)
        (const_int 131071 [0x1ffff])) -1 (nil))

(insn 60 59 61 arch/arm/vfp/vfpsingle.c:305 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ z.1023 ])
            (reg:SI 174))) -1 (nil))

(jump_insn 61 60 0 arch/arm/vfp/vfpsingle.c:305 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 7

;; z = 4294934528;

(insn 63 62 0 arch/arm/vfp/vfpsingle.c:305 discrim 2 (set (reg/v:SI 139 [ z ])
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 66 65 67 289 "" [0 uses])

(note 67 66 0 NOTE_INSN_BASIC_BLOCK)

;; z = z.1023 << 15;

(insn 68 67 0 arch/arm/vfp/vfpsingle.c:305 discrim 1 (set (reg/v:SI 139 [ z ])
        (ashift:SI (reg/v:SI 134 [ z.1023 ])
            (const_int 15 [0xf]))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 69 68 70 290 "" [0 uses])

(note 70 69 0 NOTE_INSN_BASIC_BLOCK)

;; if (z <= a)

(insn 71 70 72 arch/arm/vfp/vfpsingle.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ z ])
            (reg/v:SI 138 [ a ]))) -1 (nil))

(jump_insn 72 71 0 arch/arm/vfp/vfpsingle.c:306 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 10

;; D.4294 = (u32) ((int) a >> 1);

(insn 74 73 0 arch/arm/vfp/vfpsingle.c:307 (set (reg:SI 141 [ D.4294 ])
        (ashiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 77 76 78 288 "" [0 uses])

(note 78 77 0 NOTE_INSN_BASIC_BLOCK)

;; __base = z;

(insn 79 78 0 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 139 [ z ])) -1 (nil))

;; __n = [lshift_expr] (long long unsigned int) a << 31;

(insn 80 79 81 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:DI 175)
        (zero_extend:DI (reg/v:SI 138 [ a ]))) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 176)
        (lshiftrt:SI (subreg:SI (reg:DI 175) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (ashift:SI (subreg:SI (reg:DI 175) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (ior:SI (reg:SI 1 r1 [ __n+4 ])
            (reg:SI 176))) -1 (nil))

(insn 84 83 0 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (ashift:SI (subreg:SI (reg:DI 175) 0)
            (const_int 31 [0x1f]))) -1 (nil))

;; __asm__(".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64" : "=r" __rem, "=r" __res, "=r" __res : "r" __n, "r" __base : "r" __base : "cc", "lr", "ip", "lr", "ip", "ip");

(insn 85 84 0 arch/arm/vfp/vfpsingle.c:311 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

;; v.1024 = __res;

(insn 86 85 0 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg/v:DI 133 [ v.1024 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

;; D.4294 = (u32) v.1024 + (z >> 1);

(insn 87 86 88 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 177)
        (lshiftrt:SI (reg/v:SI 139 [ z ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 88 87 0 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 141 [ D.4294 ])
        (plus:SI (reg:SI 177)
            (subreg:SI (reg/v:DI 133 [ v.1024 ]) 0))) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 89 88 90 291 "" [0 uses])

(note 90 89 0 NOTE_INSN_BASIC_BLOCK)

;; return D.4294;

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:314 (set (reg:SI 144 [ <result> ])
        (reg:SI 141 [ D.4294 ])) -1 (nil))

(jump_insn 92 91 93 arch/arm/vfp/vfpsingle.c:314 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 93 92 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 145 [ exponent ])
        (reg:SI 0 r0 [ exponent ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 146 [ significand ])
        (reg:SI 1 r1 [ significand ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/vfp/vfpsingle.c:292 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ significand ])
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 8 7 9 3 arch/arm/vfp/vfpsingle.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 1073741824 [0x40000000]))) -1 (nil))

(jump_insn 9 8 10 3 arch/arm/vfp/vfpsingle.c:292 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [0.0%]  (fallthru)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 4 arch/arm/vfp/vfpsingle.c:293 (set (reg:SI 148)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)) -1 (nil))

(insn 12 11 13 4 arch/arm/vfp/vfpsingle.c:293 (set (reg:SI 0 r0)
        (reg:SI 148)) -1 (nil))

(call_insn 13 12 14 4 arch/arm/vfp/vfpsingle.c:293 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 14 13 15 5 286 "" [1 uses])

(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 5 arch/arm/vfp/vfpsingle.c:296 (set (reg/v:SI 138 [ a ])
        (ashift:SI (reg/v:SI 146 [ significand ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 17 16 18 5 arch/arm/vfp/vfpsingle.c:297 (set (reg:SI 149)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 27 [0x1b]))) -1 (nil))

(insn 18 17 19 5 arch/arm/vfp/vfpsingle.c:297 (set (reg/v:SI 140 [ index ])
        (and:SI (reg:SI 149)
            (const_int 15 [0xf]))) -1 (nil))

(insn 19 18 20 5 arch/arm/vfp/vfpsingle.c:298 (set (reg:SI 150)
        (and:SI (reg/v:SI 145 [ exponent ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 20 19 21 5 arch/arm/vfp/vfpsingle.c:298 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 22 5 arch/arm/vfp/vfpsingle.c:298 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 6 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 151)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 17 [0x11]))) -1 (nil))

(insn 24 23 25 6 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 16384 [0x4000]))) -1 (nil))

(insn 25 24 26 6 arch/arm/vfp/vfpsingle.c:299 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 26 25 27 6 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 154)
        (const_int 16 [0x10])) -1 (nil))

(insn 27 26 28 6 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 155)
        (ashift:SI (reg/v:SI 140 [ index ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 28 27 29 6 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 156)
        (plus:SI (reg/f:SI 153)
            (reg:SI 155))) -1 (nil))

(insn 29 28 30 6 arch/arm/vfp/vfpsingle.c:299 (set (reg/f:SI 157)
        (plus:SI (reg:SI 156)
            (reg:SI 154))) -1 (nil))

(insn 30 29 31 6 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 158)
        (zero_extend:SI (mem/s/u/j:HI (reg/f:SI 157) [0 sqrt_oddadjust S2 A16]))) -1 (nil))

(insn 31 30 32 6 arch/arm/vfp/vfpsingle.c:299 (set (reg/v:SI 137 [ z.1019 ])
        (minus:SI (reg:SI 152)
            (reg:SI 158))) -1 (nil))

(insn 32 31 33 6 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ a ])) -1 (nil))

(insn 33 32 34 6 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ z.1019 ])) -1 (nil))

(call_insn/u 34 33 35 6 arch/arm/vfp/vfpsingle.c:300 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 6 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 162)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 138 [ a ])
            (reg/v:SI 137 [ z.1019 ]))
        (nil)))

(insn 36 35 37 6 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 143 [ D.4282 ])
        (ashift:SI (reg:SI 162)
            (const_int 14 [0xe]))) -1 (nil))

(insn 37 36 38 6 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 142 [ D.4283 ])
        (ashift:SI (reg/v:SI 137 [ z.1019 ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 38 37 39 6 arch/arm/vfp/vfpsingle.c:300 (set (reg/v:SI 139 [ z ])
        (plus:SI (reg:SI 143 [ D.4282 ])
            (reg:SI 142 [ D.4283 ]))) -1 (nil))

(insn 39 38 40 6 arch/arm/vfp/vfpsingle.c:301 (set (reg/v:SI 138 [ a ])
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 40 39 41 6 arch/arm/vfp/vfpsingle.c:301 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 6 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 41 40 42)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [50.0%] 
(code_label 42 41 43 7 287 "" [1 uses])

(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 7 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 163)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 17 [0x11]))) -1 (nil))

(insn 45 44 46 7 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 164)
        (plus:SI (reg:SI 163)
            (const_int 32768 [0x8000]))) -1 (nil))

(insn 46 45 47 7 arch/arm/vfp/vfpsingle.c:303 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 47 46 48 7 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 166)
        (const_int 48 [0x30])) -1 (nil))

(insn 48 47 49 7 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 140 [ index ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 49 48 50 7 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 168)
        (plus:SI (reg/f:SI 165)
            (reg:SI 167))) -1 (nil))

(insn 50 49 51 7 arch/arm/vfp/vfpsingle.c:303 (set (reg/f:SI 169)
        (plus:SI (reg:SI 168)
            (reg:SI 166))) -1 (nil))

(insn 51 50 52 7 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 170)
        (zero_extend:SI (mem/s/u/j:HI (reg/f:SI 169) [0 sqrt_evenadjust S2 A16]))) -1 (nil))

(insn 52 51 53 7 arch/arm/vfp/vfpsingle.c:303 (set (reg/v:SI 136 [ z.1021 ])
        (minus:SI (reg:SI 164)
            (reg:SI 170))) -1 (nil))

(insn 53 52 54 7 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ a ])) -1 (nil))

(insn 54 53 55 7 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ z.1021 ])) -1 (nil))

(call_insn/u 55 54 56 7 arch/arm/vfp/vfpsingle.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 57 7 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 173)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 138 [ a ])
            (reg/v:SI 136 [ z.1021 ]))
        (nil)))

(insn 57 56 58 7 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 135 [ temp.1022 ])
        (reg:SI 173)) -1 (nil))

(insn 58 57 59 7 arch/arm/vfp/vfpsingle.c:304 (set (reg/v:SI 134 [ z.1023 ])
        (plus:SI (reg:SI 135 [ temp.1022 ])
            (reg/v:SI 136 [ z.1021 ]))) -1 (nil))

(insn 59 58 60 7 arch/arm/vfp/vfpsingle.c:305 (set (reg:SI 174)
        (const_int 131071 [0x1ffff])) -1 (nil))

(insn 60 59 61 7 arch/arm/vfp/vfpsingle.c:305 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ z.1023 ])
            (reg:SI 174))) -1 (nil))

(jump_insn 61 60 62 7 arch/arm/vfp/vfpsingle.c:305 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 9 8)

;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 62 61 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 8 arch/arm/vfp/vfpsingle.c:305 discrim 2 (set (reg/v:SI 139 [ z ])
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(jump_insn 64 63 65 8 arch/arm/vfp/vfpsingle.c:305 discrim 2 (set (pc)
        (label_ref 69)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 65 64 66)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [50.0%] 
(code_label 66 65 67 9 289 "" [1 uses])

(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 9 arch/arm/vfp/vfpsingle.c:305 discrim 1 (set (reg/v:SI 139 [ z ])
        (ashift:SI (reg/v:SI 134 [ z.1023 ])
            (const_int 15 [0xf]))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 69 68 70 10 290 "" [1 uses])

(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 arch/arm/vfp/vfpsingle.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ z ])
            (reg/v:SI 138 [ a ]))) -1 (nil))

(jump_insn 72 71 73 10 arch/arm/vfp/vfpsingle.c:306 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [39.0%]  (fallthru)
(note 73 72 74 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 11 arch/arm/vfp/vfpsingle.c:307 (set (reg:SI 141 [ D.4294 ])
        (ashiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 75 74 76 11 arch/arm/vfp/vfpsingle.c:307 (set (pc)
        (label_ref 89)) -1 (nil))
;; End of basic block 11 -> ( 13)

;; Succ edge  13 [100.0%] 

(barrier 76 75 77)

;; Start of basic block ( 6 10) -> 12
;; Pred edge  6 [100.0%] 
;; Pred edge  10 [61.0%] 
(code_label 77 76 78 12 288 "" [2 uses])

(note 78 77 79 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 139 [ z ])) -1 (nil))

(insn 80 79 81 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:DI 175)
        (zero_extend:DI (reg/v:SI 138 [ a ]))) -1 (nil))

(insn 81 80 82 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 176)
        (lshiftrt:SI (subreg:SI (reg:DI 175) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 82 81 83 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (ashift:SI (subreg:SI (reg:DI 175) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 83 82 84 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (ior:SI (reg:SI 1 r1 [ __n+4 ])
            (reg:SI 176))) -1 (nil))

(insn 84 83 85 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (ashift:SI (subreg:SI (reg:DI 175) 0)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 85 84 86 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 86 85 87 12 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg/v:DI 133 [ v.1024 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

(insn 87 86 88 12 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 177)
        (lshiftrt:SI (reg/v:SI 139 [ z ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 88 87 89 12 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 141 [ D.4294 ])
        (plus:SI (reg:SI 177)
            (subreg:SI (reg/v:DI 133 [ v.1024 ]) 0))) -1 (nil))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; Pred edge  11 [100.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 89 88 90 13 291 "" [1 uses])

(note 90 89 91 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 13 arch/arm/vfp/vfpsingle.c:314 (set (reg:SI 144 [ <result> ])
        (reg:SI 141 [ D.4294 ])) -1 (nil))

(jump_insn 92 91 93 13 arch/arm/vfp/vfpsingle.c:314 (set (pc)
        (label_ref 94)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 93 92 102)

;; Start of basic block () -> 14
(note 102 93 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 96 102 97 14 arch/arm/vfp/vfpsingle.c:314 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 97 96 98 14 arch/arm/vfp/vfpsingle.c:314 (clobber (reg:SI 144 [ <result> ])) -1 (nil))

(jump_insn 98 97 99 14 arch/arm/vfp/vfpsingle.c:314 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 99 98 94)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 94 99 103 15 285 "" [1 uses])

(note 103 94 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 103 100 15 arch/arm/vfp/vfpsingle.c:314 (set (reg/i:SI 0 r0)
        (reg:SI 144 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 100 95 104 16 292 "" [1 uses])

(note 104 100 101 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 101 104 0 16 arch/arm/vfp/vfpsingle.c:314 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fsqrt (vfp_single_fsqrt)[0:159]

Partition 0: size 8 align 4
	vsm, offset 0
Partition 1: size 8 align 4
	vsd, offset 0

;; Generating RTL for gimple basic block 2

;; val.98 = (unsigned int) m;

(insn 9 8 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 153 [ m ])) -1 (nil))

;; D.6008 = (u16) ((val.98 & 2147483648) >> 16);

(insn 10 9 11 arch/arm/vfp/vfp.h:195 (set (reg:SI 155)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 155)
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.6008 ])
        (zero_extend:SI (subreg:HI (reg:SI 156) 0))) -1 (nil))

;; vsm.sign = D.6008;

(insn 13 12 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.6008 ]) 0)) -1 (nil))

;; D.6005 = (s16) (m >> 23) & 255;

(insn 14 13 15 arch/arm/vfp/vfp.h:196 (set (reg:SI 157)
        (ashiftrt:SI (reg/v:SI 153 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.6005 ])
        (and:SI (reg:SI 158)
            (const_int 255 [0xff]))) -1 (nil))

;; vsm.exponent = D.6005;

(insn 17 16 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 18 17 19 arch/arm/vfp/vfp.h:199 (set (reg:SI 159)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 19 18 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 159)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6005 != 255 & D.6005 != 0 != 0)

(insn 20 19 21 arch/arm/vfp/vfp.h:200 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:QI 160)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:200 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 160) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 32 31 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 34 33 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 35 34 36 296 "" [0 uses])

(note 36 35 0 NOTE_INSN_BASIC_BLOCK)

;; vsm.significand = significand;

(insn 37 36 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) -1 (nil))

;; if (D.6005 == 255)

(insn 38 37 39 arch/arm/vfp/vfp.h:231 (set (reg:SI 169)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 40 39 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 42 41 43 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 45 44 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 48 47 49 298 "" [0 uses])

(note 49 48 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 536870912 != 0)

(insn 50 49 51 arch/arm/vfp/vfp.h:234 (set (reg:SI 170)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 51 50 52 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 52 51 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 54 53 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 57 56 58 300 "" [0 uses])

(note 58 57 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 59 58 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 62 61 63 297 "" [0 uses])

(note 63 62 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6005 == 0)

(insn 64 63 65 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.6005 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 65 64 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tm = 1;

(insn 67 66 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 70 69 71 301 "" [0 uses])

(note 71 70 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 72 71 73 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tm = 5;

(insn 75 74 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 78 77 79 302 "" [0 uses])

(note 79 78 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 80 79 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 81 80 82 299 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 24 != 0)

(insn 83 82 84 arch/arm/vfp/vfpsingle.c:323 (set (reg:SI 171)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfpsingle.c:323 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 85 84 0 arch/arm/vfp/vfpsingle.c:323 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 16

;; if (tm & 16 != 0)

(insn 87 86 88 arch/arm/vfp/vfpsingle.c:326 (set (reg:SI 172)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 88 87 89 arch/arm/vfp/vfpsingle.c:326 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 0 arch/arm/vfp/vfpsingle.c:326 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 17

;; D.4445 = vfp_propagate_nan (&vsd, &vsm, 0B, fpscr);

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 173)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 174)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 0 r0)
        (reg:SI 173)) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 1 r1)
        (reg:SI 174)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 arch/arm/vfp/vfpsingle.c:327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 0 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 149 [ D.4445 ])
        (reg:SI 0 r0)) -1 (nil))

;; ret = (int) D.4445;

(insn 99 98 0 arch/arm/vfp/vfpsingle.c:327 (set (reg/v:SI 141 [ ret ])
        (reg:SI 149 [ D.4445 ])) -1 (nil))

;; vsp = &vsd;

(insn 100 99 0 arch/arm/vfp/vfpsingle.c:324 (set (reg/v/f:SI 139 [ vsp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 103 102 104 304 "" [0 uses])

(note 104 103 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6008 == 0)

(insn 105 104 106 arch/arm/vfp/vfpsingle.c:328 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.6008 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 106 105 0 arch/arm/vfp/vfpsingle.c:328 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 19

;; vsp = &vsm;

(insn 108 107 0 arch/arm/vfp/vfpsingle.c:330 (set (reg/v/f:SI 139 [ vsp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

;; ret = 0;

(insn 109 108 0 arch/arm/vfp/vfpsingle.c:331 (set (reg/v:SI 141 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 112 111 113 306 "" [0 uses])

(note 113 112 0 NOTE_INSN_BASIC_BLOCK)

;; vsp = &vfp_single_default_qnan;

(insn 114 113 115 arch/arm/vfp/vfpsingle.c:334 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 115 114 0 arch/arm/vfp/vfpsingle.c:334 (set (reg/v/f:SI 139 [ vsp ])
        (reg/f:SI 175)) -1 (nil))

;; ret = 1;

(insn 116 115 0 arch/arm/vfp/vfpsingle.c:335 (set (reg/v:SI 141 [ ret ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 117 116 118 305 "" [0 uses])

(note 118 117 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((s32) ((u32) (((int) vsp->exponent << 23) + ((int) vsp->sign << 16)) + (vsp->significand >> 7)), (unsigned int) sd);

(insn 119 118 120 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 176)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 139 [ vsp ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 120 119 121 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 177)
        (ashift:SI (reg:SI 176)
            (const_int 23 [0x17]))) -1 (nil))

(insn 121 120 122 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 178)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 139 [ vsp ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 122 121 123 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 179)
        (ashift:SI (reg:SI 178)
            (const_int 16 [0x10]))) -1 (nil))

(insn 123 122 124 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 180)
        (plus:SI (reg:SI 177)
            (reg:SI 179))) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ vsp ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 181)
        (lshiftrt:SI (reg:SI 182)
            (const_int 7 [0x7]))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 183)
        (plus:SI (reg:SI 180)
            (reg:SI 181))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 0 r0)
        (reg:SI 183)) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ sd ])) -1 (nil))

(call_insn 129 128 0 arch/arm/vfp/vfpsingle.c:337 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; D.4453 = (u32) ret;

(insn 130 129 0 arch/arm/vfp/vfpsingle.c:338 (set (reg:SI 148 [ D.4453 ])
        (reg/v:SI 141 [ ret ])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 133 132 134 303 "" [0 uses])

(note 134 133 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 2 != 0)

(insn 136 134 137 arch/arm/vfp/vfpsingle.c:344 (set (reg:SI 184)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 137 136 138 arch/arm/vfp/vfpsingle.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 0 arch/arm/vfp/vfpsingle.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 23

;; if (tm & 4 != 0)

(insn 140 139 141 arch/arm/vfp/vfpsingle.c:350 (set (reg:SI 185)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 141 140 142 arch/arm/vfp/vfpsingle.c:350 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 142 141 0 arch/arm/vfp/vfpsingle.c:350 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 24

;; vfp_single_normalise_denormal (&vsm);

(insn 144 143 145 arch/arm/vfp/vfpsingle.c:351 (set (reg:SI 186)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 145 144 146 arch/arm/vfp/vfpsingle.c:351 (set (reg:SI 0 r0)
        (reg:SI 186)) -1 (nil))

(call_insn 146 145 0 arch/arm/vfp/vfpsingle.c:351 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 25

;; 

(code_label 147 146 148 309 "" [0 uses])

(note 148 147 0 NOTE_INSN_BASIC_BLOCK)

;; if (vsm.sign != 0)

(insn 149 148 150 arch/arm/vfp/vfpsingle.c:356 (set (reg:SI 187)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16]))) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfpsingle.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 151 150 0 arch/arm/vfp/vfpsingle.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 26

;; vsd.sign = 0;

(insn 153 152 154 arch/arm/vfp/vfpsingle.c:364 (set (reg:SI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpsingle.c:364 (set (reg:HI 188)
        (subreg:HI (reg:SI 189) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 155 154 0 arch/arm/vfp/vfpsingle.c:364 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsd.sign+0 S2 A16])
        (reg:HI 188)) -1 (nil))

;; D.4460 = vsm.exponent;

(insn 156 155 0 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 147 [ D.4460 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

;; vsd.exponent = (s16) (s16) ((short unsigned int) ((int) D.4460 + -127 >> 1) + 127);

(insn 157 156 158 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 190)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4460 ]) 0))) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 191)
        (plus:SI (reg:SI 190)
            (const_int -127 [0xffffffffffffff81]))) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 192)
        (ashiftrt:SI (reg:SI 191)
            (const_int 1 [0x1]))) -1 (nil))

(insn 160 159 161 arch/arm/vfp/vfpsingle.c:365 (set (reg:HI 193)
        (subreg:HI (reg:SI 192) 0)) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 194)
        (plus:SI (subreg:SI (reg:HI 193) 0)
            (const_int 127 [0x7f]))) -1 (nil))

(insn 162 161 0 arch/arm/vfp/vfpsingle.c:365 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) -1 (nil))

;; D.4469 = vfp_estimate_sqrt_significand ((u32) D.4460, vsm.significand);

(insn 163 162 164 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 195)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4460 ]) 0))) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 0 r0)
        (reg:SI 195)) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(call_insn 166 165 167 arch/arm/vfp/vfpsingle.c:366 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 167 166 0 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 146 [ D.4469 ])
        (reg:SI 0 r0)) -1 (nil))

;; ivtmp.1072 = D.4469 + 2;

(insn 168 167 0 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 133 [ ivtmp.1072 ])
        (plus:SI (reg:SI 146 [ D.4469 ])
            (const_int 2 [0x2]))) -1 (nil))

;; vsd.significand = ivtmp.1072;

(insn 169 168 0 arch/arm/vfp/vfpsingle.c:366 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 133 [ ivtmp.1072 ])) -1 (nil))

;; if (ivtmp.1072 & 127 <= 5)

(insn 170 169 171 arch/arm/vfp/vfpsingle.c:373 (set (reg:SI 196)
        (and:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int 127 [0x7f]))) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfpsingle.c:373 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 5 [0x5]))) -1 (nil))

(jump_insn 172 171 0 arch/arm/vfp/vfpsingle.c:373 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 27

;; if (ivtmp.1072 <= 1)

(insn 174 173 175 arch/arm/vfp/vfpsingle.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ ivtmp.1072 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 175 174 0 arch/arm/vfp/vfpsingle.c:374 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))

;; Generating RTL for gimple basic block 28

;; vsd.significand = 4294967295;

(insn 177 176 178 arch/arm/vfp/vfpsingle.c:375 (set (reg:SI 197)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 178 177 0 arch/arm/vfp/vfpsingle.c:375 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 197)) -1 (nil))

;; Generating RTL for gimple basic block 29

;; 

(code_label 181 180 182 311 "" [0 uses])

(note 182 181 0 NOTE_INSN_BASIC_BLOCK)

;; D.4482 = vsm.significand << ((int) (short unsigned int) vsm.exponent & 1 ^ 1);

(insn 183 182 184 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 198)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

(insn 184 183 185 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 199)
        (and:SI (reg:SI 198)
            (const_int 1 [0x1]))) -1 (nil))

(insn 185 184 186 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 200)
        (xor:SI (reg:SI 199)
            (const_int 1 [0x1]))) -1 (nil))

(insn 186 185 187 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 201)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(insn 187 186 0 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 144 [ D.4482 ])
        (ashift:SI (reg:SI 201)
            (reg:SI 200))) -1 (nil))

;; vsm.significand = D.4482;

(insn 188 187 0 arch/arm/vfp/vfpsingle.c:379 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg:SI 144 [ D.4482 ])) -1 (nil))

;; D.4483 = (long long unsigned int) ivtmp.1072;

(insn 189 188 0 arch/arm/vfp/vfpsingle.c:380 (set (reg:DI 143 [ D.4483 ])
        (zero_extend:DI (reg:SI 133 [ ivtmp.1072 ]))) -1 (nil))

;; rem = (s64) (((long long unsigned int) D.4482 << 32) - D.4483 * D.4483);

(insn 190 189 191 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 202)
        (zero_extend:DI (reg:SI 144 [ D.4482 ]))) -1 (nil))

(insn 191 190 192 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 204) 4)
        (ashift:SI (subreg:SI (reg:DI 202) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 192 191 193 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 204) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 193 192 194 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 205)
        (mult:SI (subreg:SI (reg:DI 143 [ D.4483 ]) 0)
            (subreg:SI (reg:DI 143 [ D.4483 ]) 4))) -1 (nil))

(insn 194 193 195 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 206)
        (mult:SI (subreg:SI (reg:DI 143 [ D.4483 ]) 0)
            (subreg:SI (reg:DI 143 [ D.4483 ]) 4))) -1 (nil))

(insn 195 194 196 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (reg:SI 206))) -1 (nil))

(insn 196 195 197 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 207)
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 143 [ D.4483 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 143 [ D.4483 ]) 0)))) -1 (nil))

(insn 197 196 198 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (subreg:SI (reg:DI 207) 4))) -1 (nil))

(insn 198 197 199 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 207) 4)
        (reg:SI 205)) -1 (nil))

(insn 199 198 200 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 207)
        (reg:DI 207)) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 143 [ D.4483 ])
            (reg:DI 143 [ D.4483 ]))
        (nil)))

(insn 200 199 0 arch/arm/vfp/vfpsingle.c:381 (parallel [
            (set (reg/v:DI 138 [ rem ])
                (minus:DI (reg:DI 204)
                    (reg:DI 207)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 30

;; D.4491 = ((long long unsigned int) ivtmp.1072 << 1 | 1) + (long long unsigned int) rem;

(insn 204 203 205 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 208)
        (zero_extend:DI (reg:SI 133 [ ivtmp.1072 ]))) -1 (nil))

(insn 205 204 206 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:DI 209)
                (plus:DI (reg:DI 208)
                    (reg:DI 208)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 206 205 207 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 211)
        (const_int 1 [0x1])) -1 (nil))

(insn 207 206 208 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 210)
        (ior:DI (reg:DI 209)
            (reg:DI 211))) -1 (nil))

(insn 208 207 0 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:DI 142 [ D.4491 ])
                (plus:DI (reg:DI 210)
                    (reg/v:DI 138 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rem = (s64) D.4491;

(insn 209 208 0 arch/arm/vfp/vfpsingle.c:387 (set (reg/v:DI 138 [ rem ])
        (reg:DI 142 [ D.4491 ])) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 210 209 211 312 "" [0 uses])

(note 211 210 0 NOTE_INSN_BASIC_BLOCK)

;; ivtmp.1072 = ivtmp.1072 - 1;

(insn 212 211 0 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 133 [ ivtmp.1072 ])
        (plus:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))
Failed to add probability note

;; if (rem < 0)

(insn 214 212 215 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 138 [ rem ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 215 214 216 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) -1 (nil))

(insn 216 215 217 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 138 [ rem ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 217 216 218 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 222)
            (pc))) -1 (nil))

(insn 218 217 219 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 138 [ rem ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 219 218 220 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 222)
            (pc))) -1 (nil))

(jump_insn 220 219 221 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (label_ref 222)) -1 (nil))

(barrier 221 220 222)

(code_label 222 221 0 314 "" [0 uses])

;; Generating RTL for gimple basic block 32

;; vsd.significand = [bit_ior_expr] rem != 0 | ivtmp.1072 + 1;

(insn 224 223 225 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 212)
        (const_int 0 [0x0])) -1 (nil))

(insn 225 224 226 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 213)
        (subreg:SI (reg/v:DI 138 [ rem ]) 0)) -1 (nil))

(insn 226 225 227 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 213)
        (ior:SI (reg:SI 213)
            (subreg:SI (reg/v:DI 138 [ rem ]) 4))) -1 (nil))

(insn 227 226 228 arch/arm/vfp/vfpsingle.c:389 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 228 227 229 arch/arm/vfp/vfpsingle.c:389 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) -1 (nil))

(insn 229 228 230 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 212)
        (const_int 1 [0x1])) -1 (nil))

(code_label 230 229 231 315 "" [0 uses])

(insn 231 230 232 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 214)
        (plus:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 232 231 233 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 215)
        (ior:SI (reg:SI 212)
            (reg:SI 214))) -1 (nil))

(insn 233 232 0 arch/arm/vfp/vfpsingle.c:389 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 215)) -1 (nil))

;; Generating RTL for gimple basic block 33

;; 

(code_label 234 233 235 310 "" [0 uses])

(note 235 234 0 NOTE_INSN_BASIC_BLOCK)

;; D.4471 = vsd.significand;

(insn 236 235 0 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 145 [ D.4471 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])) -1 (nil))

;; vsd.significand = [bit_ior_expr] D.4471 << 31 != 0 | D.4471 >> 1;

(insn 237 236 238 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 216)
        (ashift:SI (reg:SI 145 [ D.4471 ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 238 237 239 arch/arm/vfp/vfpsingle.c:392 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0x0]))) -1 (nil))

(insn 239 238 240 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 218)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 240 239 241 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 145 [ D.4471 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 241 240 242 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 220)
        (ior:SI (reg:SI 218)
            (reg:SI 219))) -1 (nil))

(insn 242 241 0 arch/arm/vfp/vfpsingle.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 220)) -1 (nil))

;; D.4453 = __vfp_single_normaliseround (sd, &vsd, fpscr, 0);

(insn 243 242 244 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 221)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 244 243 245 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 0 r0)
        (reg/v:SI 151 [ sd ])) -1 (nil))

(insn 245 244 246 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 1 r1)
        (reg:SI 221)) -1 (nil))

(insn 246 245 247 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 2 r2)
        (reg/v:SI 154 [ fpscr ])) -1 (nil))

(insn 247 246 248 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 248 247 249 arch/arm/vfp/vfpsingle.c:394 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 249 248 0 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 148 [ D.4453 ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 250 249 251 307 "" [0 uses])

(note 251 250 0 NOTE_INSN_BASIC_BLOCK)

;; return D.4453;

(insn 252 251 253 arch/arm/vfp/vfpsingle.c:395 (set (reg:SI 150 [ <result> ])
        (reg:SI 148 [ D.4453 ])) -1 (nil))

(jump_insn 253 252 254 arch/arm/vfp/vfpsingle.c:395 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 254 253 0)
Purged non-fallthru edges from bb 40
Predictions for insn 215 bb 31
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 217 bb 37
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 219 bb 38
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 228 bb 32
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 151 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 152 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 153 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 154 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 134 [ val.98 ])
        (reg/v:SI 153 [ m ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 155)
        (and:SI (reg:SI 134 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 155)
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.6008 ])
        (zero_extend:SI (subreg:HI (reg:SI 156) 0))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.6008 ]) 0)) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 157)
        (ashiftrt:SI (reg/v:SI 153 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.6005 ])
        (and:SI (reg:SI 158)
            (const_int 255 [0xff]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0)) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 159)
        (ashift:SI (reg:SI 134 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 159)
            (const_int 2 [0x2]))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 255 [0xff]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 160)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 160) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 32 31 33 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 35 34 36 5 296 "" [1 uses])

(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) -1 (nil))

(insn 38 37 39 5 arch/arm/vfp/vfp.h:231 (set (reg:SI 169)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) -1 (nil))

(insn 39 38 40 5 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 40 39 41 5 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 6 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 43 42 44 6 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 7 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 46 45 47 7 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 47 46 48)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 48 47 49 8 298 "" [1 uses])

(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 8 arch/arm/vfp/vfp.h:234 (set (reg:SI 170)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 51 50 52 8 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 52 51 53 8 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 55 54 56 9 arch/arm/vfp/vfp.h:237 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 56 55 57)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 57 56 58 10 300 "" [1 uses])

(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 10 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 60 59 61 10 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 61 60 62)

;; Start of basic block ( 5) -> 11
;; Pred edge  5 [72.0%] 
(code_label 62 61 63 11 297 "" [1 uses])

(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 11 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.6005 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 65 64 66 11 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 66 65 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 12 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 68 67 69 12 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 69 68 70)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 70 69 71 13 301 "" [1 uses])

(note 71 70 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 13 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 74 13 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 74 73 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 14 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 76 75 77 14 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 77 76 78)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 78 77 79 15 302 "" [1 uses])

(note 79 78 80 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 15 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 81 80 82 16 299 "" [5 uses])

(note 82 81 83 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 16 arch/arm/vfp/vfpsingle.c:323 (set (reg:SI 171)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 84 83 85 16 arch/arm/vfp/vfpsingle.c:323 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 85 84 86 16 arch/arm/vfp/vfpsingle.c:323 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 17 23)

;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 86 85 87 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 17 arch/arm/vfp/vfpsingle.c:326 (set (reg:SI 172)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 88 87 89 17 arch/arm/vfp/vfpsingle.c:326 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 90 17 arch/arm/vfp/vfpsingle.c:326 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [29.0%]  (fallthru)
(note 90 89 91 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 18 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 173)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 92 91 93 18 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 174)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 93 92 94 18 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 0 r0)
        (reg:SI 173)) -1 (nil))

(insn 94 93 95 18 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 1 r1)
        (reg:SI 174)) -1 (nil))

(insn 95 94 96 18 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 96 95 97 18 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ fpscr ])) -1 (nil))

(call_insn 97 96 98 18 arch/arm/vfp/vfpsingle.c:327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 99 18 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 149 [ D.4445 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 99 98 100 18 arch/arm/vfp/vfpsingle.c:327 (set (reg/v:SI 141 [ ret ])
        (reg:SI 149 [ D.4445 ])) -1 (nil))

(insn 100 99 101 18 arch/arm/vfp/vfpsingle.c:324 (set (reg/v/f:SI 139 [ vsp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(jump_insn 101 100 102 18 arch/arm/vfp/vfpsingle.c:324 (set (pc)
        (label_ref 117)) -1 (nil))
;; End of basic block 18 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 102 101 103)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [71.0%] 
(code_label 103 102 104 19 304 "" [1 uses])

(note 104 103 105 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 19 arch/arm/vfp/vfpsingle.c:328 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.6008 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 106 105 135 19 arch/arm/vfp/vfpsingle.c:328 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [39.0%]  (fallthru)
;; Succ edge  21 [61.0%] 

;; Start of basic block ( 19 23) -> 20
;; Pred edge  19 [39.0%]  (fallthru)
;; Pred edge  23 [39.0%] 
(code_label 135 106 107 20 308 "" [1 uses])

(note 107 135 108 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 20 arch/arm/vfp/vfpsingle.c:330 (set (reg/v/f:SI 139 [ vsp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 109 108 110 20 arch/arm/vfp/vfpsingle.c:331 (set (reg/v:SI 141 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 110 109 111 20 arch/arm/vfp/vfpsingle.c:331 (set (pc)
        (label_ref 117)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 111 110 112)

;; Start of basic block ( 26 19) -> 21
;; Pred edge  26 [71.0%] 
;; Pred edge  19 [61.0%] 
(code_label 112 111 113 21 306 "" [2 uses])

(note 113 112 114 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 21 arch/arm/vfp/vfpsingle.c:334 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 115 114 116 21 arch/arm/vfp/vfpsingle.c:334 (set (reg/v/f:SI 139 [ vsp ])
        (reg/f:SI 175)) -1 (nil))

(insn 116 115 117 21 arch/arm/vfp/vfpsingle.c:335 (set (reg/v:SI 141 [ ret ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20 18) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
;; Pred edge  18 [100.0%] 
(code_label 117 116 118 22 305 "" [2 uses])

(note 118 117 119 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 176)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 139 [ vsp ]) [0 <variable>.exponent+0 S2 A32]))) -1 (nil))

(insn 120 119 121 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 177)
        (ashift:SI (reg:SI 176)
            (const_int 23 [0x17]))) -1 (nil))

(insn 121 120 122 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 178)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 139 [ vsp ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 122 121 123 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 179)
        (ashift:SI (reg:SI 178)
            (const_int 16 [0x10]))) -1 (nil))

(insn 123 122 124 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 180)
        (plus:SI (reg:SI 177)
            (reg:SI 179))) -1 (nil))

(insn 124 123 125 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 182)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ vsp ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (nil))

(insn 125 124 126 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 181)
        (lshiftrt:SI (reg:SI 182)
            (const_int 7 [0x7]))) -1 (nil))

(insn 126 125 127 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 183)
        (plus:SI (reg:SI 180)
            (reg:SI 181))) -1 (nil))

(insn 127 126 128 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 0 r0)
        (reg:SI 183)) -1 (nil))

(insn 128 127 129 22 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ sd ])) -1 (nil))

(call_insn 129 128 130 22 arch/arm/vfp/vfpsingle.c:337 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 130 129 131 22 arch/arm/vfp/vfpsingle.c:338 (set (reg:SI 148 [ D.4453 ])
        (reg/v:SI 141 [ ret ])) -1 (nil))

(jump_insn 131 130 132 22 arch/arm/vfp/vfpsingle.c:338 (set (pc)
        (label_ref 250)) -1 (nil))
;; End of basic block 22 -> ( 41)

;; Succ edge  41 [100.0%] 

(barrier 132 131 133)

;; Start of basic block ( 16) -> 23
;; Pred edge  16 [50.0%] 
(code_label 133 132 134 23 303 "" [1 uses])

(note 134 133 136 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 136 134 137 23 arch/arm/vfp/vfpsingle.c:344 (set (reg:SI 184)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 137 136 138 23 arch/arm/vfp/vfpsingle.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 139 23 arch/arm/vfp/vfpsingle.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 23 -> ( 20 24)

;; Succ edge  20 [39.0%] 
;; Succ edge  24 [61.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [61.0%]  (fallthru)
(note 139 138 140 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 24 arch/arm/vfp/vfpsingle.c:350 (set (reg:SI 185)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 141 140 142 24 arch/arm/vfp/vfpsingle.c:350 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 142 141 143 24 arch/arm/vfp/vfpsingle.c:350 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 [29.0%]  (fallthru)
;; Succ edge  26 [71.0%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [29.0%]  (fallthru)
(note 143 142 144 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 25 arch/arm/vfp/vfpsingle.c:351 (set (reg:SI 186)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 145 144 146 25 arch/arm/vfp/vfpsingle.c:351 (set (reg:SI 0 r0)
        (reg:SI 186)) -1 (nil))

(call_insn 146 145 147 25 arch/arm/vfp/vfpsingle.c:351 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 25 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24 [71.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 147 146 148 26 309 "" [1 uses])

(note 148 147 149 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 26 arch/arm/vfp/vfpsingle.c:356 (set (reg:SI 187)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16]))) -1 (nil))

(insn 150 149 151 26 arch/arm/vfp/vfpsingle.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 151 150 152 26 arch/arm/vfp/vfpsingle.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 26 -> ( 21 27)

;; Succ edge  21 [71.0%] 
;; Succ edge  27 [29.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [29.0%]  (fallthru)
(note 152 151 153 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 27 arch/arm/vfp/vfpsingle.c:364 (set (reg:SI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 154 153 155 27 arch/arm/vfp/vfpsingle.c:364 (set (reg:HI 188)
        (subreg:HI (reg:SI 189) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 155 154 156 27 arch/arm/vfp/vfpsingle.c:364 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vsd.sign+0 S2 A16])
        (reg:HI 188)) -1 (nil))

(insn 156 155 157 27 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 147 [ D.4460 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

(insn 157 156 158 27 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 190)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4460 ]) 0))) -1 (nil))

(insn 158 157 159 27 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 191)
        (plus:SI (reg:SI 190)
            (const_int -127 [0xffffffffffffff81]))) -1 (nil))

(insn 159 158 160 27 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 192)
        (ashiftrt:SI (reg:SI 191)
            (const_int 1 [0x1]))) -1 (nil))

(insn 160 159 161 27 arch/arm/vfp/vfpsingle.c:365 (set (reg:HI 193)
        (subreg:HI (reg:SI 192) 0)) -1 (nil))

(insn 161 160 162 27 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 194)
        (plus:SI (subreg:SI (reg:HI 193) 0)
            (const_int 127 [0x7f]))) -1 (nil))

(insn 162 161 163 27 arch/arm/vfp/vfpsingle.c:365 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) -1 (nil))

(insn 163 162 164 27 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 195)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4460 ]) 0))) -1 (nil))

(insn 164 163 165 27 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 0 r0)
        (reg:SI 195)) -1 (nil))

(insn 165 164 166 27 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(call_insn 166 165 167 27 arch/arm/vfp/vfpsingle.c:366 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 167 166 168 27 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 146 [ D.4469 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 168 167 169 27 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 133 [ ivtmp.1072 ])
        (plus:SI (reg:SI 146 [ D.4469 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 169 168 170 27 arch/arm/vfp/vfpsingle.c:366 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 133 [ ivtmp.1072 ])) -1 (nil))

(insn 170 169 171 27 arch/arm/vfp/vfpsingle.c:373 (set (reg:SI 196)
        (and:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int 127 [0x7f]))) -1 (nil))

(insn 171 170 172 27 arch/arm/vfp/vfpsingle.c:373 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 5 [0x5]))) -1 (nil))

(jump_insn 172 171 173 27 arch/arm/vfp/vfpsingle.c:373 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 234)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 40)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  40 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 173 172 174 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 174 173 175 28 arch/arm/vfp/vfpsingle.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ ivtmp.1072 ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 175 174 176 28 arch/arm/vfp/vfpsingle.c:374 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [27.0%]  (fallthru)
;; Succ edge  30 [73.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [27.0%]  (fallthru)
(note 176 175 177 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 29 arch/arm/vfp/vfpsingle.c:375 (set (reg:SI 197)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 178 177 179 29 arch/arm/vfp/vfpsingle.c:375 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 197)) -1 (nil))

(jump_insn 179 178 180 29 arch/arm/vfp/vfpsingle.c:375 (set (pc)
        (label_ref 234)) -1 (nil))
;; End of basic block 29 -> ( 40)

;; Succ edge  40 [100.0%] 

(barrier 180 179 181)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [73.0%] 
(code_label 181 180 182 30 311 "" [1 uses])

(note 182 181 183 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 30 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 198)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

(insn 184 183 185 30 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 199)
        (and:SI (reg:SI 198)
            (const_int 1 [0x1]))) -1 (nil))

(insn 185 184 186 30 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 200)
        (xor:SI (reg:SI 199)
            (const_int 1 [0x1]))) -1 (nil))

(insn 186 185 187 30 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 201)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(insn 187 186 188 30 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 144 [ D.4482 ])
        (ashift:SI (reg:SI 201)
            (reg:SI 200))) -1 (nil))

(insn 188 187 189 30 arch/arm/vfp/vfpsingle.c:379 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg:SI 144 [ D.4482 ])) -1 (nil))

(insn 189 188 190 30 arch/arm/vfp/vfpsingle.c:380 (set (reg:DI 143 [ D.4483 ])
        (zero_extend:DI (reg:SI 133 [ ivtmp.1072 ]))) -1 (nil))

(insn 190 189 191 30 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 202)
        (zero_extend:DI (reg:SI 144 [ D.4482 ]))) -1 (nil))

(insn 191 190 192 30 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 204) 4)
        (ashift:SI (subreg:SI (reg:DI 202) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 192 191 193 30 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 204) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 193 192 194 30 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 205)
        (mult:SI (subreg:SI (reg:DI 143 [ D.4483 ]) 0)
            (subreg:SI (reg:DI 143 [ D.4483 ]) 4))) -1 (nil))

(insn 194 193 195 30 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 206)
        (mult:SI (subreg:SI (reg:DI 143 [ D.4483 ]) 0)
            (subreg:SI (reg:DI 143 [ D.4483 ]) 4))) -1 (nil))

(insn 195 194 196 30 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (reg:SI 206))) -1 (nil))

(insn 196 195 197 30 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 207)
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 143 [ D.4483 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 143 [ D.4483 ]) 0)))) -1 (nil))

(insn 197 196 198 30 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (subreg:SI (reg:DI 207) 4))) -1 (nil))

(insn 198 197 199 30 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 207) 4)
        (reg:SI 205)) -1 (nil))

(insn 199 198 200 30 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 207)
        (reg:DI 207)) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 143 [ D.4483 ])
            (reg:DI 143 [ D.4483 ]))
        (nil)))

(insn 200 199 201 30 arch/arm/vfp/vfpsingle.c:381 (parallel [
            (set (reg/v:DI 138 [ rem ])
                (minus:DI (reg:DI 204)
                    (reg:DI 207)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(jump_insn 201 200 202 30 arch/arm/vfp/vfpsingle.c:381 (set (pc)
        (label_ref 210)) -1 (nil))
;; End of basic block 30 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 202 201 213)

;; Start of basic block ( 32) -> 31
;; Pred edge  32 [21.0%] 
(code_label 213 202 203 31 313 "" [1 uses])

(note 203 213 204 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 204 203 205 31 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 208)
        (zero_extend:DI (reg:SI 133 [ ivtmp.1072 ]))) -1 (nil))

(insn 205 204 206 31 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:DI 209)
                (plus:DI (reg:DI 208)
                    (reg:DI 208)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 206 205 207 31 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 211)
        (const_int 1 [0x1])) -1 (nil))

(insn 207 206 208 31 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 210)
        (ior:DI (reg:DI 209)
            (reg:DI 211))) -1 (nil))

(insn 208 207 209 31 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:DI 142 [ D.4491 ])
                (plus:DI (reg:DI 210)
                    (reg/v:DI 138 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 209 208 210 31 arch/arm/vfp/vfpsingle.c:387 (set (reg/v:DI 138 [ rem ])
        (reg:DI 142 [ D.4491 ])) -1 (nil))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 30 31) -> 32
;; Pred edge  30 [100.0%] 
;; Pred edge  31 [100.0%]  (fallthru,dfs_back)
(code_label 210 209 211 32 312 "" [1 uses])

(note 211 210 212 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 214 32 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 133 [ ivtmp.1072 ])
        (plus:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 214 212 215 32 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 138 [ rem ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 215 214 264 32 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 32 -> ( 31 33)

;; Succ edge  31 [21.0%] 
;; Succ edge  33 [79.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [79.0%]  (fallthru)
(note 264 215 216 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 216 264 217 33 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 138 [ rem ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 217 216 265 33 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 222)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 36 34)

;; Succ edge  36 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 265 217 218 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 218 265 219 34 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 138 [ rem ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 219 218 266 34 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 222)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 36 35)

;; Succ edge  36 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 266 219 220 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(jump_insn 220 266 221 35 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (label_ref 222)) -1 (nil))
;; End of basic block 35 -> ( 36)

;; Succ edge  36 [100.0%] 

(barrier 221 220 222)

;; Start of basic block ( 33 34 35) -> 36
;; Pred edge  33 [50.0%] 
;; Pred edge  34 [50.0%] 
;; Pred edge  35 [100.0%] 
(code_label 222 221 267 36 314 "" [3 uses])

(note 267 222 223 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 36 -> ( 37)

;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [100.0%]  (fallthru)
(note 223 267 224 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 37 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 212)
        (const_int 0 [0x0])) -1 (nil))

(insn 225 224 226 37 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 213)
        (subreg:SI (reg/v:DI 138 [ rem ]) 0)) -1 (nil))

(insn 226 225 227 37 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 213)
        (ior:SI (reg:SI 213)
            (subreg:SI (reg/v:DI 138 [ rem ]) 4))) -1 (nil))

(insn 227 226 228 37 arch/arm/vfp/vfpsingle.c:389 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 228 227 268 37 arch/arm/vfp/vfpsingle.c:389 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 39 38)

;; Succ edge  39 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [50.0%]  (fallthru)
(note 268 228 229 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 229 268 230 38 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 212)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 37 38) -> 39
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 230 229 269 39 315 "" [1 uses])

(note 269 230 231 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 231 269 232 39 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 214)
        (plus:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 232 231 233 39 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 215)
        (ior:SI (reg:SI 212)
            (reg:SI 214))) -1 (nil))

(insn 233 232 234 39 arch/arm/vfp/vfpsingle.c:389 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 215)) -1 (nil))
;; End of basic block 39 -> ( 40)

;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 27 29 39) -> 40
;; Pred edge  27 [50.0%] 
;; Pred edge  29 [100.0%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 234 233 235 40 310 "" [2 uses])

(note 235 234 236 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 40 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 145 [ D.4471 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])) -1 (nil))

(insn 237 236 238 40 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 216)
        (ashift:SI (reg:SI 145 [ D.4471 ])
            (const_int 31 [0x1f]))) -1 (nil))

(insn 238 237 239 40 arch/arm/vfp/vfpsingle.c:392 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0x0]))) -1 (nil))

(insn 239 238 240 40 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 218)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 240 239 241 40 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 145 [ D.4471 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 241 240 242 40 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 220)
        (ior:SI (reg:SI 218)
            (reg:SI 219))) -1 (nil))

(insn 242 241 243 40 arch/arm/vfp/vfpsingle.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 220)) -1 (nil))

(insn 243 242 244 40 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 221)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 244 243 245 40 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 0 r0)
        (reg/v:SI 151 [ sd ])) -1 (nil))

(insn 245 244 246 40 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 1 r1)
        (reg:SI 221)) -1 (nil))

(insn 246 245 247 40 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 2 r2)
        (reg/v:SI 154 [ fpscr ])) -1 (nil))

(insn 247 246 248 40 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 248 247 249 40 arch/arm/vfp/vfpsingle.c:394 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 249 248 250 40 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 148 [ D.4453 ])
        (reg:SI 0 r0)) -1 (nil))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 22 40) -> 41
;; Pred edge  22 [100.0%] 
;; Pred edge  40 [100.0%]  (fallthru)
(code_label 250 249 251 41 307 "" [1 uses])

(note 251 250 252 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 252 251 253 41 arch/arm/vfp/vfpsingle.c:395 (set (reg:SI 150 [ <result> ])
        (reg:SI 148 [ D.4453 ])) -1 (nil))

(jump_insn 253 252 254 41 arch/arm/vfp/vfpsingle.c:395 (set (pc)
        (label_ref 255)) -1 (nil))
;; End of basic block 41 -> ( 43)

;; Succ edge  43 [100.0%] 

(barrier 254 253 263)

;; Start of basic block () -> 42
(note 263 254 257 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 257 263 258 42 arch/arm/vfp/vfpsingle.c:395 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 258 257 259 42 arch/arm/vfp/vfpsingle.c:395 (clobber (reg:SI 150 [ <result> ])) -1 (nil))

(jump_insn 259 258 260 42 arch/arm/vfp/vfpsingle.c:395 (set (pc)
        (label_ref 261)) -1 (nil))
;; End of basic block 42 -> ( 44)

;; Succ edge  44 [100.0%] 

(barrier 260 259 255)

;; Start of basic block ( 41) -> 43
;; Pred edge  41 [100.0%] 
(code_label 255 260 270 43 295 "" [1 uses])

(note 270 255 256 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 256 270 261 43 arch/arm/vfp/vfpsingle.c:395 (set (reg/i:SI 0 r0)
        (reg:SI 150 [ <result> ])) -1 (nil))
;; End of basic block 43 -> ( 44)

;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 42 43) -> 44
;; Pred edge  42 [100.0%] 
;; Pred edge  43 [100.0%]  (fallthru)
(code_label 261 256 271 44 316 "" [1 uses])

(note 271 261 262 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 262 271 0 44 arch/arm/vfp/vfpsingle.c:395 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 44 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_single_fcvtd (vfp_single_fcvtd)[0:165]

Partition 0: size 8 align 4
	vsm, offset 0
Partition 1: size 16 align 8
	vdd, offset 0

;; Generating RTL for gimple basic block 2

;; val.98 = (unsigned int) m;

(insn 9 8 0 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 143 [ m ])) -1 (nil))

;; vsm.sign = (u16) (u16) ((val.98 & 2147483648) >> 16);

(insn 10 9 11 arch/arm/vfp/vfp.h:195 (set (reg:SI 145)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfp.h:195 (set (reg:SI 146)
        (lshiftrt:SI (reg:SI 145)
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 0 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 146) 0)) -1 (nil))

;; D.6069 = (s16) (m >> 23) & 255;

(insn 13 12 14 arch/arm/vfp/vfp.h:196 (set (reg:SI 147)
        (ashiftrt:SI (reg/v:SI 143 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:196 (set (reg:SI 148)
        (zero_extend:SI (subreg:HI (reg:SI 147) 0))) -1 (nil))

(insn 15 14 0 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.6069 ])
        (and:SI (reg:SI 148)
            (const_int 255 [0xff]))) -1 (nil))

;; vsm.exponent = D.6069;

(insn 16 15 0 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0)) -1 (nil))

;; significand = (val.98 << 9) >> 2;

(insn 17 16 18 arch/arm/vfp/vfp.h:199 (set (reg:SI 149)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 18 17 0 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6069 != 255 & D.6069 != 0 != 0)

(insn 19 18 20 arch/arm/vfp/vfp.h:200 (set (reg:SI 151)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 255 [0xff]))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:200 (set (reg:SI 152)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfp.h:200 (set (reg:QI 150)
        (subreg:QI (reg:SI 152) 0)) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:200 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:200 (set (reg:QI 153)
        (subreg:QI (reg:SI 155) 0)) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (and:SI (subreg:SI (reg:QI 150) 0)
            (subreg:SI (reg:QI 153) 0))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:200 (set (reg:QI 157)
        (subreg:QI (reg:SI 156) 0)) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (zero_extend:SI (reg:QI 157))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 0 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 1073741824;

(insn 33 32 0 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 34 33 35 321 "" [0 uses])

(note 35 34 0 NOTE_INSN_BASIC_BLOCK)

;; vsm.significand = significand;

(insn 36 35 0 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

;; if (D.6069 == 255)

(insn 37 36 38 arch/arm/vfp/vfp.h:231 (set (reg:SI 159)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 39 38 0 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 41 40 42 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 0 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 44 43 0 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 47 46 48 323 "" [0 uses])

(note 48 47 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 536870912 != 0)

(insn 49 48 50 arch/arm/vfp/vfp.h:234 (set (reg:SI 160)
        (and:SI (reg/v:SI 135 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 50 49 51 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 0 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 53 52 0 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; exceptions = 1;

(insn 54 53 0 arch/arm/vfp/vfpsingle.c:497 (set (reg/v:SI 136 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 57 56 58 325 "" [0 uses])

(note 58 57 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 59 58 0 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 62 61 63 322 "" [0 uses])

(note 63 62 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6069 == 0)

(insn 64 63 65 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6069 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 65 64 0 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tm = 1;

(insn 67 66 0 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 70 69 71 327 "" [0 uses])

(note 71 70 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 72 71 73 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 0 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tm = 5;

(insn 75 74 0 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 78 77 79 328 "" [0 uses])

(note 79 78 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 80 79 0 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 81 80 82 324 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 0;

(insn 83 82 0 arch/arm/vfp/vfpsingle.c:487 (set (reg/v:SI 136 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 84 83 85 326 "" [0 uses])

(note 85 84 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 4 != 0)

(insn 86 85 87 arch/arm/vfp/vfpsingle.c:499 (set (reg:SI 161)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 87 86 88 arch/arm/vfp/vfpsingle.c:499 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 88 87 0 arch/arm/vfp/vfpsingle.c:499 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 17

;; vfp_single_normalise_denormal (&vsm);

(insn 90 89 91 arch/arm/vfp/vfpsingle.c:500 (set (reg:SI 162)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfpsingle.c:500 (set (reg:SI 0 r0)
        (reg:SI 162)) -1 (nil))

(call_insn 92 91 0 arch/arm/vfp/vfpsingle.c:500 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 18

;; 

(code_label 93 92 94 329 "" [0 uses])

(note 94 93 0 NOTE_INSN_BASIC_BLOCK)

;; D.4604 = vsm.sign;

(insn 95 94 0 arch/arm/vfp/vfpsingle.c:502 (set (reg:SI 139 [ D.4604 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16]))) -1 (nil))

;; vdd.sign = D.4604;

(insn 96 95 0 arch/arm/vfp/vfpsingle.c:502 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vdd.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.4604 ]) 0)) -1 (nil))

;; D.4607 = (long long unsigned int) vsm.significand << 32;

(insn 97 96 98 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 164)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfpsingle.c:503 (set (reg:DI 163)
        (zero_extend:DI (reg:SI 164))) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfpsingle.c:503 (set (subreg:SI (reg:DI 138 [ D.4607 ]) 4)
        (ashift:SI (subreg:SI (reg:DI 163) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 100 99 0 arch/arm/vfp/vfpsingle.c:503 (set (subreg:SI (reg:DI 138 [ D.4607 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; vdd.significand = D.4607;

(insn 101 100 0 arch/arm/vfp/vfpsingle.c:503 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S8 A64])
        (reg:DI 138 [ D.4607 ])) -1 (nil))

;; if (tm & 24 != 0)

(insn 102 101 103 arch/arm/vfp/vfpsingle.c:508 (set (reg:SI 165)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 103 102 104 arch/arm/vfp/vfpsingle.c:508 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 0 arch/arm/vfp/vfpsingle.c:508 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; vdd.exponent = 2047;

(insn 106 105 107 arch/arm/vfp/vfpsingle.c:509 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfpsingle.c:509 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 108 107 0 arch/arm/vfp/vfpsingle.c:509 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 166)) -1 (nil))

;; if (tm == 16)

(insn 109 108 110 arch/arm/vfp/vfpsingle.c:510 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 110 109 0 arch/arm/vfp/vfpsingle.c:510 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 20

;; vdd.significand = [bit_ior_expr] D.4607 | 2305843009213693952;

(insn 112 111 113 arch/arm/vfp/vfpsingle.c:511 (set (reg:DI 168)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 113 112 114 arch/arm/vfp/vfpsingle.c:511 (set (reg:DI 169)
        (ior:DI (reg:DI 138 [ D.4607 ])
            (reg:DI 168))) -1 (nil))

(insn 114 113 0 arch/arm/vfp/vfpsingle.c:511 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S8 A64])
        (reg:DI 169)) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 117 116 118 330 "" [0 uses])

(note 118 117 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 2 != 0)

(insn 119 118 120 arch/arm/vfp/vfpsingle.c:513 (set (reg:SI 170)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 120 119 121 arch/arm/vfp/vfpsingle.c:513 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 121 120 0 arch/arm/vfp/vfpsingle.c:513 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; vdd.exponent = 0;

(insn 123 122 124 arch/arm/vfp/vfpsingle.c:514 (set (reg:SI 172)
        (const_int 0 [0x0])) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpsingle.c:514 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 125 124 0 arch/arm/vfp/vfpsingle.c:514 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 171)) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 128 127 129 332 "" [0 uses])

(note 129 128 0 NOTE_INSN_BASIC_BLOCK)

;; vdd.exponent = (s16) (s16) ((short unsigned int) vsm.exponent + 896);

(insn 130 129 131 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 174)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpsingle.c:516 (set (reg:HI 173)
        (subreg:HI (reg:SI 174) 0)) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 175)
        (plus:SI (subreg:SI (reg:HI 173) 0)
            (const_int 896 [0x380]))) -1 (nil))

(insn 133 132 0 arch/arm/vfp/vfpsingle.c:516 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 134 133 135 333 "" [0 uses])

(note 135 134 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_double_normaliseround (dd, &vdd, fpscr, exceptions, &"fcvtd"[0]);

(insn 136 135 137 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 137 136 138 arch/arm/vfp/vfpsingle.c:518 (set (reg/f:SI 177)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)) -1 (nil))

(insn 138 137 139 arch/arm/vfp/vfpsingle.c:518 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 177)) -1 (nil))

(insn 139 138 140 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ dd ])) -1 (nil))

(insn 140 139 141 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 1 r1)
        (reg:SI 176)) -1 (nil))

(insn 141 140 142 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ fpscr ])) -1 (nil))

(insn 142 141 143 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(call_insn 143 142 144 arch/arm/vfp/vfpsingle.c:518 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 144 143 0 arch/arm/vfp/vfpsingle.c:518 (set (reg/v:SI 136 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 147 146 148 331 "" [0 uses])

(note 148 147 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_double (((vdd.significand >> 10) + 9218868437227405312) + ((long long unsigned int) D.4604 << 48), (unsigned int) dd);

(insn 150 148 151 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 182)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 181)
        (ashift:SI (reg:SI 182)
            (const_int 22 [0x16]))) -1 (nil))

(insn 152 151 153 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 183)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S4 A64])) -1 (nil))

(insn 153 152 154 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 0)
        (lshiftrt:SI (reg:SI 183)
            (const_int 10 [0xa]))) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 0)
        (ior:SI (reg:SI 181)
            (subreg:SI (reg:DI 180) 0))) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 184)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 4)
        (lshiftrt:SI (reg:SI 184)
            (const_int 10 [0xa]))) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 186)
        (const_int 9218868437227405312 [0x7ff0000000000000])) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:DI 185)
                (plus:DI (reg:DI 180)
                    (reg:DI 186)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfpsingle.c:521 (clobber (reg:DI 187)) -1 (nil))

(insn 160 159 161 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 188)
        (reg:SI 139 [ D.4604 ])) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 187)
        (zero_extend:DI (reg:SI 188))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 190) 4)
        (ashift:SI (subreg:SI (reg:DI 187) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 190) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:DI 191)
                (plus:DI (reg:DI 185)
                    (reg:DI 190)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 0 r0)
        (reg:DI 191)) -1 (nil))

(insn 166 165 167 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ dd ])) -1 (nil))

(call_insn 167 166 0 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 26

;; 

(code_label 168 167 169 334 "" [0 uses])

(note 169 168 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 170 169 171 arch/arm/vfp/vfpsingle.c:523 (set (reg:SI 140 [ <result> ])
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(jump_insn 171 170 172 arch/arm/vfp/vfpsingle.c:523 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 172 171 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 141 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 142 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 143 [ m ])
        (reg:SI 2 r2 [ m ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 144 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ val.98 ])
        (reg/v:SI 143 [ m ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 145)
        (and:SI (reg:SI 133 [ val.98 ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfp.h:195 (set (reg:SI 146)
        (lshiftrt:SI (reg:SI 145)
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 146) 0)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 147)
        (ashiftrt:SI (reg/v:SI 143 [ m ])
            (const_int 23 [0x17]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 148)
        (zero_extend:SI (subreg:HI (reg:SI 147) 0))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.6069 ])
        (and:SI (reg:SI 148)
            (const_int 255 [0xff]))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:199 (set (reg:SI 149)
        (ashift:SI (reg:SI 133 [ val.98 ])
            (const_int 9 [0x9]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 2 [0x2]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 151)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 255 [0xff]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 152)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 150)
        (subreg:QI (reg:SI 152) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 153)
        (subreg:QI (reg:SI 155) 0)) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (and:SI (subreg:SI (reg:QI 150) 0)
            (subreg:SI (reg:QI 153) 0))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:200 (set (reg:QI 157)
        (subreg:QI (reg:SI 156) 0)) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (zero_extend:SI (reg:QI 157))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 32 3 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 4 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 34 33 35 5 321 "" [1 uses])

(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) -1 (nil))

(insn 37 36 38 5 arch/arm/vfp/vfp.h:231 (set (reg:SI 159)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) -1 (nil))

(insn 38 37 39 5 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (const_int 255 [0xff]))) -1 (nil))

(jump_insn 39 38 40 5 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 6 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 43 6 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 7 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 45 44 46 7 arch/arm/vfp/vfp.h:233 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 46 45 47)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 47 46 48 8 323 "" [1 uses])

(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 8 arch/arm/vfp/vfp.h:234 (set (reg:SI 160)
        (and:SI (reg/v:SI 135 [ significand ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 50 49 51 8 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 52 8 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(insn 54 53 55 9 arch/arm/vfp/vfpsingle.c:497 (set (reg/v:SI 136 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 55 54 56 9 arch/arm/vfp/vfpsingle.c:497 (set (pc)
        (label_ref 84)) -1 (nil))
;; End of basic block 9 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 56 55 57)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 57 56 58 10 325 "" [1 uses])

(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 10 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 60 59 61 10 arch/arm/vfp/vfp.h:235 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 61 60 62)

;; Start of basic block ( 5) -> 11
;; Pred edge  5 [72.0%] 
(code_label 62 61 63 11 322 "" [1 uses])

(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 11 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6069 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 65 64 66 11 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 66 65 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 12 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 68 67 69 12 arch/arm/vfp/vfp.h:230 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 69 68 70)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 70 69 71 13 327 "" [1 uses])

(note 71 70 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 13 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 73 72 74 13 arch/arm/vfp/vfp.h:239 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 74 73 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 14 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 76 75 77 14 arch/arm/vfp/vfp.h:242 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 77 76 78)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 78 77 79 15 328 "" [1 uses])

(note 79 78 80 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 15 arch/arm/vfp/vfp.h:240 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 14 12 15) -> 16
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 81 80 82 16 324 "" [4 uses])

(note 82 81 83 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 16 arch/arm/vfp/vfpsingle.c:487 (set (reg/v:SI 136 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 9) -> 17
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 84 83 85 17 326 "" [1 uses])

(note 85 84 86 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 17 arch/arm/vfp/vfpsingle.c:499 (set (reg:SI 161)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 87 86 88 17 arch/arm/vfp/vfpsingle.c:499 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 88 87 89 17 arch/arm/vfp/vfpsingle.c:499 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [29.0%]  (fallthru)
(note 89 88 90 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 18 arch/arm/vfp/vfpsingle.c:500 (set (reg:SI 162)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 91 90 92 18 arch/arm/vfp/vfpsingle.c:500 (set (reg:SI 0 r0)
        (reg:SI 162)) -1 (nil))

(call_insn 92 91 93 18 arch/arm/vfp/vfpsingle.c:500 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [71.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 93 92 94 19 329 "" [1 uses])

(note 94 93 95 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 19 arch/arm/vfp/vfpsingle.c:502 (set (reg:SI 139 [ D.4604 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16]))) -1 (nil))

(insn 96 95 97 19 arch/arm/vfp/vfpsingle.c:502 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vdd.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.4604 ]) 0)) -1 (nil))

(insn 97 96 98 19 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 164)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) -1 (nil))

(insn 98 97 99 19 arch/arm/vfp/vfpsingle.c:503 (set (reg:DI 163)
        (zero_extend:DI (reg:SI 164))) -1 (nil))

(insn 99 98 100 19 arch/arm/vfp/vfpsingle.c:503 (set (subreg:SI (reg:DI 138 [ D.4607 ]) 4)
        (ashift:SI (subreg:SI (reg:DI 163) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 100 99 101 19 arch/arm/vfp/vfpsingle.c:503 (set (subreg:SI (reg:DI 138 [ D.4607 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 101 100 102 19 arch/arm/vfp/vfpsingle.c:503 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S8 A64])
        (reg:DI 138 [ D.4607 ])) -1 (nil))

(insn 102 101 103 19 arch/arm/vfp/vfpsingle.c:508 (set (reg:SI 165)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 103 102 104 19 arch/arm/vfp/vfpsingle.c:508 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 104 103 105 19 arch/arm/vfp/vfpsingle.c:508 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 117)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 22)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  22 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 105 104 106 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 20 arch/arm/vfp/vfpsingle.c:509 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 107 106 108 20 arch/arm/vfp/vfpsingle.c:509 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 108 107 109 20 arch/arm/vfp/vfpsingle.c:509 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 166)) -1 (nil))

(insn 109 108 110 20 arch/arm/vfp/vfpsingle.c:510 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 110 109 111 20 arch/arm/vfp/vfpsingle.c:510 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 20 -> ( 21 26)

;; Succ edge  21 [28.0%]  (fallthru)
;; Succ edge  26 [72.0%] 

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [28.0%]  (fallthru)
(note 111 110 112 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 21 arch/arm/vfp/vfpsingle.c:511 (set (reg:DI 168)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 113 112 114 21 arch/arm/vfp/vfpsingle.c:511 (set (reg:DI 169)
        (ior:DI (reg:DI 138 [ D.4607 ])
            (reg:DI 168))) -1 (nil))

(insn 114 113 115 21 arch/arm/vfp/vfpsingle.c:511 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S8 A64])
        (reg:DI 169)) -1 (nil))

(jump_insn 115 114 116 21 arch/arm/vfp/vfpsingle.c:511 (set (pc)
        (label_ref 147)) -1 (nil))
;; End of basic block 21 -> ( 26)

;; Succ edge  26 [100.0%] 

(barrier 116 115 117)

;; Start of basic block ( 19) -> 22
;; Pred edge  19 [50.0%] 
(code_label 117 116 118 22 330 "" [1 uses])

(note 118 117 119 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 22 arch/arm/vfp/vfpsingle.c:513 (set (reg:SI 170)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 120 119 121 22 arch/arm/vfp/vfpsingle.c:513 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 121 120 122 22 arch/arm/vfp/vfpsingle.c:513 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 122 121 123 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 23 arch/arm/vfp/vfpsingle.c:514 (set (reg:SI 172)
        (const_int 0 [0x0])) -1 (nil))

(insn 124 123 125 23 arch/arm/vfp/vfpsingle.c:514 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 125 124 126 23 arch/arm/vfp/vfpsingle.c:514 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 171)) -1 (nil))

(jump_insn 126 125 127 23 arch/arm/vfp/vfpsingle.c:514 (set (pc)
        (label_ref 134)) -1 (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 127 126 128)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [50.0%] 
(code_label 128 127 129 24 332 "" [1 uses])

(note 129 128 130 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 24 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 174)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) -1 (nil))

(insn 131 130 132 24 arch/arm/vfp/vfpsingle.c:516 (set (reg:HI 173)
        (subreg:HI (reg:SI 174) 0)) -1 (nil))

(insn 132 131 133 24 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 175)
        (plus:SI (subreg:SI (reg:HI 173) 0)
            (const_int 896 [0x380]))) -1 (nil))

(insn 133 132 134 24 arch/arm/vfp/vfpsingle.c:516 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) -1 (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 24) -> 25
;; Pred edge  23 [100.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 134 133 135 25 333 "" [1 uses])

(note 135 134 136 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 25 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 176)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 137 136 138 25 arch/arm/vfp/vfpsingle.c:518 (set (reg/f:SI 177)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)) -1 (nil))

(insn 138 137 139 25 arch/arm/vfp/vfpsingle.c:518 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 177)) -1 (nil))

(insn 139 138 140 25 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ dd ])) -1 (nil))

(insn 140 139 141 25 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 1 r1)
        (reg:SI 176)) -1 (nil))

(insn 141 140 142 25 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ fpscr ])) -1 (nil))

(insn 142 141 143 25 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(call_insn 143 142 144 25 arch/arm/vfp/vfpsingle.c:518 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 144 143 145 25 arch/arm/vfp/vfpsingle.c:518 (set (reg/v:SI 136 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(jump_insn 145 144 146 25 arch/arm/vfp/vfpsingle.c:518 (set (pc)
        (label_ref 168)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 146 145 147)

;; Start of basic block ( 20 21) -> 26
;; Pred edge  20 [72.0%] 
;; Pred edge  21 [100.0%] 
(code_label 147 146 148 26 331 "" [2 uses])

(note 148 147 150 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 150 148 151 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 182)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 151 150 152 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 181)
        (ashift:SI (reg:SI 182)
            (const_int 22 [0x16]))) -1 (nil))

(insn 152 151 153 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 183)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S4 A64])) -1 (nil))

(insn 153 152 154 26 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 0)
        (lshiftrt:SI (reg:SI 183)
            (const_int 10 [0xa]))) -1 (nil))

(insn 154 153 155 26 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 0)
        (ior:SI (reg:SI 181)
            (subreg:SI (reg:DI 180) 0))) -1 (nil))

(insn 155 154 156 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 184)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 156 155 157 26 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 4)
        (lshiftrt:SI (reg:SI 184)
            (const_int 10 [0xa]))) -1 (nil))

(insn 157 156 158 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 186)
        (const_int 9218868437227405312 [0x7ff0000000000000])) -1 (nil))

(insn 158 157 159 26 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:DI 185)
                (plus:DI (reg:DI 180)
                    (reg:DI 186)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 159 158 160 26 arch/arm/vfp/vfpsingle.c:521 (clobber (reg:DI 187)) -1 (nil))

(insn 160 159 161 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 188)
        (reg:SI 139 [ D.4604 ])) -1 (nil))

(insn 161 160 162 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 187)
        (zero_extend:DI (reg:SI 188))) -1 (nil))

(insn 162 161 163 26 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 190) 4)
        (ashift:SI (subreg:SI (reg:DI 187) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 163 162 164 26 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 190) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 164 163 165 26 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:DI 191)
                (plus:DI (reg:DI 185)
                    (reg:DI 190)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 0 r0)
        (reg:DI 191)) -1 (nil))

(insn 166 165 167 26 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ dd ])) -1 (nil))

(call_insn 167 166 168 26 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 168 167 169 27 334 "" [1 uses])

(note 169 168 170 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 27 arch/arm/vfp/vfpsingle.c:523 (set (reg:SI 140 [ <result> ])
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(jump_insn 171 170 172 27 arch/arm/vfp/vfpsingle.c:523 (set (pc)
        (label_ref 173)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 172 171 181)

;; Start of basic block () -> 28
(note 181 172 175 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 175 181 176 28 arch/arm/vfp/vfpsingle.c:523 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 176 175 177 28 arch/arm/vfp/vfpsingle.c:523 (clobber (reg:SI 140 [ <result> ])) -1 (nil))

(jump_insn 177 176 178 28 arch/arm/vfp/vfpsingle.c:523 (set (pc)
        (label_ref 179)) -1 (nil))
;; End of basic block 28 -> ( 30)

;; Succ edge  30 [100.0%] 

(barrier 178 177 173)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [100.0%] 
(code_label 173 178 182 29 320 "" [1 uses])

(note 182 173 174 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 174 182 179 29 arch/arm/vfp/vfpsingle.c:523 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ <result> ])) -1 (nil))
;; End of basic block 29 -> ( 30)

;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 179 174 183 30 335 "" [1 uses])

(note 183 179 180 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 180 183 0 30 arch/arm/vfp/vfpsingle.c:523 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 30 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

