

================================================================
== Vivado HLS Report for 'polyveck_reduce'
================================================================
* Date:           Tue Apr  4 22:25:40 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 14.074 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057| 20.570 ms | 20.570 ms |  2057|  2057|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2056|     2056|       514|          -|          -|     4|    no    |
        | + Loop 1.1  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     108|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|      41|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|      41|     168|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |crypto_sign_mac_mibs_U70  |crypto_sign_mac_mibs  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln33_fu_111_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln36_fu_121_p2   |     +    |      0|  0|  39|          32|          23|
    |i_17_fu_101_p2       |     +    |      0|  0|  16|           9|           1|
    |i_fu_77_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln187_fu_71_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln32_fu_95_p2   |   icmp   |      0|  0|  13|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 108|          68|          51|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |i_0_i_reg_60           |   9|          2|    9|         18|
    |i_0_reg_49             |   9|          2|    3|          6|
    |v_vec_coeffs_address0  |  15|          3|   10|         30|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  60|         12|   23|         59|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |i_0_i_reg_60               |   9|   0|    9|          0|
    |i_0_reg_49                 |   3|   0|    3|          0|
    |i_17_reg_166               |   9|   0|    9|          0|
    |i_reg_153                  |   3|   0|    3|          0|
    |v_vec_coeffs_addr_reg_171  |  10|   0|   10|          0|
    |zext_ln28_reg_158          |   3|   0|   12|          9|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  41|   0|   50|          9|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_we0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_d0        | out |   32|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |   v_vec_coeffs  |     array    |
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "br label %poly_reduce.exit" [polyvec.c:187]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %poly_reduce.exit.loopexit ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.00ns)   --->   "%icmp_ln187 = icmp eq i3 %i_0, -4" [polyvec.c:187]   --->   Operation 7 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [polyvec.c:187]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %4, label %1" [polyvec.c:187]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 0)" [poly.c:33->polyvec.c:188]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %tmp to i12" [poly.c:28->polyvec.c:188]   --->   Operation 12 'zext' 'zext_ln28' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.35ns)   --->   "br label %2" [poly.c:32->polyvec.c:188]   --->   Operation 13 'br' <Predicate = (!icmp_ln187)> <Delay = 1.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:189]   --->   Operation 14 'ret' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %1 ], [ %i_17, %3 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.34ns)   --->   "%icmp_ln32 = icmp eq i9 %i_0_i, -256" [poly.c:32->polyvec.c:188]   --->   Operation 16 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 17 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.73ns)   --->   "%i_17 = add i9 %i_0_i, 1" [poly.c:32->polyvec.c:188]   --->   Operation 18 'add' 'i_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %poly_reduce.exit.loopexit, label %3" [poly.c:32->polyvec.c:188]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %i_0_i to i12" [poly.c:33->polyvec.c:188]   --->   Operation 20 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.76ns)   --->   "%add_ln33 = add i12 %zext_ln28, %zext_ln33" [poly.c:33->polyvec.c:188]   --->   Operation 21 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i12 %add_ln33 to i64" [poly.c:33->polyvec.c:188]   --->   Operation 22 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln33_1" [poly.c:33->polyvec.c:188]   --->   Operation 23 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:33->polyvec.c:188]   --->   Operation 24 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln32)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %poly_reduce.exit"   --->   Operation 25 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.0>
ST_4 : Operation 26 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:33->polyvec.c:188]   --->   Operation 26 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "%add_ln36 = add nsw i32 %v_vec_coeffs_load, 4194304" [reduce.c:36->poly.c:33->polyvec.c:188]   --->   Operation 27 'add' 'add_ln36' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %add_ln36, i32 23, i32 31)" [reduce.c:36->poly.c:33->polyvec.c:188]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%t = sext i9 %trunc_ln to i32" [reduce.c:36->poly.c:33->polyvec.c:188]   --->   Operation 29 'sext' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.82ns) (grouped into DSP with root node t_4)   --->   "%mul_ln37 = mul i32 %t, -8380417" [reduce.c:37->poly.c:33->polyvec.c:188]   --->   Operation 30 'mul' 'mul_ln37' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (3.53ns) (root node of the DSP)   --->   "%t_4 = add i32 %mul_ln37, %v_vec_coeffs_load" [reduce.c:37->poly.c:33->polyvec.c:188]   --->   Operation 31 'add' 't_4' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (2.77ns)   --->   "store i32 %t_4, i32* %v_vec_coeffs_addr, align 4" [poly.c:33->polyvec.c:188]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %2" [poly.c:32->polyvec.c:188]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln187          (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln187        (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln187          (br               ) [ 00000]
tmp               (bitconcatenate   ) [ 00000]
zext_ln28         (zext             ) [ 00011]
br_ln32           (br               ) [ 00111]
ret_ln189         (ret              ) [ 00000]
i_0_i             (phi              ) [ 00010]
icmp_ln32         (icmp             ) [ 00111]
empty_35          (speclooptripcount) [ 00000]
i_17              (add              ) [ 00111]
br_ln32           (br               ) [ 00000]
zext_ln33         (zext             ) [ 00000]
add_ln33          (add              ) [ 00000]
zext_ln33_1       (zext             ) [ 00000]
v_vec_coeffs_addr (getelementptr    ) [ 00001]
br_ln0            (br               ) [ 01111]
v_vec_coeffs_load (load             ) [ 00000]
add_ln36          (add              ) [ 00000]
trunc_ln          (partselect       ) [ 00000]
t                 (sext             ) [ 00000]
mul_ln37          (mul              ) [ 00000]
t_4               (add              ) [ 00000]
store_ln33        (store            ) [ 00000]
br_ln32           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="v_vec_coeffs_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="12" slack="0"/>
<pin id="40" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="10" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v_vec_coeffs_load/3 store_ln33/4 "/>
</bind>
</comp>

<comp id="49" class="1005" name="i_0_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="3" slack="1"/>
<pin id="51" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="i_0_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="3" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="60" class="1005" name="i_0_i_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="1"/>
<pin id="62" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_0_i_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln187_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="3" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="3" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln28_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln32_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="9" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_17_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln33_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln33_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="1"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln33_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln36_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="24" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="t_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="141" class="1007" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37/4 t_4/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="158" class="1005" name="zext_ln28_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="1"/>
<pin id="160" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_17_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="171" class="1005" name="v_vec_coeffs_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="53" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="53" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="53" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="64" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="64" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="64" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="111" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="125"><net_src comp="43" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="121" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="140"><net_src comp="127" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="43" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="43" pin=1"/></net>

<net id="156"><net_src comp="77" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="161"><net_src comp="91" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="169"><net_src comp="101" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="174"><net_src comp="36" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_vec_coeffs | {4 }
 - Input state : 
	Port: polyveck_reduce : v_vec_coeffs | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln187 : 1
		i : 1
		br_ln187 : 2
		tmp : 1
		zext_ln28 : 2
	State 3
		icmp_ln32 : 1
		i_17 : 1
		br_ln32 : 2
		zext_ln33 : 1
		add_ln33 : 2
		zext_ln33_1 : 3
		v_vec_coeffs_addr : 4
		v_vec_coeffs_load : 5
	State 4
		add_ln36 : 1
		trunc_ln : 2
		t : 3
		mul_ln37 : 4
		t_4 : 5
		store_ln33 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |       i_fu_77      |    0    |    0    |    12   |
|    add   |     i_17_fu_101    |    0    |    0    |    16   |
|          |   add_ln33_fu_111  |    0    |    0    |    18   |
|          |   add_ln36_fu_121  |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln187_fu_71  |    0    |    0    |    9    |
|          |   icmp_ln32_fu_95  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_141     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_83     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   zext_ln28_fu_91  |    0    |    0    |    0    |
|   zext   |  zext_ln33_fu_107  |    0    |    0    |    0    |
|          | zext_ln33_1_fu_116 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_127  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |      t_fu_137      |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   107   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_0_i_reg_60      |    9   |
|        i_0_reg_49       |    3   |
|       i_17_reg_166      |    9   |
|        i_reg_153        |    3   |
|v_vec_coeffs_addr_reg_171|   10   |
|    zext_ln28_reg_158    |   12   |
+-------------------------+--------+
|          Total          |   46   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   107  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   46   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   46   |   116  |
+-----------+--------+--------+--------+--------+
