-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (12 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (12 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_80_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_86_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_27_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_27_fu_104_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_28_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_28_fu_122_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_29_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_29_fu_140_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_30_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_30_fu_158_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_31_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_31_fu_176_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_32_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_32_fu_194_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_33_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_33_fu_212_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_fu_90_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_27_fu_108_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_28_fu_126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_29_fu_144_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_30_fu_162_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_31_fu_180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_32_fu_198_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln45_33_fu_216_p3 : STD_LOGIC_VECTOR (7 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_90_p3;
    ap_return_1 <= select_ln45_27_fu_108_p3;
    ap_return_2 <= select_ln45_28_fu_126_p3;
    ap_return_3 <= select_ln45_29_fu_144_p3;
    ap_return_4 <= select_ln45_30_fu_162_p3;
    ap_return_5 <= select_ln45_31_fu_180_p3;
    ap_return_6 <= select_ln45_32_fu_198_p3;
    ap_return_7 <= select_ln45_33_fu_216_p3;
    icmp_ln45_27_fu_98_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_28_fu_116_p2 <= "1" when (signed(data_4_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_29_fu_134_p2 <= "1" when (signed(data_8_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_30_fu_152_p2 <= "1" when (signed(data_12_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_31_fu_170_p2 <= "1" when (signed(data_21_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_32_fu_188_p2 <= "1" when (signed(data_24_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_33_fu_206_p2 <= "1" when (signed(data_30_val) > signed(ap_const_lv13_0)) else "0";
    icmp_ln45_fu_80_p2 <= "1" when (signed(data_0_val) > signed(ap_const_lv13_0)) else "0";
    select_ln45_27_fu_108_p3 <= 
        trunc_ln46_27_fu_104_p1 when (icmp_ln45_27_fu_98_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln45_28_fu_126_p3 <= 
        trunc_ln46_28_fu_122_p1 when (icmp_ln45_28_fu_116_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln45_29_fu_144_p3 <= 
        trunc_ln46_29_fu_140_p1 when (icmp_ln45_29_fu_134_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln45_30_fu_162_p3 <= 
        trunc_ln46_30_fu_158_p1 when (icmp_ln45_30_fu_152_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln45_31_fu_180_p3 <= 
        trunc_ln46_31_fu_176_p1 when (icmp_ln45_31_fu_170_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln45_32_fu_198_p3 <= 
        trunc_ln46_32_fu_194_p1 when (icmp_ln45_32_fu_188_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln45_33_fu_216_p3 <= 
        trunc_ln46_33_fu_212_p1 when (icmp_ln45_33_fu_206_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln45_fu_90_p3 <= 
        trunc_ln46_fu_86_p1 when (icmp_ln45_fu_80_p2(0) = '1') else 
        ap_const_lv8_0;
    trunc_ln46_27_fu_104_p1 <= data_2_val(8 - 1 downto 0);
    trunc_ln46_28_fu_122_p1 <= data_4_val(8 - 1 downto 0);
    trunc_ln46_29_fu_140_p1 <= data_8_val(8 - 1 downto 0);
    trunc_ln46_30_fu_158_p1 <= data_12_val(8 - 1 downto 0);
    trunc_ln46_31_fu_176_p1 <= data_21_val(8 - 1 downto 0);
    trunc_ln46_32_fu_194_p1 <= data_24_val(8 - 1 downto 0);
    trunc_ln46_33_fu_212_p1 <= data_30_val(8 - 1 downto 0);
    trunc_ln46_fu_86_p1 <= data_0_val(8 - 1 downto 0);
end behav;
