## Generated SDC file "skx_bbs.sdc"

## Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, the Altera Quartus Prime License Agreement,
## the Altera MegaCore Function License Agreement, or other 
## applicable license agreement, including, without limitation, 
## that your use is for the sole purpose of programming logic 
## devices manufactured by Altera and sold by Altera or its 
## authorized distributors.  Please refer to the applicable 
## agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus Prime"
## VERSION "Version 16.0.2 Build 222 07/20/2016 Patches 2.06 SJ Pro Edition"

## DATE    "Fri Dec 16 11:33:47 2016"

##
## DEVICE  "10AX115U3F45E2SG"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {hssi_pll_r_outclk0} -period 6.400 -waveform { 0.000 3.200 } [get_nets {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0}]
create_clock -name {hssi_pll_r_outclk1} -period 3.200 -waveform { 0.000 1.600 } [get_nets {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk1}]
create_clock -name {hssi_pll_t_outclk0} -period 6.400 -waveform { 0.000 3.200 } [get_nets {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0}]
create_clock -name {hssi_pll_t_outclk1} -period 3.200 -waveform { 0.000 1.600 } [get_nets {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk1}]
create_clock -name {SYS_RefClk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {SYS_RefClk}]
create_clock -name {HSSI_RefClk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {HSSI_RefClk}]
create_clock -name {ETH_RefClk} -period 3.103 -waveform { 0.000 1.600 } [get_ports {ETH_RefClk}]
create_clock -name {CLKUSR} -period 10.000 -waveform { 0.000 5.000 } [get_ports {CLKUSR_inp}]
create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {ps16clk} -period 1.650 -waveform { 0.000 0.825 } [get_nets {*vl_qph_user_clk_clkpsc}]
create_clock -name {SMB_Clk} -period 10000.000 -waveform { 0.000 5000.000 } [get_ports {SMB_Clk}]
create_clock -name {altera_reserved_shc_clock0} -period 10.000 -waveform { 0.000 5.000 } [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports[0].inst_remote_green_stp|inst_stp_ep|inst_SLD_HUB_cont_sys|sld_hub_controller_system_without_sldep_0|hub_controller|core|tck_gen|tck_generation.use_global_clock.use_altclkctrl.arria10.the_altclkctrl|altera_streaming_sld_hub_controller_arria10_altclkctrl_altclkctrl_component|sd1|outclk}]


#**************************************************************
# User clocks
#**************************************************************

# Get the user clock frequencies from the AFU's JSON file, if available.
set uclk_freqs [get_afu_json_user_clock_frequencies]
set uclk_freq_low [lindex $uclk_freqs 0]
set uclk_freq_high [lindex $uclk_freqs 1]

if {$uclk_freq_low > 0 || $uclk_freq_high > 0} {
    # Were both clocks specified?  If not, complete the settings.
    if {$uclk_freq_low == 0} {set uclk_freq_low [expr {$uclk_freq_high / 2}]}
    if {$uclk_freq_high == 0} {set uclk_freq_high [expr {$uclk_freq_low * 2}]}

    if {! [info exists uclk_freq_printed_msg]} {
        puts "User clock high: $uclk_freq_high"
        puts "User clock low: $uclk_freq_low"
        set uclk_freq_printed_msg 1
    }

    # Validate.  Low is supposed to be 1/2 the frequency of high and the two are
    # aligned.  We avoid false negatives caused by floating point rounding here.
    if {[expr {abs($uclk_freq_high / $uclk_freq_low - 2.0)}] > 0.01} {
        error "User clock low ($uclk_freq_low) is supposed to be half the frequency of user clock high ($uclk_freq_high)!"
    }

    # Clamp the high frequency clock at 600 MHz.
    if {$uclk_freq_high > 600} {
        set uclk_freq_high 600
    }

    create_generated_clock -name {uClk_usrDiv2} -source [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by $uclk_freq_low -divide_by 100 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0]}] 
    create_generated_clock -name {uClk_usr} -source [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by $uclk_freq_high -divide_by 100 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1]}] 
} else {
    # Default
    create_generated_clock -name {uClk_usrDiv2} -source [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by 25 -divide_by 16 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0]}] 
    create_generated_clock -name {uClk_usr} -source [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by 25 -divide_by 8 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1]}] 
}


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_r|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|core_clk_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pld_clk}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {pClkDiv4} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[2]}] 
create_generated_clock -name {pClkDiv2} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 2 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[3]}] 
create_generated_clock -name {pClk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[0]}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_refclk_select_inst|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|fpll_inst|outclk[1]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk2~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pClkDiv4} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin} -source [get_pins {inst_fiu_top|inst_hssi_eth|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk} -source [get_pins {SYS_RefClk~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|core_clk_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pld_clk}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_xn_up_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 25 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 40 -master_clock {SYS_RefClk} -invert [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[7]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[7]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[7]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[7]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[3]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[3]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[3]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|native_phy|altera_upiphy_native_phy|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 25 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 40 -master_clock {SYS_RefClk} -invert [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {SYS_RefClk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]} -source [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|atx_pll|altera_upiphy_bonded_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 3 -master_clock {SYS_RefClk} -invert [get_pins {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|phy|atx_pll|altera_upiphy_bonded_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} -source [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 16 -master_clock {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk} [get_pins {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}] 
create_generated_clock -name {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} -source [get_pins {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 16 -master_clock {ETH_RefClk} -invert [get_pins {inst_fiu_top|inst_hssi_eth|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[5]}] 
create_generated_clock -name {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} -source [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 16 -master_clock {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk} [get_pins {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}] 
create_generated_clock -name {pmbus_clk} -source [get_nets {*kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|*|outclk2}] -divide_by 8 -master_clock {pClkDiv4} [get_nets {*inst_ptmgr_skx_top*ffs_ck100_vl3_ck100_cnt[2]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}] -rise_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}] -fall_to [get_clocks {pClkDiv4}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usr}] -rise_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usr}] -fall_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usr}] -rise_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usr}] -fall_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usrDiv2}] -rise_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usrDiv2}] -fall_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usrDiv2}] -rise_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usrDiv2}] -fall_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_intccru_inst|core_pll|xcvr_fpll_a10_0|outclk3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {CLKUSR}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {CLKUSR}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.140  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {CLKUSR}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {CLKUSR}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {pClkDiv4}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_outclk0}] -hold 0.028  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ps16clk}] -rise_to [get_clocks {pClkDiv4}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {ps16clk}] -fall_to [get_clocks {pClkDiv4}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {ps16clk}] -rise_to [get_clocks {pClkDiv4}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {ps16clk}] -fall_to [get_clocks {pClkDiv4}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {CLKUSR}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {CLKUSR}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[15]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[14]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[13]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[12]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[11]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[10]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {CLKUSR}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {CLKUSR}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {CLKUSR}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {pClkDiv2}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {pClkDiv2}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {CLKUSR}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {CLKUSR}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {SYS_RefClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {SYS_RefClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {pClkDiv2}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {pClkDiv2}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {CLKUSR}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {CLKUSR}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {SYS_RefClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {SYS_RefClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {pClkDiv4}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk1}] -rise_to [get_clocks {hssi_pll_t_outclk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk1}] -fall_to [get_clocks {hssi_pll_t_outclk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk1}] -rise_to [get_clocks {hssi_pll_t_outclk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk1}] -fall_to [get_clocks {hssi_pll_t_outclk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {hssi_pll_t_outclk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {hssi_pll_t_outclk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.018  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.045  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {hssi_pll_t_outclk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {hssi_pll_t_outclk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk1}] -rise_to [get_clocks {hssi_pll_r_outclk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk1}] -fall_to [get_clocks {hssi_pll_r_outclk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk1}] -rise_to [get_clocks {hssi_pll_r_outclk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk1}] -fall_to [get_clocks {hssi_pll_r_outclk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {hssi_pll_r_outclk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {hssi_pll_r_outclk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -rise_to [get_clocks {hssi_pll_r_outclk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_outclk0}] -fall_to [get_clocks {hssi_pll_r_outclk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pmbus_clk}] -rise_to [get_clocks {pmbus_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pmbus_clk}] -fall_to [get_clocks {pmbus_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pmbus_clk}] -rise_to [get_clocks {pmbus_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pmbus_clk}] -fall_to [get_clocks {pmbus_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.070  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[20]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[18]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[16]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -setup 0.088  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|tx_bonding_clocks[0]}] -hold 0.185  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -setup 0.117  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_clkout}] -hold 0.147  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|tx_clkout}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -rise_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -fall_to [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[13]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[14]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[15]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.130  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.130  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.009  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.034  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[17]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[19]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[21]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[12]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[10]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {inst_fiu_top|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.071  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {inst_fiu_top|kti_top|kti_phy|inst_kti_phy|altera_upiphy_inst|upiphy_0|g_xcvr_native_insts[11]|avmmclk}]  0.040  


#**************************************************************
# Set Input Delay
#**************************************************************



#**************************************************************
# Set Output Delay
#**************************************************************



#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {*altera_reserved*}] 
set_clock_groups -asynchronous -group [get_clocks {pClkDiv2}] -group [get_clocks {*upiphy*tx_clkout*}] 
set_clock_groups -asynchronous -group [get_clocks {pClkDiv2}] -group [get_clocks {*upiphy*tx_bonding_clocks*}] 
set_clock_groups -asynchronous -group [get_clocks {pClkDiv2}] -group [get_clocks {*upiphy*rx_clkout*}] 
set_clock_groups -asynchronous -group [get_clocks {pClkDiv2}] -group [get_clocks {*upiphy*rx_pma_clk*}] 
set_clock_groups -asynchronous -group [get_clocks {hssi_pll_r_outclk0}] -group [get_clocks {hssi_pll_r_outclk1}] -group [get_clocks {hssi_pll_t_outclk0}] -group [get_clocks {hssi_pll_t_outclk1}] -group [get_clocks {pClkDiv4}] 
set_clock_groups -asynchronous -group [get_clocks {inst_fiu_top|inst_hssi_eth|ntv0|serdes0|g_xcvr_native_insts[*]|rx_pma_clk}] 
set_clock_groups -asynchronous -group [get_clocks {*|upiphy_0|g_xcvr_native_insts[*]|rx_pma_clk *|upiphy_0|g_xcvr_native_insts[*]|rx_clkout}] -group [get_clocks {*|upiphy_0|g_xcvr_native_insts[*]|tx_clkout *|upiphy_0|tx_bonding_clocks[0]}] -group [get_clocks {*|upiphy_0|g_xcvr_native_insts[*]|avmmclk}] -group [get_clocks {*|altera_upiphy_intccru_inst|*core_pll*|*outclk* pClk pClkDiv4 pClkDiv2 SYS_RefClk}] 
set_clock_groups -exclusive -group [get_clocks {SMB_Clk}] 
set_clock_groups -asynchronous -group [get_clocks {pmbus_clk}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_shc_clock0}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path -to [get_keepers {*alt_sync1r1*ff_meta[*]}]
set_false_path -to [get_registers {*alt_xcvr_resync*sync_r[0]}]
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -from [get_fanins -asynch [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]] -to [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]] -to [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]] -to [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -hold -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -hold -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}]] -to [get_keepers {*aclr_filter*aclr_meta[*]}]
set_false_path -to [get_keepers {*flag_mx_meta[*]}]
set_false_path -hold -to [get_keepers {*sync_regs_m*din_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*e100_sync_arst*e100_arst_filter[*]}]] -to [get_keepers {*e100_sync_arst*e100_arst_filter[*]}]
set_false_path -from [get_keepers {*frequency_monitor*scaled_toggle}] 
set_false_path -from [get_fanins -asynch [get_keepers {*reset_delay*rs_meta[*]}]] -to [get_keepers {*reset_delay*rs_meta[*]}]
set_false_path -to [get_keepers {*sync_regs*din_meta[*]}]
set_false_path -to [get_registers {inst_green_bs|prz0|*_meta*}]
set_false_path -from [get_clocks {SYS_RefClk}] -to [get_keepers {*|upiphy_0|phy|perlane[*].tx_clkout_rstn_sync|u|dreg[*]}]
set_false_path -from [get_clocks {SYS_RefClk}] -to [get_keepers {*|upiphy_0|phy|perlane[*].rxphy_rstn_sync|u|dreg[*]}]
set_false_path -from [get_clocks {SYS_RefClk}] -to [get_keepers {*|altera_upiphy_intccru_inst|upilink_rstn_sync|u|dreg[*]}]
set_false_path -from [get_clocks {SYS_RefClk}] -to [get_keepers {*|altera_upiphy_intccru_inst|upilink2x_rstn_sync|u|dreg[*]}]
set_false_path -from [get_ports {Resetb}] -to [all_registers]
set_false_path -from [get_ports {PwrGood}] -to [all_registers]
set_false_path -from [get_registers {*kti_top*altera_upiphy_intccru*cref_sync_eColdRst_n}] -to [get_registers {*kti_top*altera_upiphy_intccru*c1x_eColdRst_n_cdc}]
set_false_path -from [get_registers {*kti_top*altera_upiphy_intccru*cref_sync_eWarmRst_n}] -to [get_registers {*kti_top*altera_upiphy_intccru*c1x_eWarmRst_n_cdc}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_rxpolarity*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_bitslip*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_rx_prbs_err_clr*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_tx*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_rx*}]
set_false_path -through [get_pins -compatibility_mode {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_clk_reset_sync*sync_r*clrn}]  -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_clk_reset_sync*sync_r[?]}]
set_false_path -from [get_registers {*xcvr_native*optional_chnl_reconfig_logic*avmm_csr_enabled*embedded_debug_soft_csr*prbs_reg*}] -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_clk_prbs_reset_sync*sync_r[?]}]
set_false_path -to [get_registers {*inst_pcie0_ccib_top*cr_extrabarlock_sync1*}]
set_false_path -to [get_registers {*inst_pcie0_ccib_top*cr_rciep_sync1*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_CfgTx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C0Tx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C1Tx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C0Rx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C1Rx_fifo*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cup_SoftReset_n_cdc*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cup_ap_state_cdc*}]
set_false_path -to [get_registers {*ccip_fabric_top|cavl0_SystemReset_n_1}]
set_false_path -to [get_registers {*ccip_fabric_top*ccie_t_cdc*error_grpA_v_cdc*}]
set_false_path -to [get_registers {*ccip_fabric_top*ccie_t_cdc*error_grpA_ack_cdc*}]
set_false_path -from [get_registers {*ccip_fabric_top*ccie_t_cdc*cup_error_grpA*}] -to [get_registers {*ccip_fabric_top*ccie_t_cdc*cdn1x_error_grpA*}]
set_false_path -to [get_registers {*ccip_fabric_top*inst_pcie0_cdc*cdnrx_initDn_cdc*}]
set_false_path -to [get_registers {*ccip_fabric_top*inst_pcie1_cdc*cdnrx_initDn_cdc*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*inst_sec_intf*vtd_epm_sync1*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*inst_sec_intf*vtd_p*base*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_c*_devtlb*lower_range_base*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*inst_sec_intf*vtd_p*base*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_c*_devtlb*higher_range_base*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*inst_sec_intf*vtd_p*limit*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_c*_devtlb*lower_range_limit*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*inst_sec_intf*vtd_p*limit*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_c*_devtlb*higher_range_limit*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_completed_vf_sync1*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_completed_pf_sync1*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_rcvd_vf_flag*}] -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_rcvd_vf_flag_sync1*}]
set_false_path -from [get_registers {*inst_pcie0_ccib_top*altpcie_sriov2_cfg_fn0_regset_inst*flr_active*}] -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_active_pf_sync1*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*inst_iommu_top*u_cci_pri_if_wrapper*bus_num_d*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*inst_iommu_top*u_cci_pri_if_wrapper*dev_num_d*}]
set_false_path -to [get_registers {*inst_fme_top*c100_sync_reset_full_cdc_n*0*}]
set_false_path -from [get_registers {*|inst_user_clk|*|ffs_ckpsc_vl4_prescaler[*]}] -to [get_registers {*|inst_user_clk|*|ffs_ck100_vl_smpclk_meta}]
set_false_path -from [get_registers {*|inst_pcie*_ccib_top|avl_cci_bridge|b2c_rx_err*}] -to [get_registers {*|inst_fme_top|b2c_rx_err_*}]
set_false_path -from [get_ports {FME_ProcHot_N}] -to [get_registers {inst_fiu_top|FME_ProcHot_sync_N*}]
set_false_path -from [get_ports {FME_Mbp_N}] -to [get_registers {inst_fiu_top|FME_Mbp_sync_N*}]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -end -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -end -to [get_keepers {*sync_regs_m*din_meta[*]}] 2
set_multicycle_path -setup -end -through [get_pins -nocase -compatibility_mode {*|altpcie_a10_hip_pipen1b:altpcie_a10_hip_pipen1b|wys|tl_cfg_add[*]}]  2
set_multicycle_path -hold -end -through [get_pins -nocase -compatibility_mode {*|altpcie_a10_hip_pipen1b:altpcie_a10_hip_pipen1b|wys|tl_cfg_add[*]}]  2
set_multicycle_path -setup -end -through [get_pins -nocase -compatibility_mode {*|altpcie_a10_hip_pipen1b:altpcie_a10_hip_pipen1b|wys|tl_cfg_ctl[*]}]  2
set_multicycle_path -hold -end -through [get_pins -nocase -compatibility_mode {*|altpcie_a10_hip_pipen1b:altpcie_a10_hip_pipen1b|wys|tl_cfg_ctl[*]}]  2
set_multicycle_path -setup -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie0_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 2
set_multicycle_path -hold -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie0_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 1
set_multicycle_path -setup -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie1_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 2
set_multicycle_path -hold -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie1_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 1
set_multicycle_path -setup -start -from [get_keepers {*inst_ccip_fabric_top*ccip_front_end*}] -to [get_registers {*inst_ccip_fabric_top*ccip_front_end*fe2cr_debug0*}] 2
set_multicycle_path -hold -start -from [get_keepers {*inst_ccip_fabric_top*ccip_front_end*}] -to [get_registers {*inst_ccip_fabric_top*ccip_front_end*fe2cr_debug0*}] 1
set_multicycle_path -setup -start -from [get_keepers {*inst_ccip_fabric_top*ccip_front_end*}] -to [get_registers {*inst_ccip_fabric_top*ccip_front_end*fsm_status*}] 2
set_multicycle_path -hold -start -from [get_keepers {*inst_ccip_fabric_top*ccip_front_end*}] -to [get_registers {*inst_ccip_fabric_top*ccip_front_end*fsm_status*}] 1
set_multicycle_path -setup -start -from [get_keepers {*inst_ccip_fabric_top*ccip_front_end*}] -to [get_registers {*inst_ccip_fabric_top*ccip_front_end*sts_reset_flush_done*}] 2
set_multicycle_path -hold -start -from [get_keepers {*inst_ccip_fabric_top*ccip_front_end*}] -to [get_registers {*inst_ccip_fabric_top*ccip_front_end*sts_reset_flush_done*}] 1


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -through [get_nets {*kti_top*csr_top*}]  -to [get_keepers {*kti_top*response_fifo*}] 10.000
set_max_delay -through [get_nets {*kti_top*2r2w*raddr*}]  5.000
set_max_delay -to [get_keepers {*kti_top*2r2w*wx*_q*}] 5.000
set_max_delay -to [get_keepers {*kti_top*2r2w*rx*_q*}] 5.000
set_max_delay -to [get_keepers {*kti_top*2r2w*px*_q*}] 5.000
set_max_delay -from [get_keepers {*kti_top*2r2w*rx*_q*}] 5.000
set_max_delay -from [get_keepers {*kti_top*2r2w*dx*_q*}] 5.000
set_max_delay -from [get_keepers {*kti_top*2r2w*perr*}] 5.000
set_max_delay -from [get_keepers {*kti_top*2r2w*clk_phase*}] 2.500
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
set_max_delay -from [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|avmm_prbs_err_count*}] 15.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_clocks {*cci*pcie_a10_hip_0*}] -to [get_keepers {*fme*csr_reg*}] 5.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
set_min_delay -from [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|avmm_prbs_err_count*}] -8.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000


#**************************************************************
# Set Input Transition
#**************************************************************



#**************************************************************
# Set Net Delay
#**************************************************************

set_net_delay -max 4.000 -from [get_keepers {*|mac|rx_top|rx_dp|rx_perlane_inst[*].rx_perlane|rx_fifo_wren}] -to [get_keepers {*|mac|rx_top|rx_dp|rx_perlane_inst[*].rx_perlane|sync_rx_fifo_wren|u|din_s1}]
set_net_delay -max 3.333 -from [get_keepers {*|mac|tx_top|tx_dp|tx_perlane[*].tx_perlane|tx_slowmode|readen_start_fast_reg}] -to [get_keepers {*|mac|tx_top|tx_dp|tx_perlane[11].tx_perlane|tx_slowmode|readreq_preflop_out_sync|u|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]


#**************************************************************
# Set Max Skew
#**************************************************************

set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|inst_PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {inst_fiu_top|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
