int F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nT_2 V_2 = 0 ;\r\nT_3 V_3 ;\r\nint V_4 = 0 ;\r\nT_4 V_5 ;\r\nV_5 . V_6 = sizeof( T_4 ) ;\r\nF_2 ( & V_5 ) ;\r\n#if F_3 ( V_7 )\r\n# if F_3 ( V_8 ) && V_8 >= 300\r\n{\r\nT_5 V_9 [ 64 ] ;\r\nif ( F_4 ( & V_2 , NULL , NULL , V_10 ,\r\nV_11 ) )\r\n{\r\nif ( F_5 ( V_2 , sizeof( V_9 ) , V_9 ) )\r\nF_6 ( V_9 , sizeof( V_9 ) , sizeof( V_9 ) ) ;\r\nF_7 ( V_2 , 0 ) ;\r\n}\r\n}\r\n# endif\r\n#else\r\n{\r\nT_6 V_12 = F_8 ( F_9 ( L_1 ) ) ;\r\nT_6 V_13 = F_8 ( F_9 ( L_2 ) ) ;\r\nT_6 V_14 = NULL ;\r\nT_6 V_15 = F_8 ( F_9 ( L_3 ) ) ;\r\nT_7 V_16 = NULL ;\r\nT_8 V_17 = NULL ;\r\nT_9 V_18 = NULL ;\r\nT_10 V_19 = NULL ;\r\nT_11 V_20 = NULL ;\r\nT_5 V_9 [ 64 ] ;\r\nif ( V_15 )\r\n{\r\nV_19 = ( T_10 ) F_10 ( V_15 , L_4 ) ;\r\nV_20 = ( T_11 ) F_10 ( V_15 , L_5 ) ;\r\n}\r\nif ( V_19 && V_20 )\r\n{\r\nT_12 V_21 ;\r\nif ( V_19 ( NULL , L_6 , 0 , 0 , & V_21 ) == 0 )\r\n{\r\nF_6 ( V_21 , sizeof( V_22 ) , 45 ) ;\r\nV_20 ( V_21 ) ;\r\n}\r\nif ( V_19 ( NULL , L_7 , 0 , 0 , & V_21 ) == 0 )\r\n{\r\nF_6 ( V_21 , sizeof( V_23 ) , 17 ) ;\r\nV_20 ( V_21 ) ;\r\n}\r\n}\r\nif ( V_15 )\r\nF_11 ( V_15 ) ;\r\n#if 0\r\nif ( osverinfo.dwPlatformId == VER_PLATFORM_WIN32_NT &&\r\nosverinfo.dwMajorVersion < 5)\r\n{\r\nLONG rc=ERROR_MORE_DATA;\r\nchar * buf=NULL;\r\nDWORD bufsz=0;\r\nDWORD length;\r\nwhile (rc == ERROR_MORE_DATA)\r\n{\r\nbuf = realloc(buf,bufsz+8192);\r\nif (!buf)\r\nbreak;\r\nbufsz += 8192;\r\nlength = bufsz;\r\nrc = RegQueryValueEx(HKEY_PERFORMANCE_DATA, TEXT("Global"),\r\nNULL, NULL, buf, &length);\r\n}\r\nif (rc == ERROR_SUCCESS)\r\n{\r\nRAND_add(&length, sizeof(length), 0);\r\nRAND_add(buf, length, length / 4.0);\r\nRegCloseKey(HKEY_PERFORMANCE_DATA);\r\n}\r\nif (buf)\r\nfree(buf);\r\n}\r\n#endif\r\nif ( V_12 )\r\n{\r\nV_16 = ( T_7 ) F_10 ( V_12 ,\r\nL_8 ) ;\r\nV_17 = ( T_8 ) F_10 ( V_12 ,\r\nL_9 ) ;\r\nV_18 = ( T_9 ) F_10 ( V_12 ,\r\nL_10 ) ;\r\n}\r\nif ( V_16 && V_17 && V_18 )\r\n{\r\nif ( V_16 ( & V_2 , NULL , NULL , V_10 ,\r\nV_11 ) )\r\n{\r\nif ( V_17 ( V_2 , sizeof( V_9 ) , V_9 ) != 0 )\r\n{\r\nF_6 ( V_9 , sizeof( V_9 ) , 0 ) ;\r\nV_4 = 1 ;\r\n#if 0\r\nprintf("randomness from PROV_RSA_FULL\n");\r\n#endif\r\n}\r\nV_18 ( V_2 , 0 ) ;\r\n}\r\nif ( V_16 ( & V_2 , 0 , V_24 , V_25 , 0 ) )\r\n{\r\nif ( V_17 ( V_2 , sizeof( V_9 ) , V_9 ) != 0 )\r\n{\r\nF_6 ( V_9 , sizeof( V_9 ) , sizeof( V_9 ) ) ;\r\nV_4 = 1 ;\r\n#if 0\r\nprintf("randomness from PROV_INTEL_SEC\n");\r\n#endif\r\n}\r\nV_18 ( V_2 , 0 ) ;\r\n}\r\n}\r\nif ( V_12 )\r\nF_11 ( V_12 ) ;\r\nif ( ( V_5 . V_26 != V_27 ||\r\n! F_12 () ) &&\r\n( V_14 = F_8 ( F_9 ( L_11 ) ) ) )\r\n{\r\nT_13 V_28 ;\r\nT_14 V_29 ;\r\nT_15 V_30 ;\r\nV_29 = ( T_14 ) F_10 ( V_14 , L_12 ) ;\r\nV_28 = ( T_13 ) F_10 ( V_14 , L_13 ) ;\r\nV_30 = ( T_15 ) F_10 ( V_14 , L_14 ) ;\r\nif ( V_29 )\r\n{\r\nT_16 V_31 = V_29 () ;\r\nF_6 ( & V_31 , sizeof( V_31 ) , 0 ) ;\r\n}\r\nif ( V_28 )\r\n{\r\nif ( V_5 . V_26 == V_27 &&\r\nV_5 . V_32 < 5 )\r\nV_28 = 0 ;\r\n}\r\nif ( V_28 )\r\n{\r\nT_17 V_33 ;\r\nV_33 . V_34 = sizeof( T_17 ) ;\r\nif ( V_28 ( & V_33 ) )\r\nF_6 ( & V_33 , V_33 . V_34 , 2 ) ;\r\n}\r\nif ( V_30 )\r\n{\r\nV_3 = V_30 ( V_35 ) ;\r\nF_6 ( & V_3 , sizeof( V_3 ) , 1 ) ;\r\n}\r\nF_11 ( V_14 ) ;\r\n}\r\nif ( V_13 )\r\n{\r\nT_18 V_36 ;\r\nT_19 V_37 ;\r\nT_20 V_38 ;\r\nT_21 V_39 ;\r\nT_22 V_40 ;\r\nT_23 V_41 , V_42 ;\r\nT_24 V_43 , V_44 ;\r\nT_25 V_45 , V_46 ;\r\nT_26 V_47 , V_48 ;\r\nT_27 V_49 ;\r\nT_28 V_50 ;\r\nT_29 V_51 ;\r\nT_30 V_52 ;\r\nT_31 V_1 ;\r\nT_3 V_53 = 0 ;\r\nV_36 = ( T_18 )\r\nF_10 ( V_13 , L_15 ) ;\r\nV_37 = ( T_19 )\r\nF_10 ( V_13 , L_16 ) ;\r\nV_39 = ( T_21 ) F_10 ( V_13 , L_17 ) ;\r\nV_40 = ( T_22 ) F_10 ( V_13 , L_18 ) ;\r\nV_41 = ( T_23 ) F_10 ( V_13 , L_19 ) ;\r\nV_42 = ( T_23 ) F_10 ( V_13 , L_20 ) ;\r\nV_43 = ( T_24 ) F_10 ( V_13 , L_21 ) ;\r\nV_44 = ( T_24 ) F_10 ( V_13 , L_22 ) ;\r\nV_45 = ( T_25 ) F_10 ( V_13 , L_23 ) ;\r\nV_46 = ( T_25 ) F_10 ( V_13 , L_24 ) ;\r\nV_47 = ( T_26 ) F_10 ( V_13 , L_25 ) ;\r\nV_48 = ( T_26 ) F_10 ( V_13 , L_26 ) ;\r\nif ( V_36 && V_39 && V_40 && V_41 &&\r\nV_42 && V_43 && V_44 &&\r\nV_45 && V_46 && V_47 &&\r\nV_48 && ( V_38 = V_36 ( V_54 , 0 ) )\r\n!= V_55 )\r\n{\r\nF_13 ( & V_49 , sizeof( T_27 ) ) ;\r\nV_49 . V_56 = sizeof( T_27 ) ;\r\nif ( V_4 ) V_53 = F_14 () ;\r\n#ifdef F_15\r\nif ( V_41 ( V_38 , & V_49 ) )\r\n{\r\nint V_57 = 42 ;\r\ndo\r\n{\r\nF_6 ( & V_49 , V_49 . V_56 , 3 ) ;\r\nF_16\r\n{\r\nF_13 ( & V_50 , sizeof( T_28 ) ) ;\r\nV_50 . V_56 = sizeof( T_28 ) ;\r\nif ( V_39 ( & V_50 ,\r\nV_49 . V_58 ,\r\nV_49 . V_59 ) )\r\n{\r\nint V_60 = 80 ;\r\ndo\r\nF_6 ( & V_50 ,\r\nV_50 . V_56 , 5 ) ;\r\nwhile ( V_40 ( & V_50 )\r\n&& ( ! V_4 || ( F_14 () - V_53 ) < V_61 )\r\n&& -- V_60 > 0 );\r\n}\r\n}\r\nF_17 (EXCEPTION_EXECUTE_HANDLER)\r\n{\r\nV_57 -- ;\r\n}\r\n} while ( V_42 ( V_38 , & V_49 )\r\n&& ( ! V_4 || ( F_14 () - V_53 ) < V_61 )\r\n&& V_57 > 0 );\r\n}\r\n#else\r\nif ( V_41 ( V_38 , & V_49 ) )\r\n{\r\ndo\r\n{\r\nF_6 ( & V_49 , V_49 . V_56 , 3 ) ;\r\nV_50 . V_56 = sizeof( T_28 ) ;\r\nif ( V_39 ( & V_50 ,\r\nV_49 . V_58 ,\r\nV_49 . V_59 ) )\r\n{\r\nint V_60 = 80 ;\r\ndo\r\nF_6 ( & V_50 ,\r\nV_50 . V_56 , 5 ) ;\r\nwhile ( V_40 ( & V_50 )\r\n&& -- V_60 > 0 );\r\n}\r\n} while ( V_42 ( V_38 , & V_49 )\r\n&& ( ! V_4 || ( F_14 () - V_53 ) < V_61 ) );\r\n}\r\n#endif\r\nV_51 . V_56 = sizeof( T_29 ) ;\r\nif ( V_4 ) V_53 = F_14 () ;\r\nif ( V_43 ( V_38 , & V_51 ) )\r\ndo\r\nF_6 ( & V_51 , V_51 . V_56 , 9 ) ;\r\nwhile ( V_44 ( V_38 , & V_51 ) && ( ! V_4 || ( F_14 () - V_53 ) < V_61 ) );\r\nV_52 . V_56 = sizeof( T_30 ) ;\r\nif ( V_4 ) V_53 = F_14 () ;\r\nif ( V_45 ( V_38 , & V_52 ) )\r\ndo\r\nF_6 ( & V_52 , V_52 . V_56 , 6 ) ;\r\nwhile ( V_46 ( V_38 , & V_52 ) && ( ! V_4 || ( F_14 () - V_53 ) < V_61 ) );\r\nV_1 . V_56 = sizeof( T_31 ) ;\r\nif ( V_4 ) V_53 = F_14 () ;\r\nif ( V_47 ( V_38 , & V_1 ) )\r\ndo\r\nF_6 ( & V_1 , V_1 . V_56 , 9 ) ;\r\nwhile ( V_48 ( V_38 , & V_1 )\r\n&& ( ! V_4 || ( F_14 () - V_53 ) < V_61 ) );\r\nif ( V_37 )\r\nV_37 ( V_38 ) ;\r\nelse\r\nF_18 ( V_38 ) ;\r\n}\r\nF_11 ( V_13 ) ;\r\n}\r\n}\r\n#endif\r\nF_19 () ;\r\nF_20 ( & V_1 ) ;\r\nF_6 ( & V_1 , sizeof( V_1 ) , 1 ) ;\r\nV_3 = F_21 () ;\r\nF_6 ( & V_3 , sizeof( V_3 ) , 1 ) ;\r\n#if 0\r\nprintf("Exiting RAND_poll\n");\r\n#endif\r\nreturn ( 1 ) ;\r\n}\r\nint F_22 ( T_32 V_62 , T_33 V_63 , T_34 V_64 )\r\n{\r\ndouble V_65 = 0 ;\r\nswitch ( V_62 )\r\n{\r\ncase V_66 :\r\n{\r\nstatic T_33 V_67 ;\r\nif ( V_67 != V_63 )\r\nV_65 = 0.05 ;\r\nV_67 = V_63 ;\r\n}\r\nbreak;\r\ncase V_68 :\r\n{\r\nstatic int V_69 , V_70 , V_71 , V_72 ;\r\nint V_73 , V_74 , V_75 , V_76 ;\r\nV_73 = F_23 ( V_64 ) ;\r\nV_74 = F_24 ( V_64 ) ;\r\nV_75 = V_69 - V_73 ;\r\nV_76 = V_70 - V_74 ;\r\nif ( V_75 != 0 && V_76 != 0 && V_75 - V_71 != 0 && V_76 - V_72 != 0 )\r\nV_65 = .2 ;\r\nV_69 = V_73 , V_70 = V_74 ;\r\nV_71 = V_75 , V_72 = V_76 ;\r\n}\r\nbreak;\r\n}\r\nF_19 () ;\r\nF_6 ( & V_62 , sizeof( V_62 ) , V_65 ) ;\r\nF_6 ( & V_63 , sizeof( V_63 ) , 0 ) ;\r\nF_6 ( & V_64 , sizeof( V_64 ) , 0 ) ;\r\nreturn ( F_25 () ) ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nF_1 () ;\r\nF_27 () ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nT_3 V_3 ;\r\nT_35 V_77 ;\r\nstatic int V_78 = 1 ;\r\n#if F_3 ( F_15 ) && F_3 ( V_79 )\r\nstatic int V_80 = 1 ;\r\nT_3 V_81 ;\r\nif ( V_80 ) {\r\nF_16 {\r\n__asm {\r\n_emit 0x0f\r\n_emit 0x31\r\nmov cyclecount, eax\r\n}\r\nF_6 ( & V_81 , sizeof( V_81 ) , 1 ) ;\r\n} F_17 (EXCEPTION_EXECUTE_HANDLER) {\r\nV_80 = 0 ;\r\n}\r\n}\r\n#else\r\n# define V_80 0\r\n#endif\r\nif ( V_78 ) {\r\nif ( F_28 ( & V_77 ) == 0 )\r\nV_78 = 0 ;\r\nelse\r\nF_6 ( & V_77 , sizeof( V_77 ) , 0 ) ;\r\n}\r\nif ( ! V_80 && ! V_78 ) {\r\nV_3 = F_14 () ;\r\nF_6 ( & V_3 , sizeof( V_3 ) , 0 ) ;\r\n}\r\n}\r\nstatic void F_27 ( void )\r\n{\r\n#if ! F_3 ( V_7 ) && ! F_3 ( V_82 )\r\nT_36 V_83 ;\r\nT_36 V_84 ;\r\nT_37 V_85 ;\r\nT_37 V_86 ;\r\nT_38 V_87 ;\r\nunsigned int V_88 ;\r\nchar * V_89 ;\r\nint V_3 ;\r\nint V_31 ;\r\nint V_74 ;\r\nint V_90 = 16 ;\r\nif ( F_29 () < 0x80000000 && F_12 () > 0 )\r\nreturn;\r\nV_83 = F_30 ( F_9 ( L_27 ) , NULL , NULL , NULL ) ;\r\nV_84 = F_31 ( V_83 ) ;\r\nV_3 = F_32 ( V_83 , V_91 ) ;\r\nV_31 = F_32 ( V_83 , V_92 ) ;\r\nV_85 = F_33 ( V_83 , V_3 , V_90 ) ;\r\nV_86 = F_34 ( V_84 , V_85 ) ;\r\nF_35 ( V_85 , sizeof( T_38 ) , ( V_93 ) & V_87 ) ;\r\nV_88 = ( unsigned int ) V_87 . V_94 * V_87 . V_95 * V_87 . V_96 ;\r\nV_89 = F_36 ( V_88 ) ;\r\nif ( V_89 ) {\r\nfor ( V_74 = 0 ; V_74 < V_31 - V_90 ; V_74 += V_90 )\r\n{\r\nunsigned char V_97 [ V_98 ] ;\r\nF_37 ( V_84 , 0 , 0 , V_3 , V_90 , V_83 , 0 , V_74 , V_99 ) ;\r\nF_38 ( V_85 , V_88 , V_89 ) ;\r\nF_39 ( V_89 , V_88 , V_97 ) ;\r\nF_6 ( V_97 , V_98 , 0 ) ;\r\n}\r\nF_40 ( V_89 ) ;\r\n}\r\nV_85 = F_34 ( V_84 , V_86 ) ;\r\nF_41 ( V_85 ) ;\r\nF_42 ( V_84 ) ;\r\nF_42 ( V_83 ) ;\r\n#endif\r\n}
