<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v</a>
defines: 
time_elapsed: 1.544s
ram usage: 38508 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmpec77aw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:8</a>: No timescale set for &#34;cam&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:8</a>: Compile module &#34;work@cam&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:8</a>: Top level module &#34;work@cam&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpmpec77aw/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_cam
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmpec77aw/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmpec77aw/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_cam&#39;.
verilog-ast&gt; AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d8b9c0] str=&#39;\work_cam&#39;
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:9</a>.0-9.0&gt; [0x1d8bc40] str=&#39;\clk&#39; input basic_prep port=1 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:10</a>.0-10.0&gt; [0x1d8c060] str=&#39;\cam_enable&#39; input basic_prep port=2 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:11</a>.0-11.0&gt; [0x1d8c240] str=&#39;\cam_data_in&#39; input basic_prep port=3 range=[255:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:21</a>.0-21.0&gt; [0x1d8c3e0] basic_prep range=[255:0]
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:21</a>.0-21.0&gt; [0x1d8c8c0] bits=&#39;00000000000000000000000011111111&#39;(32) basic_prep range=[31:0] int=255
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:21</a>.0-21.0&gt; [0x1d8cab0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:12</a>.0-12.0&gt; [0x1d8c6f0] str=&#39;\cam_hit_out&#39; output reg basic_prep port=4 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:13</a>.0-13.0&gt; [0x1d8ccd0] str=&#39;\cam_addr_out&#39; output reg basic_prep port=5 range=[7:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:26</a>.0-26.0&gt; [0x1d8cdf0] basic_prep range=[7:0]
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:26</a>.0-26.0&gt; [0x1d8d150] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:26</a>.0-26.0&gt; [0x1d8d310] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:16</a>.0-16.0&gt; [0x1d8d5f0] str=&#39;\ADDR_WIDTH&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:16</a>.0-16.0&gt; [0x1d8d8f0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:17</a>.0-17.0&gt; [0x1d8d7d0] str=&#39;\DEPTH&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:17</a>.0-17.0&gt; [0x1da22c0] bits=&#39;00000000000000000000000100000000&#39;(32) basic_prep range=[31:0] int=256
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:28</a>.0-28.0&gt; [0x1d8dfb0] str=&#39;\cam_addr_combo&#39; reg basic_prep range=[7:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:28</a>.0-28.0&gt; [0x1d8e170] basic_prep range=[7:0]
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:28</a>.0-28.0&gt; [0x1d8daf0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
verilog-ast&gt;       AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:28</a>.0-28.0&gt; [0x1d8dc50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:29</a>.0-29.0&gt; [0x1d8de10] str=&#39;\cam_hit_combo&#39; reg basic_prep range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:30</a>.0-30.0&gt; [0x1d8e3c0] str=&#39;\found_match&#39; reg basic_prep range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:31</a>.0-31.0&gt; [0x1d8e540] str=&#39;\i&#39; basic_prep range=[0:0]
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x1d8e6c0]
verilog-ast&gt;     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x1d8ee60 -&gt; 0x1d8c240] str=&#39;\cam_data_in&#39; basic_prep
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d90e20] reg basic_prep range=[0:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x1d8e840]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:33</a>.0-33.0&gt; [0x1d8efe0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:34</a>.0-34.0&gt; [0x1d8f160] basic_prep
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:34</a>.0-34.0&gt; [0x1d8f3a0 -&gt; 0x1d8dfb0] str=&#39;\cam_addr_combo&#39; basic_prep
verilog-ast&gt;           AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:34</a>.0-34.0&gt; [0x1d8f5e0] bits=&#39;0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(256) basic_prep range=[255:0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:35</a>.0-35.0&gt; [0x1d8fe40] basic_prep
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:35</a>.0-35.0&gt; [0x1d901c0 -&gt; 0x1d8e3c0] str=&#39;\found_match&#39; basic_prep
verilog-ast&gt;           AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:35</a>.0-35.0&gt; [0x1d904c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:36</a>.0-36.0&gt; [0x1d903a0] basic_prep
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:36</a>.0-36.0&gt; [0x1d90640 -&gt; 0x1d8de10] str=&#39;\cam_hit_combo&#39; basic_prep
verilog-ast&gt;           AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:36</a>.0-36.0&gt; [0x1d90940] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;         AST_FOR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d90820]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d90b00]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d90c20] basic_prep range=[0:0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d90f60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d91120]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d91240] str=&#39;\i&#39;
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d91420] str=&#39;\DEPTH&#39;
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d9b0f0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d9b210] str=&#39;\i&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d9b330]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d9b450] str=&#39;\i&#39;
verilog-ast&gt;               AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d9b790] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9f1e0]
verilog-ast&gt;             AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>.0-37.0&gt; [0x1d9b650]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9b950]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9bad0]
verilog-ast&gt;                   AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9bbf0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9be60] str=&#39;\cam_data_in&#39;
verilog-ast&gt;                       AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9c600]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9c3f0] str=&#39;\i&#39;
verilog-ast&gt;                     AST_LOGIC_NOT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9c7c0]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9c920] str=&#39;\found_match&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9cb20]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9cc40] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9ddc0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:38</a>.0-38.0&gt; [0x1d9cd60]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:39</a>.0-39.0&gt; [0x1d9ce80]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:39</a>.0-39.0&gt; [0x1d9d040] str=&#39;\found_match&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:39</a>.0-39.0&gt; [0x1d9d3a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:40</a>.0-40.0&gt; [0x1d9d240]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:40</a>.0-40.0&gt; [0x1d9d560] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:40</a>.0-40.0&gt; [0x1d9d8a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:41</a>.0-41.0&gt; [0x1d9d740]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:41</a>.0-41.0&gt; [0x1d9da60] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:41</a>.0-41.0&gt; [0x1d9dc40] str=&#39;\i&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9dee0]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9e000]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9f0c0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:42</a>.0-42.0&gt; [0x1d9e120]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:43</a>.0-43.0&gt; [0x1d9e240]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:43</a>.0-43.0&gt; [0x1d9e3c0] str=&#39;\found_match&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:43</a>.0-43.0&gt; [0x1d9e5c0] str=&#39;\found_match&#39;
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:44</a>.0-44.0&gt; [0x1d9e760]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:44</a>.0-44.0&gt; [0x1d9e880] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:44</a>.0-44.0&gt; [0x1d9ea80] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:45</a>.0-45.0&gt; [0x1d9ec20]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:45</a>.0-45.0&gt; [0x1d9ed40] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:45</a>.0-45.0&gt; [0x1d9ef20] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x1d9f300]
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x1d9f5a0]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x1d9f720] str=&#39;\clk&#39;
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x1d9f420]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:51</a>.0-51.0&gt; [0x1d9f900]
verilog-ast&gt;         AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:52</a>.0-52.0&gt; [0x1d9fa20]
verilog-ast&gt;           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9fba0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:52</a>.0-52.0&gt; [0x1d9fcc0] str=&#39;\cam_enable&#39;
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9fea0]
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d9ffc0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da0c00]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:52</a>.0-52.0&gt; [0x1da00e0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:53</a>.0-53.0&gt; [0x1da0200]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:53</a>.0-53.0&gt; [0x1da03a0] str=&#39;\cam_hit_out&#39;
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:53</a>.0-53.0&gt; [0x1da05a0] str=&#39;\cam_hit_combo&#39;
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:54</a>.0-54.0&gt; [0x1da0740]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:54</a>.0-54.0&gt; [0x1da0860] str=&#39;\cam_addr_out&#39;
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:54</a>.0-54.0&gt; [0x1da0a60] str=&#39;\cam_addr_combo&#39;
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da0d20]
verilog-ast&gt;               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da0e40]
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da1e20]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:55</a>.0-55.0&gt; [0x1da0f60]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:56</a>.0-56.0&gt; [0x1da1080]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:56</a>.0-56.0&gt; [0x1da1220] str=&#39;\cam_hit_out&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:56</a>.0-56.0&gt; [0x1da1580] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x1da1420]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x1da1740] str=&#39;\cam_addr_out&#39;
verilog-ast&gt;                     AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x1da1920]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x1da1aa0] str=&#39;\ADDR_WIDTH&#39;
verilog-ast&gt;                       AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1da1ca0]
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:57</a>.0-57.0&gt; [0x1da1f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/cam.v.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/cam.v:37</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>