<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='89' ll='91' type='bool llvm::TargetRegisterClass::contains(unsigned int Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='87'>/// Return true if the specified register is included in this register class.
  /// This does not include virtual registers.</doc>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='132' u='c' c='_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='73' u='c' c='_ZL8copyHintPKN4llvm12MachineInstrEjRKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='316' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation25isForwardableRegClassCopyERKN4llvm12MachineInstrES4_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation25isForwardableRegClassCopyERKN4llvm12MachineInstrES4_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='588' u='c' c='_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1541' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='675' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='696' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2946' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='177' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='431' u='c' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1260' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='449' u='c' c='_ZL11canFoldCopyRKN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='199' u='c' c='_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3839' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1076' u='c' c='_ZL21UpdateOperandRegClassRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1197' u='c' c='_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='213' u='c' c='_ZNK4llvm17R600SchedStrategy17regBelongsToClassEjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2938' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3004' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='141' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2168' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1731' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='253' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel22replaceUsesWithZeroRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1578' u='c' c='_ZNK4llvm12PPCInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXCopy.cpp' l='55' u='c' c='_ZN12_GLOBAL__N_110PPCVSXCopy12IsRegInClassEjPKN4llvm19TargetRegisterClassERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='138' u='c' c='_ZN12_GLOBAL__N_115PPCVSXFMAMutate12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='163' u='c' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval12isRegInClassEjPKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='68' u='c' c='_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='72' u='c' c='_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='1243' u='c' c='_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44646' u='c' c='_ZNK4llvm17X86TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
