# D latch

.chipsets:
input D
input E

nand nand1
nand nand2
SR_latch latch

output Q
output Q2

.links:

D:1 nand1:1
E:1 nand1:2
nand1:3 nand2:1
E:1 nand2:2

nand1:3 latch:1
nand2:3 latch:2

latch:3 Q:1
latch:4 Q2:1

.circuit:
D       1
E       2
Q       3
Q2      4