// Seed: 771873496
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input supply1 id_3
);
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6,
    output wand id_7,
    output wor id_8,
    input uwire id_9,
    output uwire id_10
);
  always @(posedge 1) id_7 = id_9;
  wire id_12 = id_1;
  module_0(
      id_5, id_4, id_8, id_5
  ); id_13(
      id_0, 1
  );
endmodule
