{
  "module_name": "tpc0_cfg_regs.h",
  "hash_id": "482291d852bfd4b0c8495459dc4306bbd889506d1a2d6d9e37b867ebb95fe2b6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc0_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC0_CFG_REGS_H_\n#define ASIC_REG_TPC0_CFG_REGS_H_\n\n \n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xE06400\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xE06404\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xE06408\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xE0640C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xE06410\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xE06414\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xE06418\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xE0641C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xE06420\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xE06424\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xE06428\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xE0642C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xE06430\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xE06434\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xE06438\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xE0643C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xE06440\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xE06444\n\n#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xE06448\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xE0644C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xE06450\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xE06454\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xE06458\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xE0645C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xE06460\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xE06464\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xE06468\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xE0646C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xE06470\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xE06474\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xE06478\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xE0647C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xE06480\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xE06484\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xE06488\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xE0648C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xE06490\n\n#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xE06494\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xE06498\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xE0649C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xE064A0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xE064A4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xE064A8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xE064AC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xE064B0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xE064B4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xE064B8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xE064BC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xE064C0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xE064C4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xE064C8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xE064CC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xE064D0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xE064D4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xE064D8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xE064DC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xE064E0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xE064E4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xE064E8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xE064EC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xE064F0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xE064F4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xE064F8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xE064FC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xE06500\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xE06504\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xE06508\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xE0650C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xE06510\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xE06514\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xE06518\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xE0651C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xE06520\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xE06524\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xE06528\n\n#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xE0652C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xE06530\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xE06534\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xE06538\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xE0653C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xE06540\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xE06544\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xE06548\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xE0654C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xE06550\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xE06554\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xE06558\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xE0655C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xE06560\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xE06564\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xE06568\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xE0656C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xE06570\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xE06574\n\n#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xE06578\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xE0657C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xE06580\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xE06584\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xE06588\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xE0658C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xE06590\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xE06594\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xE06598\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xE0659C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xE065A0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xE065A4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xE065A8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xE065AC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xE065B0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xE065B4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xE065B8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xE065BC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xE065C0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xE065C4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xE065C8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xE065CC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xE065D0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xE065D4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xE065D8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xE065DC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xE065E0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xE065E4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xE065E8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xE065EC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xE065F0\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xE065F4\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xE065F8\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xE065FC\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xE06600\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xE06604\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xE06608\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xE0660C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xE06610\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xE06614\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xE06618\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xE0661C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xE06620\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xE06624\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xE06628\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xE0662C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xE06630\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xE06634\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xE06638\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xE0663C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xE06640\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xE06644\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xE06648\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xE0664C\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xE06650\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xE06654\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xE06658\n\n#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xE0665C\n\n#define mmTPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xE06660\n\n#define mmTPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xE06664\n\n#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_0                             0xE06668\n\n#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_0                             0xE0666C\n\n#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_1                             0xE06670\n\n#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_1                             0xE06674\n\n#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_2                             0xE06678\n\n#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_2                             0xE0667C\n\n#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_3                             0xE06680\n\n#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_3                             0xE06684\n\n#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_4                             0xE06688\n\n#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_4                             0xE0668C\n\n#define mmTPC0_CFG_KERNEL_SRF_0                                      0xE06690\n\n#define mmTPC0_CFG_KERNEL_SRF_1                                      0xE06694\n\n#define mmTPC0_CFG_KERNEL_SRF_2                                      0xE06698\n\n#define mmTPC0_CFG_KERNEL_SRF_3                                      0xE0669C\n\n#define mmTPC0_CFG_KERNEL_SRF_4                                      0xE066A0\n\n#define mmTPC0_CFG_KERNEL_SRF_5                                      0xE066A4\n\n#define mmTPC0_CFG_KERNEL_SRF_6                                      0xE066A8\n\n#define mmTPC0_CFG_KERNEL_SRF_7                                      0xE066AC\n\n#define mmTPC0_CFG_KERNEL_SRF_8                                      0xE066B0\n\n#define mmTPC0_CFG_KERNEL_SRF_9                                      0xE066B4\n\n#define mmTPC0_CFG_KERNEL_SRF_10                                     0xE066B8\n\n#define mmTPC0_CFG_KERNEL_SRF_11                                     0xE066BC\n\n#define mmTPC0_CFG_KERNEL_SRF_12                                     0xE066C0\n\n#define mmTPC0_CFG_KERNEL_SRF_13                                     0xE066C4\n\n#define mmTPC0_CFG_KERNEL_SRF_14                                     0xE066C8\n\n#define mmTPC0_CFG_KERNEL_SRF_15                                     0xE066CC\n\n#define mmTPC0_CFG_KERNEL_SRF_16                                     0xE066D0\n\n#define mmTPC0_CFG_KERNEL_SRF_17                                     0xE066D4\n\n#define mmTPC0_CFG_KERNEL_SRF_18                                     0xE066D8\n\n#define mmTPC0_CFG_KERNEL_SRF_19                                     0xE066DC\n\n#define mmTPC0_CFG_KERNEL_SRF_20                                     0xE066E0\n\n#define mmTPC0_CFG_KERNEL_SRF_21                                     0xE066E4\n\n#define mmTPC0_CFG_KERNEL_SRF_22                                     0xE066E8\n\n#define mmTPC0_CFG_KERNEL_SRF_23                                     0xE066EC\n\n#define mmTPC0_CFG_KERNEL_SRF_24                                     0xE066F0\n\n#define mmTPC0_CFG_KERNEL_SRF_25                                     0xE066F4\n\n#define mmTPC0_CFG_KERNEL_SRF_26                                     0xE066F8\n\n#define mmTPC0_CFG_KERNEL_SRF_27                                     0xE066FC\n\n#define mmTPC0_CFG_KERNEL_SRF_28                                     0xE06700\n\n#define mmTPC0_CFG_KERNEL_SRF_29                                     0xE06704\n\n#define mmTPC0_CFG_KERNEL_SRF_30                                     0xE06708\n\n#define mmTPC0_CFG_KERNEL_SRF_31                                     0xE0670C\n\n#define mmTPC0_CFG_KERNEL_KERNEL_CONFIG                              0xE06710\n\n#define mmTPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xE06714\n\n#define mmTPC0_CFG_RESERVED_DESC_END                                 0xE06738\n\n#define mmTPC0_CFG_ROUND_CSR                                         0xE067FC\n\n#define mmTPC0_CFG_TBUF_BASE_ADDR_LOW                                0xE06800\n\n#define mmTPC0_CFG_TBUF_BASE_ADDR_HIGH                               0xE06804\n\n#define mmTPC0_CFG_SEMAPHORE                                         0xE06808\n\n#define mmTPC0_CFG_VFLAGS                                            0xE0680C\n\n#define mmTPC0_CFG_SFLAGS                                            0xE06810\n\n#define mmTPC0_CFG_LFSR_POLYNOM                                      0xE06818\n\n#define mmTPC0_CFG_STATUS                                            0xE0681C\n\n#define mmTPC0_CFG_CFG_BASE_ADDRESS_HIGH                             0xE06820\n\n#define mmTPC0_CFG_CFG_SUBTRACT_VALUE                                0xE06824\n\n#define mmTPC0_CFG_SM_BASE_ADDRESS_LOW                               0xE06828\n\n#define mmTPC0_CFG_SM_BASE_ADDRESS_HIGH                              0xE0682C\n\n#define mmTPC0_CFG_TPC_CMD                                           0xE06830\n\n#define mmTPC0_CFG_TPC_EXECUTE                                       0xE06838\n\n#define mmTPC0_CFG_TPC_STALL                                         0xE0683C\n\n#define mmTPC0_CFG_ICACHE_BASE_ADDERESS_LOW                          0xE06840\n\n#define mmTPC0_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xE06844\n\n#define mmTPC0_CFG_MSS_CONFIG                                        0xE06854\n\n#define mmTPC0_CFG_TPC_INTR_CAUSE                                    0xE06858\n\n#define mmTPC0_CFG_TPC_INTR_MASK                                     0xE0685C\n\n#define mmTPC0_CFG_TSB_CONFIG                                        0xE06860\n\n#define mmTPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xE06A00\n\n#define mmTPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xE06A04\n\n#define mmTPC0_CFG_QM_TENSOR_0_PADDING_VALUE                         0xE06A08\n\n#define mmTPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xE06A0C\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xE06A10\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xE06A14\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xE06A18\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xE06A1C\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xE06A20\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xE06A24\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xE06A28\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xE06A2C\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xE06A30\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xE06A34\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xE06A38\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xE06A3C\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xE06A40\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xE06A44\n\n#define mmTPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xE06A48\n\n#define mmTPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xE06A4C\n\n#define mmTPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xE06A50\n\n#define mmTPC0_CFG_QM_TENSOR_1_PADDING_VALUE                         0xE06A54\n\n#define mmTPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xE06A58\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xE06A5C\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xE06A60\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xE06A64\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xE06A68\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xE06A6C\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xE06A70\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xE06A74\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xE06A78\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xE06A7C\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xE06A80\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xE06A84\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xE06A88\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xE06A8C\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xE06A90\n\n#define mmTPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xE06A94\n\n#define mmTPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xE06A98\n\n#define mmTPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xE06A9C\n\n#define mmTPC0_CFG_QM_TENSOR_2_PADDING_VALUE                         0xE06AA0\n\n#define mmTPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xE06AA4\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xE06AA8\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xE06AAC\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xE06AB0\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xE06AB4\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xE06AB8\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xE06ABC\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xE06AC0\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xE06AC4\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xE06AC8\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xE06ACC\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xE06AD0\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xE06AD4\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xE06AD8\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xE06ADC\n\n#define mmTPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xE06AE0\n\n#define mmTPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xE06AE4\n\n#define mmTPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xE06AE8\n\n#define mmTPC0_CFG_QM_TENSOR_3_PADDING_VALUE                         0xE06AEC\n\n#define mmTPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xE06AF0\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xE06AF4\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xE06AF8\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xE06AFC\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xE06B00\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xE06B04\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xE06B08\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xE06B0C\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xE06B10\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xE06B14\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xE06B18\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xE06B1C\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xE06B20\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xE06B24\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xE06B28\n\n#define mmTPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xE06B2C\n\n#define mmTPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xE06B30\n\n#define mmTPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xE06B34\n\n#define mmTPC0_CFG_QM_TENSOR_4_PADDING_VALUE                         0xE06B38\n\n#define mmTPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xE06B3C\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xE06B40\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xE06B44\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xE06B48\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xE06B4C\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xE06B50\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xE06B54\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xE06B58\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xE06B5C\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xE06B60\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xE06B64\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xE06B68\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xE06B6C\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xE06B70\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xE06B74\n\n#define mmTPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xE06B78\n\n#define mmTPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xE06B7C\n\n#define mmTPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xE06B80\n\n#define mmTPC0_CFG_QM_TENSOR_5_PADDING_VALUE                         0xE06B84\n\n#define mmTPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xE06B88\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xE06B8C\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xE06B90\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xE06B94\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xE06B98\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xE06B9C\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xE06BA0\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xE06BA4\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xE06BA8\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xE06BAC\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xE06BB0\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xE06BB4\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xE06BB8\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xE06BBC\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xE06BC0\n\n#define mmTPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xE06BC4\n\n#define mmTPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xE06BC8\n\n#define mmTPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xE06BCC\n\n#define mmTPC0_CFG_QM_TENSOR_6_PADDING_VALUE                         0xE06BD0\n\n#define mmTPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xE06BD4\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xE06BD8\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xE06BDC\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xE06BE0\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xE06BE4\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xE06BE8\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xE06BEC\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xE06BF0\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xE06BF4\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xE06BF8\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xE06BFC\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xE06C00\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xE06C04\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xE06C08\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xE06C0C\n\n#define mmTPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xE06C10\n\n#define mmTPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xE06C14\n\n#define mmTPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xE06C18\n\n#define mmTPC0_CFG_QM_TENSOR_7_PADDING_VALUE                         0xE06C1C\n\n#define mmTPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xE06C20\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xE06C24\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xE06C28\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xE06C2C\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xE06C30\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xE06C34\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xE06C38\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xE06C3C\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xE06C40\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xE06C44\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xE06C48\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xE06C4C\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xE06C50\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xE06C54\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xE06C58\n\n#define mmTPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xE06C5C\n\n#define mmTPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xE06C60\n\n#define mmTPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xE06C64\n\n#define mmTPC0_CFG_QM_TID_BASE_DIM_0                                 0xE06C68\n\n#define mmTPC0_CFG_QM_TID_SIZE_DIM_0                                 0xE06C6C\n\n#define mmTPC0_CFG_QM_TID_BASE_DIM_1                                 0xE06C70\n\n#define mmTPC0_CFG_QM_TID_SIZE_DIM_1                                 0xE06C74\n\n#define mmTPC0_CFG_QM_TID_BASE_DIM_2                                 0xE06C78\n\n#define mmTPC0_CFG_QM_TID_SIZE_DIM_2                                 0xE06C7C\n\n#define mmTPC0_CFG_QM_TID_BASE_DIM_3                                 0xE06C80\n\n#define mmTPC0_CFG_QM_TID_SIZE_DIM_3                                 0xE06C84\n\n#define mmTPC0_CFG_QM_TID_BASE_DIM_4                                 0xE06C88\n\n#define mmTPC0_CFG_QM_TID_SIZE_DIM_4                                 0xE06C8C\n\n#define mmTPC0_CFG_QM_SRF_0                                          0xE06C90\n\n#define mmTPC0_CFG_QM_SRF_1                                          0xE06C94\n\n#define mmTPC0_CFG_QM_SRF_2                                          0xE06C98\n\n#define mmTPC0_CFG_QM_SRF_3                                          0xE06C9C\n\n#define mmTPC0_CFG_QM_SRF_4                                          0xE06CA0\n\n#define mmTPC0_CFG_QM_SRF_5                                          0xE06CA4\n\n#define mmTPC0_CFG_QM_SRF_6                                          0xE06CA8\n\n#define mmTPC0_CFG_QM_SRF_7                                          0xE06CAC\n\n#define mmTPC0_CFG_QM_SRF_8                                          0xE06CB0\n\n#define mmTPC0_CFG_QM_SRF_9                                          0xE06CB4\n\n#define mmTPC0_CFG_QM_SRF_10                                         0xE06CB8\n\n#define mmTPC0_CFG_QM_SRF_11                                         0xE06CBC\n\n#define mmTPC0_CFG_QM_SRF_12                                         0xE06CC0\n\n#define mmTPC0_CFG_QM_SRF_13                                         0xE06CC4\n\n#define mmTPC0_CFG_QM_SRF_14                                         0xE06CC8\n\n#define mmTPC0_CFG_QM_SRF_15                                         0xE06CCC\n\n#define mmTPC0_CFG_QM_SRF_16                                         0xE06CD0\n\n#define mmTPC0_CFG_QM_SRF_17                                         0xE06CD4\n\n#define mmTPC0_CFG_QM_SRF_18                                         0xE06CD8\n\n#define mmTPC0_CFG_QM_SRF_19                                         0xE06CDC\n\n#define mmTPC0_CFG_QM_SRF_20                                         0xE06CE0\n\n#define mmTPC0_CFG_QM_SRF_21                                         0xE06CE4\n\n#define mmTPC0_CFG_QM_SRF_22                                         0xE06CE8\n\n#define mmTPC0_CFG_QM_SRF_23                                         0xE06CEC\n\n#define mmTPC0_CFG_QM_SRF_24                                         0xE06CF0\n\n#define mmTPC0_CFG_QM_SRF_25                                         0xE06CF4\n\n#define mmTPC0_CFG_QM_SRF_26                                         0xE06CF8\n\n#define mmTPC0_CFG_QM_SRF_27                                         0xE06CFC\n\n#define mmTPC0_CFG_QM_SRF_28                                         0xE06D00\n\n#define mmTPC0_CFG_QM_SRF_29                                         0xE06D04\n\n#define mmTPC0_CFG_QM_SRF_30                                         0xE06D08\n\n#define mmTPC0_CFG_QM_SRF_31                                         0xE06D0C\n\n#define mmTPC0_CFG_QM_KERNEL_CONFIG                                  0xE06D10\n\n#define mmTPC0_CFG_QM_SYNC_OBJECT_MESSAGE                            0xE06D14\n\n#define mmTPC0_CFG_ARUSER                                            0xE06D18\n\n#define mmTPC0_CFG_AWUSER                                            0xE06D1C\n\n#define mmTPC0_CFG_FUNC_MBIST_CNTRL                                  0xE06E00\n\n#define mmTPC0_CFG_FUNC_MBIST_PAT                                    0xE06E04\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_0                                  0xE06E08\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_1                                  0xE06E0C\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_2                                  0xE06E10\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_3                                  0xE06E14\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_4                                  0xE06E18\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_5                                  0xE06E1C\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_6                                  0xE06E20\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_7                                  0xE06E24\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_8                                  0xE06E28\n\n#define mmTPC0_CFG_FUNC_MBIST_MEM_9                                  0xE06E2C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}