TimeQuest Timing Analyzer report for testchip
Sun Dec 16 22:16:14 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'bitclock:I_bitclock_0|CKOUT'
 12. Slow Model Setup: 'I_PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'MCLK'
 14. Slow Model Hold: 'I_PLL|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'bitclock:I_bitclock_0|CKOUT'
 16. Slow Model Hold: 'MCLK'
 17. Slow Model Minimum Pulse Width: 'bitclock:I_bitclock_0|CKOUT'
 18. Slow Model Minimum Pulse Width: 'I_PLL|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'MCLK'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'bitclock:I_bitclock_0|CKOUT'
 30. Fast Model Setup: 'I_PLL|altpll_component|pll|clk[0]'
 31. Fast Model Setup: 'MCLK'
 32. Fast Model Hold: 'I_PLL|altpll_component|pll|clk[0]'
 33. Fast Model Hold: 'bitclock:I_bitclock_0|CKOUT'
 34. Fast Model Hold: 'MCLK'
 35. Fast Model Minimum Pulse Width: 'bitclock:I_bitclock_0|CKOUT'
 36. Fast Model Minimum Pulse Width: 'I_PLL|altpll_component|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'MCLK'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; testchip                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; bitclock:I_bitclock_0|CKOUT       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { bitclock:I_bitclock_0|CKOUT }       ;
; I_PLL|altpll_component|pll|clk[0] ; Generated ; 5.000  ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; MCLK   ; I_PLL|altpll_component|pll|inclk[0] ; { I_PLL|altpll_component|pll|clk[0] } ;
; MCLK                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { MCLK }                              ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                          ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                          ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; 245.34 MHz ; 245.34 MHz      ; bitclock:I_bitclock_0|CKOUT       ;                                                               ;
; 461.89 MHz ; 402.58 MHz      ; I_PLL|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch)         ;
; 579.71 MHz ; 340.02 MHz      ; MCLK                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; bitclock:I_bitclock_0|CKOUT       ; -3.076 ; -74.943       ;
; I_PLL|altpll_component|pll|clk[0] ; 1.398  ; 0.000         ;
; MCLK                              ; 18.275 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; I_PLL|altpll_component|pll|clk[0] ; -1.164 ; -1.164        ;
; bitclock:I_bitclock_0|CKOUT       ; -0.112 ; -0.333        ;
; MCLK                              ; 0.499  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; bitclock:I_bitclock_0|CKOUT       ; -0.742 ; -71.232       ;
; I_PLL|altpll_component|pll|clk[0] ; 1.258  ; 0.000         ;
; MCLK                              ; 8.758  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bitclock:I_bitclock_0|CKOUT'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.076 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 4.102      ;
; -2.990 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 4.016      ;
; -2.990 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 4.016      ;
; -2.904 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.930      ;
; -2.904 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.930      ;
; -2.852 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.878      ;
; -2.818 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.844      ;
; -2.818 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.844      ;
; -2.766 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.792      ;
; -2.732 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.758      ;
; -2.718 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.744      ;
; -2.680 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.706      ;
; -2.632 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.658      ;
; -2.628 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.654      ;
; -2.594 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.620      ;
; -2.578 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.604      ;
; -2.546 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.572      ;
; -2.546 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.572      ;
; -2.542 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.568      ;
; -2.542 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.568      ;
; -2.492 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.518      ;
; -2.460 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.486      ;
; -2.460 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.486      ;
; -2.456 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.482      ;
; -2.456 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.482      ;
; -2.406 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.432      ;
; -2.406 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.432      ;
; -2.404 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.430      ;
; -2.375 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.401      ;
; -2.374 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.400      ;
; -2.370 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.396      ;
; -2.370 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.396      ;
; -2.320 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.346      ;
; -2.320 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.346      ;
; -2.318 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.344      ;
; -2.289 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.315      ;
; -2.288 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.314      ;
; -2.284 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.310      ;
; -2.284 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.310      ;
; -2.270 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.296      ;
; -2.239 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.265      ;
; -2.234 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.260      ;
; -2.232 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.258      ;
; -2.203 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.229      ;
; -2.198 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[13] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.224      ;
; -2.198 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.224      ;
; -2.184 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.210      ;
; -2.153 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.179      ;
; -2.153 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.179      ;
; -2.148 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.174      ;
; -2.146 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.172      ;
; -2.130 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.156      ;
; -2.117 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.143      ;
; -2.112 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[12] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.138      ;
; -2.112 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[13] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.138      ;
; -2.098 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.124      ;
; -2.098 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.124      ;
; -2.087 ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.113      ;
; -2.067 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.093      ;
; -2.067 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.093      ;
; -2.060 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.086      ;
; -2.044 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.070      ;
; -2.026 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[11] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.052      ;
; -2.026 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[12] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.052      ;
; -2.012 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.038      ;
; -2.012 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.038      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[0]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[1]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[2]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[3]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[4]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[5]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[6]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[7]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[8]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[9]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.011 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[10] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 3.065      ;
; -2.001 ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.027      ;
; -1.981 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.007      ;
; -1.981 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.007      ;
; -1.974 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[13] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 3.000      ;
; -1.958 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.984      ;
; -1.958 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.984      ;
; -1.940 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[11] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.966      ;
; -1.927 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.953      ;
; -1.926 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.952      ;
; -1.926 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.952      ;
; -1.915 ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.941      ;
; -1.895 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.921      ;
; -1.888 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[12] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.914      ;
; -1.872 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.898      ;
; -1.872 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.014     ; 2.898      ;
; -1.867 ; timer250m:I_timer250m_0|counter[11] ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.000      ; 2.907      ;
; -1.846 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[0]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 2.900      ;
; -1.846 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[1]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 2.900      ;
; -1.846 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[2]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 2.900      ;
; -1.846 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[3]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 2.900      ;
; -1.846 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[4]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 2.900      ;
; -1.846 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[5]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 2.900      ;
; -1.846 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[6]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.014      ; 2.900      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'I_PLL|altpll_component|pll|clk[0]'                                                                                                                                    ;
+-------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.398 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 0.500        ; 1.359      ; 0.805      ;
; 1.898 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 1.000        ; 1.359      ; 0.805      ;
; 2.835 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.205      ;
; 3.089 ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.951      ;
; 3.252 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.788      ;
; 3.502 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.538      ;
; 3.520 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|rx4      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.520      ;
; 3.533 ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.507      ;
; 3.610 ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.430      ;
; 3.829 ; bitclock:I_bitclock_0|rx2      ; bitclock:I_bitclock_0|rx3      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.211      ;
; 3.947 ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.093      ;
; 3.948 ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.092      ;
; 3.957 ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.083      ;
; 3.994 ; bitclock:I_bitclock_0|rx1      ; bitclock:I_bitclock_0|rx2      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 4.235 ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.805      ;
; 4.235 ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.805      ;
+-------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MCLK'                                                                                                                     ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.275 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.766      ;
; 18.478 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.562      ;
; 18.524 ; lfsr17:I_lfsr17_0|lfsr[16]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 20.000       ; 0.001      ; 1.517      ;
; 18.696 ; lfsr17:I_lfsr17_0|lfsr[15]   ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 20.000       ; -0.001     ; 1.343      ;
; 18.805 ; timing:I_timing_0|counter[0] ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.235      ;
; 18.830 ; lfsr17:I_lfsr17_0|lfsr[9]    ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.210      ;
; 18.831 ; lfsr17:I_lfsr17_0|lfsr[0]    ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.209      ;
; 18.832 ; lfsr17:I_lfsr17_0|lfsr[3]    ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.208      ;
; 18.835 ; lfsr17:I_lfsr17_0|lfsr[11]   ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.205      ;
; 18.837 ; lfsr17:I_lfsr17_0|lfsr[5]    ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.203      ;
; 18.979 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.061      ;
; 18.982 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.058      ;
; 18.983 ; lfsr17:I_lfsr17_0|lfsr[4]    ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.057      ;
; 18.984 ; lfsr17:I_lfsr17_0|lfsr[2]    ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.056      ;
; 18.984 ; lfsr17:I_lfsr17_0|lfsr[6]    ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.056      ;
; 18.984 ; lfsr17:I_lfsr17_0|lfsr[14]   ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.056      ;
; 18.985 ; lfsr17:I_lfsr17_0|lfsr[8]    ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.055      ;
; 18.987 ; lfsr17:I_lfsr17_0|lfsr[12]   ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.053      ;
; 18.990 ; lfsr17:I_lfsr17_0|lfsr[1]    ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.050      ;
; 18.991 ; lfsr17:I_lfsr17_0|lfsr[10]   ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.049      ;
; 18.991 ; lfsr17:I_lfsr17_0|lfsr[16]   ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.049      ;
; 18.999 ; lfsr17:I_lfsr17_0|lfsr[7]    ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 1.041      ;
; 19.235 ; timing:I_timing_0|counter[0] ; timing:I_timing_0|counter[0]   ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.805      ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'I_PLL|altpll_component|pll|clk[0]'                                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.164 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 1.359      ; 0.805      ;
; -0.664 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; -0.500       ; 1.359      ; 0.805      ;
; 0.499  ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.740  ; bitclock:I_bitclock_0|rx1      ; bitclock:I_bitclock_0|rx2      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.777  ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.786  ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.787  ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.905  ; bitclock:I_bitclock_0|rx2      ; bitclock:I_bitclock_0|rx3      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.211      ;
; 1.124  ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.430      ;
; 1.201  ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.507      ;
; 1.214  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|rx4      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.232  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.538      ;
; 1.482  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.788      ;
; 1.645  ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.899  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.205      ;
+--------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bitclock:I_bitclock_0|CKOUT'                                                                                                                                                    ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------+-----------------------------+--------------+------------+------------+
; -0.112 ; bitclock:I_bitclock_0|rx4             ; demanchester:I_demanchester_0|ENDECOD ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.898      ; 1.092      ;
; -0.111 ; bitclock:I_bitclock_0|rx4             ; demanchester:I_demanchester_0|DECOD   ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.898      ; 1.093      ;
; -0.110 ; bitclock:I_bitclock_0|rx4             ; demanchester:I_demanchester_0|store   ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.898      ; 1.094      ;
; 0.481  ; bitclock:I_bitclock_0|rx4             ; demanchester:I_demanchester_0|state   ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.898      ; 1.685      ;
; 0.499  ; LED2I                                 ; LED2I                                 ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; demanchester:I_demanchester_0|DECOD   ; demanchester:I_demanchester_0|DECOD   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.805      ;
; 0.738  ; check17:I_check17_0|check[11]         ; check17:I_check17_0|check[12]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.044      ;
; 0.741  ; check17:I_check17_0|check[4]          ; check17:I_check17_0|check[5]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; check17:I_check17_0|check[3]          ; check17:I_check17_0|check[4]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.048      ;
; 0.745  ; check17:I_check17_0|check[10]         ; check17:I_check17_0|check[11]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.051      ;
; 0.747  ; check17:I_check17_0|check[7]          ; check17:I_check17_0|check[8]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; check17:I_check17_0|check[12]         ; check17:I_check17_0|check[13]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; check17:I_check17_0|check[1]          ; check17:I_check17_0|check[2]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; check17:I_check17_0|check[6]          ; check17:I_check17_0|check[7]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; check17:I_check17_0|check[9]          ; check17:I_check17_0|check[10]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; check17:I_check17_0|check[8]          ; check17:I_check17_0|check[9]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; check17:I_check17_0|check[13]         ; check17:I_check17_0|check[14]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.055      ;
; 0.762  ; timer250m:I_timer250m_0|counter[22]   ; timer250m:I_timer250m_0|counter[22]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.068      ;
; 0.897  ; check17:I_check17_0|check[15]         ; check17:I_check17_0|check[16]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.203      ;
; 0.901  ; check17:I_check17_0|check[16]         ; check17:I_check17_0|check[17]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.207      ;
; 0.912  ; check17:I_check17_0|check[0]          ; check17:I_check17_0|check[1]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.218      ;
; 0.914  ; check17:I_check17_0|check[14]         ; check17:I_check17_0|check[15]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.220      ;
; 0.925  ; demanchester:I_demanchester_0|store   ; demanchester:I_demanchester_0|ENDECOD ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.231      ;
; 0.928  ; check17:I_check17_0|check[14]         ; leddisplay:I_leddisplay_0|detect      ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.234      ;
; 1.035  ; demanchester:I_demanchester_0|DECOD   ; check17:I_check17_0|check[0]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.341      ;
; 1.036  ; check17:I_check17_0|check[2]          ; check17:I_check17_0|check[3]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; -0.001     ; 1.341      ;
; 1.051  ; leddisplay:I_leddisplay_0|detect      ; leddisplay:I_leddisplay_0|LED         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; -0.001     ; 1.356      ;
; 1.055  ; check17:I_check17_0|check[5]          ; check17:I_check17_0|check[6]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.001      ; 1.362      ;
; 1.156  ; timer250m:I_timer250m_0|counter[2]    ; timer250m:I_timer250m_0|counter[2]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.462      ;
; 1.158  ; timer250m:I_timer250m_0|counter[11]   ; timer250m:I_timer250m_0|counter[11]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.464      ;
; 1.164  ; timer250m:I_timer250m_0|counter[4]    ; timer250m:I_timer250m_0|counter[4]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.470      ;
; 1.164  ; timer250m:I_timer250m_0|counter[6]    ; timer250m:I_timer250m_0|counter[6]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.470      ;
; 1.168  ; timer250m:I_timer250m_0|counter[13]   ; timer250m:I_timer250m_0|counter[13]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.474      ;
; 1.169  ; timer250m:I_timer250m_0|counter[8]    ; timer250m:I_timer250m_0|counter[8]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.475      ;
; 1.169  ; timer250m:I_timer250m_0|counter[9]    ; timer250m:I_timer250m_0|counter[9]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.475      ;
; 1.169  ; timer250m:I_timer250m_0|counter[10]   ; timer250m:I_timer250m_0|counter[10]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.475      ;
; 1.169  ; timer250m:I_timer250m_0|counter[15]   ; timer250m:I_timer250m_0|counter[15]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.475      ;
; 1.169  ; timer250m:I_timer250m_0|counter[18]   ; timer250m:I_timer250m_0|counter[18]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.475      ;
; 1.170  ; demanchester:I_demanchester_0|state   ; demanchester:I_demanchester_0|ENDECOD ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.476      ;
; 1.171  ; demanchester:I_demanchester_0|state   ; demanchester:I_demanchester_0|DECOD   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.477      ;
; 1.172  ; timer250m:I_timer250m_0|counter[12]   ; timer250m:I_timer250m_0|counter[12]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.478      ;
; 1.173  ; timer250m:I_timer250m_0|counter[20]   ; timer250m:I_timer250m_0|counter[20]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.479      ;
; 1.181  ; check17:I_check17_0|check[0]          ; leddisplay:I_leddisplay_0|detect      ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.487      ;
; 1.213  ; timer250m:I_timer250m_0|counter[1]    ; timer250m:I_timer250m_0|counter[1]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.519      ;
; 1.217  ; timer250m:I_timer250m_0|counter[0]    ; timer250m:I_timer250m_0|counter[0]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.523      ;
; 1.217  ; timer250m:I_timer250m_0|counter[3]    ; timer250m:I_timer250m_0|counter[3]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.523      ;
; 1.217  ; timer250m:I_timer250m_0|counter[5]    ; timer250m:I_timer250m_0|counter[5]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.523      ;
; 1.217  ; timer250m:I_timer250m_0|counter[14]   ; timer250m:I_timer250m_0|counter[14]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.523      ;
; 1.217  ; timer250m:I_timer250m_0|counter[19]   ; timer250m:I_timer250m_0|counter[19]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.523      ;
; 1.218  ; timer250m:I_timer250m_0|counter[7]    ; timer250m:I_timer250m_0|counter[7]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.524      ;
; 1.218  ; timer250m:I_timer250m_0|counter[16]   ; timer250m:I_timer250m_0|counter[16]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.524      ;
; 1.218  ; timer250m:I_timer250m_0|counter[17]   ; timer250m:I_timer250m_0|counter[17]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.524      ;
; 1.224  ; check17:I_check17_0|check[17]         ; leddisplay:I_leddisplay_0|detect      ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.530      ;
; 1.227  ; demanchester:I_demanchester_0|store   ; demanchester:I_demanchester_0|DECOD   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.533      ;
; 1.229  ; timer250m:I_timer250m_0|counter[21]   ; timer250m:I_timer250m_0|counter[21]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.535      ;
; 1.518  ; demanchester:I_demanchester_0|store   ; demanchester:I_demanchester_0|state   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.824      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[0]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[1]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[2]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[6]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[7]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[8]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[9]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[10]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[11]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[12]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[13]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[14]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[15]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[16]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.548  ; demanchester:I_demanchester_0|ENDECOD ; check17:I_check17_0|check[17]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.854      ;
; 1.637  ; timer250m:I_timer250m_0|counter[11]   ; timer250m:I_timer250m_0|counter[12]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.943      ;
; 1.643  ; timer250m:I_timer250m_0|counter[4]    ; timer250m:I_timer250m_0|counter[5]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.949      ;
; 1.643  ; timer250m:I_timer250m_0|counter[6]    ; timer250m:I_timer250m_0|counter[7]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.949      ;
; 1.647  ; timer250m:I_timer250m_0|counter[13]   ; timer250m:I_timer250m_0|counter[14]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.953      ;
; 1.648  ; timer250m:I_timer250m_0|counter[8]    ; timer250m:I_timer250m_0|counter[9]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.954      ;
; 1.648  ; timer250m:I_timer250m_0|counter[9]    ; timer250m:I_timer250m_0|counter[10]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.954      ;
; 1.648  ; timer250m:I_timer250m_0|counter[15]   ; timer250m:I_timer250m_0|counter[16]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.954      ;
; 1.651  ; timer250m:I_timer250m_0|counter[12]   ; timer250m:I_timer250m_0|counter[13]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.957      ;
; 1.652  ; timer250m:I_timer250m_0|counter[20]   ; timer250m:I_timer250m_0|counter[21]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.958      ;
; 1.693  ; timer250m:I_timer250m_0|counter[1]    ; timer250m:I_timer250m_0|counter[2]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.999      ;
; 1.693  ; timer250m:I_timer250m_0|counter[0]    ; timer250m:I_timer250m_0|counter[1]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 1.999      ;
; 1.697  ; timer250m:I_timer250m_0|counter[3]    ; timer250m:I_timer250m_0|counter[4]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.003      ;
; 1.697  ; timer250m:I_timer250m_0|counter[5]    ; timer250m:I_timer250m_0|counter[6]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.003      ;
; 1.697  ; timer250m:I_timer250m_0|counter[14]   ; timer250m:I_timer250m_0|counter[15]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.003      ;
; 1.697  ; timer250m:I_timer250m_0|counter[19]   ; timer250m:I_timer250m_0|counter[20]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.003      ;
; 1.698  ; timer250m:I_timer250m_0|counter[7]    ; timer250m:I_timer250m_0|counter[8]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.004      ;
; 1.698  ; timer250m:I_timer250m_0|counter[17]   ; timer250m:I_timer250m_0|counter[18]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.004      ;
; 1.698  ; timer250m:I_timer250m_0|counter[16]   ; timer250m:I_timer250m_0|counter[17]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.004      ;
; 1.709  ; timer250m:I_timer250m_0|counter[21]   ; timer250m:I_timer250m_0|counter[22]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.015      ;
; 1.723  ; timer250m:I_timer250m_0|counter[11]   ; timer250m:I_timer250m_0|counter[13]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.029      ;
; 1.729  ; timer250m:I_timer250m_0|counter[4]    ; timer250m:I_timer250m_0|counter[6]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.035      ;
; 1.729  ; timer250m:I_timer250m_0|counter[6]    ; timer250m:I_timer250m_0|counter[8]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.035      ;
; 1.733  ; timer250m:I_timer250m_0|counter[13]   ; timer250m:I_timer250m_0|counter[15]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.039      ;
; 1.734  ; timer250m:I_timer250m_0|counter[8]    ; timer250m:I_timer250m_0|counter[10]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.040      ;
; 1.734  ; timer250m:I_timer250m_0|counter[15]   ; timer250m:I_timer250m_0|counter[17]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.040      ;
; 1.737  ; timer250m:I_timer250m_0|counter[12]   ; timer250m:I_timer250m_0|counter[14]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.043      ;
; 1.738  ; timer250m:I_timer250m_0|counter[20]   ; timer250m:I_timer250m_0|counter[22]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.044      ;
; 1.745  ; timer250m:I_timer250m_0|counter[2]    ; timer250m:I_timer250m_0|counter[3]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.051      ;
; 1.758  ; timer250m:I_timer250m_0|counter[18]   ; timer250m:I_timer250m_0|counter[19]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 2.064      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MCLK'                                                                                                                     ;
+-------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; timing:I_timing_0|counter[0] ; timing:I_timing_0|counter[0]   ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; lfsr17:I_lfsr17_0|lfsr[7]    ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.041      ;
; 0.743 ; lfsr17:I_lfsr17_0|lfsr[10]   ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; lfsr17:I_lfsr17_0|lfsr[16]   ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; lfsr17:I_lfsr17_0|lfsr[1]    ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.050      ;
; 0.747 ; lfsr17:I_lfsr17_0|lfsr[12]   ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.053      ;
; 0.749 ; lfsr17:I_lfsr17_0|lfsr[8]    ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; lfsr17:I_lfsr17_0|lfsr[2]    ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; lfsr17:I_lfsr17_0|lfsr[6]    ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; lfsr17:I_lfsr17_0|lfsr[14]   ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; lfsr17:I_lfsr17_0|lfsr[4]    ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.058      ;
; 0.755 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.061      ;
; 0.897 ; lfsr17:I_lfsr17_0|lfsr[5]    ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.203      ;
; 0.899 ; lfsr17:I_lfsr17_0|lfsr[11]   ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.205      ;
; 0.902 ; lfsr17:I_lfsr17_0|lfsr[3]    ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.208      ;
; 0.903 ; lfsr17:I_lfsr17_0|lfsr[0]    ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.209      ;
; 0.904 ; lfsr17:I_lfsr17_0|lfsr[9]    ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.210      ;
; 0.929 ; timing:I_timing_0|counter[0] ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.235      ;
; 1.038 ; lfsr17:I_lfsr17_0|lfsr[15]   ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 0.000        ; -0.001     ; 1.343      ;
; 1.210 ; lfsr17:I_lfsr17_0|lfsr[16]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.517      ;
; 1.256 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 1.562      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
; 1.459 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 0.000        ; 0.001      ; 1.766      ;
+-------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bitclock:I_bitclock_0|CKOUT'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; LED2I                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; LED2I                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[0]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[0]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[10]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[10]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[11]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[11]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[12]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[12]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[13]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[13]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[14]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[14]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[15]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[15]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[16]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[16]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[17]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[17]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[1]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[1]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[2]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[2]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[3]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[3]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[4]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[4]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[5]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[5]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[6]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[6]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[7]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[7]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[8]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[8]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[9]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[9]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|DECOD   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|DECOD   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|ENDECOD ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|ENDECOD ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|state   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|state   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|store   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|store   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|LED         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|LED         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|detect      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|detect      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[10]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[10]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[11]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[11]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[12]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[12]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[13]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[13]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[14]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[14]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[15]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[15]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[16]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[16]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[17]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[17]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[18]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[18]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[19]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[19]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[20]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[20]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[21]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[21]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[22]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[22]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[4]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[5]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[5]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[6]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[6]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[7]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[7]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[8]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[8]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[9]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT~clkctrl|inclk[0]   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'I_PLL|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|CKOUT                   ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|CKOUT                   ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[0]                ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[0]                ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[1]                ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[1]                ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx1                     ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx1                     ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx2                     ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx2                     ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx3                     ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx3                     ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx4                     ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx4                     ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|CKOUT|clk                        ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|CKOUT|clk                        ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[0]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[0]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[1]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[1]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx1|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx1|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx2|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx2|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx3|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx3|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx4|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx4|clk                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MCLK'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[0]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[0]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[10]          ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[10]          ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[11]          ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[11]          ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[12]          ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[12]          ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[13]          ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[13]          ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[14]          ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[14]          ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[15]          ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[15]          ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[16]          ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[16]          ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[1]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[1]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[2]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[2]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[3]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[3]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[4]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[4]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[5]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[5]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[6]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[6]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[7]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[7]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[8]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[8]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[9]           ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[9]           ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; manchester:I_manchester_0|SOUT      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; manchester:I_manchester_0|SOUT      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; MCLK  ; Rise       ; timing:I_timing_0|counter[0]        ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; MCLK  ; Rise       ; timing:I_timing_0|counter[0]        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[10]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[10]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[11]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[11]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[12]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[12]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[13]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[13]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[14]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[14]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[15]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[15]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[16]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[16]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_manchester_0|SOUT|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_manchester_0|SOUT|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_timing_0|counter[0]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_timing_0|counter[0]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; MCLK|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; MCLK|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; MCLK~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; MCLK~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; MCLK~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; MCLK~clkctrl|outclk                 ;
; 17.059 ; 20.000       ; 2.941          ; Port Rate        ; MCLK  ; Rise       ; MCLK                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Times                                                                             ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; RX        ; MCLK       ; 5.802 ; 5.802 ; Rise       ; I_PLL|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; RX        ; MCLK       ; -5.536 ; -5.536 ; Rise       ; I_PLL|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; TX        ; MCLK                        ; 7.280 ; 7.280 ; Rise       ; MCLK                        ;
; LED       ; bitclock:I_bitclock_0|CKOUT ; 9.184 ; 9.184 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
; LED2      ; bitclock:I_bitclock_0|CKOUT ; 8.441 ; 8.441 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; TX        ; MCLK                        ; 7.280 ; 7.280 ; Rise       ; MCLK                        ;
; LED       ; bitclock:I_bitclock_0|CKOUT ; 9.184 ; 9.184 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
; LED2      ; bitclock:I_bitclock_0|CKOUT ; 8.441 ; 8.441 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; bitclock:I_bitclock_0|CKOUT       ; -0.547 ; -4.673        ;
; I_PLL|altpll_component|pll|clk[0] ; 0.925  ; 0.000         ;
; MCLK                              ; 19.302 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; I_PLL|altpll_component|pll|clk[0] ; -0.545 ; -0.545        ;
; bitclock:I_bitclock_0|CKOUT       ; -0.232 ; -0.727        ;
; MCLK                              ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; bitclock:I_bitclock_0|CKOUT       ; -0.500 ; -48.000       ;
; I_PLL|altpll_component|pll|clk[0] ; 1.500  ; 0.000         ;
; MCLK                              ; 9.000  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bitclock:I_bitclock_0|CKOUT'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.547 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.564      ;
; -0.512 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.529      ;
; -0.512 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.529      ;
; -0.477 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.494      ;
; -0.477 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.494      ;
; -0.458 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.475      ;
; -0.442 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.459      ;
; -0.442 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.459      ;
; -0.423 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.440      ;
; -0.407 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.424      ;
; -0.388 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.405      ;
; -0.385 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.402      ;
; -0.353 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.370      ;
; -0.350 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.367      ;
; -0.348 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.365      ;
; -0.335 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.352      ;
; -0.315 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.332      ;
; -0.315 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.332      ;
; -0.313 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.330      ;
; -0.313 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.330      ;
; -0.300 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.317      ;
; -0.280 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.297      ;
; -0.280 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.297      ;
; -0.278 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.295      ;
; -0.278 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.295      ;
; -0.265 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.282      ;
; -0.265 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.282      ;
; -0.259 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.276      ;
; -0.246 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.263      ;
; -0.245 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.262      ;
; -0.243 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.260      ;
; -0.243 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.260      ;
; -0.230 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.247      ;
; -0.230 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.247      ;
; -0.224 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.241      ;
; -0.211 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.228      ;
; -0.210 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.227      ;
; -0.208 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.225      ;
; -0.208 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.225      ;
; -0.198 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.215      ;
; -0.195 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.212      ;
; -0.189 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.206      ;
; -0.186 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.203      ;
; -0.176 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.193      ;
; -0.173 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[13] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.190      ;
; -0.173 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.190      ;
; -0.163 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.180      ;
; -0.163 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.180      ;
; -0.160 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.177      ;
; -0.154 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.171      ;
; -0.151 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.168      ;
; -0.141 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.158      ;
; -0.138 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[12] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.155      ;
; -0.138 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[13] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.155      ;
; -0.136 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.153      ;
; -0.128 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.145      ;
; -0.128 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.145      ;
; -0.123 ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.140      ;
; -0.119 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.136      ;
; -0.116 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.133      ;
; -0.116 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.133      ;
; -0.103 ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[11] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.120      ;
; -0.103 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[12] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.120      ;
; -0.101 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.118      ;
; -0.093 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.110      ;
; -0.093 ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.110      ;
; -0.088 ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[21] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.105      ;
; -0.084 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[13] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.101      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[0]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[1]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[2]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[3]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[4]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[5]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[6]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[7]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[8]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[9]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[10] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.128      ;
; -0.081 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.098      ;
; -0.081 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.098      ;
; -0.068 ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[11] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.085      ;
; -0.066 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.083      ;
; -0.066 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.083      ;
; -0.058 ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.075      ;
; -0.053 ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[20] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.070      ;
; -0.049 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[12] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.066      ;
; -0.047 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[18] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.064      ;
; -0.046 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[16] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.063      ;
; -0.046 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[14] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.063      ;
; -0.031 ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.048      ;
; -0.031 ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.048      ;
; -0.020 ; timer250m:I_timer250m_0|counter[11] ; timer250m:I_timer250m_0|counter[22] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.000      ; 1.052      ;
; -0.018 ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[19] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.035      ;
; -0.014 ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[11] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.031      ;
; -0.012 ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[17] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.029      ;
; -0.011 ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[15] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.028      ;
; -0.011 ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[13] ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; -0.015     ; 1.028      ;
; -0.007 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[0]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.054      ;
; -0.007 ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[1]  ; bitclock:I_bitclock_0|CKOUT ; bitclock:I_bitclock_0|CKOUT ; 1.000        ; 0.015      ; 1.054      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'I_PLL|altpll_component|pll|clk[0]'                                                                                                                                    ;
+-------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.925 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 0.500        ; 0.619      ; 0.367      ;
; 1.425 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 1.000        ; 0.619      ; 0.367      ;
; 4.271 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.761      ;
; 4.299 ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.733      ;
; 4.434 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.598      ;
; 4.468 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|rx4      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.564      ;
; 4.507 ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.525      ;
; 4.507 ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.525      ;
; 4.521 ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.511      ;
; 4.551 ; bitclock:I_bitclock_0|rx2      ; bitclock:I_bitclock_0|rx3      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.481      ;
; 4.618 ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.414      ;
; 4.619 ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.413      ;
; 4.623 ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.409      ;
; 4.642 ; bitclock:I_bitclock_0|rx1      ; bitclock:I_bitclock_0|rx2      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.390      ;
; 4.665 ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.367      ;
; 4.665 ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MCLK'                                                                                                                     ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.302 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.730      ;
; 19.366 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.666      ;
; 19.509 ; lfsr17:I_lfsr17_0|lfsr[16]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.523      ;
; 19.551 ; lfsr17:I_lfsr17_0|lfsr[9]    ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.481      ;
; 19.552 ; lfsr17:I_lfsr17_0|lfsr[0]    ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.480      ;
; 19.553 ; lfsr17:I_lfsr17_0|lfsr[3]    ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.479      ;
; 19.555 ; lfsr17:I_lfsr17_0|lfsr[11]   ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.477      ;
; 19.556 ; lfsr17:I_lfsr17_0|lfsr[5]    ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.476      ;
; 19.561 ; lfsr17:I_lfsr17_0|lfsr[15]   ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.471      ;
; 19.587 ; timing:I_timing_0|counter[0] ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.445      ;
; 19.613 ; lfsr17:I_lfsr17_0|lfsr[4]    ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.419      ;
; 19.614 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.418      ;
; 19.618 ; lfsr17:I_lfsr17_0|lfsr[1]    ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.414      ;
; 19.618 ; lfsr17:I_lfsr17_0|lfsr[10]   ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.414      ;
; 19.621 ; lfsr17:I_lfsr17_0|lfsr[7]    ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.411      ;
; 19.634 ; lfsr17:I_lfsr17_0|lfsr[6]    ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.398      ;
; 19.635 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.397      ;
; 19.636 ; lfsr17:I_lfsr17_0|lfsr[8]    ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.396      ;
; 19.636 ; lfsr17:I_lfsr17_0|lfsr[14]   ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.396      ;
; 19.637 ; lfsr17:I_lfsr17_0|lfsr[2]    ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.395      ;
; 19.638 ; lfsr17:I_lfsr17_0|lfsr[12]   ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.394      ;
; 19.641 ; lfsr17:I_lfsr17_0|lfsr[16]   ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.391      ;
; 19.665 ; timing:I_timing_0|counter[0] ; timing:I_timing_0|counter[0]   ; MCLK         ; MCLK        ; 20.000       ; 0.000      ; 0.367      ;
+--------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'I_PLL|altpll_component|pll|clk[0]'                                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.545 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.619      ; 0.367      ;
; -0.045 ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT    ; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; -0.500       ; 0.619      ; 0.367      ;
; 0.215  ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; bitclock:I_bitclock_0|rx1      ; bitclock:I_bitclock_0|rx2      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.257  ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.261  ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.413      ;
; 0.262  ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.329  ; bitclock:I_bitclock_0|rx2      ; bitclock:I_bitclock_0|rx3      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.359  ; bitclock:I_bitclock_0|count[1] ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.373  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; bitclock:I_bitclock_0|count[0] ; bitclock:I_bitclock_0|count[1] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.412  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|rx4      ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.564      ;
; 0.446  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|count[0] ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.581  ; bitclock:I_bitclock_0|rx4      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.609  ; bitclock:I_bitclock_0|rx3      ; bitclock:I_bitclock_0|CKOUT    ; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.761      ;
+--------+--------------------------------+--------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bitclock:I_bitclock_0|CKOUT'                                                                                                                                                  ;
+--------+-------------------------------------+---------------------------------------+-----------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-----------------------------------+-----------------------------+--------------+------------+------------+
; -0.232 ; bitclock:I_bitclock_0|rx4           ; demanchester:I_demanchester_0|ENDECOD ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.493      ; 0.413      ;
; -0.231 ; bitclock:I_bitclock_0|rx4           ; demanchester:I_demanchester_0|DECOD   ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.493      ; 0.414      ;
; -0.230 ; bitclock:I_bitclock_0|rx4           ; demanchester:I_demanchester_0|store   ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.493      ; 0.415      ;
; -0.034 ; bitclock:I_bitclock_0|rx4           ; demanchester:I_demanchester_0|state   ; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.493      ; 0.611      ;
; 0.215  ; LED2I                               ; LED2I                                 ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; demanchester:I_demanchester_0|DECOD ; demanchester:I_demanchester_0|DECOD   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; check17:I_check17_0|check[11]       ; check17:I_check17_0|check[12]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; check17:I_check17_0|check[3]        ; check17:I_check17_0|check[4]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; check17:I_check17_0|check[4]        ; check17:I_check17_0|check[5]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; check17:I_check17_0|check[10]       ; check17:I_check17_0|check[11]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; check17:I_check17_0|check[7]        ; check17:I_check17_0|check[8]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; check17:I_check17_0|check[12]       ; check17:I_check17_0|check[13]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; check17:I_check17_0|check[1]        ; check17:I_check17_0|check[2]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; check17:I_check17_0|check[6]        ; check17:I_check17_0|check[7]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; check17:I_check17_0|check[9]        ; check17:I_check17_0|check[10]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; check17:I_check17_0|check[8]        ; check17:I_check17_0|check[9]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; check17:I_check17_0|check[13]       ; check17:I_check17_0|check[14]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.396      ;
; 0.247  ; timer250m:I_timer250m_0|counter[22] ; timer250m:I_timer250m_0|counter[22]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.399      ;
; 0.294  ; demanchester:I_demanchester_0|store ; demanchester:I_demanchester_0|ENDECOD ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.446      ;
; 0.300  ; check17:I_check17_0|check[14]       ; leddisplay:I_leddisplay_0|detect      ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.452      ;
; 0.316  ; check17:I_check17_0|check[2]        ; check17:I_check17_0|check[3]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.001      ; 0.469      ;
; 0.319  ; demanchester:I_demanchester_0|DECOD ; check17:I_check17_0|check[0]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; -0.001     ; 0.470      ;
; 0.323  ; leddisplay:I_leddisplay_0|detect    ; leddisplay:I_leddisplay_0|LED         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.001      ; 0.476      ;
; 0.324  ; check17:I_check17_0|check[15]       ; check17:I_check17_0|check[16]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.476      ;
; 0.328  ; check17:I_check17_0|check[5]        ; check17:I_check17_0|check[6]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; -0.001     ; 0.479      ;
; 0.328  ; check17:I_check17_0|check[16]       ; check17:I_check17_0|check[17]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.480      ;
; 0.333  ; check17:I_check17_0|check[0]        ; check17:I_check17_0|check[1]          ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.485      ;
; 0.336  ; check17:I_check17_0|check[14]       ; check17:I_check17_0|check[15]         ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.488      ;
; 0.353  ; timer250m:I_timer250m_0|counter[11] ; timer250m:I_timer250m_0|counter[11]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.505      ;
; 0.354  ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[2]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[4]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[6]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; timer250m:I_timer250m_0|counter[13] ; timer250m:I_timer250m_0|counter[13]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[8]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[9]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[10]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; timer250m:I_timer250m_0|counter[12] ; timer250m:I_timer250m_0|counter[12]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; timer250m:I_timer250m_0|counter[15] ; timer250m:I_timer250m_0|counter[15]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; timer250m:I_timer250m_0|counter[18] ; timer250m:I_timer250m_0|counter[18]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; timer250m:I_timer250m_0|counter[20] ; timer250m:I_timer250m_0|counter[20]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; demanchester:I_demanchester_0|state ; demanchester:I_demanchester_0|DECOD   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.512      ;
; 0.364  ; demanchester:I_demanchester_0|state ; demanchester:I_demanchester_0|ENDECOD ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; check17:I_check17_0|check[0]        ; leddisplay:I_leddisplay_0|detect      ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[0]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[1]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[3]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[5]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; timer250m:I_timer250m_0|counter[14] ; timer250m:I_timer250m_0|counter[14]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; timer250m:I_timer250m_0|counter[19] ; timer250m:I_timer250m_0|counter[19]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[7]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; timer250m:I_timer250m_0|counter[16] ; timer250m:I_timer250m_0|counter[16]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; timer250m:I_timer250m_0|counter[17] ; timer250m:I_timer250m_0|counter[17]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; check17:I_check17_0|check[17]       ; leddisplay:I_leddisplay_0|detect      ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; demanchester:I_demanchester_0|store ; demanchester:I_demanchester_0|DECOD   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[21]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.526      ;
; 0.491  ; timer250m:I_timer250m_0|counter[11] ; timer250m:I_timer250m_0|counter[12]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.643      ;
; 0.492  ; demanchester:I_demanchester_0|store ; demanchester:I_demanchester_0|state   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.644      ;
; 0.494  ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[5]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[7]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; timer250m:I_timer250m_0|counter[13] ; timer250m:I_timer250m_0|counter[14]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; timer250m:I_timer250m_0|counter[12] ; timer250m:I_timer250m_0|counter[13]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[9]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; timer250m:I_timer250m_0|counter[9]  ; timer250m:I_timer250m_0|counter[10]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; timer250m:I_timer250m_0|counter[15] ; timer250m:I_timer250m_0|counter[16]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; timer250m:I_timer250m_0|counter[20] ; timer250m:I_timer250m_0|counter[21]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.650      ;
; 0.507  ; timer250m:I_timer250m_0|counter[1]  ; timer250m:I_timer250m_0|counter[2]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[1]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[4]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[6]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; timer250m:I_timer250m_0|counter[14] ; timer250m:I_timer250m_0|counter[15]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; timer250m:I_timer250m_0|counter[19] ; timer250m:I_timer250m_0|counter[20]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[8]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; timer250m:I_timer250m_0|counter[17] ; timer250m:I_timer250m_0|counter[18]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; timer250m:I_timer250m_0|counter[16] ; timer250m:I_timer250m_0|counter[17]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.662      ;
; 0.514  ; timer250m:I_timer250m_0|counter[21] ; timer250m:I_timer250m_0|counter[22]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.666      ;
; 0.526  ; timer250m:I_timer250m_0|counter[11] ; timer250m:I_timer250m_0|counter[13]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[6]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[8]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.681      ;
; 0.531  ; timer250m:I_timer250m_0|counter[13] ; timer250m:I_timer250m_0|counter[15]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; timer250m:I_timer250m_0|counter[12] ; timer250m:I_timer250m_0|counter[14]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.684      ;
; 0.532  ; timer250m:I_timer250m_0|counter[8]  ; timer250m:I_timer250m_0|counter[10]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.684      ;
; 0.532  ; timer250m:I_timer250m_0|counter[15] ; timer250m:I_timer250m_0|counter[17]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; timer250m:I_timer250m_0|counter[20] ; timer250m:I_timer250m_0|counter[22]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.685      ;
; 0.542  ; timer250m:I_timer250m_0|counter[0]  ; timer250m:I_timer250m_0|counter[2]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.694      ;
; 0.544  ; timer250m:I_timer250m_0|counter[3]  ; timer250m:I_timer250m_0|counter[5]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; timer250m:I_timer250m_0|counter[5]  ; timer250m:I_timer250m_0|counter[7]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; timer250m:I_timer250m_0|counter[14] ; timer250m:I_timer250m_0|counter[16]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; timer250m:I_timer250m_0|counter[19] ; timer250m:I_timer250m_0|counter[21]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; timer250m:I_timer250m_0|counter[7]  ; timer250m:I_timer250m_0|counter[9]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.697      ;
; 0.545  ; timer250m:I_timer250m_0|counter[16] ; timer250m:I_timer250m_0|counter[18]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.697      ;
; 0.547  ; timer250m:I_timer250m_0|counter[2]  ; timer250m:I_timer250m_0|counter[3]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.699      ;
; 0.552  ; timer250m:I_timer250m_0|counter[18] ; timer250m:I_timer250m_0|counter[19]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.704      ;
; 0.559  ; timer250m:I_timer250m_0|counter[10] ; timer250m:I_timer250m_0|counter[11]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; -0.015     ; 0.696      ;
; 0.561  ; timer250m:I_timer250m_0|counter[11] ; timer250m:I_timer250m_0|counter[14]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; demanchester:I_demanchester_0|state ; demanchester:I_demanchester_0|state   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.714      ;
; 0.564  ; timer250m:I_timer250m_0|counter[4]  ; timer250m:I_timer250m_0|counter[7]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; timer250m:I_timer250m_0|counter[6]  ; timer250m:I_timer250m_0|counter[9]    ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.716      ;
; 0.566  ; timer250m:I_timer250m_0|counter[13] ; timer250m:I_timer250m_0|counter[16]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; leddisplay:I_leddisplay_0|detect    ; leddisplay:I_leddisplay_0|detect      ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.719      ;
; 0.567  ; timer250m:I_timer250m_0|counter[12] ; timer250m:I_timer250m_0|counter[15]   ; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT ; 0.000        ; 0.000      ; 0.719      ;
+--------+-------------------------------------+---------------------------------------+-----------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MCLK'                                                                                                                     ;
+-------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; timing:I_timing_0|counter[0] ; timing:I_timing_0|counter[0]   ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; lfsr17:I_lfsr17_0|lfsr[16]   ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; lfsr17:I_lfsr17_0|lfsr[12]   ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; lfsr17:I_lfsr17_0|lfsr[2]    ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; lfsr17:I_lfsr17_0|lfsr[8]    ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; lfsr17:I_lfsr17_0|lfsr[14]   ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; lfsr17:I_lfsr17_0|lfsr[6]    ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.398      ;
; 0.259 ; lfsr17:I_lfsr17_0|lfsr[7]    ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; lfsr17:I_lfsr17_0|lfsr[1]    ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.414      ;
; 0.262 ; lfsr17:I_lfsr17_0|lfsr[10]   ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.414      ;
; 0.266 ; lfsr17:I_lfsr17_0|lfsr[13]   ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.418      ;
; 0.267 ; lfsr17:I_lfsr17_0|lfsr[4]    ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.419      ;
; 0.293 ; timing:I_timing_0|counter[0] ; manchester:I_manchester_0|SOUT ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.445      ;
; 0.319 ; lfsr17:I_lfsr17_0|lfsr[15]   ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.471      ;
; 0.324 ; lfsr17:I_lfsr17_0|lfsr[5]    ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; lfsr17:I_lfsr17_0|lfsr[11]   ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; lfsr17:I_lfsr17_0|lfsr[3]    ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; lfsr17:I_lfsr17_0|lfsr[0]    ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; lfsr17:I_lfsr17_0|lfsr[9]    ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.481      ;
; 0.371 ; lfsr17:I_lfsr17_0|lfsr[16]   ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.523      ;
; 0.514 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[16]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.666      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[0]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[1]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[2]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[3]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[4]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[5]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[6]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[7]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[8]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[9]      ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[10]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[11]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[12]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[13]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[14]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; timing:I_timing_0|counter[0] ; lfsr17:I_lfsr17_0|lfsr[15]     ; MCLK         ; MCLK        ; 0.000        ; 0.000      ; 0.730      ;
+-------+------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bitclock:I_bitclock_0|CKOUT'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; LED2I                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; LED2I                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[10]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[10]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[11]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[11]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[12]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[12]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[13]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[13]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[14]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[14]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[15]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[15]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[16]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[16]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[17]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[17]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[8]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[8]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[9]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; check17:I_check17_0|check[9]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|DECOD   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|DECOD   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|ENDECOD ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|ENDECOD ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|state   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|state   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|store   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; demanchester:I_demanchester_0|store   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|LED         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|LED         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|detect      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; leddisplay:I_leddisplay_0|detect      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[20]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[20]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[21]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[21]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[22]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[22]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; timer250m:I_timer250m_0|counter[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bitclock:I_bitclock_0|CKOUT ; Rise       ; I_bitclock_0|CKOUT~clkctrl|inclk[0]   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'I_PLL|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|CKOUT                   ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|CKOUT                   ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[0]                ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[0]                ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[1]                ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|count[1]                ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx1                     ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx1                     ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx2                     ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx2                     ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx3                     ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx3                     ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx4                     ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; bitclock:I_bitclock_0|rx4                     ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|CKOUT|clk                        ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|CKOUT|clk                        ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[0]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[0]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[1]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|count[1]|clk                     ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx1|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx1|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx2|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx2|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx3|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx3|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx4|clk                          ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; I_PLL|altpll_component|pll|clk[0] ; Rise       ; I_bitclock_0|rx4|clk                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MCLK'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[0]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[0]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[10]          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[10]          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[11]          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[11]          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[12]          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[12]          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[13]          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[13]          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[14]          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[14]          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[15]          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[15]          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[16]          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[16]          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[1]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[1]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[2]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[2]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[3]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[3]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[4]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[4]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[5]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[5]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[6]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[6]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[7]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[7]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[8]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[8]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[9]           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; lfsr17:I_lfsr17_0|lfsr[9]           ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; manchester:I_manchester_0|SOUT      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; manchester:I_manchester_0|SOUT      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; MCLK  ; Rise       ; timing:I_timing_0|counter[0]        ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; MCLK  ; Rise       ; timing:I_timing_0|counter[0]        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_PLL|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[10]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[10]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[11]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[11]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[12]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[12]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[13]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[13]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[14]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[14]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[15]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[15]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[16]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[16]|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_lfsr17_0|lfsr[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_manchester_0|SOUT|clk             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_manchester_0|SOUT|clk             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; I_timing_0|counter[0]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; I_timing_0|counter[0]|clk           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; MCLK|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; MCLK|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; MCLK~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; MCLK~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MCLK  ; Rise       ; MCLK~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MCLK  ; Rise       ; MCLK~clkctrl|outclk                 ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; MCLK  ; Rise       ; MCLK                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Times                                                                             ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; RX        ; MCLK       ; 2.959 ; 2.959 ; Rise       ; I_PLL|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; RX        ; MCLK       ; -2.839 ; -2.839 ; Rise       ; I_PLL|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; TX        ; MCLK                        ; 3.619 ; 3.619 ; Rise       ; MCLK                        ;
; LED       ; bitclock:I_bitclock_0|CKOUT ; 3.874 ; 3.874 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
; LED2      ; bitclock:I_bitclock_0|CKOUT ; 3.637 ; 3.637 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; TX        ; MCLK                        ; 3.619 ; 3.619 ; Rise       ; MCLK                        ;
; LED       ; bitclock:I_bitclock_0|CKOUT ; 3.874 ; 3.874 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
; LED2      ; bitclock:I_bitclock_0|CKOUT ; 3.637 ; 3.637 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.076  ; -1.164 ; N/A      ; N/A     ; -0.742              ;
;  I_PLL|altpll_component|pll|clk[0] ; 0.925   ; -1.164 ; N/A      ; N/A     ; 1.258               ;
;  MCLK                              ; 18.275  ; 0.215  ; N/A      ; N/A     ; 8.758               ;
;  bitclock:I_bitclock_0|CKOUT       ; -3.076  ; -0.232 ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                    ; -74.943 ; -1.497 ; 0.0      ; 0.0     ; -71.232             ;
;  I_PLL|altpll_component|pll|clk[0] ; 0.000   ; -1.164 ; N/A      ; N/A     ; 0.000               ;
;  MCLK                              ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bitclock:I_bitclock_0|CKOUT       ; -74.943 ; -0.727 ; N/A      ; N/A     ; -71.232             ;
+------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------+
; Setup Times                                                                             ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; RX        ; MCLK       ; 5.802 ; 5.802 ; Rise       ; I_PLL|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; RX        ; MCLK       ; -2.839 ; -2.839 ; Rise       ; I_PLL|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; TX        ; MCLK                        ; 7.280 ; 7.280 ; Rise       ; MCLK                        ;
; LED       ; bitclock:I_bitclock_0|CKOUT ; 9.184 ; 9.184 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
; LED2      ; bitclock:I_bitclock_0|CKOUT ; 8.441 ; 8.441 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; TX        ; MCLK                        ; 3.619 ; 3.619 ; Rise       ; MCLK                        ;
; LED       ; bitclock:I_bitclock_0|CKOUT ; 3.874 ; 3.874 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
; LED2      ; bitclock:I_bitclock_0|CKOUT ; 3.637 ; 3.637 ; Rise       ; bitclock:I_bitclock_0|CKOUT ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT       ; 377      ; 0        ; 0        ; 0        ;
; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT       ; 4        ; 0        ; 0        ; 0        ;
; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; MCLK                              ; MCLK                              ; 38       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; bitclock:I_bitclock_0|CKOUT       ; bitclock:I_bitclock_0|CKOUT       ; 377      ; 0        ; 0        ; 0        ;
; I_PLL|altpll_component|pll|clk[0] ; bitclock:I_bitclock_0|CKOUT       ; 4        ; 0        ; 0        ; 0        ;
; bitclock:I_bitclock_0|CKOUT       ; I_PLL|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; I_PLL|altpll_component|pll|clk[0] ; I_PLL|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; MCLK                              ; MCLK                              ; 38       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 75    ; 75   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 16 22:16:13 2018
Info: Command: quartus_sta testchip -c testchip
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'testchip.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name MCLK MCLK
    Info (332110): create_generated_clock -source {I_PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {I_PLL|altpll_component|pll|clk[0]} {I_PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bitclock:I_bitclock_0|CKOUT bitclock:I_bitclock_0|CKOUT
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.076       -74.943 bitclock:I_bitclock_0|CKOUT 
    Info (332119):     1.398         0.000 I_PLL|altpll_component|pll|clk[0] 
    Info (332119):    18.275         0.000 MCLK 
Info (332146): Worst-case hold slack is -1.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.164        -1.164 I_PLL|altpll_component|pll|clk[0] 
    Info (332119):    -0.112        -0.333 bitclock:I_bitclock_0|CKOUT 
    Info (332119):     0.499         0.000 MCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.742
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.742       -71.232 bitclock:I_bitclock_0|CKOUT 
    Info (332119):     1.258         0.000 I_PLL|altpll_component|pll|clk[0] 
    Info (332119):     8.758         0.000 MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.547        -4.673 bitclock:I_bitclock_0|CKOUT 
    Info (332119):     0.925         0.000 I_PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.302         0.000 MCLK 
Info (332146): Worst-case hold slack is -0.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.545        -0.545 I_PLL|altpll_component|pll|clk[0] 
    Info (332119):    -0.232        -0.727 bitclock:I_bitclock_0|CKOUT 
    Info (332119):     0.215         0.000 MCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -48.000 bitclock:I_bitclock_0|CKOUT 
    Info (332119):     1.500         0.000 I_PLL|altpll_component|pll|clk[0] 
    Info (332119):     9.000         0.000 MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 341 megabytes
    Info: Processing ended: Sun Dec 16 22:16:14 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


