Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 22:09:18 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.139        0.000                      0                33225        0.022        0.000                      0                33225        3.558        0.000                       0                 11633  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 4.808}        9.615           104.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          17.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.139        0.000                      0                33225        0.022        0.000                      0                33225        3.558        0.000                       0                 11628  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 4.003ns (45.921%)  route 4.714ns (54.079%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.154 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.601     6.708    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.387 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535/CO[3]
                         net (fo=1, routed)           0.000     7.387    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436/O[1]
                         net (fo=1, routed)           0.306     8.016    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436_n_11
    SLICE_X26Y10         LUT5 (Prop_lut5_I0_O)        0.306     8.322 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439/O
                         net (fo=1, routed)           0.295     8.617    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439_n_5
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.741 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_257/O
                         net (fo=1, routed)           0.149     8.890    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_20
    SLICE_X31Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.014 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.351     9.364    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_7
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_i_21/O
                         net (fo=8, routed)           0.977    10.465    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[9]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.539    11.154    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.105    11.259    
                         clock uncertainty           -0.088    11.170    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.604    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.065ns (46.967%)  route 4.590ns (53.033%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.143 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.289 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.465     6.754    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     7.640 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506/O[2]
                         net (fo=1, routed)           0.309     7.949    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506_n_10
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.302     8.251 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336/O
                         net (fo=1, routed)           0.343     8.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336_n_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_173/O
                         net (fo=1, routed)           0.303     9.021    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X30Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.145 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.171     9.316    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_37
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_i_6/O
                         net (fo=8, routed)           0.963    10.403    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.528    11.143    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.105    11.248    
                         clock uncertainty           -0.088    11.159    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.593    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 4.003ns (45.865%)  route 4.725ns (54.135%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.229 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.601     6.708    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.387 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535/CO[3]
                         net (fo=1, routed)           0.000     7.387    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436/O[1]
                         net (fo=1, routed)           0.306     8.016    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436_n_11
    SLICE_X26Y10         LUT5 (Prop_lut5_I0_O)        0.306     8.322 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439/O
                         net (fo=1, routed)           0.295     8.617    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439_n_5
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.741 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_257/O
                         net (fo=1, routed)           0.149     8.890    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_20
    SLICE_X31Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.014 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.351     9.364    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_7
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_i_21/O
                         net (fo=8, routed)           0.987    10.476    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[9]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.614    11.229    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.105    11.334    
                         clock uncertainty           -0.088    11.245    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.679    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 4.003ns (45.838%)  route 4.730ns (54.162%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.237 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.601     6.708    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.387 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535/CO[3]
                         net (fo=1, routed)           0.000     7.387    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436/O[1]
                         net (fo=1, routed)           0.306     8.016    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436_n_11
    SLICE_X26Y10         LUT5 (Prop_lut5_I0_O)        0.306     8.322 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439/O
                         net (fo=1, routed)           0.295     8.617    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439_n_5
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.741 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_257/O
                         net (fo=1, routed)           0.149     8.890    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_20
    SLICE_X31Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.014 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.351     9.364    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_7
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_i_21/O
                         net (fo=8, routed)           0.992    10.481    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[9]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.622    11.237    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.105    11.342    
                         clock uncertainty           -0.088    11.253    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.687    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 4.065ns (46.749%)  route 4.630ns (53.251%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.226 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.289 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.465     6.754    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     7.640 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506/O[2]
                         net (fo=1, routed)           0.309     7.949    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506_n_10
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.302     8.251 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336/O
                         net (fo=1, routed)           0.343     8.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336_n_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_173/O
                         net (fo=1, routed)           0.303     9.021    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X30Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.145 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.171     9.316    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_37
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.003    10.443    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.611    11.226    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.105    11.331    
                         clock uncertainty           -0.088    11.242    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.676    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 4.065ns (46.725%)  route 4.635ns (53.275%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.236 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.289 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.465     6.754    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     7.640 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506/O[2]
                         net (fo=1, routed)           0.309     7.949    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506_n_10
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.302     8.251 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336/O
                         net (fo=1, routed)           0.343     8.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336_n_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_173/O
                         net (fo=1, routed)           0.303     9.021    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X30Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.145 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.171     9.316    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_37
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.007    10.448    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.621    11.236    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.105    11.341    
                         clock uncertainty           -0.088    11.252    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.686    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 4.003ns (46.067%)  route 4.687ns (53.933%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.236 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.601     6.708    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.387 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535/CO[3]
                         net (fo=1, routed)           0.000     7.387    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436/O[1]
                         net (fo=1, routed)           0.306     8.016    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436_n_11
    SLICE_X26Y10         LUT5 (Prop_lut5_I0_O)        0.306     8.322 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439/O
                         net (fo=1, routed)           0.295     8.617    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439_n_5
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.741 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_257/O
                         net (fo=1, routed)           0.149     8.890    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_20
    SLICE_X31Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.014 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.351     9.364    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_7
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_i_21/O
                         net (fo=8, routed)           0.949    10.438    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[9]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.621    11.236    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.105    11.341    
                         clock uncertainty           -0.088    11.252    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.686    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 3.888ns (45.186%)  route 4.716ns (54.814%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.154 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.601     6.708    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.387 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535/CO[3]
                         net (fo=1, routed)           0.000     7.387    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.606 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436/O[0]
                         net (fo=1, routed)           0.298     7.903    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436_n_12
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.295     8.198 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_440/O
                         net (fo=1, routed)           0.296     8.494    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_440_n_5
    SLICE_X29Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.618 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_260/O
                         net (fo=1, routed)           0.154     8.772    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_19
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.896 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_111/O
                         net (fo=1, routed)           0.263     9.159    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_111_n_5
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_22/O
                         net (fo=8, routed)           1.069    10.352    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[8]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.539    11.154    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.105    11.259    
                         clock uncertainty           -0.088    11.170    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    10.604    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 4.003ns (46.757%)  route 4.558ns (53.243%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.146 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.601     6.708    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.387 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535/CO[3]
                         net (fo=1, routed)           0.000     7.387    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_535_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436/O[1]
                         net (fo=1, routed)           0.306     8.016    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_436_n_11
    SLICE_X26Y10         LUT5 (Prop_lut5_I0_O)        0.306     8.322 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439/O
                         net (fo=1, routed)           0.295     8.617    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_439_n_5
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.741 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_257/O
                         net (fo=1, routed)           0.149     8.890    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_20
    SLICE_X31Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.014 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_110/O
                         net (fo=1, routed)           0.351     9.364    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_7
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/ram_reg_0_i_21/O
                         net (fo=8, routed)           0.821    10.309    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.531    11.146    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.105    11.251    
                         clock uncertainty           -0.088    11.162    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.596    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 4.065ns (47.062%)  route 4.573ns (52.938%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 11.231 - 9.615 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.748     1.748    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X25Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     2.204 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.610     2.814    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X25Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.938 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.938    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.488 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.488    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.710 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.611     4.321    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X25Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.620 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.411     5.031    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.155 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.404     5.559    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X27Y8          LUT4 (Prop_lut4_I0_O)        0.124     5.683 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.683    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.289 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.465     6.754    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     7.640 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506/O[2]
                         net (fo=1, routed)           0.309     7.949    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_506_n_10
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.302     8.251 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336/O
                         net (fo=1, routed)           0.343     8.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_336_n_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.718 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_173/O
                         net (fo=1, routed)           0.303     9.021    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X30Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.145 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.171     9.316    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_37
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_550/network_mac_muladd_8ns_5ns_4ns_12_1_1_U93/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U/ram_reg_0_i_6/O
                         net (fo=8, routed)           0.945    10.386    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       1.616    11.231    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.105    11.336    
                         clock uncertainty           -0.088    11.247    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.681    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.681    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  0.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.588     0.588    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     0.863    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/ADDRD3
    SLICE_X22Y31         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.854     0.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X22Y31         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X22Y31         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.841    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.886%)  route 0.213ns (60.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.556     0.556    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/Q
                         net (fo=1, routed)           0.213     0.909    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[29]
    SLICE_X50Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.826     0.826    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]/C
                         clock pessimism              0.000     0.826    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.059     0.885    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.787%)  route 0.213ns (60.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.556     0.556    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/Q
                         net (fo=1, routed)           0.213     0.910    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[32]
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11640, routed)       0.826     0.826    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                         clock pessimism              0.000     0.826    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.059     0.885    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y4       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U39/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X4Y7       design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_481/mul_ln37_reg_1652_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y8       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/network_mul_mul_16s_16s_29_1_1_U65/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X1Y4       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U35/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X3Y1       design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/add_ln31_reg_882_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X1Y6       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U40/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X3Y8       design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_544/mul_ln37_fu_493_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X1Y9       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U36/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X1Y10      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U41/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X1Y7       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U37/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y19     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y19     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y19     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y19     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X46Y37     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X46Y37     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.808       3.558      SLICE_X26Y18     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y21     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y21     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y21     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y21     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y20     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X26Y19     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



