# vivado.tcl
#	ZedBoard simple build script
#	Version 1.0
# 
# Copyright (C) 2013 H.Poetzl

set ODIR .
set_param messaging.defaultLimit 10000
#set_msg_limit -severity WARNING 50000
#set_msg_limit -id "Synth 8-3332" 5
#set_msg_limit -id "Synth 8-3295" 5

# STEP#1: setup design sources and constraints

read_vhdl ../ps7_stub.vhd
read_vhdl ../axi_lite.vhd
read_vhdl ../axi_split.vhd
read_vhdl ../reg_spi.vhd
read_vhdl ../reg_file.vhd
read_vhdl ../reg_delay.vhd
read_vhdl ../async_div.vhd
read_vhdl ../sync_div.vhd
# read_vhdl ../pmod_debug.vhd
# read_vhdl ../pmod_encode.vhd
read_vhdl ../lvds_pll.vhd
read_vhdl ../cmv_spi.vhd
read_vhdl ../cmv_deser.vhd
read_vhdl ../data_4to1.vhd
# read_vhdl ../combiner.vhd
read_vhdl ../addr_gen.vhd
read_vhdl ../axihp_writer.vhd

read_vhdl ../axi3_pkg.vhd
read_vhdl ../axi3_lite_pkg.vhd
read_vhdl ../reduce_pkg.vhd
read_vhdl ../top.vhd

# read_xdc ../pmod_debug.xdc
# read_xdc ../pmod_encode.xdc
read_xdc ../cmv.xdc
read_xdc ../top.xdc

set_property PART xc7z020clg484-1 [current_project]
set_property BOARD em.avnet.com:zynq:zed:c [current_project]
set_property TARGET_LANGUAGE VHDL [current_project]

# STEP#2: run synthesis, write checkpoint design

synth_design -top top -flatten rebuilt
write_checkpoint -force $ODIR/post_synth
write_verilog -force -quiet -mode timesim -sdf_anno true post_synth.v
write_sdf -force -quiet post_synth.sdf

# STEP#3: run placement and logic optimzation, write checkpoint design

# opt_design -resynth_area
opt_design -propconst -sweep -retarget -remap
# power_opt_design

write_checkpoint -force $ODIR/post_opt
write_verilog -force -quiet -mode timesim -sdf_anno true post_opt.v
write_sdf -force -quiet post_opt.sdf

place_design

phys_opt_design -placement_opt -critical_pin_opt -hold_fix -rewire -retime
write_checkpoint -force $ODIR/post_place
write_verilog -force -quiet -mode timesim -sdf_anno true post_place.v
write_sdf -force -quiet post_place.sdf

# STEP#4: run router, write checkpoint design

route_design
write_checkpoint -force $ODIR/post_route
write_verilog -force -quiet -mode timesim -sdf_anno true post_route.v
write_sdf -force -quiet post_route.sdf

# STEP#5: generate a bitstream

write_bitstream -force $ODIR/cmv_io.bit

# STEP#6: generate reports

report_clocks

report_utilization -hierarchical -file utilization.rpt
report_clock_utilization -file utilization.rpt -append
report_datasheet -file datasheet.rpt
report_timing_summary -file timing.rpt

source ../vivado_program.tcl
# start_gui
