t registertransf level estim techniqu switch activ power consumpt a present techniqu estim switch activ power consumpt registertransf level rtl circuit previou work topic ignor presenc glitch activ variou data path control signal lead signific underestim switch activ data path block oper wordlevel data construct piecewis linear model captur variat output glitch activ power consumpt variou wordlevel paramet like mean standard deviat spatial tempor correl glitch activ block input rtl block oper data need associ wordlevel valu present accur bitlevel model techniqu glitch activ well power consumpt allow us perform accur power estim controlflow intens circuit power consum dissip nonarithmet compon like multiplex regist vector logic oper etc sinc final implement control avail highlevel design iter develop techniqu estim glitch activ control signal use control express partial delay inform experi exampl rtl design result power estim within produc inhous power analysi tool final gatelevel implement b introduct techniquesfor evaluatinga design variou metric like area delay power consumpt level design hierarchi import part design process typic case lowerlevel estim tool offer higher estim accuraci use explor architectur tradeoff higherlevel design tend prohibit timeconsum sever effici techniqu estim area delay highlevel design propos paper focu problem estim power consumpt rtl descript design architectur rt level character instanti predesign macro block includ arithmet oper multiplex regist vector logic oper etc order avoid increas comput complex introduc expand block lowerlevel descript necessari develop power model librari block develop blackbox model import part highlevel power estim typic onetim cost incur librari develop anoth import task perform rtl power estim estim switch activ signal statist variou signal rtl circuit support nec cc research lab support nsf grant no mip fed power model block estim power consumpt one earli architectur level power estim techniqu call power factor approxim pfa method character power consumpt architectur block simul implement use random input sequenc inabl pfa techniqu account depend power consumpt embed modul input statist address use dual bittyp dbt model wordlevel signal activitysensit capacit model develop variou librari compon coupl zerodelay activ inform deriv rtl simul estim power consumpt point dbt model applic dataflow intens designssinc assum multibit signal associ wordlevel valu whose probabl distribut satisfi certain assumpt use comput entropi inform energi measur switch activ propos activitybas control model estim control power consumpt present previou work rt level power estim focus controlflow intens design significantli differ power consumpt characterist unlik dataflow intens design nonarithmet compon like multiplex regist vector logic oper control domin total power consumpt due complex control flow control signific impact power consumpt circuit necessit accur activ analysi techniqu control signal addit controlflow intens design often contain multibit signal collect mean number hencecannot model use techniqu dbt model previou work also ignor presenc glitch activ variou signal rtl circuit effect power consumpt lead signific error power estim shown follow section ii motiv illustr issu involv rtl power estim analysi exampl rtl circuit shown figur comput greatest common divisor gcd two number rtl block use gcd data path one subtractor three one lessthan two equalto com parat regist multiplex control subdivid state regist next state logic decod logic gener control signal data path control express implement decod logic also shown figur feed select input data path multiplex mark i control express logic express involv decod state variabl x x control state statu signal gener data path like output compar gcd rtl circuit map commerci technolog librari inhous simulationbas gatelevel power estim tool csim use monitor switch activ output yin zero control signal rdi zero one figur gcd rtl circuit tabl activ withwithout glitch variou signal gcd circuit control activ datapath activ signal total wo gl signal total wo gl contr dp contr dp contr dp contr includ exclud glitch select data path control signal result report tabl number shown tabl demonstr switch activ estim ignor glitch quit inaccur data well control signal known rtl power estim techniqu would comput power consum rtl block gcd circuit use zerodelay activ inform block input order explor ramif assumpt perform follow experi first entir gcd circuit implement simul use csim sever typic input sequenc estim averag power consumpt power consumpt report mw next perform zerodelay rtl simul collect trace input embed circuit block implement rtl block gcd circuit simul separ the control consid singl block use signal trace deriv previou step individu power estim ad yield power estim mw entir circuit an underestim glitch gener control signal output con simul model transit half transit lead fraction number use exampl throughout paper simul use inerti delay model captur effect glitch attenu gate troller may signific impact data path power consumpt order studi effect perform anoth experi gcd rtl circuit collect zerodelay trace controllerdata path interfac use trace estim power consumpt implement control data path separ thu effect glitch i data path output statu signal feed control ii control output control signal feed data path ignor experi glitch prolifer within subcircuit consid sum individu power estim control data path mw indic import consid effect glitch statu control signal switch activ power estim data path comparison appli glitch activ power estim techniqu present paper gcd circuit obtain estim mw correspond error compar run csim entir gatelevel circuit iii rtl power estim methodolog flowchart shown figur provid overview power estim techniqu consist three separ phase aim first phase obtain zerodelay signal statist variou signal rtl circuit use cyclebas simul purpos test bench either provid design base understand design function interfac automat gener order conform given primari input statist simul run monitor variou signal rtl circuit collect varieti word bitlevel statist advantag use simul purpos flexibl eg rel easi use mixedlevel descript high speed rtl cyclebas simul cyclebas simul glitch activ estim power estim glitch activ power model control test bench typic input trace zerodelay statist glitch estim power estim design librari figur overview rtl power estim tool flow second phase tool augment zerodelay signal statist deriv first phase estim glitch activ signal rtl circuit section iv glitch activ output rtl block depend zerodelay signal statist well glitch activ block input henc glitch activ estim procedur travers rtl circuit start primari inputsregist output assum glitchfre propag glitch activ inform forward rtl circuit block reach primari out putsregist input third phase zerodelay signal statist glitch activ estim use calcul power consumpt modul purpos develop power model variou rtl block like function unit compar multi plexer regist section v power model captur variat power consumpt function zerodelay well glitch activ block input procedur state x g g figur implement control signal contr barcod rtl circuit gener use power model differ present account glitch fact use bitlevel model rtl block oper bitvector may associ wordlevel valu eg multiplex er regist bitvector concaten split vector logic oper etc iv estim glitch activ rt level section present model glitch gener propag variou compon rtl circuit a glitch activ control signal control input statu signal data path typic output compar combin thereof output control signal feed data path control logic usual repres control express highlevel synthesi process control express express form x repres decod control state variabl corr spond control state cj repres statu signal typic output or invert output compar data path p oper respect product term control express deriv flag occurr particular combin valu statu signal control state statu signal cj may carri glitch propag control logic caus control signal glitchi hand control logic gener signific amount glitch activ accur estim glitch gener propag control logic requir detail inform regard structur control implement delay howev final implement control typic avail highlevel design iter henc estim glitch activ control signal use control express estim glitch gener control express glitch gener control logic result interact certain logic tempor condit illustr follow exampl us consid portion rtl circuit preprocessor barcod reader focu particular control signal contr whose implement given figur signal state state state fed flipflop control signal x x control signal contr annot transit count includ exclud glitch indic glitch gener gate g consid partial state transit graph control shown figur a figur indic loop involv state execut larg number time figur b show input output gate g vari two state transit transit caus rise transit x fall transit x howev rise transit x arriv later fall transit x due delay invert g g result glitch output gate g similar explan hold control state transit gener glitch g attribut follow two condit x x a b figur a partial stg barcod control b gener glitch gate g ffl logic correl simultan occurr of rise fall transit input g ffl tempor control noncontrol transit input g arriv earlier gener logic condit necessari glitch gener gate follow ffl least one rise least one fall transit gate input assum steadi control logic valu assum inerti delay modelth tempor condit glitch gener gate follow ffl earliest fall transit arriv latest rise transit interv greater gate inerti delay similar condit deriv glitch gener type gate given control express sumofproduct form equa tion zerodelay rtl simul maintain distinct glitch counter product term also express combin product term cycl check previou current valu variabl involv express see whether logic condit glitch gener satisfi are increment correspond glitch counter indic possibl glitch gener current simul cycl mention earlier section checkingwheth tempor condit glitch gener satisfi accur manner requir final implement control logic typic avail perform highlevel design optim one possibl approach tackl lack accur delay inform make pessimist assumpt ie assum glitch gener gate whenev logic condit glitch gener satisfi howev assumpt often lead substanti overestim glitch activ shown follow exampl would like estim glitch activ control signal contr gcd rtl circuit figur control express contr x case signal c c found glitchfre simplifi problem estim glitch gener contr clearli first product term glitch simul trace count number time logic condit glitch gener satisfi second third product term control input valu gate uniqu determin valu gate output irrespect valu gate input equat symbol denot rise fall transit respect number one could conclud glitch activ gener due second third product term respect glitch gener due product term propag output unmitig sinc decod state variabl mutual exclus given trace observ logic condit glitch gener gate never satisfi output product term henc glitch activ control signal contr estim transit entir simul period comparison glitch activ observ csim input trace report tabl show glitch activ overestim much although exact arriv time inform variou signal avail often possibl deriv partial inform delay rtl descript highlevel synthesi exampl output comparatorscan often assumedto arriv later decod present state signal even knowledg exact arriv time input control logic divid three group earli arriv signal late arriv signal signal whose arriv time inform assum unknown assum control input mark latearriv arriv significantli later input signal mark earlyarriv assumpt made involv arriv time signal mark unknown similarli assumpt made relationship arriv time two signal mark either earli late tempor condit glitch gener gate involv signal whose arriv time relationship unknown revert pessimist approach check logic condit us revisit control signal contr gcd circuit use discuss exampl suppos allow make assumpt compar output signal c c arriv decod state variabl equat present abov sinc rise transit arriv later fall transit case tempor condit glitch gener satisfi similarli seen case satisfi tempor condit glitch gener revis glitch activ estim contr repres error respect number report csim glitch propag control logic consid gener control express given equat consid particular compar output c predict glitchi base data path glitch activ model let us rewrit control express separ product term term c appear term c appear term depend c c product term indep c product term c product term note time condit glitch gener gate satisfi output undergo two transit howev compat csim count transit half transit multipli factor two order glitch c propag control signal least one product term involv must noncontrol sideinput ie result product term evalu henc follow equat util estim propag glitch control signal product term indep c equat glc repres glitch activ c multipli probabl control signal sensit glitch c probabl canb comput easili zerodelay rtl simul equat assum condit glitch gener cand condit glitch propag control logic uncorrel lead error estim activ resolv problem maintain separ data statist state signal transit fanin c henc comput separ glitch activ estim state activ estim csim activ figur scatter plot switch activ control signal estim vs csim order get feel accuraci switch activ estim techniqu control signal obtain complet gatelevel implement gcd circuit estim switch activ use csim scatter plot shown figur plot switch activ estim use rtl estim techniqu yaxi vs switch activ report csim xaxi distinct control signal refer plot also show solid line equat x figur indic techniqu produc estim quit close activ number obtain use csim timeconsum implement complet gcd control data path b model glitch gener propag data path block data path block oper multibit input signal associ wordlevel valu eg adder subtrac tor multipli variou compar previou work shown possibl construct activitysensit power model util wordlevel statist meanstandard deviationetc sever data path block howev associateani wordlevel valu multibit input signal common exampl block multiplex regist vector logic oper logic shift unit etc model bitslic unit separ allow us build accur glitch activ model block consid effect bitlevel statist may well reflect wordlevel signal statist certain situat sinc multiplex play import role glitch gener propag controlflow intens design explain glitch activ model multiplex detail next sel figur circuit use studi glitch propag multi plexer select input sel g figur model propag glitch multiplex select signal glitch gener propag multiplex glitch activ output nbit multiplex data input b select input sel output calcul use follow equat term gl geni equat repres gener glitch ith bitslic multiplex calcul follow number distinct input vector pair appli sinc number small simul implement bit multiplex exhaust set input vector pair build lookup tabl store glitch gener vector pair lookup tabl thought sixdimension array mux gl gen entri tabl correspond present previou input valu zerodelay rtl simul phase accru glitch gener bitslic multiplex look appropri entri mux gl gen tabl output multiplex also glitchi due propag glitch data select input term gl prop gl prop b equat repres glitch propag b respect comput use follow equat gl prop order studi propag glitch select signal multiplex implement circuit shown figur embed multiplex select input glitchi data input not figur show bitslic multiplex tabl report activ possibl valu b case glitch select signal sel kill gate g g due control side input arriv earli data input glitch sel propag gate g g g g final data input glitch sel propag gate g g output multiplex glitchi result interact glitchi signal waveform g g conclud glitch propag select input multiplex output affect spatial correl data input henc simpli measur signal probabl data input bit multiplex suffic model glitch propag select signal multiplex output given follow equat gl d p probabl p monitor multiplex bitslic zerodelay simul phase constant depend exact implement multiplex comput perform experi use circuit configur shown figur wordlevel model glitch activ next focu data path block oper multibit input signal associ wordlevel valu eg adder subtractor mul tiplier variou compar glitch activ output embed data path block depend function well implement detail zerodelay statist input signal eg mean standard deviat spatial tempor correl case signal numer valu glitch activ input themselv construct glitch model implement variou librari compon process character perform control experi simul run select vari one control variabl input zerodelay statist glitch activ observ valu depend variabl glitch activ block output given set sampl obtain character experi sever statist techniqu use build model predict output glitch activ approach found flexibl suit autom use one piecewis linear model captur relationship glitch variou control variabl illustr process deriv glitch activ model case bit subtractor input name b output gener glitch activ written first seven paramet f repres zerodelay signal statist b meana repres mean expect wordlevel valu repres signal a sda repres standard deviationt ca tempor correl coeffici repres correl consecut valu appear signal a scab spatial correl coeffici b gla repres glitch activ a paramet subscript b similar mean bruteforc approach build model fgl would involv discret rang variat paramet desir granular gener input sequenc correspond possibl set valu paramet simul implement subtractor observ glitch activ subtractor output case assum paramet assum k possibl valu approach requir k n simul n number paramet independ variabl consid case even assum lead million simul run clearli bruteforc approach undesir spite fact build model onetim cost given compon librari use two techniqu avoid combinatori explos number simul run requir mean output glitch standard deviat standard correct tempor correl tempor correl b correct a b c correct spatial correl coeffici glitch activ glitch correct d e figur glitch activ model bit subtractor first techniqu call variabl elimin attempt reduc number independ variabl glitch activ model identifi one whose variat affect depend variabl output glitch minim use techniqu multivari data analysi purpos given set sampl each sampl consist set valu independ variabl y n correspond observ valu depend variabl z assum use anova test check whether null hypothesi given variabl true ie whether differ valu impact observ sampl valu z second techniqu call model decomposit attempt decompos function f multipl subfunct partit set paramet smaller group variabl effect variabl differ group depend variabl interact minim again possibl use standard anova techniqu obtain quantit evalu interact effect two independ variabl depend variabl given set sampl case subtractor found basic model equat decompos follow equat independ variabl partit equat group fmeana meanbg fsda sdbg glbg partit basedon observ variabl within eachgroup signific interact effect depend variabl variabl distinct group reason independ effect befor assum discret domain paramet distinct region would need perform simul differ set anova stand analysi varianc popular techniqu use statist infer test paramet valu perform much effici compar approach build singl huge piecewis linear model equat note subfunct compos use multipl relationship henc view one subfunct say fgl base glitch model remain subfunct multipl correct factor base glitch model form contour plot shown figur a consid subfunct fgl sda sdb order construct model subfunct discret rang variat sda sdb finit number uniformli space point point correspond distinct valu sda sdb construct long vector sequenc desir valu sda sdb wellknown algorithm exist gener sequenceswhos mean standard deviat spatial tempor correl conform desir valu subtractor implement simul use csim valu glitch activ output record plot figur b show result valu plot normal case sinc base power model fgl deriv assum sda sdb fix given valu sda sdb embed subtractor valu estim valu four point nearest discret sda sdb space use standard linear intrap olat techniqu model fgl fgl provid figur c e order gener model fgl need gener input sequencesto subtractor vari glitch activ andb order that useda circuit configur similar shown figur ad two multiplex feed input subtractor connect select input output compar given sequenc input compar known gener glitch control glitch output multiplex spatial correl input illustr earlier subsect v rtl power model given zerodelay glitch activ estim obtain first two phase tool third phase use sever mean power consumpt standard deviat standard correct correl b correct a b c correcfion spatial correl ab glitch correct d e figur wordlevel power model lessthan compar word bitlevel power model discuss section wordlevel power model techniqu process deriv power model similar deriv glitch activ model except depend variabl becom total power consumpt oppos glitch activ output block explain subsect ivb attempt simplifi model process use techniqu variabl elimin model decomposit exampl consid bit lessthan compar power model compar decompos sub function model subfunct illustr plot figur note glitchi input caus substanti increas power consumpt compar shown figur e confirm import consid glitch activ input variou rtl block estim bitlevel power model data path block associ wordlevel valu multibit input signal deriv power model use bitlevel signal transit probabl correl glitch activ calcul power consumpt bitslic block separ exam ple power consumpt nbit multiplex model follow base poweri sel gl poweri gl sel gl term base power repres power consumpt multiplex ignor glitch activ input remain three term addit correct factor use captur effect glitch select data input case glitch gener model appli possibl vector pair bit multiplex measur power consumpt use csim store result form tabl call mux power rtl zerodelay simul phasew look entri tabl use present previou valu input multiplex bitslic calcul base power term presenc glitch select input significantli increas power consumpt multiplex model power consumpt separ case data input coeffici ksel ksel obtain perform control experi circuit configur shown figur fix multiplex data input note even glitch sel propag output could caus power dissip intern multiplex purposeof gl poweri gl poweri similarli account effect glitch activ b power model nbit regist data input clock input clk output given follow equat first term account power dissip due clock line switch valu kclk measur simul implement regist hold valu con stant second term account power dissip valu store regist chang valu kout determin simul regist long glitchfre input sequenc subtract contribut clock transit divid residu power per bitslic averag bitlevel activ output regist last term model effect glitch input regist valu kin determin simul regist glitchi input sequenc subtract estim effect first two term note usual kout control power estim order obtain estim total rtl circuit power consumpt must also estim power consumptionin control asment previous complet control implement typic avail logic synthesi optim perform henc difficult obtain accur estim control power model control power propos base target implement style eg pla rom standard cell number state input output control control consist state regist next state logic or output logic control express typic use repres function nextstat logic decod logic highlevel synthesi purpos estim control power assum next state decod logic implement straightforward manner control express zerodelay switch activ variou signal control monitor rtl simul later estim glitch activ use control express explain subsect iva multipli total activ output gate control approxim valu gate output capacit we assum typic valu input gate input gate invert yield power consumpt estim control power consumpt state regist estim use model regist power present earlier vi experiment result perform experi order evalu propos power estim techniqu use follow cuit gcd circuit shown figur barcod preprocessor circuit implement part x commun protocol rtl circuit obtain synthes controlflow intens specif use second highlevel synthesi system built glitch activ well power model compon rtl librari use second first phase power estim tool zerodelay rtl simul use test bench deriv use knowledg function design environ simul proceed zerodelay statist variou signal collect zerodelay statist use predict glitch activ variou data path control signal use model present previou section thereaft zerodelay glitch statist use calcul number power consumpt data path block control perform logic synthesi optim control map control data path commerci micron technolog librari estim power consumpt use tool csim perform experi demonstr follow claim i estim obtain rtl power estim tool compar favor estim obtain use csim ii import estim glitch activ use enhanc accuraci power estim variou rtl circuit block tabl report power estim obtain use csim complet gatelevel implement rtl circuit column csim rtl power estim obtain use tool column estim obtain ignor effect tabl experiment result circuit csim rtl est rtl est wo gl pow err pow err gcd mw mw mw bar mw mw mw code glitch activ control data path signal column rtl est wo gl order obtain rtl power estim ignor effect glitch use tool instruct perform second phase glitch activ estim note estim thu obtain includ effect glitch within rtl block second third case tabl report power estim well percentag error respect csim result indic propos rtl switch activ power estim techniqu result power estim rang within within obtain final gatelevel implement circuit result also demonstr import consid glitch activ control data path signal rtl power estim r accur layout area delay model system level design time analysi highlevel synthesi rapid estim parameter compon highlevel synthesi provabl correct highlevel time analysi without path sensit estim power dissip vlsi signal process chip pfa techniqu architectur power analysi dual bit type method inform theoret measur energi consumpt registertransf level toward highlevel power estim capabl activitysensit architectur power analysi control path csim version user manual registertrasf level estim techniqu switch activ power consumpt duxburi press art comput program research triangl park perform analysi optim schedul condit loopintens spec ific tr provabl correct highlevel time analysi without path sensit perform analysi optim schedul condit loopintens specif architectur power analysi inform theoret measur energi consumpt regist transfer level toward highlevel power estim capabl activitysensit architectur power analysi control path art comput program volum rd ed time analysi highlevel synthesi accur layout area delay model system level design ctr subodh gupta farid n najm energypercycl estim rtl proceed intern symposium low power electron design p august san diego california unit state alessandro bolgiolo roberto corgnati enrico macii massimo poncino parameter rtl power model soft macro ieee transact larg scale integr vlsi system v n p sriniva bodapati farid najm frequencydomain suppli current macromodel proceed intern symposium low power electron design p august huntington beach california unit state a bogliolo l benini b ricc g de mich effici switch activ comput highlevel synthesi controldomin design proceed intern symposium low power electron design p august san diego california unit state jingyuan lin wenzen shen jingyang jou power model character method macrocel use structur inform proceed ieeeacm intern confer computeraid design p novemb san jose california unit state toni d givargi frank vahid jrg henkel instructionbas systemlevel power evalu systemonachip peripher core proceed th intern symposium system synthesi septemb madrid spain luca benini alessandro bogliolo enrico macii massimo poncino mihai surmei regressionbas rtl power model control proceed th great lake symposium vlsi p march chicago illinoi unit state toni givargi frank vahid jrg henkel systemlevel explor paretooptim configur parameter systemsonachip proceed ieeeacm intern confer computeraid design novemb san jose california subodh gupta farid n najm energi peakcurr percycl estim rtl ieee transact larg scale integr vlsi system v n p august joumlrg henkel yanb li energyconsci hwswpartit embed system case studi mpeg encod proceed th intern workshop hardwaresoftwar codesign p march seattl washington unit state v jerini d mller safe integr parameter ip integr vlsi journal v n p septemb kamal s khouri ganesh lakshminarayana niraj k jha fast highlevel power estim controlflow intens design proceed intern symposium low power electron design p august monterey california unit state prashant agraw srinivasa r stg ajit n oke saurabh vijay path base model approach dynam power estim proceed th great lake symposium great lake symposium vlsi march stresalago maggior itali subodh gupta farid n najm power macromodel high level power estim proceed th annual confer design autom p june anaheim california unit state anand raghunathan sujit dey niraj k jha kazutoshi wakabayashi power manag techniqu controlflow intens design proceed th annual confer design autom p june anaheim california unit state rita yu chen mari jane irwin ramind s bajwa architecturelevel power estim design experi acm transact design autom electron system toda v n p jan zhanp chen kaushik roy power macromodel techniqu base power sensit proceed th annual confer design autom p june san francisco california unit state sriniva bodapati farid n najm highlevel current macromodel powergrid analysi proceed th confer design autom june new orlean louisiana usa zhanp chen kaushik roy edwin k p chong estim power sensit sequenti circuit power macromodel applic proceed ieeeacm intern confer computeraid design p novemb san jose california unit state k s khouri g lakshminarayana n k jha impact highlevel synthesi system low power controlflow intens circuit proceed confer design autom test europ p februari le palai de congr de pari franc b alorda v canal j segura twolevel powergrid model transient current test evalu journal electron test theori applic v n p octob anand raghunathan sujit dey niraj k jha highlevel macromodel estim techniqu switch activ power consumpt ieee transact larg scale integr vlsi system v n p august younlong lin recent develop highlevel synthesi acm transact design autom electron system toda v n p jan