<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>51860</Best-caseLatency>
            <Average-caseLatency>82580</Average-caseLatency>
            <Worst-caseLatency>115348</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.259 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.413 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.577 ms</Worst-caseRealTimeLatency>
            <Interval-min>51861</Interval-min>
            <Interval-max>115349</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_64_6>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>11776</min>
                        <max>43520</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>58880</min>
                        <max>217600</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>368</min>
                        <max>1360</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_64_6>
            <VITIS_LOOP_24_2>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>11776</min>
                        <max>43520</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>58880</min>
                        <max>217600</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>368</min>
                        <max>1360</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_24_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:65</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_64_6>
                    <Name>VITIS_LOOP_64_6</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:64</SourceLocation>
                </VITIS_LOOP_64_6>
                <VITIS_LOOP_24_2>
                    <Name>VITIS_LOOP_24_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:24~benchmarks/jianyicheng/covariance/src/covariance.cpp:75</SourceLocation>
                </VITIS_LOOP_24_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>67</DSP>
            <FF>26810</FF>
            <LUT>26504</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_110</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>110</ID>
                    <BindInstances>add_ln45_fu_124_p2 add_ln45_1_fu_150_p2 add_ln47_fu_181_p2 add_ln46_fu_187_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_55_3_fu_120</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_55_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <BindInstances>add_ln55_fu_490_p2 add_ln58_fu_550_p2 add_ln58_1_fu_591_p2 add_ln58_2_fu_613_p2 add_ln58_3_fu_669_p2 add_ln58_4_fu_692_p2 add_ln58_5_fu_714_p2 add_ln58_6_fu_724_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_12_1_fu_125</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>125</ID>
                    <BindInstances>add_ln12_fu_490_p2 add_ln16_fu_550_p2 add_ln16_1_fu_591_p2 add_ln16_2_fu_613_p2 add_ln16_3_fu_669_p2 add_ln16_4_fu_692_p2 add_ln16_5_fu_714_p2 add_ln16_6_fu_724_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_65_7_fu_130</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_65_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>130</ID>
                    <BindInstances>add_ln68_fu_911_p2 add_ln68_1_fu_956_p2 add_ln68_2_fu_1002_p2 add_ln68_3_fu_1038_p2 add_ln68_5_fu_1084_p2 add_ln68_7_fu_1129_p2 add_ln68_8_fu_1197_p2 add_ln68_10_fu_1243_p2 add_ln68_12_fu_1288_p2 add_ln68_14_fu_1333_p2 add_ln68_16_fu_1378_p2 add_ln70_fu_1383_p2 add_ln65_fu_1527_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10_fu_142</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>142</ID>
                    <BindInstances>add_ln78_fu_136_p2 add_ln78_1_fu_162_p2 add_ln80_fu_193_p2 res_fu_303_p2 add_ln79_fu_199_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_26_3_fu_149</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_26_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>149</ID>
                    <BindInstances>add_ln30_fu_936_p2 add_ln30_1_fu_981_p2 add_ln30_2_fu_1027_p2 add_ln30_3_fu_1063_p2 add_ln30_5_fu_1109_p2 add_ln30_7_fu_1154_p2 add_ln30_8_fu_1222_p2 add_ln30_10_fu_1268_p2 add_ln30_12_fu_1313_p2 add_ln30_14_fu_1358_p2 add_ln30_16_fu_1403_p2 add_ln32_fu_1408_p2 add_ln33_fu_1570_p2 add_ln34_fu_1575_p2 add_ln26_fu_1549_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>data_U cov_U data_s_U cov_s_U add_ln64_fu_180_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U133</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</Name>
            <Loops>
                <VITIS_LOOP_45_1_VITIS_LOOP_46_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1_VITIS_LOOP_46_2>
                        <Name>VITIS_LOOP_45_1_VITIS_LOOP_46_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1_VITIS_LOOP_46_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_1_VITIS_LOOP_46_2>
                            <Name>VITIS_LOOP_45_1_VITIS_LOOP_46_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_1_VITIS_LOOP_46_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_124_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_150_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_181_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_187_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_55_3</Name>
            <Loops>
                <VITIS_LOOP_55_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.452</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12097</Best-caseLatency>
                    <Average-caseLatency>12097</Average-caseLatency>
                    <Worst-caseLatency>12097</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.485 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.485 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.485 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12097</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_3>
                        <Name>VITIS_LOOP_55_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>12096</Latency>
                        <AbsoluteTimeLatency>60.480 us</AbsoluteTimeLatency>
                        <IterationLatency>378</IterationLatency>
                        <PipelineDepth>378</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_55_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_55_3>
                            <Name>VITIS_LOOP_55_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:55</SourceLocation>
                        </VITIS_LOOP_55_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2780</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2780</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_490_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_550_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_591_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_613_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_669_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_692_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_714_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_6_fu_724_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_65_7</Name>
            <Loops>
                <VITIS_LOOP_65_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>364</Best-caseLatency>
                    <Average-caseLatency>844</Average-caseLatency>
                    <Worst-caseLatency>1356</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.780 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>364 ~ 1356</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_65_7>
                        <Name>VITIS_LOOP_65_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>362 ~ 1354</Latency>
                        <AbsoluteTimeLatency>1.810 us ~ 6.770 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>363</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_65_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_65_7>
                            <Name>VITIS_LOOP_65_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:71</SourceLocation>
                        </VITIS_LOOP_65_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4500</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>2273</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_911_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_956_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_1002_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_3_fu_1038_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_5_fu_1084_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_7_fu_1129_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_8_fu_1197_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_10_fu_1243_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_12_fu_1288_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_14_fu_1333_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_16_fu_1378_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1383_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1527_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_12_1</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.452</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12097</Best-caseLatency>
                    <Average-caseLatency>12097</Average-caseLatency>
                    <Worst-caseLatency>12097</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.485 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.485 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.485 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12097</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>12096</Latency>
                        <AbsoluteTimeLatency>60.480 us</AbsoluteTimeLatency>
                        <IterationLatency>378</IterationLatency>
                        <PipelineDepth>378</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:12~benchmarks/jianyicheng/covariance/src/covariance.cpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:12~benchmarks/jianyicheng/covariance/src/covariance.cpp:75</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2780</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2780</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_490_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_550_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_591_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_613_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_669_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_692_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_714_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_724_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_26_3</Name>
            <Loops>
                <VITIS_LOOP_26_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>364</Best-caseLatency>
                    <Average-caseLatency>844</Average-caseLatency>
                    <Worst-caseLatency>1356</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.780 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>364 ~ 1356</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_3>
                        <Name>VITIS_LOOP_26_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>362 ~ 1354</Latency>
                        <AbsoluteTimeLatency>1.810 us ~ 6.770 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>363</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_26_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:25~benchmarks/jianyicheng/covariance/src/covariance.cpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_3>
                            <Name>VITIS_LOOP_26_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:26~benchmarks/jianyicheng/covariance/src/covariance.cpp:75</SourceLocation>
                        </VITIS_LOOP_26_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4457</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>2275</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_936_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_981_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_1027_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_1063_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_1109_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_1154_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_1222_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_1268_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_1313_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_1358_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_1403_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1408_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1570_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_1575_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_1549_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10</Name>
            <Loops>
                <VITIS_LOOP_78_9_VITIS_LOOP_79_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2056</Best-caseLatency>
                    <Average-caseLatency>2056</Average-caseLatency>
                    <Worst-caseLatency>2056</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2056</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_9_VITIS_LOOP_79_10>
                        <Name>VITIS_LOOP_78_9_VITIS_LOOP_79_10</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>2054</Latency>
                        <AbsoluteTimeLatency>10.270 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_78_9_VITIS_LOOP_79_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_78_9_VITIS_LOOP_79_10>
                            <Name>VITIS_LOOP_78_9_VITIS_LOOP_79_10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:78</SourceLocation>
                        </VITIS_LOOP_78_9_VITIS_LOOP_79_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>212</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>375</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_9_VITIS_LOOP_79_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_136_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_9_VITIS_LOOP_79_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_162_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_9_VITIS_LOOP_79_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_193_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_9_VITIS_LOOP_79_10" OPTYPE="add" PRAGMA="" RTLNAME="res_fu_303_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="res"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_9_VITIS_LOOP_79_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_199_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <Loops>
                <VITIS_LOOP_64_6/>
                <VITIS_LOOP_24_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51860</Best-caseLatency>
                    <Average-caseLatency>82580</Average-caseLatency>
                    <Worst-caseLatency>115348</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.259 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.413 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.577 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>51861 ~ 115349</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_6>
                        <Name>VITIS_LOOP_64_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>11776 ~ 43520</Latency>
                        <AbsoluteTimeLatency>58.880 us ~ 0.218 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>368</min>
                                <max>1360</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>368 ~ 1360</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_65_7_fu_130</Instance>
                        </InstanceList>
                    </VITIS_LOOP_64_6>
                    <VITIS_LOOP_24_2>
                        <Name>VITIS_LOOP_24_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>11776 ~ 43520</Latency>
                        <AbsoluteTimeLatency>58.880 us ~ 0.218 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>368</min>
                                <max>1360</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>368 ~ 1360</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_26_3_fu_149</Instance>
                        </InstanceList>
                    </VITIS_LOOP_24_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_6>
                            <Name>VITIS_LOOP_64_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:64</SourceLocation>
                        </VITIS_LOOP_64_6>
                        <VITIS_LOOP_24_2>
                            <Name>VITIS_LOOP_24_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/covariance/src/covariance.cpp:24~benchmarks/jianyicheng/covariance/src/covariance.cpp:75</SourceLocation>
                        </VITIS_LOOP_24_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>67</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>26810</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>26504</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>49</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="data_U" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:41" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="data"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cov_U" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:42" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="cov"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="data_s_U" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:43" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="data_s"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cov_s_U" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:43" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="cov_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_180_p2" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U100" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U133" SOURCE="benchmarks/jianyicheng/covariance/src/covariance.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

