library ieee;
use ieee.std_logic_1164.all;
library work;
use work.all;

entity ripple64 is
	port (x, y: in std_logic_vector (63 downto 0);
			v: out std_logic;
			f: out std_logic_vector(63 downto 0));
end ripple64

architecture Behaviour of ripple64 is
begin
end Behaviour