Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,19971
design__instance__area,137018
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,66
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,654
design__max_cap_violation__count__corner:nom_tt_025C_1v80,15
power__internal__total,0.002034531207755208
power__switching__total,0.0035597975365817547
power__leakage__total,1.3460623904393287e-07
power__total,0.005594463553279638
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.358741
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.358741
timing__hold__ws__corner:nom_tt_025C_1v80,0.329085
timing__setup__ws__corner:nom_tt_025C_1v80,73.127907
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.329085
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,82.036072
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1520
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,654
design__max_cap_violation__count__corner:nom_ss_100C_1v60,16
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.615987
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.615987
timing__hold__ws__corner:nom_ss_100C_1v60,0.887515
timing__setup__ws__corner:nom_ss_100C_1v60,57.403511
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.887515
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,57.403511
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,654
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,16
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.246425
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.246425
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11816
timing__setup__ws__corner:nom_ff_n40C_1v95,75.633369
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.11816
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,88.680923
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2357
design__max_fanout_violation__count,654
design__max_cap_violation__count,46
clock__skew__worst_hold,0.65855
clock__skew__worst_setup,0.22975
timing__hold__ws,0.115379
timing__setup__ws,56.23634
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115379
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,56.23634
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 450.0 450.0
design__core__bbox,5.52 10.88 444.36 437.92
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,202500
design__core__area,187402
design__instance__count__stdcell,19971
design__instance__area__stdcell,137018
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.731142
design__instance__utilization__stdcell,0.731142
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,22132420
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,426585
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1284
antenna__violating__nets,9
antenna__violating__pins,11
route__antenna_violation__count,9
route__net,10961
route__net__special,2
route__drc_errors__iter:1,23335
route__wirelength__iter:1,599050
route__drc_errors__iter:2,11223
route__wirelength__iter:2,591770
route__drc_errors__iter:3,10502
route__wirelength__iter:3,589158
route__drc_errors__iter:4,3992
route__wirelength__iter:4,589738
route__drc_errors__iter:5,2283
route__wirelength__iter:5,590016
route__drc_errors__iter:6,1429
route__wirelength__iter:6,589931
route__drc_errors__iter:7,941
route__wirelength__iter:7,589772
route__drc_errors__iter:8,635
route__wirelength__iter:8,589712
route__drc_errors__iter:9,524
route__wirelength__iter:9,589600
route__drc_errors__iter:10,391
route__wirelength__iter:10,589452
route__drc_errors__iter:11,168
route__wirelength__iter:11,589446
route__drc_errors__iter:12,148
route__wirelength__iter:12,589362
route__drc_errors__iter:13,71
route__wirelength__iter:13,589242
route__drc_errors__iter:14,25
route__wirelength__iter:14,589346
route__drc_errors__iter:15,25
route__wirelength__iter:15,589346
route__drc_errors__iter:16,1
route__wirelength__iter:16,589399
route__drc_errors__iter:17,1
route__wirelength__iter:17,589399
route__drc_errors__iter:18,1
route__wirelength__iter:18,589399
route__drc_errors__iter:19,0
route__wirelength__iter:19,589381
route__drc_errors,0
route__wirelength,589381
route__vias,117950
route__vias__singlecut,117950
route__vias__multicut,0
design__disconnected_pin__count,30
design__critical_disconnected_pin__count,0
route__wirelength__max,1289.85
timing__unannotated_net__count__corner:nom_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,66
design__max_fanout_violation__count__corner:min_tt_025C_1v80,654
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.335395
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.335395
timing__hold__ws__corner:min_tt_025C_1v80,0.325187
timing__setup__ws__corner:min_tt_025C_1v80,73.357185
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.325187
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,82.629417
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,682
design__max_fanout_violation__count__corner:min_ss_100C_1v60,654
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.578912
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.578912
timing__hold__ws__corner:min_ss_100C_1v60,0.880936
timing__setup__ws__corner:min_ss_100C_1v60,58.629478
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.880936
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,58.629478
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,654
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.22975
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.22975
timing__hold__ws__corner:min_ff_n40C_1v95,0.115379
timing__setup__ws__corner:min_ff_n40C_1v95,75.789543
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115379
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,89.077309
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,133
design__max_fanout_violation__count__corner:max_tt_025C_1v80,654
design__max_cap_violation__count__corner:max_tt_025C_1v80,42
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.38775
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.38775
timing__hold__ws__corner:max_tt_025C_1v80,0.334638
timing__setup__ws__corner:max_tt_025C_1v80,72.919708
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.334638
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,81.431374
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2357
design__max_fanout_violation__count__corner:max_ss_100C_1v60,654
design__max_cap_violation__count__corner:max_ss_100C_1v60,46
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.65855
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.65855
timing__hold__ws__corner:max_ss_100C_1v60,0.896399
timing__setup__ws__corner:max_ss_100C_1v60,56.23634
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.896399
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,56.23634
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,654
design__max_cap_violation__count__corner:max_ff_n40C_1v95,42
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.266494
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.266494
timing__hold__ws__corner:max_ff_n40C_1v95,0.122322
timing__setup__ws__corner:max_ff_n40C_1v95,75.48632
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122322
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,88.258736
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,83
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79953
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000470776
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000443885
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000736837
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000443885
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00007239999999999999799431271707561563744093291461467742919921875
ir__drop__worst,0.0004710000000000000102383379552151154712191782891750335693359375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
