$date
	Sun Oct 23 06:47:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#429828
b100 !
1"
#429830
b100 &
b100 %
1$
#429831
0"
#429834
b10 &
b10 %
#429838
b1 &
1#
b1 %
#429842
b0 &
b0 %
0#
0$
#1484473
b1101 !
1"
#1484474
b1101 &
b1101 %
1$
#1484475
0"
#1484478
b101000 &
b101000 %
#1484482
b10100 &
b10100 %
#1484486
b1010 &
b1010 %
#1484490
b101 &
b101 %
#1484494
b10000 &
b10000 %
#1484498
b1000 &
b1000 %
#1484502
b100 &
b100 %
#1484506
b10 &
b10 %
#1484510
b1 &
1#
b1 %
#1484514
b0 &
b0 %
0#
0$
#2423296
b10010 !
1"
#2423298
b10010 &
b10010 %
1$
#2423299
0"
#2423302
b1001 &
b1001 %
#2423306
b11100 &
b11100 %
#2423310
b1110 &
b1110 %
#2423314
b111 &
b111 %
#2423318
b10110 &
b10110 %
#2423322
b1011 &
b1011 %
#2423326
b100010 &
b100010 %
#2423330
b10001 &
b10001 %
#2423334
b110100 &
b110100 %
#2423338
b11010 &
b11010 %
#2423342
b1101 &
b1101 %
#2423346
b101000 &
b101000 %
#2423350
b10100 &
b10100 %
#2423354
b1010 &
b1010 %
#2423358
b101 &
b101 %
#2423362
b10000 &
b10000 %
#2423366
b1000 &
b1000 %
#2423370
b100 &
b100 %
#2423374
b10 &
b10 %
#2423378
b1 &
b1 %
1#
#2423382
b0 &
0#
b0 %
0$
#4500012
