# Project Name: Virtual CPU

A virtual CPU (vCPU) is an abstraction that represents a portion of a physical CPU, typically used in virtualized environments like virtual machines (VMs) or containers. In a virtualized system, a single physical CPU can be divided into multiple virtual CPUs, enabling several operating systems and applications to run concurrently on the same hardware.

# Code Breakdown

The project consists of multiple classes representing CPU components:

## 1. ğ€ğ‹ğ” (ğ€ğ«ğ¢ğ­ğ¡ğ¦ğğ­ğ¢ğœ ğ‹ğ¨ğ ğ¢ğœ ğ”ğ§ğ¢ğ­)
Handles arithmetic and logical operations.

- ğŒğğ­ğ¡ğ¨ğ:

```
 int ALU(int op, int a, int b) {
    switch (op) {
        case 0: return a + b;
        case 1: return a - b;
        case 2: return a * b;
        case 3: return a / (b ? b : 1);
        default: return 0;
    }
}
```
- ğğ©ğğ«ğšğ­ğ¢ğ¨ğ§: ADD, SUB, MUL, DIV.

- ğ‘ğğ­ğ®ğ«ğ§: 8-bit binary string of the result.

## 2. Registers
Stores temporary values during computation.

- ğŒğğ­ğ¡ğ¨ğ:

```
struct Registers {
    int R[4] = {0}; // 4 General Purpose Registers
    int PC = 0;  // Program Counter
    int IR = 0;  // Instruction Register
};
```
- ğğ©ğğ«ğšğ­ğ¢ğ¨ğ§: Registers, Program Counter(PC), Instruction Register(IR).

- Values stored as 8-bit binary.

## 3. Memory
Stores instructions and data.

- ğŒğğ­ğ¡ğ¨ğ:

```
vector<int> memory(256, 0);
```
- Supports a memory system with 256 addressable locations and a register file with 8-bit registers (R).

## 4. Instruction Execution Flow

- ğ…ğğ­ğœğ¡: Retrieve instruction from user input.

- ğƒğğœğ¨ğğ: Break down the instruction into operation and operands.

- ğ„ğ±ğğœğ®ğ­ğ: Process the operation using ALU, Registers, Control Unit, and Memory.

## 5. Instruction Set

- ğŒğğ­ğ¡ğ¨ğ:
```
enum Instructions { ADD, SUB, MUL, DIV, LOAD, STORE, JMP, PRINT, HALT, IN, OUT };
```
- ğ€ğƒğƒ, ğ’ğ”ğ, ğŒğ”ğ‹, ğƒğˆğ• â†’ Arithmetic operations.
- ğ‹ğğ€ğƒ, ğ’ğ“ğğ‘ğ„ â†’ Memory operations.
- ğ‰ğŒğ  â†’ Jump to another instruction.
- ğğ‘ğˆğğ“ â†’ Print a value.
-  ğ‡ğ€ğ‹ğ“ â†’ Stop execution.
- ğˆğ, ğğ”ğ“ â†’ Handle input and output.


## 6. Assembler

- Converts ğšğ¬ğ¬ğğ¦ğ›ğ¥ğ² ğ¢ğ§ğ¬ğ­ğ«ğ®ğœğ­ğ¢ğ¨ğ§ğ¬ (text format) into ğ¦ğšğœğ¡ğ¢ğ§ğ ğœğ¨ğğ (integer representation).

- Uses an ğ¨ğ©ğœğ¨ğğ ğ¦ğšğ©ğ©ğ¢ğ§ğ  (unordered_map) for translation.

ğ„ğ±ğšğ¦ğ©ğ¥ğ: Assembly â†’ "ğ€ğƒğƒ" â†’ Machine code â†’ ğŸ (opcode for ADD).

## 7. I/O Devices

Handles input and output operations.

- ğŒğğ­ğ¡ğ¨ğ:
```
queue<int> inputBuffer;
vector<int> outputBuffer;

void inputDevice(int value) {
    inputBuffer.push(value);
}

int outputDevice() {
    if (!outputBuffer.empty()) {
        int value = outputBuffer.back();
        outputBuffer.pop_back();
        return value;
    }
    return -1; // No output available
}
```
- ğˆğ§ğ©ğ®ğ­ğğ®ğŸğŸğğ«: Stores incoming values forinput operations.
 - ğğ®ğ­ğ©ğ®ğ­ğğ®ğŸğŸğğ«: Stores output values for output operations.
- ğˆğ§ğ©ğ®ğ­ğƒğğ¯ğ¢ğœğ(ğ¢ğ§ğ­ ğ¯ğšğ¥ğ®ğ): Adds an integer value to inputBuffer.
- ğğ®ğ­ğ©ğ®ğ­ğƒğğ¯ğ¢ğœğ(): Retrieves the last value from outputBuffer (returns -1 if empty).

## Example Execution
ğˆğ§ğ©ğ®ğ­: 10

ğˆğ§ğ¬ğ­ğ«ğ®ğœğ­ğ¢ğ¨ğ§ğ¬ ğ„ğ±ğğœğ®ğ­ğ¢ğ¨ğ§ ğ…ğ¥ğ¨ğ°:

-  ğˆğ â†’ Reads 10 into R[1].
 - ğ€ğƒğƒ â†’ Adds R[1] and R[2] (both are 10 and 0), stores in R[0].
- ğğ”ğ“ â†’ Pushes 10 to outputBuffer.
- ğ‡ğ€ğ‹ğ“ â†’ Stops execution.

 ğğ®ğ­ğ©ğ®ğ­ ğ¢ğ¬ ğ©ğ«ğ¢ğ§ğ­ğğ ğ¢ğ§ ğ›ğ¢ğ§ğšğ«ğ²:  ğŸğŸğŸğŸğŸğŸğŸğŸ






