Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Fri Aug 11 15:36:48 2017
| Host             : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file PCIe_wrapper_power_routed.rpt -pb PCIe_wrapper_power_summary_routed.pb -rpx PCIe_wrapper_power_routed.rpx
| Design           : PCIe_wrapper
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.451 |
| Dynamic (W)              | 2.349 |
| Device Static (W)        | 0.101 |
| Total Off-Chip Power (W) | 0.714 |
| Effective TJA (C/W)      | 2.7   |
| Max Ambient (C)          | 78.4  |
| Junction Temperature (C) | 31.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.161 |       43 |       --- |             --- |
| Slice Logic              |     0.078 |    70419 |       --- |             --- |
|   LUT as Logic           |     0.065 |    25100 |     63400 |           39.59 |
|   Register               |     0.005 |    30229 |    126800 |           23.84 |
|   LUT as Distributed RAM |     0.005 |     3762 |     19000 |           19.80 |
|   CARRY4                 |     0.003 |      986 |     15850 |            6.22 |
|   LUT as Shift Register  |    <0.001 |      374 |     19000 |            1.97 |
|   F7/F8 Muxes            |    <0.001 |      186 |     63400 |            0.29 |
|   Others                 |     0.000 |      782 |       --- |             --- |
| Signals                  |     0.111 |    53812 |       --- |             --- |
| Block RAM                |     0.090 |     34.5 |       135 |           25.56 |
| MMCM                     |     0.310 |        3 |         6 |           50.00 |
| PLL                      |     0.092 |        1 |         6 |           16.67 |
| I/O                      |     0.519 |       75 |       285 |           26.32 |
| GTP                      |     0.676 |        4 |       --- |             --- |
| PHASER                   |     0.250 |       26 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.101 |          |           |                 |
| Total                    |     2.451 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.672 |       0.652 |      0.020 |
| Vccaux    |       1.800 |     0.448 |       0.429 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.697 |       0.693 |      0.004 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |
| MGTAVcc   |       1.000 |     0.299 |       0.297 |      0.002 |
| MGTAVtt   |       1.200 |     0.248 |       0.245 |      0.003 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| PCIe_i/xdma_0/inst/sys_clk                                                                                                                                | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                                                                                                       |            10.0 |
| clk_125mhz_mux_x0y0                                                                                                                                       | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                                                                                       |             4.0 |
| clk_125mhz_x0y0                                                                                                                                           | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                                                                                                |             8.0 |
| clk_250mhz_mux_x0y0                                                                                                                                       | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                                                                                       |             4.0 |
| clk_250mhz_x0y0                                                                                                                                           | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                                                                                                |             4.0 |
| clk_out1_PCIe_clk_wiz_0_0                                                                                                                                 | PCIe_i/clk_wiz_0/inst/clk_out1_PCIe_clk_wiz_0_0                                                                                                                                                                                              |             5.0 |
| clk_pll_i                                                                                                                                                 | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clkfbout_PCIe_clk_wiz_0_0                                                                                                                                 | PCIe_i/clk_wiz_0/inst/clkfbout_PCIe_clk_wiz_0_0                                                                                                                                                                                              |             5.0 |
| freq_refclk                                                                                                                                               | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_2                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_3                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| mmcm_fb                                                                                                                                                   | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                                   |            10.0 |
| oserdes_clk                                                                                                                                               | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_5                                                                                                                                             | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_6                                                                                                                                             | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| pll_clk3_out                                                                                                                                              | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| sys_clk                                                                                                                                                   | PCIe_i/util_ds_buf_0/U0/IBUF_OUT[0]                                                                                                                                                                                                          |            10.0 |
| sys_clk                                                                                                                                                   | sys_clk_clk_p[0]                                                                                                                                                                                                                             |            10.0 |
| sys_ddr_clk_p                                                                                                                                             | sys_ddr_clk_p                                                                                                                                                                                                                                |             5.0 |
| txoutclk_x0y0                                                                                                                                             | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                                                                                           |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | PCIe_i/mig_7series_0/u_PCIe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| userclk1                                                                                                                                                  | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                                  |             4.0 |
| userclk2                                                                                                                                                  | PCIe_i/xdma_0/inst/PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                                                                                                  |             8.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                      | Power (W) |
+-----------------------------------------------------------------------------------------------------------+-----------+
| PCIe_wrapper                                                                                              |     2.349 |
|   PCIe_i                                                                                                  |     2.349 |
|     axi_interconnect_0                                                                                    |     0.026 |
|       s00_couplers                                                                                        |     0.026 |
|         auto_cc                                                                                           |     0.014 |
|           inst                                                                                            |     0.014 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                   |     0.014 |
|               inst_fifo_gen                                                                               |     0.014 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                   |     0.002 |
|                   grf.rf                                                                                  |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                       gras.rsts                                                                           |    <0.001 |
|                       rpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                       gwas.wsts                                                                           |    <0.001 |
|                       wpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                     rstblk                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                   |     0.005 |
|                   grf.rf                                                                                  |     0.005 |
|                     gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                       gras.rsts                                                                           |    <0.001 |
|                       rpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                       gwas.wsts                                                                           |    <0.001 |
|                       wpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                 |     0.004 |
|                       gdm.dm_gen.dm                                                                       |     0.003 |
|                         RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                         RAM_reg_0_15_102_107                                                              |    <0.001 |
|                         RAM_reg_0_15_108_113                                                              |    <0.001 |
|                         RAM_reg_0_15_114_119                                                              |    <0.001 |
|                         RAM_reg_0_15_120_125                                                              |    <0.001 |
|                         RAM_reg_0_15_126_131                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                |    <0.001 |
|                         RAM_reg_0_15_132_137                                                              |    <0.001 |
|                         RAM_reg_0_15_138_143                                                              |    <0.001 |
|                         RAM_reg_0_15_144_149                                                              |    <0.001 |
|                         RAM_reg_0_15_150_155                                                              |    <0.001 |
|                         RAM_reg_0_15_156_161                                                              |    <0.001 |
|                         RAM_reg_0_15_162_167                                                              |    <0.001 |
|                         RAM_reg_0_15_168_173                                                              |    <0.001 |
|                         RAM_reg_0_15_174_179                                                              |    <0.001 |
|                         RAM_reg_0_15_180_185                                                              |    <0.001 |
|                         RAM_reg_0_15_186_191                                                              |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                |    <0.001 |
|                         RAM_reg_0_15_192_197                                                              |    <0.001 |
|                         RAM_reg_0_15_198_203                                                              |    <0.001 |
|                         RAM_reg_0_15_204_209                                                              |    <0.001 |
|                         RAM_reg_0_15_210_215                                                              |    <0.001 |
|                         RAM_reg_0_15_216_221                                                              |    <0.001 |
|                         RAM_reg_0_15_222_227                                                              |    <0.001 |
|                         RAM_reg_0_15_228_233                                                              |    <0.001 |
|                         RAM_reg_0_15_234_239                                                              |    <0.001 |
|                         RAM_reg_0_15_240_245                                                              |    <0.001 |
|                         RAM_reg_0_15_246_251                                                              |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                |    <0.001 |
|                         RAM_reg_0_15_252_257                                                              |    <0.001 |
|                         RAM_reg_0_15_258_259                                                              |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                         RAM_reg_0_15_72_77                                                                |    <0.001 |
|                         RAM_reg_0_15_78_83                                                                |    <0.001 |
|                         RAM_reg_0_15_84_89                                                                |    <0.001 |
|                         RAM_reg_0_15_90_95                                                                |    <0.001 |
|                         RAM_reg_0_15_96_101                                                               |    <0.001 |
|                     rstblk                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                  |     0.002 |
|                   grf.rf                                                                                  |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                       gras.rsts                                                                           |    <0.001 |
|                       rpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                       gwas.wsts                                                                           |    <0.001 |
|                       wpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                     rstblk                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                  |     0.005 |
|                   grf.rf                                                                                  |     0.005 |
|                     gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                       gras.rsts                                                                           |    <0.001 |
|                       rpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                       gwas.wsts                                                                           |    <0.001 |
|                       wpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                 |     0.004 |
|                       gdm.dm_gen.dm                                                                       |     0.003 |
|                         RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                         RAM_reg_0_15_102_107                                                              |    <0.001 |
|                         RAM_reg_0_15_108_113                                                              |    <0.001 |
|                         RAM_reg_0_15_114_119                                                              |    <0.001 |
|                         RAM_reg_0_15_120_125                                                              |    <0.001 |
|                         RAM_reg_0_15_126_131                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                |    <0.001 |
|                         RAM_reg_0_15_132_137                                                              |    <0.001 |
|                         RAM_reg_0_15_138_143                                                              |    <0.001 |
|                         RAM_reg_0_15_144_149                                                              |    <0.001 |
|                         RAM_reg_0_15_150_155                                                              |    <0.001 |
|                         RAM_reg_0_15_156_161                                                              |    <0.001 |
|                         RAM_reg_0_15_162_167                                                              |    <0.001 |
|                         RAM_reg_0_15_168_173                                                              |    <0.001 |
|                         RAM_reg_0_15_174_179                                                              |    <0.001 |
|                         RAM_reg_0_15_180_185                                                              |    <0.001 |
|                         RAM_reg_0_15_186_191                                                              |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                |    <0.001 |
|                         RAM_reg_0_15_192_197                                                              |    <0.001 |
|                         RAM_reg_0_15_198_203                                                              |    <0.001 |
|                         RAM_reg_0_15_204_209                                                              |    <0.001 |
|                         RAM_reg_0_15_210_215                                                              |    <0.001 |
|                         RAM_reg_0_15_216_221                                                              |    <0.001 |
|                         RAM_reg_0_15_222_227                                                              |    <0.001 |
|                         RAM_reg_0_15_228_233                                                              |    <0.001 |
|                         RAM_reg_0_15_234_239                                                              |    <0.001 |
|                         RAM_reg_0_15_240_245                                                              |    <0.001 |
|                         RAM_reg_0_15_246_251                                                              |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                |    <0.001 |
|                         RAM_reg_0_15_252_257                                                              |    <0.001 |
|                         RAM_reg_0_15_258_263                                                              |    <0.001 |
|                         RAM_reg_0_15_264_269                                                              |    <0.001 |
|                         RAM_reg_0_15_270_275                                                              |    <0.001 |
|                         RAM_reg_0_15_276_281                                                              |    <0.001 |
|                         RAM_reg_0_15_282_287                                                              |    <0.001 |
|                         RAM_reg_0_15_288_288                                                              |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                         RAM_reg_0_15_72_77                                                                |    <0.001 |
|                         RAM_reg_0_15_78_83                                                                |    <0.001 |
|                         RAM_reg_0_15_84_89                                                                |    <0.001 |
|                         RAM_reg_0_15_90_95                                                                |    <0.001 |
|                         RAM_reg_0_15_96_101                                                               |    <0.001 |
|                     rstblk                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                  |    <0.001 |
|                   grf.rf                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                |    <0.001 |
|                       gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                       gras.rsts                                                                           |    <0.001 |
|                       rpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                       gwas.wsts                                                                           |    <0.001 |
|                       wpntr                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_2                                                                  |    <0.001 |
|                     rstblk                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|         auto_us                                                                                           |     0.012 |
|           inst                                                                                            |     0.012 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                 |     0.012 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                      |     0.003 |
|                 r_pipe                                                                                    |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                              |     0.002 |
|               USE_READ.read_addr_inst                                                                     |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                   |    <0.001 |
|                 gen_id_queue.id_queue                                                                     |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                            |     0.003 |
|               USE_WRITE.write_addr_inst                                                                   |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                   |    <0.001 |
|                 gen_id_queue.id_queue                                                                     |    <0.001 |
|               si_register_slice_inst                                                                      |     0.002 |
|                 ar_pipe                                                                                   |    <0.001 |
|                 aw_pipe                                                                                   |     0.001 |
|     clk_wiz_0                                                                                             |     0.109 |
|       inst                                                                                                |     0.109 |
|     mig_7series_0                                                                                         |     1.025 |
|       u_PCIe_mig_7series_0_0_mig                                                                          |     1.025 |
|         temp_mon_enabled.u_tempmon                                                                        |     0.007 |
|         u_ddr3_clk_ibuf                                                                                   |     0.000 |
|         u_ddr3_infrastructure                                                                             |     0.188 |
|         u_iodelay_ctrl                                                                                    |    <0.001 |
|         u_memc_ui_top_axi                                                                                 |     0.829 |
|           mem_intfc0                                                                                      |     0.814 |
|             ddr_phy_top0                                                                                  |     0.807 |
|               u_ddr_calib_top                                                                             |     0.025 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                               |     0.004 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                         |     0.005 |
|                 ddr_phy_tempmon_0                                                                         |     0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                             |     0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                 |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                             |     0.003 |
|                 u_ddr_phy_init                                                                            |     0.007 |
|                 u_ddr_phy_wrcal                                                                           |     0.003 |
|                 u_ddr_prbs_gen                                                                            |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                        |     0.782 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[16].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[17].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[18].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[19].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[20].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[21].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[22].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[23].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[24].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[25].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[26].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[27].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[28].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[29].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[30].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[31].u_iobuf_dq                                               |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                |     0.008 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                |     0.008 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                |     0.018 |
|                   OBUFTDS                                                                                 |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                |     0.018 |
|                   OBUFTDS                                                                                 |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                |     0.018 |
|                   OBUFTDS                                                                                 |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                |     0.018 |
|                   OBUFTDS                                                                                 |     0.006 |
|                 u_ddr_mc_phy                                                                              |     0.406 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                       |     0.275 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                       |     0.056 |
|                       ddr_byte_group_io                                                                   |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                       |     0.001 |
|                         mem_reg_0_3_0_5                                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                                                 |    <0.001 |
|                         mem_reg_0_3_78_79                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                   |    <0.001 |
|                         mem_reg_0_15_0_5                                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                                |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                       |     0.056 |
|                       ddr_byte_group_io                                                                   |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                       |    <0.001 |
|                         mem_reg_0_3_0_5                                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                   |    <0.001 |
|                         mem_reg_0_15_0_5                                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                                                |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                       |     0.056 |
|                       ddr_byte_group_io                                                                   |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                       |    <0.001 |
|                         mem_reg_0_3_12_17                                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                                                 |    <0.001 |
|                         mem_reg_0_3_78_79                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                   |    <0.001 |
|                         mem_reg_0_15_0_5                                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                                |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                       |     0.056 |
|                       ddr_byte_group_io                                                                   |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                       |    <0.001 |
|                         mem_reg_0_3_12_17                                                                 |    <0.001 |
|                         mem_reg_0_3_18_23                                                                 |    <0.001 |
|                         mem_reg_0_3_24_29                                                                 |    <0.001 |
|                         mem_reg_0_3_30_35                                                                 |    <0.001 |
|                         mem_reg_0_3_36_41                                                                 |    <0.001 |
|                         mem_reg_0_3_42_47                                                                 |    <0.001 |
|                         mem_reg_0_3_48_53                                                                 |    <0.001 |
|                         mem_reg_0_3_54_59                                                                 |    <0.001 |
|                         mem_reg_0_3_60_65                                                                 |    <0.001 |
|                         mem_reg_0_3_66_71                                                                 |    <0.001 |
|                         mem_reg_0_3_6_11                                                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                                                 |    <0.001 |
|                         mem_reg_0_3_78_79                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                   |    <0.001 |
|                         mem_reg_0_15_0_5                                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                                |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                       |     0.132 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                       |     0.019 |
|                       ddr_byte_group_io                                                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                   |    <0.001 |
|                         mem_reg_0_15_48_53                                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                                 |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                       |     0.020 |
|                       ddr_byte_group_io                                                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                   |    <0.001 |
|                         mem_reg_0_15_0_5                                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                                |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                       |     0.040 |
|                       ddr_byte_group_io                                                                   |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                           |     0.020 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                   |    <0.001 |
|                         mem_reg_0_15_0_5                                                                  |    <0.001 |
|                         mem_reg_0_15_12_17                                                                |    <0.001 |
|                         mem_reg_0_15_18_23                                                                |    <0.001 |
|                         mem_reg_0_15_24_29                                                                |    <0.001 |
|                         mem_reg_0_15_30_35                                                                |    <0.001 |
|                         mem_reg_0_15_36_41                                                                |    <0.001 |
|                         mem_reg_0_15_42_47                                                                |    <0.001 |
|                         mem_reg_0_15_48_53                                                                |    <0.001 |
|                         mem_reg_0_15_54_59                                                                |    <0.001 |
|                         mem_reg_0_15_60_65                                                                |    <0.001 |
|                         mem_reg_0_15_66_71                                                                |    <0.001 |
|                         mem_reg_0_15_6_11                                                                 |    <0.001 |
|                         mem_reg_0_15_72_77                                                                |    <0.001 |
|                         mem_reg_0_15_78_79                                                                |    <0.001 |
|             mc0                                                                                           |     0.006 |
|               bank_mach0                                                                                  |     0.003 |
|                 arb_mux0                                                                                  |    <0.001 |
|                   arb_row_col0                                                                            |    <0.001 |
|                     col_arb0                                                                              |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                               |    <0.001 |
|                     row_arb0                                                                              |    <0.001 |
|                   arb_select0                                                                             |    <0.001 |
|                 bank_cntrl[0].bank0                                                                       |    <0.001 |
|                   bank_compare0                                                                           |    <0.001 |
|                   bank_queue0                                                                             |    <0.001 |
|                   bank_state0                                                                             |    <0.001 |
|                 bank_cntrl[1].bank0                                                                       |    <0.001 |
|                   bank_compare0                                                                           |    <0.001 |
|                   bank_queue0                                                                             |    <0.001 |
|                   bank_state0                                                                             |    <0.001 |
|                 bank_cntrl[2].bank0                                                                       |    <0.001 |
|                   bank_compare0                                                                           |    <0.001 |
|                   bank_queue0                                                                             |    <0.001 |
|                   bank_state0                                                                             |    <0.001 |
|                 bank_cntrl[3].bank0                                                                       |    <0.001 |
|                   bank_compare0                                                                           |    <0.001 |
|                   bank_queue0                                                                             |    <0.001 |
|                   bank_state0                                                                             |    <0.001 |
|                 bank_common0                                                                              |    <0.001 |
|               col_mach0                                                                                   |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                             |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                             |    <0.001 |
|               rank_mach0                                                                                  |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                 |    <0.001 |
|                 rank_common0                                                                              |    <0.001 |
|                   maintenance_request.maint_arb0                                                          |    <0.001 |
|           u_axi_mc                                                                                        |     0.007 |
|             axi_mc_ar_channel_0                                                                           |    <0.001 |
|               ar_cmd_fsm_0                                                                                |    <0.001 |
|               axi_mc_cmd_translator_0                                                                     |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                         |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                         |    <0.001 |
|             axi_mc_aw_channel_0                                                                           |    <0.001 |
|               aw_cmd_fsm_0                                                                                |    <0.001 |
|               axi_mc_cmd_translator_0                                                                     |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                         |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                         |    <0.001 |
|             axi_mc_b_channel_0                                                                            |    <0.001 |
|               bid_fifo_0                                                                                  |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                          |    <0.001 |
|             axi_mc_r_channel_0                                                                            |     0.002 |
|               rd_data_fifo_0                                                                              |     0.002 |
|               transaction_fifo_0                                                                          |    <0.001 |
|             axi_mc_w_channel_0                                                                            |     0.003 |
|           u_ui_top                                                                                        |     0.009 |
|             ui_cmd0                                                                                       |    <0.001 |
|             ui_rd_data0                                                                                   |     0.004 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                             |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                          |    <0.001 |
|             ui_wr_data0                                                                                   |     0.005 |
|               pointer_ram.rams[0].RAM32M0                                                                 |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                 |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                       |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                       |    <0.001 |
|     rst_mig_7series_0_200M                                                                                |    <0.001 |
|       U0                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                           |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                      |    <0.001 |
|         SEQ                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                     |    <0.001 |
|     util_ds_buf_0                                                                                         |     0.000 |
|       U0                                                                                                  |     0.000 |
|     xdma_0                                                                                                |     1.190 |
|       inst                                                                                                |     1.190 |
|         PCIe_xdma_0_1_pcie2_to_pcie3_wrapper_i                                                            |     0.935 |
|           PCIe_xdma_0_1_axi_stream_intf_i                                                                 |     0.016 |
|             PCIe_xdma_0_1_dma_cpl_i                                                                       |    <0.001 |
|             PCIe_xdma_0_1_dma_req_i                                                                       |     0.002 |
|             PCIe_xdma_0_1_rx_demux_i                                                                      |     0.011 |
|               PCIe_xdma_0_1_rx_destraddler_inst                                                           |     0.001 |
|               dma_cpl_fifo_inst                                                                           |     0.005 |
|                 U0                                                                                        |     0.005 |
|                   inst_fifo_gen                                                                           |     0.005 |
|                     gaxis_fifo.gaxisf.axisf                                                               |     0.005 |
|                       grf.rf                                                                              |     0.005 |
|                         gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                               |    <0.001 |
|                           grss.rsts                                                                       |    <0.001 |
|                           rpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                           gwss.wsts                                                                       |    <0.001 |
|                           wpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                             |     0.005 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                        |     0.004 |
|                             inst_blk_mem_gen                                                              |     0.004 |
|                               gnbram.gnativebmg.native_blk_mem_gen                                        |     0.004 |
|                                 valid.cstr                                                                |     0.004 |
|                                   ramloop[0].ram.r                                                        |    <0.001 |
|                                     prim_noinit.ram                                                       |    <0.001 |
|                                   ramloop[1].ram.r                                                        |     0.002 |
|                                     prim_noinit.ram                                                       |     0.002 |
|                                   ramloop[2].ram.r                                                        |     0.002 |
|                                     prim_noinit.ram                                                       |     0.002 |
|                         rstblk                                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                        |    <0.001 |
|               tgt_brdg_fifo_inst                                                                          |     0.003 |
|                 U0                                                                                        |     0.003 |
|                   inst_fifo_gen                                                                           |     0.003 |
|                     gaxis_fifo.gaxisf.axisf                                                               |     0.003 |
|                       grf.rf                                                                              |     0.003 |
|                         gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                               |    <0.001 |
|                           grss.rsts                                                                       |    <0.001 |
|                           rpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                           gwss.gpf.wrpf                                                                   |    <0.001 |
|                           gwss.wsts                                                                       |    <0.001 |
|                           wpntr                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                             |     0.002 |
|                           gdm.dm_gen.dm                                                                   |     0.001 |
|                             RAM_reg_0_15_0_5                                                              |    <0.001 |
|                             RAM_reg_0_15_102_107                                                          |    <0.001 |
|                             RAM_reg_0_15_108_113                                                          |    <0.001 |
|                             RAM_reg_0_15_114_119                                                          |    <0.001 |
|                             RAM_reg_0_15_120_125                                                          |    <0.001 |
|                             RAM_reg_0_15_126_131                                                          |    <0.001 |
|                             RAM_reg_0_15_132_137                                                          |    <0.001 |
|                             RAM_reg_0_15_138_143                                                          |    <0.001 |
|                             RAM_reg_0_15_144_149                                                          |    <0.001 |
|                             RAM_reg_0_15_150_155                                                          |    <0.001 |
|                             RAM_reg_0_15_156_161                                                          |    <0.001 |
|                             RAM_reg_0_15_162_166                                                          |    <0.001 |
|                             RAM_reg_0_15_36_41                                                            |    <0.001 |
|                             RAM_reg_0_15_42_47                                                            |    <0.001 |
|                             RAM_reg_0_15_48_53                                                            |    <0.001 |
|                             RAM_reg_0_15_54_59                                                            |    <0.001 |
|                             RAM_reg_0_15_60_65                                                            |    <0.001 |
|                             RAM_reg_0_15_66_71                                                            |    <0.001 |
|                             RAM_reg_0_15_6_11                                                             |    <0.001 |
|                             RAM_reg_0_15_72_77                                                            |    <0.001 |
|                             RAM_reg_0_15_78_83                                                            |    <0.001 |
|                             RAM_reg_0_15_84_89                                                            |    <0.001 |
|                             RAM_reg_0_15_90_95                                                            |    <0.001 |
|                             RAM_reg_0_15_96_101                                                           |    <0.001 |
|                         rstblk                                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                        |    <0.001 |
|             PCIe_xdma_0_1_tgt_cpl_i                                                                       |    <0.001 |
|             PCIe_xdma_0_1_tgt_req_i                                                                       |    <0.001 |
|             PCIe_xdma_0_1_tx_mux_i                                                                        |    <0.001 |
|           PCIe_xdma_0_1_cfg_sideband_i                                                                    |    <0.001 |
|           pcie2_ip_i                                                                                      |     0.919 |
|             inst                                                                                          |     0.919 |
|               inst                                                                                        |     0.919 |
|                 gt_top_i                                                                                  |     0.805 |
|                   gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                                        |    <0.001 |
|                   pipe_wrapper_i                                                                          |     0.803 |
|                     gtp_pipe_reset.gtp_pipe_reset_i                                                       |     0.002 |
|                     pipe_clock_int.pipe_clock_i                                                           |     0.109 |
|                     pipe_lane[0].gt_wrapper_i                                                             |     0.169 |
|                     pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i                                              |     0.001 |
|                     pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i                                            |    <0.001 |
|                     pipe_lane[0].pipe_eq.pipe_eq_i                                                        |     0.000 |
|                     pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i                    |     0.002 |
|                       qpll_drp_i                                                                          |    <0.001 |
|                       qpll_wrapper_i                                                                      |    <0.001 |
|                         cpllPDInst                                                                        |    <0.001 |
|                     pipe_lane[0].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[0].pipe_user_i                                                              |     0.001 |
|                     pipe_lane[1].gt_wrapper_i                                                             |     0.169 |
|                     pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i                                              |     0.001 |
|                     pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i                                            |    <0.001 |
|                     pipe_lane[1].pipe_eq.pipe_eq_i                                                        |     0.000 |
|                     pipe_lane[1].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[1].pipe_user_i                                                              |     0.001 |
|                     pipe_lane[2].gt_wrapper_i                                                             |     0.169 |
|                     pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i                                              |     0.001 |
|                     pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i                                            |    <0.001 |
|                     pipe_lane[2].pipe_eq.pipe_eq_i                                                        |     0.000 |
|                     pipe_lane[2].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[2].pipe_user_i                                                              |    <0.001 |
|                     pipe_lane[3].gt_wrapper_i                                                             |     0.169 |
|                     pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i                                              |     0.001 |
|                     pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i                                            |    <0.001 |
|                     pipe_lane[3].pipe_eq.pipe_eq_i                                                        |     0.000 |
|                     pipe_lane[3].pipe_sync_i                                                              |    <0.001 |
|                     pipe_lane[3].pipe_user_i                                                              |     0.001 |
|                     qpll_reset.qpll_reset_i                                                               |    <0.001 |
|                 pcie_top_i                                                                                |     0.113 |
|                   axi_basic_top                                                                           |     0.004 |
|                     rx_inst                                                                               |     0.003 |
|                       rx_null_gen_inst                                                                    |    <0.001 |
|                       rx_pipeline_inst                                                                    |     0.002 |
|                     tx_inst                                                                               |    <0.001 |
|                       thrtl_ctl_enabled.tx_thrl_ctl_inst                                                  |    <0.001 |
|                       tx_pipeline_inst                                                                    |    <0.001 |
|                   pcie_7x_i                                                                               |     0.106 |
|                     pcie_bram_top                                                                         |     0.044 |
|                       pcie_brams_rx                                                                       |     0.022 |
|                         brams[0].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[1].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[2].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[3].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                       pcie_brams_tx                                                                       |     0.022 |
|                         brams[0].ram                                                                      |     0.006 |
|                           use_tdp.ramb36                                                                  |     0.006 |
|                         brams[1].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[2].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                         brams[3].ram                                                                      |     0.005 |
|                           use_tdp.ramb36                                                                  |     0.005 |
|                   pcie_pipe_pipeline_i                                                                    |     0.003 |
|                     pipe_2_lane.pipe_lane_1_i                                                             |    <0.001 |
|                     pipe_4_lane.pipe_lane_2_i                                                             |    <0.001 |
|                     pipe_4_lane.pipe_lane_3_i                                                             |    <0.001 |
|                     pipe_lane_0_i                                                                         |    <0.001 |
|                     pipe_misc_i                                                                           |    <0.001 |
|                 phy_lnk_up_cdc                                                                            |    <0.001 |
|                 pl_received_hot_rst_cdc                                                                   |    <0.001 |
|         ram_top                                                                                           |     0.024 |
|           C2H_PCIE_DSC_CPLD_RAM                                                                           |     0.006 |
|           MASTER_READ_BRAM                                                                                |     0.007 |
|             genblk1[0].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|             genblk1[1].u_buffermem                                                                        |     0.002 |
|               U0                                                                                          |     0.002 |
|                 inst_blk_mem_gen                                                                          |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.002 |
|                     valid.cstr                                                                            |     0.002 |
|                       ramloop[0].ram.r                                                                    |     0.002 |
|                         prim_noinit.ram                                                                   |     0.002 |
|           MASTER_WRITE_FIFO                                                                               |     0.008 |
|             genblk1[0].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|             genblk1[1].u_buffermem                                                                        |     0.004 |
|               U0                                                                                          |     0.004 |
|                 inst_blk_mem_gen                                                                          |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.004 |
|                     valid.cstr                                                                            |     0.004 |
|                       ramloop[0].ram.r                                                                    |     0.004 |
|                         prim_noinit.ram                                                                   |     0.004 |
|           gen_c2h_bram.C2H_DAT0_FIFO                                                                      |     0.002 |
|             genblk1[0].u_buffermem                                                                        |     0.001 |
|               U0                                                                                          |     0.001 |
|                 inst_blk_mem_gen                                                                          |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.001 |
|                     valid.cstr                                                                            |     0.001 |
|                       ramloop[0].ram.r                                                                    |     0.001 |
|                         prim_noinit.ram                                                                   |     0.001 |
|             genblk1[1].u_buffermem                                                                        |     0.001 |
|               U0                                                                                          |     0.001 |
|                 inst_blk_mem_gen                                                                          |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.001 |
|                     valid.cstr                                                                            |     0.001 |
|                       ramloop[0].ram.r                                                                    |     0.001 |
|                         prim_noinit.ram                                                                   |     0.001 |
|           gen_c2h_bram.C2H_DAT1_FIFO                                                                      |    <0.001 |
|             genblk1[0].u_buffermem                                                                        |    <0.001 |
|               U0                                                                                          |    <0.001 |
|                 inst_blk_mem_gen                                                                          |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                     valid.cstr                                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                   |    <0.001 |
|             genblk1[1].u_buffermem                                                                        |    <0.001 |
|               U0                                                                                          |    <0.001 |
|                 inst_blk_mem_gen                                                                          |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                     valid.cstr                                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                   |    <0.001 |
|           gen_h2c_bram.H2C_DAT0_FIFO                                                                      |    <0.001 |
|             genblk1[0].u_buffermem                                                                        |    <0.001 |
|               U0                                                                                          |    <0.001 |
|                 inst_blk_mem_gen                                                                          |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                     valid.cstr                                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                   |    <0.001 |
|             genblk1[1].u_buffermem                                                                        |    <0.001 |
|               U0                                                                                          |    <0.001 |
|                 inst_blk_mem_gen                                                                          |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                     valid.cstr                                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                   |    <0.001 |
|           gen_h2c_bram.H2C_DAT1_FIFO                                                                      |    <0.001 |
|             genblk1[0].u_buffermem                                                                        |    <0.001 |
|               U0                                                                                          |    <0.001 |
|                 inst_blk_mem_gen                                                                          |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                     valid.cstr                                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                   |    <0.001 |
|             genblk1[1].u_buffermem                                                                        |    <0.001 |
|               U0                                                                                          |    <0.001 |
|                 inst_blk_mem_gen                                                                          |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                     valid.cstr                                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                   |    <0.001 |
|         udma_wrapper                                                                                      |     0.232 |
|           axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_15_0_5                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_15_12_17                                       |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_15_18_23                                       |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_15_24_29                                       |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_15_30_35                                       |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg_0_15_6_11                                        |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg_0_15_0_0                                       |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5                                          |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_6_7                                          |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg_0_15_0_2                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg_0_15_0_2                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_0_0                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_1_1                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_2_2                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_3_3                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_4_4                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_5_5                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_6_6                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_7_7                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff_reg_0_1_8_8                                         |    <0.001 |
|           axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg_0_15_0_0                                               |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_120_121                                      |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_18_23                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_24_29                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_54_59                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_60_65                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_66_71                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_72_77                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_78_83                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_84_89                                        |    <0.001 |
|           axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_90_95                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_0_5                                          |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_108_112                                      |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_12_17                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_18_23                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_36_41                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_42_47                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_48_53                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_54_59                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_60_65                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_66_71                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_6_11                                         |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_72_77                                        |    <0.001 |
|           axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_78_83                                        |    <0.001 |
|           dma_top                                                                                         |     0.230 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg_0_7_0_5   |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg_0_7_6_11  |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg_0_7_0_2       |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg_0_7_0_3        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_6_7       |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg_0_7_0_3        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg_0_7_0_0  |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg_0_7_0_5     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg_0_7_6_9     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_0_5      |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_12_15    |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_6_11     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg_0_7_0_2 |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg_0_7_0_5        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg_0_7_6_7        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg_0_7_0_2         |    <0.001 |
|             axi4mm_bridge_top_inst                                                                        |     0.009 |
|               axi4mm_axi_mm_master_top_inst                                                               |     0.009 |
|                 axi4mm_axi_mm_master_rd                                                                   |     0.002 |
|                   m_axi_araddrissueq_reg_0_1_0_5                                                          |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_12_17                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_30_35                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_6_11                                                         |    <0.001 |
|                   m_axi_ardwlenissueq_reg_0_1_0_5                                                         |    <0.001 |
|                   m_axi_ardwlenissueq_reg_0_1_6_9                                                         |    <0.001 |
|                   m_axi_bardecq_reg_r1_0_1_1_1                                                            |    <0.001 |
|                   m_axi_bardecq_reg_r2_0_1_1_1                                                            |    <0.001 |
|                   m_axi_funcq_reg_0_1_6_7                                                                 |    <0.001 |
|                 axi4mm_axi_mm_master_wr_inst                                                              |     0.002 |
|                   m_axi_awaddrq_reg_0_7_0_5                                                               |    <0.001 |
|                   m_axi_awaddrq_reg_0_7_12_17                                                             |    <0.001 |
|                   m_axi_awaddrq_reg_0_7_30_35                                                             |    <0.001 |
|                   m_axi_awaddrq_reg_0_7_6_11                                                              |    <0.001 |
|                   m_axi_awdwlenq_reg_0_7_0_5                                                              |    <0.001 |
|                   m_axi_awdwlenq_reg_0_7_6_9                                                              |    <0.001 |
|                   m_axi_awfirstdwbestq_reg_0_7_0_3                                                        |    <0.001 |
|                   m_axi_awlastdwbestq_reg_0_7_0_3                                                         |    <0.001 |
|                   m_axi_bardecq_reg_r1_0_7_1_1                                                            |    <0.001 |
|                   m_axi_bardecq_reg_r2_0_7_1_1                                                            |    <0.001 |
|                   m_axi_funcq_reg_0_7_6_7                                                                 |    <0.001 |
|                 axi4mm_axi_str_masterbr_rdtlp_inst                                                        |     0.004 |
|                 axi4mm_axi_str_masterbridge_wrrd_inst                                                     |     0.001 |
|               axi4mm_axi_mm_master_top_soft_dma_inst                                                      |    <0.001 |
|             base                                                                                          |     0.013 |
|               CFG_INST                                                                                    |     0.003 |
|               IRQ_INST                                                                                    |     0.007 |
|                 arbirq                                                                                    |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|                   genarb[2].inst                                                                          |    <0.001 |
|                   genarb[3].inst                                                                          |    <0.001 |
|                   genarb[4].inst                                                                          |    <0.001 |
|                 msix_req.pf0_msix_table                                                                   |     0.005 |
|               TAR_BRDG                                                                                    |     0.001 |
|               cq_axilt_slv                                                                                |     0.002 |
|                 DAT_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                 REQ_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_40                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|               usr_axilt_slv                                                                               |    <0.001 |
|                 DAT_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                 REQ_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_40                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|             dma_enable.aximm.dma_aximm                                                                    |     0.021 |
|               axi4mm_axi_mm_master_rd                                                                     |     0.003 |
|                 rdDataBuf_ff_reg_0_7_0_5                                                                  |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_102_107                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_108_113                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_114_119                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_120_125                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_126_131                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_12_17                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_138_143                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_18_23                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_24_29                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_30_35                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_36_41                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_42_47                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_48_53                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_54_59                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_60_65                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_66_71                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_6_11                                                                 |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_72_77                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_78_83                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_84_89                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_90_95                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_96_101                                                               |    <0.001 |
|                 rdreqIdq_ff_reg_0_1_0_0                                                                   |    <0.001 |
|                 rdreqIdq_ff_reg_0_1_1_1                                                                   |    <0.001 |
|                 rdreqIdq_ff_reg_0_1_2_2                                                                   |    <0.001 |
|                 rdreqIdq_ff_reg_0_1_3_3                                                                   |    <0.001 |
|               axi4mm_axi_mm_master_wr                                                                     |     0.016 |
|                 WPL_FIFO                                                                                  |    <0.001 |
|                   MemArray_reg_0_15_0_5                                                                   |    <0.001 |
|                   MemArray_reg_0_15_12_17                                                                 |    <0.001 |
|                   MemArray_reg_0_15_18_23                                                                 |    <0.001 |
|                   MemArray_reg_0_15_24_29                                                                 |    <0.001 |
|                   MemArray_reg_0_15_30_34                                                                 |    <0.001 |
|                   MemArray_reg_0_15_6_11                                                                  |    <0.001 |
|                 WTLP_DAT_FIFO                                                                             |     0.002 |
|                   MemArray_reg_0_7_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_7_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_7_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_7_120_125                                                                |    <0.001 |
|                   MemArray_reg_0_7_126_131                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_0_0                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_10_10                                                               |    <0.001 |
|                 brespLastq_ff_reg_0_1_11_11                                                               |    <0.001 |
|                 brespLastq_ff_reg_0_1_12_12                                                               |    <0.001 |
|                 brespLastq_ff_reg_0_1_13_13                                                               |    <0.001 |
|                 brespLastq_ff_reg_0_1_14_14                                                               |    <0.001 |
|                 brespLastq_ff_reg_0_1_15_15                                                               |    <0.001 |
|                 brespLastq_ff_reg_0_1_1_1                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_2_2                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_3_3                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_4_4                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_5_5                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_6_6                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_7_7                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_8_8                                                                 |    <0.001 |
|                 brespLastq_ff_reg_0_1_9_9                                                                 |    <0.001 |
|                 m_axi_ChnlIdq_reg_0_15_0_3                                                                |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_0_5                                                                |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_12_17                                                              |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_18_23                                                              |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_24_29                                                              |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_30_35                                                              |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_6_11                                                               |    <0.001 |
|                 m_axi_awlenq_reg_0_15_0_5                                                                 |    <0.001 |
|                 m_axi_awlenq_reg_0_15_6_7                                                                 |    <0.001 |
|                 m_axi_awprotq_reg_0_15_0_2                                                                |    <0.001 |
|                 m_axi_awsizeq_reg_0_15_0_2                                                                |    <0.001 |
|                 m_axi_waddrfirstq_reg_0_15_0_5                                                            |    <0.001 |
|                 m_axi_waddrlastq_reg_0_15_0_5                                                             |    <0.001 |
|                 m_axi_wlenq_reg_0_15_0_5                                                                  |    <0.001 |
|                 m_axi_wlenq_reg_0_15_6_7                                                                  |    <0.001 |
|                 wrrsp_ChnlIdq_reg_0_15_0_5                                                                |    <0.001 |
|                 wrrsp_ChnlIdq_reg_0_15_6_7                                                                |    <0.001 |
|               axidma_rrq_arb                                                                              |    <0.001 |
|                 Fifowhead.fifoInfo                                                                        |    <0.001 |
|                 arbchnls                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|               axidma_wrq_arb                                                                              |    <0.001 |
|                 Fifowhead.fifoInfo                                                                        |    <0.001 |
|                 arbchnls                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|             dma_enable.vul_dma                                                                            |     0.141 |
|               RD                                                                                          |     0.064 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                   |     0.028 |
|                   DSC_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_7_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_7_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_7_120_125                                                              |    <0.001 |
|                     MemArray_reg_0_7_126_131                                                              |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_7_132_137                                                              |    <0.001 |
|                     MemArray_reg_0_7_138_143                                                              |    <0.001 |
|                     MemArray_reg_0_7_144_149                                                              |    <0.001 |
|                     MemArray_reg_0_7_150_155                                                              |    <0.001 |
|                     MemArray_reg_0_7_156_158                                                              |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_7_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_7_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_7_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                               |    <0.001 |
|                   RRQ_FIFO                                                                                |     0.001 |
|                     MemArray_reg_0_3_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_3_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_3_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_3_120_120                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_3_96_101                                                               |    <0.001 |
|                   WRQ_FIFO                                                                                |     0.001 |
|                     MemArray_reg_0_3_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_3_108_111                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_0_0                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_1_1                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_2_2                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_3_3                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_4_4                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_5_5                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_6_6                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_7_7                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_8_8                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_9_9                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_31_0_3                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_31_0_5                                                             |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_31_6_9                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_31_0_5                                                                |    <0.001 |
|                   rrq_len_nn1_reg_0_31_12_12                                                              |    <0.001 |
|                   rrq_len_nn1_reg_0_31_6_11                                                               |    <0.001 |
|                   rrq_wfba_nn1_reg_0_31_0_3                                                               |    <0.001 |
|                 gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                   |     0.035 |
|                   DSC_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_7_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_7_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_7_120_125                                                              |    <0.001 |
|                     MemArray_reg_0_7_126_131                                                              |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_7_132_137                                                              |    <0.001 |
|                     MemArray_reg_0_7_138_143                                                              |    <0.001 |
|                     MemArray_reg_0_7_144_149                                                              |    <0.001 |
|                     MemArray_reg_0_7_150_155                                                              |    <0.001 |
|                     MemArray_reg_0_7_156_158                                                              |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_7_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_7_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_7_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                               |    <0.001 |
|                   RRQ_FIFO                                                                                |     0.003 |
|                     MemArray_reg_0_3_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_3_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_3_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_3_120_120                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_3_96_101                                                               |    <0.001 |
|                   WRQ_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_3_108_111                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_0_0                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_1_1                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_2_2                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_3_3                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_4_4                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_5_5                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_6_6                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_7_7                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_8_8                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_9_9                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_31_0_3                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_31_0_5                                                             |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_31_6_9                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_31_0_5                                                                |    <0.001 |
|                   rrq_len_nn1_reg_0_31_12_12                                                              |    <0.001 |
|                   rrq_len_nn1_reg_0_31_6_11                                                               |    <0.001 |
|                   rrq_wfba_nn1_reg_0_31_0_3                                                               |    <0.001 |
|               WR                                                                                          |     0.053 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                   |     0.023 |
|                   DSC_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_7_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_7_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_7_120_125                                                              |    <0.001 |
|                     MemArray_reg_0_7_126_131                                                              |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_7_132_137                                                              |    <0.001 |
|                     MemArray_reg_0_7_138_143                                                              |    <0.001 |
|                     MemArray_reg_0_7_144_149                                                              |    <0.001 |
|                     MemArray_reg_0_7_150_155                                                              |    <0.001 |
|                     MemArray_reg_0_7_156_158                                                              |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                               |    <0.001 |
|                   RRQ_FIFO                                                                                |    <0.001 |
|                     MemArray_reg_0_3_120_120                                                              |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                   WRQ_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_3_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_3_108_111                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_3_96_101                                                               |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_0_0                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_1_1                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_2_2                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_3_3                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_4_4                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_5_5                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_6_6                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_7_7                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_8_8                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_9_9                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_15_0_3                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_15_0_5                                                             |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_15_6_9                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_15_0_5                                                                |    <0.001 |
|                   rrq_len_nn1_reg_0_15_12_12                                                              |    <0.001 |
|                   rrq_len_nn1_reg_0_15_6_11                                                               |    <0.001 |
|                   rrq_wfba_nn1_reg_0_15_0_3                                                               |    <0.001 |
|                 gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                   |     0.028 |
|                   DSC_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_7_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_7_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_7_108_113                                                              |    <0.001 |
|                     MemArray_reg_0_7_114_119                                                              |    <0.001 |
|                     MemArray_reg_0_7_120_125                                                              |    <0.001 |
|                     MemArray_reg_0_7_126_131                                                              |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_7_132_137                                                              |    <0.001 |
|                     MemArray_reg_0_7_138_143                                                              |    <0.001 |
|                     MemArray_reg_0_7_144_149                                                              |    <0.001 |
|                     MemArray_reg_0_7_150_155                                                              |    <0.001 |
|                     MemArray_reg_0_7_156_158                                                              |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_7_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_7_96_101                                                               |    <0.001 |
|                   RRQ_FIFO                                                                                |     0.001 |
|                     MemArray_reg_0_3_120_120                                                              |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                   WRQ_FIFO                                                                                |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                  |    <0.001 |
|                     MemArray_reg_0_3_102_107                                                              |    <0.001 |
|                     MemArray_reg_0_3_108_111                                                              |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                |    <0.001 |
|                     MemArray_reg_0_3_54_59                                                                |    <0.001 |
|                     MemArray_reg_0_3_60_65                                                                |    <0.001 |
|                     MemArray_reg_0_3_66_71                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                 |    <0.001 |
|                     MemArray_reg_0_3_72_77                                                                |    <0.001 |
|                     MemArray_reg_0_3_78_83                                                                |    <0.001 |
|                     MemArray_reg_0_3_84_89                                                                |    <0.001 |
|                     MemArray_reg_0_3_90_95                                                                |    <0.001 |
|                     MemArray_reg_0_3_96_101                                                               |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_0_0                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_1_1                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_2_2                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_3_3                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_4_4                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_5_5                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_6_6                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_7_7                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_8_8                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_9_9                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_15_0_3                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_15_0_5                                                             |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_15_6_9                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_15_0_5                                                                |    <0.001 |
|                   rrq_len_nn1_reg_0_15_12_12                                                              |    <0.001 |
|                   rrq_len_nn1_reg_0_15_6_11                                                               |    <0.001 |
|                   rrq_wfba_nn1_reg_0_15_0_3                                                               |    <0.001 |
|               dsc_eng.DSC                                                                                 |     0.025 |
|                 RRQ_FIFO                                                                                  |     0.003 |
|                   MemArray_reg_0_3_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_3_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_3_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_3_120_120                                                                |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_3_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_3_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_3_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_3_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_3_96_101                                                                 |    <0.001 |
|             dma_enable.wb_eng.dma_pcie_wb_eng                                                             |     0.002 |
|               WB_CHNL_FIFO                                                                                |    <0.001 |
|                 MemArray_reg_0_3_0_0                                                                      |    <0.001 |
|                 MemArray_reg_0_3_1_1                                                                      |    <0.001 |
|               WB_DAT_FIFO                                                                                 |    <0.001 |
|                 MemArray_reg_0_3_0_5                                                                      |    <0.001 |
|                 MemArray_reg_0_3_12_17                                                                    |    <0.001 |
|                 MemArray_reg_0_3_18_23                                                                    |    <0.001 |
|                 MemArray_reg_0_3_24_29                                                                    |    <0.001 |
|                 MemArray_reg_0_3_30_35                                                                    |    <0.001 |
|                 MemArray_reg_0_3_6_11                                                                     |    <0.001 |
|               axidma_wb_arb                                                                               |    <0.001 |
|                 Fifowhead.fifoInfo                                                                        |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_33                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                 arbchnls                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|                   genarb[2].inst                                                                          |    <0.001 |
|                   genarb[3].inst                                                                          |    <0.001 |
|             dma_pcie_req                                                                                  |     0.042 |
|               TAG_FIFO_EVEN                                                                               |    <0.001 |
|                 MemArray_reg_0_31_0_4                                                                     |    <0.001 |
|               TAG_FIFO_ODD                                                                                |    <0.001 |
|                 MemArray_reg_0_31_0_4                                                                     |    <0.001 |
|               axidma_rrq_arb                                                                              |     0.002 |
|                 Fifowhead.fifoInfo                                                                        |     0.002 |
|                   MemArray_reg_0_3_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_3_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_3_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_3_120_122                                                                |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_3_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_3_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_3_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_3_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_3_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_3_96_101                                                                 |    <0.001 |
|                 arbchnls                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|                   genarb[2].inst                                                                          |    <0.001 |
|               axidma_wrq_arb                                                                              |     0.002 |
|                 Fifowhead.fifoInfo                                                                        |     0.002 |
|                   MemArray_reg_0_3_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_3_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_3_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_3_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_3_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_3_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_3_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_3_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_3_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_3_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_3_96_101                                                                 |    <0.001 |
|                 arbchnls                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                          |    <0.001 |
|                   genarb[1].inst                                                                          |    <0.001 |
|               dma_pcie_rc                                                                                 |     0.018 |
|                 tag_did_conti_val_reg_0_63_0_0                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_1_1                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_2_2                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_3_3                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_4_4                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_5_5                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_6_6                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_7_7                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_8_8                                                            |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_0_5                                                    |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_12_17                                                  |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_18_18                                                  |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_6_11                                                   |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_0_5                                                     |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_12_17                                                   |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_18_18                                                   |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_6_11                                                    |    <0.001 |
|                 u_dma_rc_mem_pfch                                                                         |     0.002 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_0_5                                             |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_102_107                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_108_113                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_114_119                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_120_125                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_126_131                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_12_17                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_132_137                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_138_143                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_18_23                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_204_207                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_24_29                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_30_35                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_36_41                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_42_47                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_48_53                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_54_59                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_60_65                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_66_71                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_6_11                                            |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_72_77                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_78_83                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_84_89                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_90_95                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_96_101                                          |    <0.001 |
|                 u_mem_rc                                                                                  |     0.004 |
|               dma_pcie_rq                                                                                 |     0.018 |
|                 RQ_FIFO                                                                                   |     0.005 |
|                 WTLP_DAT_FIFO                                                                             |     0.002 |
|                   MemArray_reg_0_7_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_107                                                                |    <0.001 |
|                   MemArray_reg_0_7_108_113                                                                |    <0.001 |
|                   MemArray_reg_0_7_114_119                                                                |    <0.001 |
|                   MemArray_reg_0_7_120_125                                                                |    <0.001 |
|                   MemArray_reg_0_7_126_131                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                 |    <0.001 |
|                 WTLP_HDR_FIFO                                                                             |    <0.001 |
|                   MemArray_reg_0_7_0_5                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_103                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                 |    <0.001 |
|                 wcp_chn_q_reg_0_15_0_0                                                                    |    <0.001 |
|                 wcp_chn_q_reg_0_15_1_1                                                                    |    <0.001 |
|                 wcp_eor_q_reg_0_15_0_0                                                                    |    <0.001 |
|                 wcp_rid_q_reg_0_15_0_5                                                                    |    <0.001 |
|             reset_cntrlr                                                                                  |    <0.001 |
+-----------------------------------------------------------------------------------------------------------+-----------+


