#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jun 24 10:52:22 2022
# Process ID: 29532
# Current directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1
# Command line: vivado -log xilinx_zc706_base_matmul_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_zc706_base_matmul_1_0.tcl
# Log file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/xilinx_zc706_base_matmul_1_0.vds
# Journal file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/vivado.jou
# Running On: mdu-virtual-machine, OS: Linux, CPU Frequency: 2000.000 MHz, CPU Physical cores: 8, Host memory: 33672 MB
#-----------------------------------------------------------
source xilinx_zc706_base_matmul_1_0.tcl -notrace
INFO: Dispatch client connection id - 36737
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2742.461 ; gain = 5.984 ; free physical = 14197 ; free virtual = 26763
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top xilinx_zc706_base_matmul_1_0 -part xc7z045ffg900-2 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29542
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.559 ; gain = 0.000 ; free physical = 12424 ; free virtual = 25034
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_matmul_1_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/synth/xilinx_zc706_base_matmul_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'matmul' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul.v:12]
INFO: [Synth 8-6157] synthesizing module 'matmul_A_V_RAM_AUTO_1R1W' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_A_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matmul_A_V_RAM_AUTO_1R1W' (1#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_A_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'matmul_B_V_RAM_1WNR_AUTO_1R1W' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_B_V_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matmul_B_V_RAM_1WNR_AUTO_1R1W' (2#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_B_V_RAM_1WNR_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'matmul_C_V_RAM_AUTO_1R1W' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_C_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matmul_C_V_RAM_AUTO_1R1W' (3#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_C_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'matmul_matmul_Pipeline_readA' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_readA.v:10]
INFO: [Synth 8-6157] synthesizing module 'matmul_flow_control_loop_pipe_sequential_init' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matmul_flow_control_loop_pipe_sequential_init' (4#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matmul_matmul_Pipeline_readA' (5#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_readA.v:10]
INFO: [Synth 8-6157] synthesizing module 'matmul_matmul_Pipeline_readB' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_readB.v:10]
INFO: [Synth 8-6155] done synthesizing module 'matmul_matmul_Pipeline_readB' (6#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_readB.v:10]
INFO: [Synth 8-6157] synthesizing module 'matmul_matmul_Pipeline_nopart1_nopart2' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_nopart1_nopart2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matmul_mac_muladd_16s_16s_16ns_16_4_1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0' (7#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_mac_muladd_16s_16s_16ns_16_4_1' (8#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'matmul_matmul_Pipeline_nopart1_nopart2' (9#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_nopart1_nopart2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matmul_matmul_Pipeline_writeC' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_writeC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'matmul_matmul_Pipeline_writeC' (10#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_matmul_Pipeline_writeC.v:10]
INFO: [Synth 8-6157] synthesizing module 'matmul_control_s_axi' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_control_s_axi.v:217]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_control_s_axi.v:274]
INFO: [Synth 8-6155] done synthesizing module 'matmul_control_s_axi' (11#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_write' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_fifo' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_fifo' (12#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_reg_slice' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_reg_slice' (13#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized0' (13#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_buffer' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_buffer' (14#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized1' (14#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized2' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized2' (14#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_write' (15#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_read' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_buffer__parameterized0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_buffer__parameterized0' (15#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_reg_slice__parameterized0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_reg_slice__parameterized0' (15#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_read' (16#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_throttle' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_reg_slice__parameterized1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_reg_slice__parameterized1' (16#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized3' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized3' (16#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized4' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_fifo__parameterized4' (16#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi_throttle' (17#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem0_m_axi' (18#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_write' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_fifo' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_fifo' (19#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_reg_slice' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_reg_slice' (20#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized0' (20#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_buffer' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_buffer' (21#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized1' (21#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized2' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized2' (21#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_write' (22#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_read' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_buffer__parameterized0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_buffer__parameterized0' (22#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_reg_slice__parameterized0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_reg_slice__parameterized0' (22#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_read' (23#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_throttle' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_reg_slice__parameterized1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_reg_slice__parameterized1' (23#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized3' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized3' (23#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized4' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_fifo__parameterized4' (23#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi_throttle' (24#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'matmul_gmem1_m_axi' (25#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matmul' (26#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_matmul_1_0' (27#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/synth/xilinx_zc706_base_matmul_1_0.v:59]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module matmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module matmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module matmul_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module matmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module matmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module matmul_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_AWREADY in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_ARREADY in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RVALID in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[31] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[30] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[29] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[28] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[27] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[26] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[25] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[24] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[23] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[22] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[21] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[20] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[19] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[18] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[17] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[16] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[15] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[14] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[13] in module matmul_matmul_Pipeline_writeC is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2742.559 ; gain = 0.000 ; free physical = 13329 ; free virtual = 25954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2742.559 ; gain = 0.000 ; free physical = 13341 ; free virtual = 25970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2742.559 ; gain = 0.000 ; free physical = 13341 ; free virtual = 25970
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2742.559 ; gain = 0.000 ; free physical = 13295 ; free virtual = 25926
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/constraints/matmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/constraints/matmul_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.211 ; gain = 0.000 ; free physical = 13099 ; free virtual = 25749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2883.023 ; gain = 22.812 ; free physical = 13094 ; free virtual = 25745
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 13286 ; free virtual = 25944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 13286 ; free virtual = 25943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 13286 ; free virtual = 25944
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "matmul_C_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 13259 ; free virtual = 25928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 16    
	   2 Input   20 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              512 Bit    Registers := 2     
	              496 Bit    Registers := 3     
	              145 Bit    Registers := 1     
	               64 Bit    Registers := 12    
	               40 Bit    Registers := 6     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 80    
	               30 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 74    
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 167   
+---RAMs : 
	              64K Bit	(4096 X 16 bit)          RAMs := 3     
	               9K Bit	(256 X 36 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 1     
	 146 Input  145 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 2     
	  33 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 22    
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 70    
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 6     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 13    
	   2 Input    8 Bit        Muxes := 23    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 16    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 10    
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 151   
	   3 Input    2 Bit        Muxes := 56    
	   4 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 189   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/1886/hdl/verilog/matmul_mac_muladd_16s_16s_16ns_16_4_1.v:30]
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U70/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U68/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U66/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U64/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U62/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U58/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U56/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U54/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U50/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U48/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U46/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U44/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U42/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U40/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U38/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U34/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U32/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U30/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U28/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U26/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U24/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U22/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U20/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U16/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U14/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U10/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U8/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U69/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U67/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U65/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U63/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U61/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U57/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U55/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U53/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U51/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U49/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U47/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U45/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U43/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U41/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U39/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U37/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U35/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U33/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U31/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U29/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U27/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U25/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U23/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U21/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U19/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U17/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U15/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U13/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U11/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register A_V_load_reg_5475_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U9/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U7/matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "inst/C_V_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-7257] Removed RAM (bus_write/buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module matmul_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module matmul_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_gmem1_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 13159 ; free virtual = 25890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst               | A_V_U/ram_reg                | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst               | B_V_U/ram0_reg               | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst               | C_V_U/ram_reg                | 4 K x 16(NO_CHANGE)    | W |   | 4 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst/gmem0_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem0_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem1_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_matmul_Pipeline_nopart1_nopart2        | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B2)')'  | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B'')')' | 16     | 16     | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0 | (C+(A2*B2)')'  | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 13006 ; free virtual = 25755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12978 ; free virtual = 25731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst               | A_V_U/ram_reg                | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst               | B_V_U/ram0_reg               | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst               | C_V_U/ram_reg                | 4 K x 16(NO_CHANGE)    | W |   | 4 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|inst/gmem0_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem0_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem1_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/A_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_V_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_V_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_V_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_V_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/C_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12962 ; free virtual = 25726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:05 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12952 ; free virtual = 25724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:05 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12952 ; free virtual = 25724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:07 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12951 ; free virtual = 25724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:07 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12951 ; free virtual = 25724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:07 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12950 ; free virtual = 25723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12949 ; free virtual = 25723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__1     | mem_reg[68] | 64     | 64         | 0      | 192     | 128    | 64     | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | mem_reg[15] | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__7     | mem_reg[68] | 64     | 64         | 0      | 192     | 128    | 64     | 0      | 
|dsrl__8     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__10    | mem_reg[15] | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   135|
|2     |DSP48E1  |    64|
|4     |LUT1     |   100|
|5     |LUT2     |   295|
|6     |LUT3     |   585|
|7     |LUT4     |  1407|
|8     |LUT5     |   417|
|9     |LUT6     |  1087|
|10    |MUXF7    |   111|
|11    |RAMB18E1 |     3|
|12    |RAMB36E1 |     6|
|15    |SRL16E   |    73|
|16    |SRLC32E  |   291|
|17    |FDRE     |  6329|
|18    |FDSE     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 2883.023 ; gain = 140.465 ; free physical = 12949 ; free virtual = 25723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 347 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:01:58 . Memory (MB): peak = 2883.023 ; gain = 0.000 ; free physical = 13021 ; free virtual = 25795
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 2883.031 ; gain = 140.465 ; free physical = 13021 ; free virtual = 25795
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2883.031 ; gain = 0.000 ; free physical = 13109 ; free virtual = 25884
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.031 ; gain = 0.000 ; free physical = 13042 ; free virtual = 25819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 85449338
INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 2883.031 ; gain = 140.570 ; free physical = 13271 ; free virtual = 26049
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/xilinx_zc706_base_matmul_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xilinx_zc706_base_matmul_1_0, cache-ID = a1788d0922f2a94e
INFO: [Coretcl 2-1174] Renamed 166 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/xilinx_zc706_base_matmul_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_zc706_base_matmul_1_0_utilization_synth.rpt -pb xilinx_zc706_base_matmul_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 10:55:06 2022...
