-- VHDL for IBM SMS ALD page 13.14.01.1
-- Title: OP CODE GROUPING-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/25/2020 11:23:24 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_14_01_1_OP_CODE_GROUPING_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_RESET_SUBT_OP_CODE:	 in STD_LOGIC;
		MS_RESET_ADD_OP_CODE:	 in STD_LOGIC;
		MS_SUBT_OP_CODE:	 in STD_LOGIC;
		MS_ADD_OP_CODE:	 in STD_LOGIC;
		MS_MPLY_OP_CODE:	 in STD_LOGIC;
		MS_DIV_OP_CODE:	 in STD_LOGIC;
		MS_RESET_TYPE_OP_CODES:	 out STD_LOGIC;
		PS_RESET_TYPE_OP_CODES:	 out STD_LOGIC;
		MS_ADD_OR_SUBT_OP_CODES:	 out STD_LOGIC;
		PS_ADD_OR_SUBT_OP_CODES:	 out STD_LOGIC;
		MS_MPLY_OR_DIV_OP_CODES:	 out STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES:	 out STD_LOGIC);
end ALD_13_14_01_1_OP_CODE_GROUPING_ACC;

architecture behavioral of ALD_13_14_01_1_OP_CODE_GROUPING_ACC is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_2E_R: STD_LOGIC;
	signal OUT_5F_H: STD_LOGIC;
	signal OUT_3F_A: STD_LOGIC;
	signal OUT_2G_H: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(MS_RESET_SUBT_OP_CODE AND MS_RESET_ADD_OP_CODE );
	OUT_3B_R <= NOT OUT_5B_NoPin;
	OUT_2C_F <= NOT OUT_3B_R;
	OUT_5D_NoPin <= NOT(MS_SUBT_OP_CODE AND MS_ADD_OP_CODE );
	OUT_3D_D <= NOT OUT_5D_NoPin;
	OUT_2E_R <= NOT OUT_3D_D;
	OUT_5F_H <= NOT(MS_MPLY_OP_CODE AND MS_DIV_OP_CODE );
	OUT_3F_A <= NOT OUT_5F_H;

	SMS_AEK_2G: entity SMS_AEK
	    port map (
		IN1 => OUT_3F_A,	-- Pin P
		OUT1 => OUT_2G_H,
		IN2 => OPEN );


	MS_RESET_TYPE_OP_CODES <= OUT_3B_R;
	PS_RESET_TYPE_OP_CODES <= OUT_2C_F;
	MS_ADD_OR_SUBT_OP_CODES <= OUT_3D_D;
	PS_ADD_OR_SUBT_OP_CODES <= OUT_2E_R;
	MS_MPLY_OR_DIV_OP_CODES <= OUT_3F_A;
	PS_MPLY_OR_DIV_OP_CODES <= OUT_2G_H;


end;
