set moduleName top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 5
set C_modelName {top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict col_sums { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_1 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_2 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_3 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_4 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_5 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_6 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_7 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_8 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_9 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_10 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_11 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_12 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_13 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_14 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_15 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_16 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_17 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_18 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_19 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_20 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_21 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_22 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_23 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_24 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_25 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_26 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_27 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_28 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_29 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_30 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict col_sums_31 { MEM_WIDTH 24 MEM_SIZE 6 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_1 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_2 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_3 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_4 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_5 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_6 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_7 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_8 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_9 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_10 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_11 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_12 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_13 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_14 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_15 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_16 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_17 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_18 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_19 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_20 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_21 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_22 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_23 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_24 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_25 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_26 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_27 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_28 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_29 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_30 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_31 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_32 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_33 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_34 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_35 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_36 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_37 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_38 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_39 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_40 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_41 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_42 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_43 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_44 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_45 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_46 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_47 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_48 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_49 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_50 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_51 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_52 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_53 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_54 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_55 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_56 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_57 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_58 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_59 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_60 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_61 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_62 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_internal_63 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ C int 32 regular {axi_master 1}  }
	{ col_sums int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_1 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_2 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_3 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_4 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_5 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_6 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_7 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_8 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_9 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_10 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_11 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_12 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_13 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_14 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_15 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_16 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_17 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_18 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_19 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_20 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_21 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_22 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_23 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_24 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_25 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_26 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_27 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_28 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_29 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_30 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ col_sums_31 int 24 regular {array 2 { 1 3 } 1 1 }  }
	{ sext_ln225 int 62 regular  }
	{ A_internal int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_1 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_2 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_3 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_4 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_5 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_6 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_7 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_8 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_9 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_10 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_11 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_12 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_13 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_14 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_15 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_16 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_17 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_18 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_19 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_20 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_21 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_22 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_23 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_24 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_25 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_26 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_27 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_28 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_29 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_30 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_31 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_32 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_33 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_34 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_35 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_36 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_37 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_38 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_39 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_40 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_41 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_42 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_43 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_44 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_45 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_46 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_47 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_48 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_49 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_50 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_51 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_52 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_53 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_54 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_55 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_56 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_57 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_58 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_59 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_60 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_61 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_62 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_internal_63 int 24 regular {array 256 { 1 3 } 1 1 }  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "C", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY", "bitSlice":[ {"cElement": [{"cName": "C_DRAM","offset": { "type": "dynamic","port_name": "C_DRAM","bundle": "control"},"direction": "WRITEONLY"}]}]} , 
 	{ "Name" : "col_sums", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_1", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_2", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_3", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_4", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_5", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_6", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_7", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_8", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_9", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_10", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_11", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_12", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_13", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_14", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_15", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_16", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_17", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_18", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_19", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_20", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_21", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_22", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_23", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_24", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_25", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_26", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_27", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_28", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_29", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_30", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "col_sums_31", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "sext_ln225", "interface" : "wire", "bitwidth" : 62, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_1", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_2", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_3", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_4", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_5", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_6", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_7", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_8", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_9", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_10", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_11", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_12", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_13", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_14", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_15", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_16", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_17", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_18", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_19", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_20", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_21", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_22", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_23", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_24", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_25", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_26", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_27", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_28", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_29", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_30", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_31", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_32", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_33", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_34", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_35", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_36", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_37", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_38", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_39", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_40", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_41", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_42", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_43", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_44", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_45", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_46", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_47", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_48", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_49", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_50", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_51", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_52", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_53", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_54", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_55", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_56", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_57", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_58", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_59", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_60", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_61", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_62", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_internal_63", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 341
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_C_0_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_C_0_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_C_0_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_C_0_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_C_0_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_C_0_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_C_0_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_C_0_RFIFONUM sc_in sc_lv 9 signal 0 } 
	{ m_axi_C_0_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_C_0_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_C_0_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_C_0_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_C_0_BUSER sc_in sc_lv 1 signal 0 } 
	{ col_sums_address0 sc_out sc_lv 1 signal 1 } 
	{ col_sums_ce0 sc_out sc_logic 1 signal 1 } 
	{ col_sums_q0 sc_in sc_lv 24 signal 1 } 
	{ col_sums_1_address0 sc_out sc_lv 1 signal 2 } 
	{ col_sums_1_ce0 sc_out sc_logic 1 signal 2 } 
	{ col_sums_1_q0 sc_in sc_lv 24 signal 2 } 
	{ col_sums_2_address0 sc_out sc_lv 1 signal 3 } 
	{ col_sums_2_ce0 sc_out sc_logic 1 signal 3 } 
	{ col_sums_2_q0 sc_in sc_lv 24 signal 3 } 
	{ col_sums_3_address0 sc_out sc_lv 1 signal 4 } 
	{ col_sums_3_ce0 sc_out sc_logic 1 signal 4 } 
	{ col_sums_3_q0 sc_in sc_lv 24 signal 4 } 
	{ col_sums_4_address0 sc_out sc_lv 1 signal 5 } 
	{ col_sums_4_ce0 sc_out sc_logic 1 signal 5 } 
	{ col_sums_4_q0 sc_in sc_lv 24 signal 5 } 
	{ col_sums_5_address0 sc_out sc_lv 1 signal 6 } 
	{ col_sums_5_ce0 sc_out sc_logic 1 signal 6 } 
	{ col_sums_5_q0 sc_in sc_lv 24 signal 6 } 
	{ col_sums_6_address0 sc_out sc_lv 1 signal 7 } 
	{ col_sums_6_ce0 sc_out sc_logic 1 signal 7 } 
	{ col_sums_6_q0 sc_in sc_lv 24 signal 7 } 
	{ col_sums_7_address0 sc_out sc_lv 1 signal 8 } 
	{ col_sums_7_ce0 sc_out sc_logic 1 signal 8 } 
	{ col_sums_7_q0 sc_in sc_lv 24 signal 8 } 
	{ col_sums_8_address0 sc_out sc_lv 1 signal 9 } 
	{ col_sums_8_ce0 sc_out sc_logic 1 signal 9 } 
	{ col_sums_8_q0 sc_in sc_lv 24 signal 9 } 
	{ col_sums_9_address0 sc_out sc_lv 1 signal 10 } 
	{ col_sums_9_ce0 sc_out sc_logic 1 signal 10 } 
	{ col_sums_9_q0 sc_in sc_lv 24 signal 10 } 
	{ col_sums_10_address0 sc_out sc_lv 1 signal 11 } 
	{ col_sums_10_ce0 sc_out sc_logic 1 signal 11 } 
	{ col_sums_10_q0 sc_in sc_lv 24 signal 11 } 
	{ col_sums_11_address0 sc_out sc_lv 1 signal 12 } 
	{ col_sums_11_ce0 sc_out sc_logic 1 signal 12 } 
	{ col_sums_11_q0 sc_in sc_lv 24 signal 12 } 
	{ col_sums_12_address0 sc_out sc_lv 1 signal 13 } 
	{ col_sums_12_ce0 sc_out sc_logic 1 signal 13 } 
	{ col_sums_12_q0 sc_in sc_lv 24 signal 13 } 
	{ col_sums_13_address0 sc_out sc_lv 1 signal 14 } 
	{ col_sums_13_ce0 sc_out sc_logic 1 signal 14 } 
	{ col_sums_13_q0 sc_in sc_lv 24 signal 14 } 
	{ col_sums_14_address0 sc_out sc_lv 1 signal 15 } 
	{ col_sums_14_ce0 sc_out sc_logic 1 signal 15 } 
	{ col_sums_14_q0 sc_in sc_lv 24 signal 15 } 
	{ col_sums_15_address0 sc_out sc_lv 1 signal 16 } 
	{ col_sums_15_ce0 sc_out sc_logic 1 signal 16 } 
	{ col_sums_15_q0 sc_in sc_lv 24 signal 16 } 
	{ col_sums_16_address0 sc_out sc_lv 1 signal 17 } 
	{ col_sums_16_ce0 sc_out sc_logic 1 signal 17 } 
	{ col_sums_16_q0 sc_in sc_lv 24 signal 17 } 
	{ col_sums_17_address0 sc_out sc_lv 1 signal 18 } 
	{ col_sums_17_ce0 sc_out sc_logic 1 signal 18 } 
	{ col_sums_17_q0 sc_in sc_lv 24 signal 18 } 
	{ col_sums_18_address0 sc_out sc_lv 1 signal 19 } 
	{ col_sums_18_ce0 sc_out sc_logic 1 signal 19 } 
	{ col_sums_18_q0 sc_in sc_lv 24 signal 19 } 
	{ col_sums_19_address0 sc_out sc_lv 1 signal 20 } 
	{ col_sums_19_ce0 sc_out sc_logic 1 signal 20 } 
	{ col_sums_19_q0 sc_in sc_lv 24 signal 20 } 
	{ col_sums_20_address0 sc_out sc_lv 1 signal 21 } 
	{ col_sums_20_ce0 sc_out sc_logic 1 signal 21 } 
	{ col_sums_20_q0 sc_in sc_lv 24 signal 21 } 
	{ col_sums_21_address0 sc_out sc_lv 1 signal 22 } 
	{ col_sums_21_ce0 sc_out sc_logic 1 signal 22 } 
	{ col_sums_21_q0 sc_in sc_lv 24 signal 22 } 
	{ col_sums_22_address0 sc_out sc_lv 1 signal 23 } 
	{ col_sums_22_ce0 sc_out sc_logic 1 signal 23 } 
	{ col_sums_22_q0 sc_in sc_lv 24 signal 23 } 
	{ col_sums_23_address0 sc_out sc_lv 1 signal 24 } 
	{ col_sums_23_ce0 sc_out sc_logic 1 signal 24 } 
	{ col_sums_23_q0 sc_in sc_lv 24 signal 24 } 
	{ col_sums_24_address0 sc_out sc_lv 1 signal 25 } 
	{ col_sums_24_ce0 sc_out sc_logic 1 signal 25 } 
	{ col_sums_24_q0 sc_in sc_lv 24 signal 25 } 
	{ col_sums_25_address0 sc_out sc_lv 1 signal 26 } 
	{ col_sums_25_ce0 sc_out sc_logic 1 signal 26 } 
	{ col_sums_25_q0 sc_in sc_lv 24 signal 26 } 
	{ col_sums_26_address0 sc_out sc_lv 1 signal 27 } 
	{ col_sums_26_ce0 sc_out sc_logic 1 signal 27 } 
	{ col_sums_26_q0 sc_in sc_lv 24 signal 27 } 
	{ col_sums_27_address0 sc_out sc_lv 1 signal 28 } 
	{ col_sums_27_ce0 sc_out sc_logic 1 signal 28 } 
	{ col_sums_27_q0 sc_in sc_lv 24 signal 28 } 
	{ col_sums_28_address0 sc_out sc_lv 1 signal 29 } 
	{ col_sums_28_ce0 sc_out sc_logic 1 signal 29 } 
	{ col_sums_28_q0 sc_in sc_lv 24 signal 29 } 
	{ col_sums_29_address0 sc_out sc_lv 1 signal 30 } 
	{ col_sums_29_ce0 sc_out sc_logic 1 signal 30 } 
	{ col_sums_29_q0 sc_in sc_lv 24 signal 30 } 
	{ col_sums_30_address0 sc_out sc_lv 1 signal 31 } 
	{ col_sums_30_ce0 sc_out sc_logic 1 signal 31 } 
	{ col_sums_30_q0 sc_in sc_lv 24 signal 31 } 
	{ col_sums_31_address0 sc_out sc_lv 1 signal 32 } 
	{ col_sums_31_ce0 sc_out sc_logic 1 signal 32 } 
	{ col_sums_31_q0 sc_in sc_lv 24 signal 32 } 
	{ sext_ln225 sc_in sc_lv 62 signal 33 } 
	{ A_internal_address0 sc_out sc_lv 8 signal 34 } 
	{ A_internal_ce0 sc_out sc_logic 1 signal 34 } 
	{ A_internal_q0 sc_in sc_lv 24 signal 34 } 
	{ A_internal_1_address0 sc_out sc_lv 8 signal 35 } 
	{ A_internal_1_ce0 sc_out sc_logic 1 signal 35 } 
	{ A_internal_1_q0 sc_in sc_lv 24 signal 35 } 
	{ A_internal_2_address0 sc_out sc_lv 8 signal 36 } 
	{ A_internal_2_ce0 sc_out sc_logic 1 signal 36 } 
	{ A_internal_2_q0 sc_in sc_lv 24 signal 36 } 
	{ A_internal_3_address0 sc_out sc_lv 8 signal 37 } 
	{ A_internal_3_ce0 sc_out sc_logic 1 signal 37 } 
	{ A_internal_3_q0 sc_in sc_lv 24 signal 37 } 
	{ A_internal_4_address0 sc_out sc_lv 8 signal 38 } 
	{ A_internal_4_ce0 sc_out sc_logic 1 signal 38 } 
	{ A_internal_4_q0 sc_in sc_lv 24 signal 38 } 
	{ A_internal_5_address0 sc_out sc_lv 8 signal 39 } 
	{ A_internal_5_ce0 sc_out sc_logic 1 signal 39 } 
	{ A_internal_5_q0 sc_in sc_lv 24 signal 39 } 
	{ A_internal_6_address0 sc_out sc_lv 8 signal 40 } 
	{ A_internal_6_ce0 sc_out sc_logic 1 signal 40 } 
	{ A_internal_6_q0 sc_in sc_lv 24 signal 40 } 
	{ A_internal_7_address0 sc_out sc_lv 8 signal 41 } 
	{ A_internal_7_ce0 sc_out sc_logic 1 signal 41 } 
	{ A_internal_7_q0 sc_in sc_lv 24 signal 41 } 
	{ A_internal_8_address0 sc_out sc_lv 8 signal 42 } 
	{ A_internal_8_ce0 sc_out sc_logic 1 signal 42 } 
	{ A_internal_8_q0 sc_in sc_lv 24 signal 42 } 
	{ A_internal_9_address0 sc_out sc_lv 8 signal 43 } 
	{ A_internal_9_ce0 sc_out sc_logic 1 signal 43 } 
	{ A_internal_9_q0 sc_in sc_lv 24 signal 43 } 
	{ A_internal_10_address0 sc_out sc_lv 8 signal 44 } 
	{ A_internal_10_ce0 sc_out sc_logic 1 signal 44 } 
	{ A_internal_10_q0 sc_in sc_lv 24 signal 44 } 
	{ A_internal_11_address0 sc_out sc_lv 8 signal 45 } 
	{ A_internal_11_ce0 sc_out sc_logic 1 signal 45 } 
	{ A_internal_11_q0 sc_in sc_lv 24 signal 45 } 
	{ A_internal_12_address0 sc_out sc_lv 8 signal 46 } 
	{ A_internal_12_ce0 sc_out sc_logic 1 signal 46 } 
	{ A_internal_12_q0 sc_in sc_lv 24 signal 46 } 
	{ A_internal_13_address0 sc_out sc_lv 8 signal 47 } 
	{ A_internal_13_ce0 sc_out sc_logic 1 signal 47 } 
	{ A_internal_13_q0 sc_in sc_lv 24 signal 47 } 
	{ A_internal_14_address0 sc_out sc_lv 8 signal 48 } 
	{ A_internal_14_ce0 sc_out sc_logic 1 signal 48 } 
	{ A_internal_14_q0 sc_in sc_lv 24 signal 48 } 
	{ A_internal_15_address0 sc_out sc_lv 8 signal 49 } 
	{ A_internal_15_ce0 sc_out sc_logic 1 signal 49 } 
	{ A_internal_15_q0 sc_in sc_lv 24 signal 49 } 
	{ A_internal_16_address0 sc_out sc_lv 8 signal 50 } 
	{ A_internal_16_ce0 sc_out sc_logic 1 signal 50 } 
	{ A_internal_16_q0 sc_in sc_lv 24 signal 50 } 
	{ A_internal_17_address0 sc_out sc_lv 8 signal 51 } 
	{ A_internal_17_ce0 sc_out sc_logic 1 signal 51 } 
	{ A_internal_17_q0 sc_in sc_lv 24 signal 51 } 
	{ A_internal_18_address0 sc_out sc_lv 8 signal 52 } 
	{ A_internal_18_ce0 sc_out sc_logic 1 signal 52 } 
	{ A_internal_18_q0 sc_in sc_lv 24 signal 52 } 
	{ A_internal_19_address0 sc_out sc_lv 8 signal 53 } 
	{ A_internal_19_ce0 sc_out sc_logic 1 signal 53 } 
	{ A_internal_19_q0 sc_in sc_lv 24 signal 53 } 
	{ A_internal_20_address0 sc_out sc_lv 8 signal 54 } 
	{ A_internal_20_ce0 sc_out sc_logic 1 signal 54 } 
	{ A_internal_20_q0 sc_in sc_lv 24 signal 54 } 
	{ A_internal_21_address0 sc_out sc_lv 8 signal 55 } 
	{ A_internal_21_ce0 sc_out sc_logic 1 signal 55 } 
	{ A_internal_21_q0 sc_in sc_lv 24 signal 55 } 
	{ A_internal_22_address0 sc_out sc_lv 8 signal 56 } 
	{ A_internal_22_ce0 sc_out sc_logic 1 signal 56 } 
	{ A_internal_22_q0 sc_in sc_lv 24 signal 56 } 
	{ A_internal_23_address0 sc_out sc_lv 8 signal 57 } 
	{ A_internal_23_ce0 sc_out sc_logic 1 signal 57 } 
	{ A_internal_23_q0 sc_in sc_lv 24 signal 57 } 
	{ A_internal_24_address0 sc_out sc_lv 8 signal 58 } 
	{ A_internal_24_ce0 sc_out sc_logic 1 signal 58 } 
	{ A_internal_24_q0 sc_in sc_lv 24 signal 58 } 
	{ A_internal_25_address0 sc_out sc_lv 8 signal 59 } 
	{ A_internal_25_ce0 sc_out sc_logic 1 signal 59 } 
	{ A_internal_25_q0 sc_in sc_lv 24 signal 59 } 
	{ A_internal_26_address0 sc_out sc_lv 8 signal 60 } 
	{ A_internal_26_ce0 sc_out sc_logic 1 signal 60 } 
	{ A_internal_26_q0 sc_in sc_lv 24 signal 60 } 
	{ A_internal_27_address0 sc_out sc_lv 8 signal 61 } 
	{ A_internal_27_ce0 sc_out sc_logic 1 signal 61 } 
	{ A_internal_27_q0 sc_in sc_lv 24 signal 61 } 
	{ A_internal_28_address0 sc_out sc_lv 8 signal 62 } 
	{ A_internal_28_ce0 sc_out sc_logic 1 signal 62 } 
	{ A_internal_28_q0 sc_in sc_lv 24 signal 62 } 
	{ A_internal_29_address0 sc_out sc_lv 8 signal 63 } 
	{ A_internal_29_ce0 sc_out sc_logic 1 signal 63 } 
	{ A_internal_29_q0 sc_in sc_lv 24 signal 63 } 
	{ A_internal_30_address0 sc_out sc_lv 8 signal 64 } 
	{ A_internal_30_ce0 sc_out sc_logic 1 signal 64 } 
	{ A_internal_30_q0 sc_in sc_lv 24 signal 64 } 
	{ A_internal_31_address0 sc_out sc_lv 8 signal 65 } 
	{ A_internal_31_ce0 sc_out sc_logic 1 signal 65 } 
	{ A_internal_31_q0 sc_in sc_lv 24 signal 65 } 
	{ A_internal_32_address0 sc_out sc_lv 8 signal 66 } 
	{ A_internal_32_ce0 sc_out sc_logic 1 signal 66 } 
	{ A_internal_32_q0 sc_in sc_lv 24 signal 66 } 
	{ A_internal_33_address0 sc_out sc_lv 8 signal 67 } 
	{ A_internal_33_ce0 sc_out sc_logic 1 signal 67 } 
	{ A_internal_33_q0 sc_in sc_lv 24 signal 67 } 
	{ A_internal_34_address0 sc_out sc_lv 8 signal 68 } 
	{ A_internal_34_ce0 sc_out sc_logic 1 signal 68 } 
	{ A_internal_34_q0 sc_in sc_lv 24 signal 68 } 
	{ A_internal_35_address0 sc_out sc_lv 8 signal 69 } 
	{ A_internal_35_ce0 sc_out sc_logic 1 signal 69 } 
	{ A_internal_35_q0 sc_in sc_lv 24 signal 69 } 
	{ A_internal_36_address0 sc_out sc_lv 8 signal 70 } 
	{ A_internal_36_ce0 sc_out sc_logic 1 signal 70 } 
	{ A_internal_36_q0 sc_in sc_lv 24 signal 70 } 
	{ A_internal_37_address0 sc_out sc_lv 8 signal 71 } 
	{ A_internal_37_ce0 sc_out sc_logic 1 signal 71 } 
	{ A_internal_37_q0 sc_in sc_lv 24 signal 71 } 
	{ A_internal_38_address0 sc_out sc_lv 8 signal 72 } 
	{ A_internal_38_ce0 sc_out sc_logic 1 signal 72 } 
	{ A_internal_38_q0 sc_in sc_lv 24 signal 72 } 
	{ A_internal_39_address0 sc_out sc_lv 8 signal 73 } 
	{ A_internal_39_ce0 sc_out sc_logic 1 signal 73 } 
	{ A_internal_39_q0 sc_in sc_lv 24 signal 73 } 
	{ A_internal_40_address0 sc_out sc_lv 8 signal 74 } 
	{ A_internal_40_ce0 sc_out sc_logic 1 signal 74 } 
	{ A_internal_40_q0 sc_in sc_lv 24 signal 74 } 
	{ A_internal_41_address0 sc_out sc_lv 8 signal 75 } 
	{ A_internal_41_ce0 sc_out sc_logic 1 signal 75 } 
	{ A_internal_41_q0 sc_in sc_lv 24 signal 75 } 
	{ A_internal_42_address0 sc_out sc_lv 8 signal 76 } 
	{ A_internal_42_ce0 sc_out sc_logic 1 signal 76 } 
	{ A_internal_42_q0 sc_in sc_lv 24 signal 76 } 
	{ A_internal_43_address0 sc_out sc_lv 8 signal 77 } 
	{ A_internal_43_ce0 sc_out sc_logic 1 signal 77 } 
	{ A_internal_43_q0 sc_in sc_lv 24 signal 77 } 
	{ A_internal_44_address0 sc_out sc_lv 8 signal 78 } 
	{ A_internal_44_ce0 sc_out sc_logic 1 signal 78 } 
	{ A_internal_44_q0 sc_in sc_lv 24 signal 78 } 
	{ A_internal_45_address0 sc_out sc_lv 8 signal 79 } 
	{ A_internal_45_ce0 sc_out sc_logic 1 signal 79 } 
	{ A_internal_45_q0 sc_in sc_lv 24 signal 79 } 
	{ A_internal_46_address0 sc_out sc_lv 8 signal 80 } 
	{ A_internal_46_ce0 sc_out sc_logic 1 signal 80 } 
	{ A_internal_46_q0 sc_in sc_lv 24 signal 80 } 
	{ A_internal_47_address0 sc_out sc_lv 8 signal 81 } 
	{ A_internal_47_ce0 sc_out sc_logic 1 signal 81 } 
	{ A_internal_47_q0 sc_in sc_lv 24 signal 81 } 
	{ A_internal_48_address0 sc_out sc_lv 8 signal 82 } 
	{ A_internal_48_ce0 sc_out sc_logic 1 signal 82 } 
	{ A_internal_48_q0 sc_in sc_lv 24 signal 82 } 
	{ A_internal_49_address0 sc_out sc_lv 8 signal 83 } 
	{ A_internal_49_ce0 sc_out sc_logic 1 signal 83 } 
	{ A_internal_49_q0 sc_in sc_lv 24 signal 83 } 
	{ A_internal_50_address0 sc_out sc_lv 8 signal 84 } 
	{ A_internal_50_ce0 sc_out sc_logic 1 signal 84 } 
	{ A_internal_50_q0 sc_in sc_lv 24 signal 84 } 
	{ A_internal_51_address0 sc_out sc_lv 8 signal 85 } 
	{ A_internal_51_ce0 sc_out sc_logic 1 signal 85 } 
	{ A_internal_51_q0 sc_in sc_lv 24 signal 85 } 
	{ A_internal_52_address0 sc_out sc_lv 8 signal 86 } 
	{ A_internal_52_ce0 sc_out sc_logic 1 signal 86 } 
	{ A_internal_52_q0 sc_in sc_lv 24 signal 86 } 
	{ A_internal_53_address0 sc_out sc_lv 8 signal 87 } 
	{ A_internal_53_ce0 sc_out sc_logic 1 signal 87 } 
	{ A_internal_53_q0 sc_in sc_lv 24 signal 87 } 
	{ A_internal_54_address0 sc_out sc_lv 8 signal 88 } 
	{ A_internal_54_ce0 sc_out sc_logic 1 signal 88 } 
	{ A_internal_54_q0 sc_in sc_lv 24 signal 88 } 
	{ A_internal_55_address0 sc_out sc_lv 8 signal 89 } 
	{ A_internal_55_ce0 sc_out sc_logic 1 signal 89 } 
	{ A_internal_55_q0 sc_in sc_lv 24 signal 89 } 
	{ A_internal_56_address0 sc_out sc_lv 8 signal 90 } 
	{ A_internal_56_ce0 sc_out sc_logic 1 signal 90 } 
	{ A_internal_56_q0 sc_in sc_lv 24 signal 90 } 
	{ A_internal_57_address0 sc_out sc_lv 8 signal 91 } 
	{ A_internal_57_ce0 sc_out sc_logic 1 signal 91 } 
	{ A_internal_57_q0 sc_in sc_lv 24 signal 91 } 
	{ A_internal_58_address0 sc_out sc_lv 8 signal 92 } 
	{ A_internal_58_ce0 sc_out sc_logic 1 signal 92 } 
	{ A_internal_58_q0 sc_in sc_lv 24 signal 92 } 
	{ A_internal_59_address0 sc_out sc_lv 8 signal 93 } 
	{ A_internal_59_ce0 sc_out sc_logic 1 signal 93 } 
	{ A_internal_59_q0 sc_in sc_lv 24 signal 93 } 
	{ A_internal_60_address0 sc_out sc_lv 8 signal 94 } 
	{ A_internal_60_ce0 sc_out sc_logic 1 signal 94 } 
	{ A_internal_60_q0 sc_in sc_lv 24 signal 94 } 
	{ A_internal_61_address0 sc_out sc_lv 8 signal 95 } 
	{ A_internal_61_ce0 sc_out sc_logic 1 signal 95 } 
	{ A_internal_61_q0 sc_in sc_lv 24 signal 95 } 
	{ A_internal_62_address0 sc_out sc_lv 8 signal 96 } 
	{ A_internal_62_ce0 sc_out sc_logic 1 signal 96 } 
	{ A_internal_62_q0 sc_in sc_lv 24 signal 96 } 
	{ A_internal_63_address0 sc_out sc_lv 8 signal 97 } 
	{ A_internal_63_ce0 sc_out sc_logic 1 signal 97 } 
	{ A_internal_63_q0 sc_in sc_lv 24 signal 97 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_C_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_C_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_C_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "C", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_C_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWID" }} , 
 	{ "name": "m_axi_C_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_C_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_C_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_C_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_C_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_C_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_C_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_C_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_C_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_C_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_C_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_C_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_C_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_C_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_C_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WID" }} , 
 	{ "name": "m_axi_C_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_C_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_C_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_C_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "C", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_C_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARID" }} , 
 	{ "name": "m_axi_C_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_C_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_C_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_C_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_C_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_C_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_C_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_C_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_C_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_C_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_C_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_C_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_C_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_C_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RID" }} , 
 	{ "name": "m_axi_C_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_C_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_C_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_C_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_C_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_C_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_C_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BID" }} , 
 	{ "name": "m_axi_C_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BUSER" }} , 
 	{ "name": "col_sums_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums", "role": "address0" }} , 
 	{ "name": "col_sums_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums", "role": "ce0" }} , 
 	{ "name": "col_sums_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums", "role": "q0" }} , 
 	{ "name": "col_sums_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_1", "role": "address0" }} , 
 	{ "name": "col_sums_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_1", "role": "ce0" }} , 
 	{ "name": "col_sums_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_1", "role": "q0" }} , 
 	{ "name": "col_sums_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_2", "role": "address0" }} , 
 	{ "name": "col_sums_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_2", "role": "ce0" }} , 
 	{ "name": "col_sums_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_2", "role": "q0" }} , 
 	{ "name": "col_sums_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_3", "role": "address0" }} , 
 	{ "name": "col_sums_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_3", "role": "ce0" }} , 
 	{ "name": "col_sums_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_3", "role": "q0" }} , 
 	{ "name": "col_sums_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_4", "role": "address0" }} , 
 	{ "name": "col_sums_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_4", "role": "ce0" }} , 
 	{ "name": "col_sums_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_4", "role": "q0" }} , 
 	{ "name": "col_sums_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_5", "role": "address0" }} , 
 	{ "name": "col_sums_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_5", "role": "ce0" }} , 
 	{ "name": "col_sums_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_5", "role": "q0" }} , 
 	{ "name": "col_sums_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_6", "role": "address0" }} , 
 	{ "name": "col_sums_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_6", "role": "ce0" }} , 
 	{ "name": "col_sums_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_6", "role": "q0" }} , 
 	{ "name": "col_sums_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_7", "role": "address0" }} , 
 	{ "name": "col_sums_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_7", "role": "ce0" }} , 
 	{ "name": "col_sums_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_7", "role": "q0" }} , 
 	{ "name": "col_sums_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_8", "role": "address0" }} , 
 	{ "name": "col_sums_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_8", "role": "ce0" }} , 
 	{ "name": "col_sums_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_8", "role": "q0" }} , 
 	{ "name": "col_sums_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_9", "role": "address0" }} , 
 	{ "name": "col_sums_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_9", "role": "ce0" }} , 
 	{ "name": "col_sums_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_9", "role": "q0" }} , 
 	{ "name": "col_sums_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_10", "role": "address0" }} , 
 	{ "name": "col_sums_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_10", "role": "ce0" }} , 
 	{ "name": "col_sums_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_10", "role": "q0" }} , 
 	{ "name": "col_sums_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_11", "role": "address0" }} , 
 	{ "name": "col_sums_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_11", "role": "ce0" }} , 
 	{ "name": "col_sums_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_11", "role": "q0" }} , 
 	{ "name": "col_sums_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_12", "role": "address0" }} , 
 	{ "name": "col_sums_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_12", "role": "ce0" }} , 
 	{ "name": "col_sums_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_12", "role": "q0" }} , 
 	{ "name": "col_sums_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_13", "role": "address0" }} , 
 	{ "name": "col_sums_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_13", "role": "ce0" }} , 
 	{ "name": "col_sums_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_13", "role": "q0" }} , 
 	{ "name": "col_sums_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_14", "role": "address0" }} , 
 	{ "name": "col_sums_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_14", "role": "ce0" }} , 
 	{ "name": "col_sums_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_14", "role": "q0" }} , 
 	{ "name": "col_sums_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_15", "role": "address0" }} , 
 	{ "name": "col_sums_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_15", "role": "ce0" }} , 
 	{ "name": "col_sums_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_15", "role": "q0" }} , 
 	{ "name": "col_sums_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_16", "role": "address0" }} , 
 	{ "name": "col_sums_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_16", "role": "ce0" }} , 
 	{ "name": "col_sums_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_16", "role": "q0" }} , 
 	{ "name": "col_sums_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_17", "role": "address0" }} , 
 	{ "name": "col_sums_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_17", "role": "ce0" }} , 
 	{ "name": "col_sums_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_17", "role": "q0" }} , 
 	{ "name": "col_sums_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_18", "role": "address0" }} , 
 	{ "name": "col_sums_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_18", "role": "ce0" }} , 
 	{ "name": "col_sums_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_18", "role": "q0" }} , 
 	{ "name": "col_sums_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_19", "role": "address0" }} , 
 	{ "name": "col_sums_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_19", "role": "ce0" }} , 
 	{ "name": "col_sums_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_19", "role": "q0" }} , 
 	{ "name": "col_sums_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_20", "role": "address0" }} , 
 	{ "name": "col_sums_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_20", "role": "ce0" }} , 
 	{ "name": "col_sums_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_20", "role": "q0" }} , 
 	{ "name": "col_sums_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_21", "role": "address0" }} , 
 	{ "name": "col_sums_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_21", "role": "ce0" }} , 
 	{ "name": "col_sums_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_21", "role": "q0" }} , 
 	{ "name": "col_sums_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_22", "role": "address0" }} , 
 	{ "name": "col_sums_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_22", "role": "ce0" }} , 
 	{ "name": "col_sums_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_22", "role": "q0" }} , 
 	{ "name": "col_sums_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_23", "role": "address0" }} , 
 	{ "name": "col_sums_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_23", "role": "ce0" }} , 
 	{ "name": "col_sums_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_23", "role": "q0" }} , 
 	{ "name": "col_sums_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_24", "role": "address0" }} , 
 	{ "name": "col_sums_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_24", "role": "ce0" }} , 
 	{ "name": "col_sums_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_24", "role": "q0" }} , 
 	{ "name": "col_sums_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_25", "role": "address0" }} , 
 	{ "name": "col_sums_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_25", "role": "ce0" }} , 
 	{ "name": "col_sums_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_25", "role": "q0" }} , 
 	{ "name": "col_sums_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_26", "role": "address0" }} , 
 	{ "name": "col_sums_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_26", "role": "ce0" }} , 
 	{ "name": "col_sums_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_26", "role": "q0" }} , 
 	{ "name": "col_sums_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_27", "role": "address0" }} , 
 	{ "name": "col_sums_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_27", "role": "ce0" }} , 
 	{ "name": "col_sums_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_27", "role": "q0" }} , 
 	{ "name": "col_sums_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_28", "role": "address0" }} , 
 	{ "name": "col_sums_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_28", "role": "ce0" }} , 
 	{ "name": "col_sums_28_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_28", "role": "q0" }} , 
 	{ "name": "col_sums_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_29", "role": "address0" }} , 
 	{ "name": "col_sums_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_29", "role": "ce0" }} , 
 	{ "name": "col_sums_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_29", "role": "q0" }} , 
 	{ "name": "col_sums_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_30", "role": "address0" }} , 
 	{ "name": "col_sums_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_30", "role": "ce0" }} , 
 	{ "name": "col_sums_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_30", "role": "q0" }} , 
 	{ "name": "col_sums_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_31", "role": "address0" }} , 
 	{ "name": "col_sums_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "col_sums_31", "role": "ce0" }} , 
 	{ "name": "col_sums_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "col_sums_31", "role": "q0" }} , 
 	{ "name": "sext_ln225", "direction": "in", "datatype": "sc_lv", "bitwidth":62, "type": "signal", "bundle":{"name": "sext_ln225", "role": "default" }} , 
 	{ "name": "A_internal_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal", "role": "address0" }} , 
 	{ "name": "A_internal_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal", "role": "ce0" }} , 
 	{ "name": "A_internal_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal", "role": "q0" }} , 
 	{ "name": "A_internal_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_1", "role": "address0" }} , 
 	{ "name": "A_internal_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_1", "role": "ce0" }} , 
 	{ "name": "A_internal_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_1", "role": "q0" }} , 
 	{ "name": "A_internal_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_2", "role": "address0" }} , 
 	{ "name": "A_internal_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_2", "role": "ce0" }} , 
 	{ "name": "A_internal_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_2", "role": "q0" }} , 
 	{ "name": "A_internal_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_3", "role": "address0" }} , 
 	{ "name": "A_internal_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_3", "role": "ce0" }} , 
 	{ "name": "A_internal_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_3", "role": "q0" }} , 
 	{ "name": "A_internal_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_4", "role": "address0" }} , 
 	{ "name": "A_internal_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_4", "role": "ce0" }} , 
 	{ "name": "A_internal_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_4", "role": "q0" }} , 
 	{ "name": "A_internal_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_5", "role": "address0" }} , 
 	{ "name": "A_internal_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_5", "role": "ce0" }} , 
 	{ "name": "A_internal_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_5", "role": "q0" }} , 
 	{ "name": "A_internal_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_6", "role": "address0" }} , 
 	{ "name": "A_internal_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_6", "role": "ce0" }} , 
 	{ "name": "A_internal_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_6", "role": "q0" }} , 
 	{ "name": "A_internal_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_7", "role": "address0" }} , 
 	{ "name": "A_internal_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_7", "role": "ce0" }} , 
 	{ "name": "A_internal_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_7", "role": "q0" }} , 
 	{ "name": "A_internal_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_8", "role": "address0" }} , 
 	{ "name": "A_internal_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_8", "role": "ce0" }} , 
 	{ "name": "A_internal_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_8", "role": "q0" }} , 
 	{ "name": "A_internal_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_9", "role": "address0" }} , 
 	{ "name": "A_internal_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_9", "role": "ce0" }} , 
 	{ "name": "A_internal_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_9", "role": "q0" }} , 
 	{ "name": "A_internal_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_10", "role": "address0" }} , 
 	{ "name": "A_internal_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_10", "role": "ce0" }} , 
 	{ "name": "A_internal_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_10", "role": "q0" }} , 
 	{ "name": "A_internal_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_11", "role": "address0" }} , 
 	{ "name": "A_internal_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_11", "role": "ce0" }} , 
 	{ "name": "A_internal_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_11", "role": "q0" }} , 
 	{ "name": "A_internal_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_12", "role": "address0" }} , 
 	{ "name": "A_internal_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_12", "role": "ce0" }} , 
 	{ "name": "A_internal_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_12", "role": "q0" }} , 
 	{ "name": "A_internal_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_13", "role": "address0" }} , 
 	{ "name": "A_internal_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_13", "role": "ce0" }} , 
 	{ "name": "A_internal_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_13", "role": "q0" }} , 
 	{ "name": "A_internal_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_14", "role": "address0" }} , 
 	{ "name": "A_internal_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_14", "role": "ce0" }} , 
 	{ "name": "A_internal_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_14", "role": "q0" }} , 
 	{ "name": "A_internal_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_15", "role": "address0" }} , 
 	{ "name": "A_internal_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_15", "role": "ce0" }} , 
 	{ "name": "A_internal_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_15", "role": "q0" }} , 
 	{ "name": "A_internal_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_16", "role": "address0" }} , 
 	{ "name": "A_internal_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_16", "role": "ce0" }} , 
 	{ "name": "A_internal_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_16", "role": "q0" }} , 
 	{ "name": "A_internal_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_17", "role": "address0" }} , 
 	{ "name": "A_internal_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_17", "role": "ce0" }} , 
 	{ "name": "A_internal_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_17", "role": "q0" }} , 
 	{ "name": "A_internal_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_18", "role": "address0" }} , 
 	{ "name": "A_internal_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_18", "role": "ce0" }} , 
 	{ "name": "A_internal_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_18", "role": "q0" }} , 
 	{ "name": "A_internal_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_19", "role": "address0" }} , 
 	{ "name": "A_internal_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_19", "role": "ce0" }} , 
 	{ "name": "A_internal_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_19", "role": "q0" }} , 
 	{ "name": "A_internal_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_20", "role": "address0" }} , 
 	{ "name": "A_internal_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_20", "role": "ce0" }} , 
 	{ "name": "A_internal_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_20", "role": "q0" }} , 
 	{ "name": "A_internal_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_21", "role": "address0" }} , 
 	{ "name": "A_internal_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_21", "role": "ce0" }} , 
 	{ "name": "A_internal_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_21", "role": "q0" }} , 
 	{ "name": "A_internal_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_22", "role": "address0" }} , 
 	{ "name": "A_internal_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_22", "role": "ce0" }} , 
 	{ "name": "A_internal_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_22", "role": "q0" }} , 
 	{ "name": "A_internal_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_23", "role": "address0" }} , 
 	{ "name": "A_internal_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_23", "role": "ce0" }} , 
 	{ "name": "A_internal_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_23", "role": "q0" }} , 
 	{ "name": "A_internal_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_24", "role": "address0" }} , 
 	{ "name": "A_internal_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_24", "role": "ce0" }} , 
 	{ "name": "A_internal_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_24", "role": "q0" }} , 
 	{ "name": "A_internal_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_25", "role": "address0" }} , 
 	{ "name": "A_internal_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_25", "role": "ce0" }} , 
 	{ "name": "A_internal_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_25", "role": "q0" }} , 
 	{ "name": "A_internal_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_26", "role": "address0" }} , 
 	{ "name": "A_internal_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_26", "role": "ce0" }} , 
 	{ "name": "A_internal_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_26", "role": "q0" }} , 
 	{ "name": "A_internal_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_27", "role": "address0" }} , 
 	{ "name": "A_internal_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_27", "role": "ce0" }} , 
 	{ "name": "A_internal_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_27", "role": "q0" }} , 
 	{ "name": "A_internal_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_28", "role": "address0" }} , 
 	{ "name": "A_internal_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_28", "role": "ce0" }} , 
 	{ "name": "A_internal_28_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_28", "role": "q0" }} , 
 	{ "name": "A_internal_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_29", "role": "address0" }} , 
 	{ "name": "A_internal_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_29", "role": "ce0" }} , 
 	{ "name": "A_internal_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_29", "role": "q0" }} , 
 	{ "name": "A_internal_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_30", "role": "address0" }} , 
 	{ "name": "A_internal_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_30", "role": "ce0" }} , 
 	{ "name": "A_internal_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_30", "role": "q0" }} , 
 	{ "name": "A_internal_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_31", "role": "address0" }} , 
 	{ "name": "A_internal_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_31", "role": "ce0" }} , 
 	{ "name": "A_internal_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_31", "role": "q0" }} , 
 	{ "name": "A_internal_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_32", "role": "address0" }} , 
 	{ "name": "A_internal_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_32", "role": "ce0" }} , 
 	{ "name": "A_internal_32_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_32", "role": "q0" }} , 
 	{ "name": "A_internal_33_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_33", "role": "address0" }} , 
 	{ "name": "A_internal_33_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_33", "role": "ce0" }} , 
 	{ "name": "A_internal_33_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_33", "role": "q0" }} , 
 	{ "name": "A_internal_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_34", "role": "address0" }} , 
 	{ "name": "A_internal_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_34", "role": "ce0" }} , 
 	{ "name": "A_internal_34_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_34", "role": "q0" }} , 
 	{ "name": "A_internal_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_35", "role": "address0" }} , 
 	{ "name": "A_internal_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_35", "role": "ce0" }} , 
 	{ "name": "A_internal_35_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_35", "role": "q0" }} , 
 	{ "name": "A_internal_36_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_36", "role": "address0" }} , 
 	{ "name": "A_internal_36_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_36", "role": "ce0" }} , 
 	{ "name": "A_internal_36_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_36", "role": "q0" }} , 
 	{ "name": "A_internal_37_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_37", "role": "address0" }} , 
 	{ "name": "A_internal_37_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_37", "role": "ce0" }} , 
 	{ "name": "A_internal_37_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_37", "role": "q0" }} , 
 	{ "name": "A_internal_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_38", "role": "address0" }} , 
 	{ "name": "A_internal_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_38", "role": "ce0" }} , 
 	{ "name": "A_internal_38_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_38", "role": "q0" }} , 
 	{ "name": "A_internal_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_39", "role": "address0" }} , 
 	{ "name": "A_internal_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_39", "role": "ce0" }} , 
 	{ "name": "A_internal_39_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_39", "role": "q0" }} , 
 	{ "name": "A_internal_40_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_40", "role": "address0" }} , 
 	{ "name": "A_internal_40_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_40", "role": "ce0" }} , 
 	{ "name": "A_internal_40_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_40", "role": "q0" }} , 
 	{ "name": "A_internal_41_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_41", "role": "address0" }} , 
 	{ "name": "A_internal_41_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_41", "role": "ce0" }} , 
 	{ "name": "A_internal_41_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_41", "role": "q0" }} , 
 	{ "name": "A_internal_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_42", "role": "address0" }} , 
 	{ "name": "A_internal_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_42", "role": "ce0" }} , 
 	{ "name": "A_internal_42_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_42", "role": "q0" }} , 
 	{ "name": "A_internal_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_43", "role": "address0" }} , 
 	{ "name": "A_internal_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_43", "role": "ce0" }} , 
 	{ "name": "A_internal_43_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_43", "role": "q0" }} , 
 	{ "name": "A_internal_44_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_44", "role": "address0" }} , 
 	{ "name": "A_internal_44_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_44", "role": "ce0" }} , 
 	{ "name": "A_internal_44_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_44", "role": "q0" }} , 
 	{ "name": "A_internal_45_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_45", "role": "address0" }} , 
 	{ "name": "A_internal_45_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_45", "role": "ce0" }} , 
 	{ "name": "A_internal_45_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_45", "role": "q0" }} , 
 	{ "name": "A_internal_46_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_46", "role": "address0" }} , 
 	{ "name": "A_internal_46_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_46", "role": "ce0" }} , 
 	{ "name": "A_internal_46_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_46", "role": "q0" }} , 
 	{ "name": "A_internal_47_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_47", "role": "address0" }} , 
 	{ "name": "A_internal_47_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_47", "role": "ce0" }} , 
 	{ "name": "A_internal_47_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_47", "role": "q0" }} , 
 	{ "name": "A_internal_48_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_48", "role": "address0" }} , 
 	{ "name": "A_internal_48_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_48", "role": "ce0" }} , 
 	{ "name": "A_internal_48_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_48", "role": "q0" }} , 
 	{ "name": "A_internal_49_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_49", "role": "address0" }} , 
 	{ "name": "A_internal_49_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_49", "role": "ce0" }} , 
 	{ "name": "A_internal_49_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_49", "role": "q0" }} , 
 	{ "name": "A_internal_50_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_50", "role": "address0" }} , 
 	{ "name": "A_internal_50_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_50", "role": "ce0" }} , 
 	{ "name": "A_internal_50_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_50", "role": "q0" }} , 
 	{ "name": "A_internal_51_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_51", "role": "address0" }} , 
 	{ "name": "A_internal_51_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_51", "role": "ce0" }} , 
 	{ "name": "A_internal_51_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_51", "role": "q0" }} , 
 	{ "name": "A_internal_52_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_52", "role": "address0" }} , 
 	{ "name": "A_internal_52_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_52", "role": "ce0" }} , 
 	{ "name": "A_internal_52_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_52", "role": "q0" }} , 
 	{ "name": "A_internal_53_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_53", "role": "address0" }} , 
 	{ "name": "A_internal_53_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_53", "role": "ce0" }} , 
 	{ "name": "A_internal_53_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_53", "role": "q0" }} , 
 	{ "name": "A_internal_54_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_54", "role": "address0" }} , 
 	{ "name": "A_internal_54_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_54", "role": "ce0" }} , 
 	{ "name": "A_internal_54_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_54", "role": "q0" }} , 
 	{ "name": "A_internal_55_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_55", "role": "address0" }} , 
 	{ "name": "A_internal_55_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_55", "role": "ce0" }} , 
 	{ "name": "A_internal_55_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_55", "role": "q0" }} , 
 	{ "name": "A_internal_56_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_56", "role": "address0" }} , 
 	{ "name": "A_internal_56_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_56", "role": "ce0" }} , 
 	{ "name": "A_internal_56_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_56", "role": "q0" }} , 
 	{ "name": "A_internal_57_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_57", "role": "address0" }} , 
 	{ "name": "A_internal_57_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_57", "role": "ce0" }} , 
 	{ "name": "A_internal_57_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_57", "role": "q0" }} , 
 	{ "name": "A_internal_58_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_58", "role": "address0" }} , 
 	{ "name": "A_internal_58_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_58", "role": "ce0" }} , 
 	{ "name": "A_internal_58_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_58", "role": "q0" }} , 
 	{ "name": "A_internal_59_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_59", "role": "address0" }} , 
 	{ "name": "A_internal_59_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_59", "role": "ce0" }} , 
 	{ "name": "A_internal_59_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_59", "role": "q0" }} , 
 	{ "name": "A_internal_60_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_60", "role": "address0" }} , 
 	{ "name": "A_internal_60_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_60", "role": "ce0" }} , 
 	{ "name": "A_internal_60_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_60", "role": "q0" }} , 
 	{ "name": "A_internal_61_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_61", "role": "address0" }} , 
 	{ "name": "A_internal_61_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_61", "role": "ce0" }} , 
 	{ "name": "A_internal_61_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_61", "role": "q0" }} , 
 	{ "name": "A_internal_62_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_62", "role": "address0" }} , 
 	{ "name": "A_internal_62_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_62", "role": "ce0" }} , 
 	{ "name": "A_internal_62_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_62", "role": "q0" }} , 
 	{ "name": "A_internal_63_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_internal_63", "role": "address0" }} , 
 	{ "name": "A_internal_63_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_internal_63", "role": "ce0" }} , 
 	{ "name": "A_internal_63_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_internal_63", "role": "q0" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6 {
		C {Type O LastRead -1 FirstWrite 3}
		col_sums {Type I LastRead 0 FirstWrite -1}
		col_sums_1 {Type I LastRead 0 FirstWrite -1}
		col_sums_2 {Type I LastRead 0 FirstWrite -1}
		col_sums_3 {Type I LastRead 0 FirstWrite -1}
		col_sums_4 {Type I LastRead 0 FirstWrite -1}
		col_sums_5 {Type I LastRead 0 FirstWrite -1}
		col_sums_6 {Type I LastRead 0 FirstWrite -1}
		col_sums_7 {Type I LastRead 0 FirstWrite -1}
		col_sums_8 {Type I LastRead 0 FirstWrite -1}
		col_sums_9 {Type I LastRead 0 FirstWrite -1}
		col_sums_10 {Type I LastRead 0 FirstWrite -1}
		col_sums_11 {Type I LastRead 0 FirstWrite -1}
		col_sums_12 {Type I LastRead 0 FirstWrite -1}
		col_sums_13 {Type I LastRead 0 FirstWrite -1}
		col_sums_14 {Type I LastRead 0 FirstWrite -1}
		col_sums_15 {Type I LastRead 0 FirstWrite -1}
		col_sums_16 {Type I LastRead 0 FirstWrite -1}
		col_sums_17 {Type I LastRead 0 FirstWrite -1}
		col_sums_18 {Type I LastRead 0 FirstWrite -1}
		col_sums_19 {Type I LastRead 0 FirstWrite -1}
		col_sums_20 {Type I LastRead 0 FirstWrite -1}
		col_sums_21 {Type I LastRead 0 FirstWrite -1}
		col_sums_22 {Type I LastRead 0 FirstWrite -1}
		col_sums_23 {Type I LastRead 0 FirstWrite -1}
		col_sums_24 {Type I LastRead 0 FirstWrite -1}
		col_sums_25 {Type I LastRead 0 FirstWrite -1}
		col_sums_26 {Type I LastRead 0 FirstWrite -1}
		col_sums_27 {Type I LastRead 0 FirstWrite -1}
		col_sums_28 {Type I LastRead 0 FirstWrite -1}
		col_sums_29 {Type I LastRead 0 FirstWrite -1}
		col_sums_30 {Type I LastRead 0 FirstWrite -1}
		col_sums_31 {Type I LastRead 0 FirstWrite -1}
		sext_ln225 {Type I LastRead 0 FirstWrite -1}
		A_internal {Type I LastRead 0 FirstWrite -1}
		A_internal_1 {Type I LastRead 0 FirstWrite -1}
		A_internal_2 {Type I LastRead 0 FirstWrite -1}
		A_internal_3 {Type I LastRead 0 FirstWrite -1}
		A_internal_4 {Type I LastRead 0 FirstWrite -1}
		A_internal_5 {Type I LastRead 0 FirstWrite -1}
		A_internal_6 {Type I LastRead 0 FirstWrite -1}
		A_internal_7 {Type I LastRead 0 FirstWrite -1}
		A_internal_8 {Type I LastRead 0 FirstWrite -1}
		A_internal_9 {Type I LastRead 0 FirstWrite -1}
		A_internal_10 {Type I LastRead 0 FirstWrite -1}
		A_internal_11 {Type I LastRead 0 FirstWrite -1}
		A_internal_12 {Type I LastRead 0 FirstWrite -1}
		A_internal_13 {Type I LastRead 0 FirstWrite -1}
		A_internal_14 {Type I LastRead 0 FirstWrite -1}
		A_internal_15 {Type I LastRead 0 FirstWrite -1}
		A_internal_16 {Type I LastRead 0 FirstWrite -1}
		A_internal_17 {Type I LastRead 0 FirstWrite -1}
		A_internal_18 {Type I LastRead 0 FirstWrite -1}
		A_internal_19 {Type I LastRead 0 FirstWrite -1}
		A_internal_20 {Type I LastRead 0 FirstWrite -1}
		A_internal_21 {Type I LastRead 0 FirstWrite -1}
		A_internal_22 {Type I LastRead 0 FirstWrite -1}
		A_internal_23 {Type I LastRead 0 FirstWrite -1}
		A_internal_24 {Type I LastRead 0 FirstWrite -1}
		A_internal_25 {Type I LastRead 0 FirstWrite -1}
		A_internal_26 {Type I LastRead 0 FirstWrite -1}
		A_internal_27 {Type I LastRead 0 FirstWrite -1}
		A_internal_28 {Type I LastRead 0 FirstWrite -1}
		A_internal_29 {Type I LastRead 0 FirstWrite -1}
		A_internal_30 {Type I LastRead 0 FirstWrite -1}
		A_internal_31 {Type I LastRead 0 FirstWrite -1}
		A_internal_32 {Type I LastRead 0 FirstWrite -1}
		A_internal_33 {Type I LastRead 0 FirstWrite -1}
		A_internal_34 {Type I LastRead 0 FirstWrite -1}
		A_internal_35 {Type I LastRead 0 FirstWrite -1}
		A_internal_36 {Type I LastRead 0 FirstWrite -1}
		A_internal_37 {Type I LastRead 0 FirstWrite -1}
		A_internal_38 {Type I LastRead 0 FirstWrite -1}
		A_internal_39 {Type I LastRead 0 FirstWrite -1}
		A_internal_40 {Type I LastRead 0 FirstWrite -1}
		A_internal_41 {Type I LastRead 0 FirstWrite -1}
		A_internal_42 {Type I LastRead 0 FirstWrite -1}
		A_internal_43 {Type I LastRead 0 FirstWrite -1}
		A_internal_44 {Type I LastRead 0 FirstWrite -1}
		A_internal_45 {Type I LastRead 0 FirstWrite -1}
		A_internal_46 {Type I LastRead 0 FirstWrite -1}
		A_internal_47 {Type I LastRead 0 FirstWrite -1}
		A_internal_48 {Type I LastRead 0 FirstWrite -1}
		A_internal_49 {Type I LastRead 0 FirstWrite -1}
		A_internal_50 {Type I LastRead 0 FirstWrite -1}
		A_internal_51 {Type I LastRead 0 FirstWrite -1}
		A_internal_52 {Type I LastRead 0 FirstWrite -1}
		A_internal_53 {Type I LastRead 0 FirstWrite -1}
		A_internal_54 {Type I LastRead 0 FirstWrite -1}
		A_internal_55 {Type I LastRead 0 FirstWrite -1}
		A_internal_56 {Type I LastRead 0 FirstWrite -1}
		A_internal_57 {Type I LastRead 0 FirstWrite -1}
		A_internal_58 {Type I LastRead 0 FirstWrite -1}
		A_internal_59 {Type I LastRead 0 FirstWrite -1}
		A_internal_60 {Type I LastRead 0 FirstWrite -1}
		A_internal_61 {Type I LastRead 0 FirstWrite -1}
		A_internal_62 {Type I LastRead 0 FirstWrite -1}
		A_internal_63 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16388", "Max" : "16388"}
	, {"Name" : "Interval", "Min" : "16388", "Max" : "16388"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	 { m_axi {  { m_axi_C_0_AWVALID VALID 1 1 }  { m_axi_C_0_AWREADY READY 0 1 }  { m_axi_C_0_AWADDR ADDR 1 64 }  { m_axi_C_0_AWID ID 1 1 }  { m_axi_C_0_AWLEN SIZE 1 32 }  { m_axi_C_0_AWSIZE BURST 1 3 }  { m_axi_C_0_AWBURST LOCK 1 2 }  { m_axi_C_0_AWLOCK CACHE 1 2 }  { m_axi_C_0_AWCACHE PROT 1 4 }  { m_axi_C_0_AWPROT QOS 1 3 }  { m_axi_C_0_AWQOS REGION 1 4 }  { m_axi_C_0_AWREGION USER 1 4 }  { m_axi_C_0_AWUSER DATA 1 1 }  { m_axi_C_0_WVALID VALID 1 1 }  { m_axi_C_0_WREADY READY 0 1 }  { m_axi_C_0_WDATA FIFONUM 1 32 }  { m_axi_C_0_WSTRB STRB 1 4 }  { m_axi_C_0_WLAST LAST 1 1 }  { m_axi_C_0_WID ID 1 1 }  { m_axi_C_0_WUSER DATA 1 1 }  { m_axi_C_0_ARVALID VALID 1 1 }  { m_axi_C_0_ARREADY READY 0 1 }  { m_axi_C_0_ARADDR ADDR 1 64 }  { m_axi_C_0_ARID ID 1 1 }  { m_axi_C_0_ARLEN SIZE 1 32 }  { m_axi_C_0_ARSIZE BURST 1 3 }  { m_axi_C_0_ARBURST LOCK 1 2 }  { m_axi_C_0_ARLOCK CACHE 1 2 }  { m_axi_C_0_ARCACHE PROT 1 4 }  { m_axi_C_0_ARPROT QOS 1 3 }  { m_axi_C_0_ARQOS REGION 1 4 }  { m_axi_C_0_ARREGION USER 1 4 }  { m_axi_C_0_ARUSER DATA 1 1 }  { m_axi_C_0_RVALID VALID 0 1 }  { m_axi_C_0_RREADY READY 1 1 }  { m_axi_C_0_RDATA FIFONUM 0 32 }  { m_axi_C_0_RLAST LAST 0 1 }  { m_axi_C_0_RID ID 0 1 }  { m_axi_C_0_RFIFONUM LEN 0 9 }  { m_axi_C_0_RUSER DATA 0 1 }  { m_axi_C_0_RRESP RESP 0 2 }  { m_axi_C_0_BVALID VALID 0 1 }  { m_axi_C_0_BREADY READY 1 1 }  { m_axi_C_0_BRESP RESP 0 2 }  { m_axi_C_0_BID ID 0 1 }  { m_axi_C_0_BUSER DATA 0 1 } } }
	col_sums { ap_memory {  { col_sums_address0 mem_address 1 1 }  { col_sums_ce0 mem_ce 1 1 }  { col_sums_q0 mem_dout 0 24 } } }
	col_sums_1 { ap_memory {  { col_sums_1_address0 mem_address 1 1 }  { col_sums_1_ce0 mem_ce 1 1 }  { col_sums_1_q0 mem_dout 0 24 } } }
	col_sums_2 { ap_memory {  { col_sums_2_address0 mem_address 1 1 }  { col_sums_2_ce0 mem_ce 1 1 }  { col_sums_2_q0 mem_dout 0 24 } } }
	col_sums_3 { ap_memory {  { col_sums_3_address0 mem_address 1 1 }  { col_sums_3_ce0 mem_ce 1 1 }  { col_sums_3_q0 mem_dout 0 24 } } }
	col_sums_4 { ap_memory {  { col_sums_4_address0 mem_address 1 1 }  { col_sums_4_ce0 mem_ce 1 1 }  { col_sums_4_q0 mem_dout 0 24 } } }
	col_sums_5 { ap_memory {  { col_sums_5_address0 mem_address 1 1 }  { col_sums_5_ce0 mem_ce 1 1 }  { col_sums_5_q0 mem_dout 0 24 } } }
	col_sums_6 { ap_memory {  { col_sums_6_address0 mem_address 1 1 }  { col_sums_6_ce0 mem_ce 1 1 }  { col_sums_6_q0 mem_dout 0 24 } } }
	col_sums_7 { ap_memory {  { col_sums_7_address0 mem_address 1 1 }  { col_sums_7_ce0 mem_ce 1 1 }  { col_sums_7_q0 mem_dout 0 24 } } }
	col_sums_8 { ap_memory {  { col_sums_8_address0 mem_address 1 1 }  { col_sums_8_ce0 mem_ce 1 1 }  { col_sums_8_q0 mem_dout 0 24 } } }
	col_sums_9 { ap_memory {  { col_sums_9_address0 mem_address 1 1 }  { col_sums_9_ce0 mem_ce 1 1 }  { col_sums_9_q0 mem_dout 0 24 } } }
	col_sums_10 { ap_memory {  { col_sums_10_address0 mem_address 1 1 }  { col_sums_10_ce0 mem_ce 1 1 }  { col_sums_10_q0 mem_dout 0 24 } } }
	col_sums_11 { ap_memory {  { col_sums_11_address0 mem_address 1 1 }  { col_sums_11_ce0 mem_ce 1 1 }  { col_sums_11_q0 mem_dout 0 24 } } }
	col_sums_12 { ap_memory {  { col_sums_12_address0 mem_address 1 1 }  { col_sums_12_ce0 mem_ce 1 1 }  { col_sums_12_q0 mem_dout 0 24 } } }
	col_sums_13 { ap_memory {  { col_sums_13_address0 mem_address 1 1 }  { col_sums_13_ce0 mem_ce 1 1 }  { col_sums_13_q0 mem_dout 0 24 } } }
	col_sums_14 { ap_memory {  { col_sums_14_address0 mem_address 1 1 }  { col_sums_14_ce0 mem_ce 1 1 }  { col_sums_14_q0 mem_dout 0 24 } } }
	col_sums_15 { ap_memory {  { col_sums_15_address0 mem_address 1 1 }  { col_sums_15_ce0 mem_ce 1 1 }  { col_sums_15_q0 mem_dout 0 24 } } }
	col_sums_16 { ap_memory {  { col_sums_16_address0 mem_address 1 1 }  { col_sums_16_ce0 mem_ce 1 1 }  { col_sums_16_q0 mem_dout 0 24 } } }
	col_sums_17 { ap_memory {  { col_sums_17_address0 mem_address 1 1 }  { col_sums_17_ce0 mem_ce 1 1 }  { col_sums_17_q0 mem_dout 0 24 } } }
	col_sums_18 { ap_memory {  { col_sums_18_address0 mem_address 1 1 }  { col_sums_18_ce0 mem_ce 1 1 }  { col_sums_18_q0 mem_dout 0 24 } } }
	col_sums_19 { ap_memory {  { col_sums_19_address0 mem_address 1 1 }  { col_sums_19_ce0 mem_ce 1 1 }  { col_sums_19_q0 mem_dout 0 24 } } }
	col_sums_20 { ap_memory {  { col_sums_20_address0 mem_address 1 1 }  { col_sums_20_ce0 mem_ce 1 1 }  { col_sums_20_q0 mem_dout 0 24 } } }
	col_sums_21 { ap_memory {  { col_sums_21_address0 mem_address 1 1 }  { col_sums_21_ce0 mem_ce 1 1 }  { col_sums_21_q0 mem_dout 0 24 } } }
	col_sums_22 { ap_memory {  { col_sums_22_address0 mem_address 1 1 }  { col_sums_22_ce0 mem_ce 1 1 }  { col_sums_22_q0 mem_dout 0 24 } } }
	col_sums_23 { ap_memory {  { col_sums_23_address0 mem_address 1 1 }  { col_sums_23_ce0 mem_ce 1 1 }  { col_sums_23_q0 mem_dout 0 24 } } }
	col_sums_24 { ap_memory {  { col_sums_24_address0 mem_address 1 1 }  { col_sums_24_ce0 mem_ce 1 1 }  { col_sums_24_q0 mem_dout 0 24 } } }
	col_sums_25 { ap_memory {  { col_sums_25_address0 mem_address 1 1 }  { col_sums_25_ce0 mem_ce 1 1 }  { col_sums_25_q0 mem_dout 0 24 } } }
	col_sums_26 { ap_memory {  { col_sums_26_address0 mem_address 1 1 }  { col_sums_26_ce0 mem_ce 1 1 }  { col_sums_26_q0 mem_dout 0 24 } } }
	col_sums_27 { ap_memory {  { col_sums_27_address0 mem_address 1 1 }  { col_sums_27_ce0 mem_ce 1 1 }  { col_sums_27_q0 mem_dout 0 24 } } }
	col_sums_28 { ap_memory {  { col_sums_28_address0 mem_address 1 1 }  { col_sums_28_ce0 mem_ce 1 1 }  { col_sums_28_q0 mem_dout 0 24 } } }
	col_sums_29 { ap_memory {  { col_sums_29_address0 mem_address 1 1 }  { col_sums_29_ce0 mem_ce 1 1 }  { col_sums_29_q0 mem_dout 0 24 } } }
	col_sums_30 { ap_memory {  { col_sums_30_address0 mem_address 1 1 }  { col_sums_30_ce0 mem_ce 1 1 }  { col_sums_30_q0 mem_dout 0 24 } } }
	col_sums_31 { ap_memory {  { col_sums_31_address0 mem_address 1 1 }  { col_sums_31_ce0 mem_ce 1 1 }  { col_sums_31_q0 mem_dout 0 24 } } }
	sext_ln225 { ap_none {  { sext_ln225 in_data 0 62 } } }
	A_internal { ap_memory {  { A_internal_address0 mem_address 1 8 }  { A_internal_ce0 mem_ce 1 1 }  { A_internal_q0 mem_dout 0 24 } } }
	A_internal_1 { ap_memory {  { A_internal_1_address0 mem_address 1 8 }  { A_internal_1_ce0 mem_ce 1 1 }  { A_internal_1_q0 mem_dout 0 24 } } }
	A_internal_2 { ap_memory {  { A_internal_2_address0 mem_address 1 8 }  { A_internal_2_ce0 mem_ce 1 1 }  { A_internal_2_q0 mem_dout 0 24 } } }
	A_internal_3 { ap_memory {  { A_internal_3_address0 mem_address 1 8 }  { A_internal_3_ce0 mem_ce 1 1 }  { A_internal_3_q0 mem_dout 0 24 } } }
	A_internal_4 { ap_memory {  { A_internal_4_address0 mem_address 1 8 }  { A_internal_4_ce0 mem_ce 1 1 }  { A_internal_4_q0 mem_dout 0 24 } } }
	A_internal_5 { ap_memory {  { A_internal_5_address0 mem_address 1 8 }  { A_internal_5_ce0 mem_ce 1 1 }  { A_internal_5_q0 mem_dout 0 24 } } }
	A_internal_6 { ap_memory {  { A_internal_6_address0 mem_address 1 8 }  { A_internal_6_ce0 mem_ce 1 1 }  { A_internal_6_q0 mem_dout 0 24 } } }
	A_internal_7 { ap_memory {  { A_internal_7_address0 mem_address 1 8 }  { A_internal_7_ce0 mem_ce 1 1 }  { A_internal_7_q0 mem_dout 0 24 } } }
	A_internal_8 { ap_memory {  { A_internal_8_address0 mem_address 1 8 }  { A_internal_8_ce0 mem_ce 1 1 }  { A_internal_8_q0 mem_dout 0 24 } } }
	A_internal_9 { ap_memory {  { A_internal_9_address0 mem_address 1 8 }  { A_internal_9_ce0 mem_ce 1 1 }  { A_internal_9_q0 mem_dout 0 24 } } }
	A_internal_10 { ap_memory {  { A_internal_10_address0 mem_address 1 8 }  { A_internal_10_ce0 mem_ce 1 1 }  { A_internal_10_q0 mem_dout 0 24 } } }
	A_internal_11 { ap_memory {  { A_internal_11_address0 mem_address 1 8 }  { A_internal_11_ce0 mem_ce 1 1 }  { A_internal_11_q0 mem_dout 0 24 } } }
	A_internal_12 { ap_memory {  { A_internal_12_address0 mem_address 1 8 }  { A_internal_12_ce0 mem_ce 1 1 }  { A_internal_12_q0 mem_dout 0 24 } } }
	A_internal_13 { ap_memory {  { A_internal_13_address0 mem_address 1 8 }  { A_internal_13_ce0 mem_ce 1 1 }  { A_internal_13_q0 mem_dout 0 24 } } }
	A_internal_14 { ap_memory {  { A_internal_14_address0 mem_address 1 8 }  { A_internal_14_ce0 mem_ce 1 1 }  { A_internal_14_q0 mem_dout 0 24 } } }
	A_internal_15 { ap_memory {  { A_internal_15_address0 mem_address 1 8 }  { A_internal_15_ce0 mem_ce 1 1 }  { A_internal_15_q0 mem_dout 0 24 } } }
	A_internal_16 { ap_memory {  { A_internal_16_address0 mem_address 1 8 }  { A_internal_16_ce0 mem_ce 1 1 }  { A_internal_16_q0 mem_dout 0 24 } } }
	A_internal_17 { ap_memory {  { A_internal_17_address0 mem_address 1 8 }  { A_internal_17_ce0 mem_ce 1 1 }  { A_internal_17_q0 mem_dout 0 24 } } }
	A_internal_18 { ap_memory {  { A_internal_18_address0 mem_address 1 8 }  { A_internal_18_ce0 mem_ce 1 1 }  { A_internal_18_q0 mem_dout 0 24 } } }
	A_internal_19 { ap_memory {  { A_internal_19_address0 mem_address 1 8 }  { A_internal_19_ce0 mem_ce 1 1 }  { A_internal_19_q0 mem_dout 0 24 } } }
	A_internal_20 { ap_memory {  { A_internal_20_address0 mem_address 1 8 }  { A_internal_20_ce0 mem_ce 1 1 }  { A_internal_20_q0 mem_dout 0 24 } } }
	A_internal_21 { ap_memory {  { A_internal_21_address0 mem_address 1 8 }  { A_internal_21_ce0 mem_ce 1 1 }  { A_internal_21_q0 mem_dout 0 24 } } }
	A_internal_22 { ap_memory {  { A_internal_22_address0 mem_address 1 8 }  { A_internal_22_ce0 mem_ce 1 1 }  { A_internal_22_q0 mem_dout 0 24 } } }
	A_internal_23 { ap_memory {  { A_internal_23_address0 mem_address 1 8 }  { A_internal_23_ce0 mem_ce 1 1 }  { A_internal_23_q0 mem_dout 0 24 } } }
	A_internal_24 { ap_memory {  { A_internal_24_address0 mem_address 1 8 }  { A_internal_24_ce0 mem_ce 1 1 }  { A_internal_24_q0 mem_dout 0 24 } } }
	A_internal_25 { ap_memory {  { A_internal_25_address0 mem_address 1 8 }  { A_internal_25_ce0 mem_ce 1 1 }  { A_internal_25_q0 mem_dout 0 24 } } }
	A_internal_26 { ap_memory {  { A_internal_26_address0 mem_address 1 8 }  { A_internal_26_ce0 mem_ce 1 1 }  { A_internal_26_q0 mem_dout 0 24 } } }
	A_internal_27 { ap_memory {  { A_internal_27_address0 mem_address 1 8 }  { A_internal_27_ce0 mem_ce 1 1 }  { A_internal_27_q0 mem_dout 0 24 } } }
	A_internal_28 { ap_memory {  { A_internal_28_address0 mem_address 1 8 }  { A_internal_28_ce0 mem_ce 1 1 }  { A_internal_28_q0 mem_dout 0 24 } } }
	A_internal_29 { ap_memory {  { A_internal_29_address0 mem_address 1 8 }  { A_internal_29_ce0 mem_ce 1 1 }  { A_internal_29_q0 mem_dout 0 24 } } }
	A_internal_30 { ap_memory {  { A_internal_30_address0 mem_address 1 8 }  { A_internal_30_ce0 mem_ce 1 1 }  { A_internal_30_q0 mem_dout 0 24 } } }
	A_internal_31 { ap_memory {  { A_internal_31_address0 mem_address 1 8 }  { A_internal_31_ce0 mem_ce 1 1 }  { A_internal_31_q0 mem_dout 0 24 } } }
	A_internal_32 { ap_memory {  { A_internal_32_address0 mem_address 1 8 }  { A_internal_32_ce0 mem_ce 1 1 }  { A_internal_32_q0 mem_dout 0 24 } } }
	A_internal_33 { ap_memory {  { A_internal_33_address0 mem_address 1 8 }  { A_internal_33_ce0 mem_ce 1 1 }  { A_internal_33_q0 mem_dout 0 24 } } }
	A_internal_34 { ap_memory {  { A_internal_34_address0 mem_address 1 8 }  { A_internal_34_ce0 mem_ce 1 1 }  { A_internal_34_q0 mem_dout 0 24 } } }
	A_internal_35 { ap_memory {  { A_internal_35_address0 mem_address 1 8 }  { A_internal_35_ce0 mem_ce 1 1 }  { A_internal_35_q0 mem_dout 0 24 } } }
	A_internal_36 { ap_memory {  { A_internal_36_address0 mem_address 1 8 }  { A_internal_36_ce0 mem_ce 1 1 }  { A_internal_36_q0 mem_dout 0 24 } } }
	A_internal_37 { ap_memory {  { A_internal_37_address0 mem_address 1 8 }  { A_internal_37_ce0 mem_ce 1 1 }  { A_internal_37_q0 mem_dout 0 24 } } }
	A_internal_38 { ap_memory {  { A_internal_38_address0 mem_address 1 8 }  { A_internal_38_ce0 mem_ce 1 1 }  { A_internal_38_q0 mem_dout 0 24 } } }
	A_internal_39 { ap_memory {  { A_internal_39_address0 mem_address 1 8 }  { A_internal_39_ce0 mem_ce 1 1 }  { A_internal_39_q0 mem_dout 0 24 } } }
	A_internal_40 { ap_memory {  { A_internal_40_address0 mem_address 1 8 }  { A_internal_40_ce0 mem_ce 1 1 }  { A_internal_40_q0 mem_dout 0 24 } } }
	A_internal_41 { ap_memory {  { A_internal_41_address0 mem_address 1 8 }  { A_internal_41_ce0 mem_ce 1 1 }  { A_internal_41_q0 mem_dout 0 24 } } }
	A_internal_42 { ap_memory {  { A_internal_42_address0 mem_address 1 8 }  { A_internal_42_ce0 mem_ce 1 1 }  { A_internal_42_q0 mem_dout 0 24 } } }
	A_internal_43 { ap_memory {  { A_internal_43_address0 mem_address 1 8 }  { A_internal_43_ce0 mem_ce 1 1 }  { A_internal_43_q0 mem_dout 0 24 } } }
	A_internal_44 { ap_memory {  { A_internal_44_address0 mem_address 1 8 }  { A_internal_44_ce0 mem_ce 1 1 }  { A_internal_44_q0 mem_dout 0 24 } } }
	A_internal_45 { ap_memory {  { A_internal_45_address0 mem_address 1 8 }  { A_internal_45_ce0 mem_ce 1 1 }  { A_internal_45_q0 mem_dout 0 24 } } }
	A_internal_46 { ap_memory {  { A_internal_46_address0 mem_address 1 8 }  { A_internal_46_ce0 mem_ce 1 1 }  { A_internal_46_q0 mem_dout 0 24 } } }
	A_internal_47 { ap_memory {  { A_internal_47_address0 mem_address 1 8 }  { A_internal_47_ce0 mem_ce 1 1 }  { A_internal_47_q0 mem_dout 0 24 } } }
	A_internal_48 { ap_memory {  { A_internal_48_address0 mem_address 1 8 }  { A_internal_48_ce0 mem_ce 1 1 }  { A_internal_48_q0 mem_dout 0 24 } } }
	A_internal_49 { ap_memory {  { A_internal_49_address0 mem_address 1 8 }  { A_internal_49_ce0 mem_ce 1 1 }  { A_internal_49_q0 mem_dout 0 24 } } }
	A_internal_50 { ap_memory {  { A_internal_50_address0 mem_address 1 8 }  { A_internal_50_ce0 mem_ce 1 1 }  { A_internal_50_q0 mem_dout 0 24 } } }
	A_internal_51 { ap_memory {  { A_internal_51_address0 mem_address 1 8 }  { A_internal_51_ce0 mem_ce 1 1 }  { A_internal_51_q0 mem_dout 0 24 } } }
	A_internal_52 { ap_memory {  { A_internal_52_address0 mem_address 1 8 }  { A_internal_52_ce0 mem_ce 1 1 }  { A_internal_52_q0 mem_dout 0 24 } } }
	A_internal_53 { ap_memory {  { A_internal_53_address0 mem_address 1 8 }  { A_internal_53_ce0 mem_ce 1 1 }  { A_internal_53_q0 mem_dout 0 24 } } }
	A_internal_54 { ap_memory {  { A_internal_54_address0 mem_address 1 8 }  { A_internal_54_ce0 mem_ce 1 1 }  { A_internal_54_q0 mem_dout 0 24 } } }
	A_internal_55 { ap_memory {  { A_internal_55_address0 mem_address 1 8 }  { A_internal_55_ce0 mem_ce 1 1 }  { A_internal_55_q0 mem_dout 0 24 } } }
	A_internal_56 { ap_memory {  { A_internal_56_address0 mem_address 1 8 }  { A_internal_56_ce0 mem_ce 1 1 }  { A_internal_56_q0 mem_dout 0 24 } } }
	A_internal_57 { ap_memory {  { A_internal_57_address0 mem_address 1 8 }  { A_internal_57_ce0 mem_ce 1 1 }  { A_internal_57_q0 mem_dout 0 24 } } }
	A_internal_58 { ap_memory {  { A_internal_58_address0 mem_address 1 8 }  { A_internal_58_ce0 mem_ce 1 1 }  { A_internal_58_q0 mem_dout 0 24 } } }
	A_internal_59 { ap_memory {  { A_internal_59_address0 mem_address 1 8 }  { A_internal_59_ce0 mem_ce 1 1 }  { A_internal_59_q0 mem_dout 0 24 } } }
	A_internal_60 { ap_memory {  { A_internal_60_address0 mem_address 1 8 }  { A_internal_60_ce0 mem_ce 1 1 }  { A_internal_60_q0 mem_dout 0 24 } } }
	A_internal_61 { ap_memory {  { A_internal_61_address0 mem_address 1 8 }  { A_internal_61_ce0 mem_ce 1 1 }  { A_internal_61_q0 mem_dout 0 24 } } }
	A_internal_62 { ap_memory {  { A_internal_62_address0 mem_address 1 8 }  { A_internal_62_ce0 mem_ce 1 1 }  { A_internal_62_q0 mem_dout 0 24 } } }
	A_internal_63 { ap_memory {  { A_internal_63_address0 mem_address 1 8 }  { A_internal_63_ce0 mem_ce 1 1 }  { A_internal_63_q0 mem_dout 0 24 } } }
}
