#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 12 14:18:42 2021
# Process ID: 2704
# Current directory: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1
# Command line: vivado.exe -log top_simple.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_simple.tcl
# Log file: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/top_simple.vds
# Journal file: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_simple.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top top_simple -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15780
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:177]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:178]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.863 ; gain = 35.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_simple' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter AXI4LITE_CHANNELS bound to: 4 - type: integer 
	Parameter AXIS_CHANNELS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_dma_0_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_dma_0_0' (1#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:773]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:773]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:773]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:773]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:773]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_2_axi_dma_0_0' has 64 connections declared, but only 59 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:773]
INFO: [Synth 8-6157] synthesizing module 'design_2_processing_system7_0_1' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_processing_system7_0_1' (2#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_processing_system7_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_2_processing_system7_0_1' has 110 connections declared, but only 102 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:833]
INFO: [Synth 8-6157] synthesizing module 'design_2_rst_ps7_0_100M_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_rst_ps7_0_100M_0' (3#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:936]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:936]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:936]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_2_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:936]
INFO: [Synth 8-6157] synthesizing module 'design_2_smartconnect_0_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_smartconnect_0_0' (4#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_2_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:944]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'design_2_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:944]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_2_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:944]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_2_smartconnect_0_0' has 191 connections declared, but only 188 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:944]
INFO: [Synth 8-6157] synthesizing module 'design_2_smartconnect_0_1' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_smartconnect_0_1' (5#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-2704-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (6#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (7#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-689] width (10) of port connection 'M01_AXI_0_araddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:53]
WARNING: [Synth 8-689] width (10) of port connection 'M01_AXI_0_awaddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:56]
WARNING: [Synth 8-689] width (10) of port connection 'M02_AXI_0_araddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:69]
WARNING: [Synth 8-689] width (10) of port connection 'M02_AXI_0_awaddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:72]
WARNING: [Synth 8-689] width (10) of port connection 'M03_AXI_0_araddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:85]
WARNING: [Synth 8-689] width (10) of port connection 'M03_AXI_0_awaddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:88]
WARNING: [Synth 8-689] width (10) of port connection 'M04_AXI_0_araddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:101]
WARNING: [Synth 8-689] width (10) of port connection 'M04_AXI_0_awaddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:104]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ba' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_reset_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_we_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrn' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_clk' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_porb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_srstb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_bresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_rresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_wlast' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_wstrb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_arburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_arcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_arlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_arlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_arprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_arqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_arsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_awburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_awcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_awlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_awlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_awprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_awqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_awsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_bresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_rresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_wlast' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M02_AXI_0_wstrb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_arburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_arcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_arlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_arlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_arprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_arqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_arsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_awburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_awcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_awlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_awlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_awprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_awqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_awsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_bresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_rresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_wlast' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M03_AXI_0_wstrb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M04_AXI_0_arburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M04_AXI_0_arcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M04_AXI_0_arlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M04_AXI_0_arlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M04_AXI_0_arprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M04_AXI_0_arqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'nolabel_line46' of module 'design_2_wrapper' has 165 connections declared, but only 72 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv_wrap' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Wrappers/conv_wrap.v:4]
	Parameter DATA_TYPE bound to: INTEGER - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/matrixAccelerator.v:9]
	Parameter DATA_TYPE bound to: INTEGER - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter REST_ADDR bound to: 81 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplyComputePynq' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Multiplier/multiplyComputePynq.v:10]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplyComputePynq' (8#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Multiplier/multiplyComputePynq.v:10]
INFO: [Synth 8-6157] synthesizing module 'param_int_adder' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Adder/param_int_adder.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'param_int_adder' (9#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Adder/param_int_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Non_Linear/ReLU.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (10#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Non_Linear/ReLU.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'in_data' does not match port width (16) of module 'ReLU' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/matrixAccelerator.v:86]
WARNING: [Synth 8-689] width (32) of port connection 'out_data' does not match port width (16) of module 'ReLU' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/matrixAccelerator.v:87]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (11#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/matrixAccelerator.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'finalAccumulate' does not match port width (32) of module 'matrixAccelerator' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Wrappers/conv_wrap.v:100]
INFO: [Synth 8-6157] synthesizing module 'Convolution_Controller' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:20]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter STATE_COUNT bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_LB_WRITE bound to: 1 - type: integer 
	Parameter STATE_LB_READ bound to: 2 - type: integer 
	Parameter STATE_CONV bound to: 3 - type: integer 
	Parameter STATE_SERV_DATA bound to: 4 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter FILTER_BASE bound to: 24 - type: integer 
	Parameter FINAL_CHANNEL bound to: 1 - type: integer 
	Parameter DATA_BASE bound to: 60 - type: integer 
	Parameter CTRL_REG_SIZE bound to: 96 - type: integer 
	Parameter CTRL_REG_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter STATE_MAC_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_coupler' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_coupler.v:1]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter ROWS bound to: 3 - type: integer 
	Parameter MAX_ROW_WIDTH bound to: 1024 - type: integer 
	Parameter MUXS_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_wrapper.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_wrapper' (12#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram_coupler' (13#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_coupler.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'r_add' does not match port width (10) of module 'bram_coupler' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:166]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:451]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:452]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:453]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:454]
WARNING: [Synth 8-6090] variable 'control_registers' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:455]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Convolution_Controller' (14#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:20]
INFO: [Synth 8-6155] done synthesizing module 'conv_wrap' (15#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Wrappers/conv_wrap.v:4]
INFO: [Synth 8-6157] synthesizing module 'pool_wrap' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/Wrappers/pool_wrap.v:4]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pooling_Controller' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/AXI_Pooling_Controller.v:14]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter STATE_COUNT bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_LB_WRITE bound to: 1 - type: integer 
	Parameter STATE_LB_READ bound to: 2 - type: integer 
	Parameter STATE_POOL bound to: 3 - type: integer 
	Parameter STATE_SERV_DATA bound to: 4 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter FILTER_BASE bound to: 24 - type: integer 
	Parameter FINAL_CHANNEL bound to: 1 - type: integer 
	Parameter DATA_BASE bound to: 60 - type: integer 
	Parameter CTRL_REG_SIZE bound to: 96 - type: integer 
	Parameter CTRL_REG_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'r_add' does not match port width (10) of module 'bram_coupler' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/AXI_Pooling_Controller.v:156]
INFO: [Synth 8-6155] done synthesizing module 'Pooling_Controller' (16#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/AXI_Pooling_Controller.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pool_wrap' (17#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/Wrappers/pool_wrap.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_simple' (18#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.598 ; gain = 145.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.598 ; gain = 145.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.598 ; gain = 145.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1218.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0/design_2_axi_dma_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/axi_dma_0'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0/design_2_axi_dma_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/axi_dma_0'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/rst_ps7_0_100M'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/rst_ps7_0_100M'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/design_2_smartconnect_0_0/design_2_smartconnect_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_0'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/design_2_smartconnect_0_0/design_2_smartconnect_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_0'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_1/design_2_smartconnect_0_1/design_2_smartconnect_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_1'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_1/design_2_smartconnect_0_1/design_2_smartconnect_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_1'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_1/design_2_processing_system7_0_1/design_2_processing_system7_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_1/design_2_processing_system7_0_1/design_2_processing_system7_0_1_in_context.xdc:2]
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_1/design_2_processing_system7_0_1/design_2_processing_system7_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/processing_system7_0'
Parsing XDC File [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1400.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1404.809 ; gain = 4.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1404.852 ; gain = 332.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1404.852 ; gain = 332.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/smartconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1404.852 ; gain = 332.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1404.852 ; gain = 332.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 8     
	  10 Input   32 Bit       Adders := 2     
	   9 Input   20 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 448   
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 76    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3474  
	   6 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 2     
	   6 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 50    
	   2 Input    2 Bit        Muxes := 20    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 178   
	   6 Input    1 Bit        Muxes := 58    
	   7 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP genblk1[0].MA/genblk1[1].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[1].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[2].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[2].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[3].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[3].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[4].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[4].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[5].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[5].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[6].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[6].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[7].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[7].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[8].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[8].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].MA/genblk1[0].inputMulti/product_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1[0].MA/genblk1[0].inputMulti/product_reg is absorbed into DSP genblk1[0].MA/genblk1[0].inputMulti/product_reg.
DSP Report: operator genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].MA/genblk1[0].inputMulti/product_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:24 . Memory (MB): peak = 1517.520 ; gain = 444.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_simple                                       | genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_simple                                       | genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_simple                                       | genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplyComputePynq | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:33 . Memory (MB): peak = 1517.520 ; gain = 444.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:39 . Memory (MB): peak = 1517.520 ; gain = 444.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_simple                                       | genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_simple                                       | genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_simple                                       | genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Pooling_Controller__GB1:/\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg                       | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:01:48 . Memory (MB): peak = 1587.430 ; gain = 514.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:01:53 . Memory (MB): peak = 1587.430 ; gain = 514.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:01:53 . Memory (MB): peak = 1587.430 ; gain = 514.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:01:57 . Memory (MB): peak = 1587.430 ; gain = 514.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:01:57 . Memory (MB): peak = 1587.430 ; gain = 514.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1590.914 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1590.914 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_2_axi_dma_0_0            |         1|
|2     |design_2_processing_system7_0_1 |         1|
|3     |design_2_rst_ps7_0_100M_0       |         1|
|4     |design_2_smartconnect_0_0       |         1|
|5     |design_2_smartconnect_0_1       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_2_axi_dma_0            |     1|
|2     |design_2_processing_system7_0 |     1|
|3     |design_2_rst_ps7_0_100M       |     1|
|4     |design_2_smartconnect_0       |     2|
|6     |CARRY4                        |   452|
|7     |DSP48E1                       |    18|
|8     |LUT1                          |   430|
|9     |LUT2                          |  1705|
|10    |LUT3                          |  6685|
|11    |LUT4                          |  1039|
|12    |LUT5                          |  2058|
|13    |LUT6                          | 13513|
|14    |MUXF7                         |   632|
|15    |MUXF8                         |   266|
|16    |RAMB36E1                      |    12|
|17    |FDRE                          | 13809|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1590.914 ; gain = 518.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 1590.914 ; gain = 331.859
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1590.914 ; gain = 518.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.905 . Memory (MB): peak = 1604.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1605.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 221 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1605.676 ; gain = 532.875
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/top_simple.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_simple_utilization_synth.rpt -pb top_simple_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 12 14:21:10 2021...
