vhdl xil_defaultlib  \
"../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ctrl.vhd" \
"../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd" \
"../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ordertaps.vhd" \
"../../../Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sim_1/new/tdc_delayline_tb.vhd" \

nosort
