digraph "CFG for 'alloc_dev_data' function" {
	label="CFG for 'alloc_dev_data' function";

	Node0x561b9485a8a0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-0:\l  %lock.addr.i6 = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i6,\l... metadata !6072, metadata !DIExpression()), !dbg !6077\l  %flags.addr.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %flags.addr.i, metadata !6079,\l... metadata !DIExpression()), !dbg !6080\l  %__dummy.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy.i, metadata !6081,\l... metadata !DIExpression()), !dbg !6084\l  %__dummy2.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy2.i, metadata !6085,\l... metadata !DIExpression()), !dbg !6084\l  %tmp.i = alloca i32, align 4\l  %lock.addr.i = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i,\l... metadata !6086, metadata !DIExpression()), !dbg !6091\l  %retval = alloca %struct.iommu_dev_data*, align 8\l  %devid.addr = alloca i16, align 2\l  %dev_data = alloca %struct.iommu_dev_data*, align 8\l  %flags = alloca i64, align 8\l  %__dummy = alloca i64, align 8\l  %__dummy2 = alloca i64, align 8\l  %tmp = alloca i32, align 4\l  store i16 %devid, i16* %devid.addr, align 2\l  call void @llvm.dbg.declare(metadata i16* %devid.addr, metadata !6095,\l... metadata !DIExpression()), !dbg !6096\l  call void @llvm.dbg.declare(metadata %struct.iommu_dev_data** %dev_data,\l... metadata !6097, metadata !DIExpression()), !dbg !6098\l  call void @llvm.dbg.declare(metadata i64* %flags, metadata !6099, metadata\l... !DIExpression()), !dbg !6100\l  %call = call i8* @kzalloc(i64 176, i32 20971712) #8, !dbg !6101\l  %0 = bitcast i8* %call to %struct.iommu_dev_data*, !dbg !6101\l  store %struct.iommu_dev_data* %0, %struct.iommu_dev_data** %dev_data, align\l... 8, !dbg !6102\l  %1 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %dev_data, align\l... 8, !dbg !6103\l  %tobool = icmp ne %struct.iommu_dev_data* %1, null, !dbg !6103\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-1, !dbg !6105\l|{<s0>T|<s1>F}}"];
	Node0x561b9485a8a0:s0 -> Node0x561b9485a940;
	Node0x561b9485a8a0:s1 -> Node0x561b9485a8f0;
	Node0x561b9485a8f0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-1: \l  store %struct.iommu_dev_data* null, %struct.iommu_dev_data** %retval, align\l... 8, !dbg !6106\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-7, !dbg !6106\l}"];
	Node0x561b9485a8f0 -> Node0x561b9485aad0;
	Node0x561b9485a940 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-2: \l  %2 = load i16, i16* %devid.addr, align 2, !dbg !6107\l  %3 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %dev_data, align\l... 8, !dbg !6108\l  %devid1 = getelementptr inbounds %struct.iommu_dev_data,\l... %struct.iommu_dev_data* %3, i32 0, i32 3, !dbg !6109\l  store i16 %2, i16* %devid1, align 8, !dbg !6110\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-3, !dbg !6111\l}"];
	Node0x561b9485a940 -> Node0x561b9485a990;
	Node0x561b9485a990 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-3: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-4, !dbg !6112\l}"];
	Node0x561b9485a990 -> Node0x561b9485a9e0;
	Node0x561b9485a9e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-4: \l  call void @llvm.dbg.declare(metadata i64* %__dummy, metadata !6113, metadata\l... !DIExpression()), !dbg !6115\l  call void @llvm.dbg.declare(metadata i64* %__dummy2, metadata !6116,\l... metadata !DIExpression()), !dbg !6115\l  %cmp = icmp eq i64* %__dummy, %__dummy2, !dbg !6115\l  %conv = zext i1 %cmp to i32, !dbg !6115\l  store i32 1, i32* %tmp, align 4, !dbg !6115\l  %4 = load i32, i32* %tmp, align 4, !dbg !6115\l  store %struct.spinlock* @dev_data_list_lock, %struct.spinlock**\l... %lock.addr.i, align 8\l  %5 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i, align 8, !dbg\l... !6117\l  %6 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %5, i32 0,\l... i32 0, !dbg !6118\l  %rlock.i = bitcast %union.anon.1* %6 to %struct.raw_spinlock*, !dbg !6118\l  %call4 = call i64 @_raw_spin_lock_irqsave(%struct.raw_spinlock* %rlock.i)\l... #8, !dbg !6119\l  store i64 %call4, i64* %flags, align 8, !dbg !6119\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-5, !dbg !6119\l}"];
	Node0x561b9485a9e0 -> Node0x561b9485aa30;
	Node0x561b9485aa30 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-5: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-6, !dbg !6112\l}"];
	Node0x561b9485aa30 -> Node0x561b9485aa80;
	Node0x561b9485aa80 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-6: \l  %7 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %dev_data, align\l... 8, !dbg !6120\l  %dev_data_list = getelementptr inbounds %struct.iommu_dev_data,\l... %struct.iommu_dev_data* %7, i32 0, i32 1, !dbg !6121\l  call void @list_add_tail(%struct.list_head* %dev_data_list,\l... %struct.list_head* @dev_data_list) #8, !dbg !6122\l  %8 = load i64, i64* %flags, align 8, !dbg !6123\l  store %struct.spinlock* @dev_data_list_lock, %struct.spinlock**\l... %lock.addr.i6, align 8\l  store i64 %8, i64* %flags.addr.i, align 8\l  store i32 1, i32* %tmp.i, align 4, !dbg !6084\l  %9 = load i32, i32* %tmp.i, align 4, !dbg !6084\l  %10 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i6, align 8,\l... !dbg !6124\l  %11 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %10, i32 0,\l... i32 0, !dbg !6124\l  %rlock.i7 = bitcast %union.anon.1* %11 to %struct.raw_spinlock*, !dbg !6124\l  %12 = load i64, i64* %flags.addr.i, align 8, !dbg !6124\l  call void @_raw_spin_unlock_irqrestore(%struct.raw_spinlock* %rlock.i7, i64\l... %12) #9, !dbg !6124\l  %13 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %dev_data,\l... align 8, !dbg !6125\l  %rs = getelementptr inbounds %struct.iommu_dev_data, %struct.iommu_dev_data*\l... %13, i32 0, i32 12, !dbg !6126\l  call void @ratelimit_default_init(%struct.ratelimit_state* %rs) #8, !dbg\l... !6127\l  %14 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %dev_data,\l... align 8, !dbg !6128\l  store %struct.iommu_dev_data* %14, %struct.iommu_dev_data** %retval, align\l... 8, !dbg !6129\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-alloc_dev_data-7, !dbg !6129\l}"];
	Node0x561b9485aa80 -> Node0x561b9485aad0;
	Node0x561b9485aad0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...lloc_dev_data-7: \l  %15 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %retval, align\l... 8, !dbg !6130\l  ret %struct.iommu_dev_data* %15, !dbg !6130\l}"];
}
