library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity top_converter_hps_innovate is 
port(
		-- CLOCK 
		FPGA_CLK1_50 	: in 	std_logic;
		FPGA_CLK2_50 	: in 	std_logic;
		FPGA_CLK3_50 	: in 	std_logic;
		
--		-- HDMI
--	   HDMI_I2C_SCL	: inout 	std_logic;
--		HDMI_I2C_SDA	: inout 	std_logic;
--		HDMI_I2S			: inout 	std_logic;
--		HDMI_LRCLK		: inout 	std_logic;
--		HDMI_MCLK		: inout 	std_logic;
--		HDMI_SCLK		: inout 	std_logic;
--		HDMI_TX_CLK		: out 	std_logic;
--		HDMI_TX_D		: out 	std_logic_vector(23 downto 0);
--		HDMI_TX_DE		: out 	std_logic;
--		HDMI_TX_HS		: out		std_logic;
--		HDMI_TX_INT		: in 		std_logic;
--		HDMI_TX_VS		: out 	std_logic;

		-- HPS 
		HPS_CONV_USB_N		: inout 	std_logic;
		HPS_DDR3_ADDR		: out 	std_logic_vector(14 downto 0);
		HPS_DDR3_BA			: out 	std_logic_vector(2 downto 0);
		HPS_DDR3_CAS_N		: out 	std_logic;
		HPS_DDR3_CK_N		: out 	std_logic;
		HPS_DDR3_CK_P		: out 	std_logic;
		HPS_DDR3_CKE		: out 	std_logic;
		HPS_DDR3_CS_N		: out 	std_logic;
		HPS_DDR3_DM			: out 	std_logic_vector(3 downto 0);
		HPS_DDR3_DQ			: inout  std_logic_vector(31 downto 0);
		HPS_DDR3_DQS_N		: inout 	std_logic_vector(3 downto 0);
		HPS_DDR3_DQS_P		: inout	std_logic_vector(3 downto 0);
		HPS_DDR3_ODT		: out 	std_logic;
		HPS_DDR3_RAS_N		: out 	std_logic;
		HPS_DDR3_RESET_N	: out 	std_logic;
		HPS_DDR3_RZQ		: in 		std_logic;
		HPS_DDR3_WE_N		: out 	std_logic;
		HPS_ENET_GTX_CLK	: out 	std_logic;
		HPS_ENET_INT_N		: inout 	std_logic;
		HPS_ENET_MDC		: out 	std_logic;
		HPS_ENET_MDIO		: inout 	std_logic;
		HPS_ENET_RX_CLK	: in 		std_logic;
		HPS_ENET_RX_DATA	: in 		std_logic_vector(3 downto 0);
		HPS_ENET_RX_DV		: in 		std_logic;
		HPS_ENET_TX_DATA	: out 	std_logic_vector(3 downto 0);	
		HPS_ENET_TX_EN		: out 	std_logic;
		HPS_GSENSOR_INT	: inout 	std_logic;
		HPS_I2C0_SCLK		: inout	std_logic;
		HPS_I2C0_SDAT		: inout	std_logic;
		HPS_I2C1_SCLK		: inout	std_logic;
		HPS_I2C1_SDAT		: inout	std_logic;
		HPS_KEY				: inout	std_logic;
		HPS_LED				: inout	std_logic;
		HPS_LTC_GPIO		: inout	std_logic;
		HPS_SD_CLK			: out 	std_logic;	
		HPS_SD_CMD			: inout	std_logic;
		HPS_SD_DATA			: inout	std_logic_vector(3 downto 0);
		HPS_SPIM_CLK		: out 	std_logic;
		HPS_SPIM_MISO		: in 		std_logic;
		HPS_SPIM_MOSI		: out 	std_logic;
		HPS_SPIM_SS			: inout	std_logic;
		HPS_UART_RX			: in  	std_logic;
		HPS_UART_TX			: out 	std_logic;
		HPS_USB_CLKOUT		: in 		std_logic;
		HPS_USB_DATA		: inout	std_logic_vector(7 downto 0);
		HPS_USB_DIR			: in 		std_logic;	
		HPS_USB_NXT			: in 		std_logic;
		HPS_USB_STP			: out		std_logic;
		
		-- ANALIZADOR LOGICO 
		CLK_to_cpu					: out 	std_logic;
		Vacont_int_to_cpu			: out 	std_logic_vector(11 downto 0);
		
		-- KEY 
		KEY	: in 	std_logic_vector(1 downto 0);
	 
		-- LED
		LED 	: out std_logic_vector(7 downto 0);
		
		-- SW 
		SW		: in 	std_logic_vector(3 downto 0)
	 
--		-- RFS CARD INTERFACE SIGNALS 
--		LSENSOR_INT			: in 	 	std_logic;
--		LSENSOR_SCL 		: inout	std_logic;
--		LSENSOR_SDA			: inout	std_logic;
--		MPU_AD0_SDO			: inout	std_logic;
--		MPU_CS_n				: out 	std_logic;
--		MPU_FSYNC			: out 	std_logic;
--		MPU_INT				: in 	 	std_logic;
--		MPU_SCL_SCLK		: inout	std_logic;
--		MPU_SDA_SDI 		: inout	std_logic;
--		RH_TEMP_DRDY_n		: inout	std_logic;
--		RH_TEMP_I2C_SCL	: inout	std_logic;
--		RH_TEMP_I2C_SDA	: inout	std_logic;
--	 
--		-- UNUSED SIGNALS IN THIS DESIGN 
--		BT_KEY		 		: inout	std_logic;
--		BT_UART_RX			: in 	 	std_logic;
--		BT_UART_TX 			: out 	std_logic;
--		TMD_D					: inout	std_logic_vector(7 downto 0);
--		UART2USB_CTS		: in 	 	std_logic;
--		UART2USB_RTS		: out 	std_logic;
--		UART2USB_RX			: in 	 	std_logic;
--		UART2USB_TX			: out 	std_logic;
--		WIFI_EN				: out 	std_logic;
--		WIFI_RST_n			: out 	std_logic;
--		WIFI_UART0_CTS		: in 	 	std_logic;
--		WIFI_UART0_RTS		: out 	std_logic;
--		WIFI_UART0_RX		: in 	 	std_logic;
--		WIFI_UART0_TX		: out 	std_logic;
--		WIFI_UART1_RX		: in 	 	std_logic

);
end top_converter_hps_innovate;

architecture test of top_converter_hps_innovate is
begin 


end test;