

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_16u_array_ap_fixed_25_14_5_3_0_16u_config11_s'
================================================================
* Date:           Tue Nov  4 16:14:31 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.647 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                      |                                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                       Instance                                       |                                  Module                                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_array_array_ap_fixed_25_14_5_3_0_16u_config11_Pipeline_DataPrepare_fu_1057  |dense_array_array_ap_fixed_25_14_5_3_0_16u_config11_Pipeline_DataPrepare  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_dense_latency_wrapper_ap_fixed_ap_fixed_25_14_5_3_0_config11_s_fu_1319            |dense_latency_wrapper_ap_fixed_ap_fixed_25_14_5_3_0_config11_s            |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|   14345|   68888|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      85|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   14356|   68975|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       2|      25|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                       Instance                                       |                                  Module                                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_dense_array_array_ap_fixed_25_14_5_3_0_16u_config11_Pipeline_DataPrepare_fu_1057  |dense_array_array_ap_fixed_25_14_5_3_0_16u_config11_Pipeline_DataPrepare  |        0|   0|   2060|     74|    0|
    |grp_dense_latency_wrapper_ap_fixed_ap_fixed_25_14_5_3_0_config11_s_fu_1319            |dense_latency_wrapper_ap_fixed_ap_fixed_25_14_5_3_0_config11_s            |        0|   0|  12285|  68814|    0|
    +--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                                 |                                                                          |        0|   0|  14345|  68888|    0|
    +--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  49|          9|    1|          9|
    |ap_done            |   9|          2|    1|          2|
    |layer11_out_blk_n  |   9|          2|    1|          2|
    |layer9_out_read    |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  85|         17|    5|         17|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                Name                                               | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                          |  8|   0|    8|          0|
    |ap_done_reg                                                                                        |  1|   0|    1|          0|
    |grp_dense_array_array_ap_fixed_25_14_5_3_0_16u_config11_Pipeline_DataPrepare_fu_1057_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                                     |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                              | 11|   0|   11|          0|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<25,14,5,3,0>,16u>,config11>|  return value|
|layer9_out_dout             |   in|  128|     ap_fifo|                                                            layer9_out|       pointer|
|layer9_out_num_data_valid   |   in|    5|     ap_fifo|                                                            layer9_out|       pointer|
|layer9_out_fifo_cap         |   in|    5|     ap_fifo|                                                            layer9_out|       pointer|
|layer9_out_empty_n          |   in|    1|     ap_fifo|                                                            layer9_out|       pointer|
|layer9_out_read             |  out|    1|     ap_fifo|                                                            layer9_out|       pointer|
|layer11_out_din             |  out|  400|     ap_fifo|                                                           layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer11_out|       pointer|
|layer11_out_full_n          |   in|    1|     ap_fifo|                                                           layer11_out|       pointer|
|layer11_out_write           |  out|    1|     ap_fifo|                                                           layer11_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

