/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bsp_inst_patch_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/15/12 6:01p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:33:11 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/a0/bchp_bsp_inst_patch_ctrl.h $
 * 
 * Hydra_Software_Devel/2   6/15/12 6:01p pntruong
 * SW7429-185: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_BSP_INST_PATCH_CTRL_H__
#define BCHP_BSP_INST_PATCH_CTRL_H__

/***************************************************************************
 *BSP_INST_PATCH_CTRL - BSP Instruction Code Patch Control Register
 ***************************************************************************/
#define BCHP_BSP_INST_PATCH_CTRL_INST_RAM_SELECT 0x0032b400 /* Instruction Patch SRAM selection register */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS 0x0032b404 /* Instruction Patch SRAM Load Done Flag Register */

/***************************************************************************
 *INST_RAM_SELECT - Instruction Patch SRAM selection register
 ***************************************************************************/
/* BSP_INST_PATCH_CTRL :: INST_RAM_SELECT :: reserved0 [31:03] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_RAM_SELECT_reserved0_MASK    0xfffffff8
#define BCHP_BSP_INST_PATCH_CTRL_INST_RAM_SELECT_reserved0_SHIFT   3

/* BSP_INST_PATCH_CTRL :: INST_RAM_SELECT :: SRAM_SELECT [02:00] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_RAM_SELECT_SRAM_SELECT_MASK  0x00000007
#define BCHP_BSP_INST_PATCH_CTRL_INST_RAM_SELECT_SRAM_SELECT_SHIFT 0
#define BCHP_BSP_INST_PATCH_CTRL_INST_RAM_SELECT_SRAM_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *INST_PATCH_RAM_STATUS - Instruction Patch SRAM Load Done Flag Register
 ***************************************************************************/
/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_STATUS :: reserved0 [31:01] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_reserved0_SHIFT 1

/* BSP_INST_PATCH_CTRL :: INST_PATCH_RAM_STATUS :: RAM_LOAD_DONE [00:00] */
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_RAM_LOAD_DONE_MASK 0x00000001
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_RAM_LOAD_DONE_SHIFT 0
#define BCHP_BSP_INST_PATCH_CTRL_INST_PATCH_RAM_STATUS_RAM_LOAD_DONE_DEFAULT 0x00000000

#endif /* #ifndef BCHP_BSP_INST_PATCH_CTRL_H__ */

/* End of File */
