/* USER CODE BEGIN Header */
/**
 ******************************************************************************
 * @file           : main.c
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2026 STMicroelectronics.
 * All rights reserved.
 *
 * This software is licensed under terms that can be found in the LICENSE file
 * in the root directory of this software component.
 * If no LICENSE file comes with this software, it is provided AS-IS.
 *
 ******************************************************************************
 */
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "FreeRTOS.h"
#include "cmsis_os2.h"
#include "lwip.h"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include <string.h>

#include "settings.h"
#include "tests.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */

/* DUAL_CORE_BOOT_SYNC_SEQUENCE: Define for dual core boot synchronization    */
/*                             demonstration code based on hardware semaphore */
/* This define is present in both CM7/CM4 projects                            */
/* To comment when developping/debugging on a single core                     */
#define DUAL_CORE_BOOT_SYNC_SEQUENCE

#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
#ifndef HSEM_ID_0
#define HSEM_ID_0 (0U) /* HW semaphore 0*/
#endif
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */

/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

COM_InitTypeDef BspCOMInit;

RAMECC_HandleTypeDef hramecc1_m1;
RAMECC_HandleTypeDef hramecc2_m1;
RAMECC_HandleTypeDef hramecc2_m2;
RAMECC_HandleTypeDef hramecc2_m3;
RAMECC_HandleTypeDef hramecc2_m4;

/* Definitions for defaultTask */
osThreadId_t defaultTaskHandle;
const osThreadAttr_t defaultTask_attributes = { .name = "defaultTask" , .stack_size = 256 * 4 , .priority = (osPriority_t) osPriorityNormal , };
/* USER CODE BEGIN PV */
#if CURRENT_TEST == TCP_LOOPBACK_MULTITASK
osThreadId_t tx_task_handle;
const osThreadAttr_t tx_task_attributes = { .name = "tx_task" , .stack_size = 256 * 4 , .priority = (osPriority_t) osPriorityNormal1 , };

osMessageQueueId_t network_message_free;
osMessageQueueId_t network_message_rx_to_tx;
#endif

/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config( void );
static void MPU_Config( void );
static void MX_GPIO_Init( void );
static void MX_RAMECC_Init( void );
void StartDefaultTask( void* argument );

/* USER CODE BEGIN PFP */
#if CURRENT_TEST == TCP_LOOPBACK_MULTITASK
void StartTxTask( void* argument );
#endif
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/**
 * @brief  Single or double ECC error detected callback.
 *   hramecc : RAMECC handle
 * @retval None
 */
void HAL_RAMECC_DetectErrorCallback( RAMECC_HandleTypeDef* hramecc )
{
	uint32_t FAR = HAL_RAMECC_GetFailingAddress( hramecc );
//	printf( "FAR = %x" , FAR );
//
//	if( hramecc == &hramecc1_m1 )
//		printf( "    hramecc1_m1" );
//	else if( hramecc == &hramecc2_m1 )
//		printf( "    hramecc2_m1" );
//	else if( hramecc == &hramecc2_m2 )
//		printf( "    hramecc2_m2" );
//	else if( hramecc == &hramecc2_m3 )
//		printf( "    hramecc2_m3" );
//	else if( hramecc == &hramecc2_m4 )
//		printf( "    hramecc2_m4" );
//
//	if( ( HAL_RAMECC_GetRAMECCError( hramecc ) & HAL_RAMECC_SINGLEERROR_DETECTED ) != 0U )
//		printf( "    single error" );
//
//	if( ( HAL_RAMECC_GetRAMECCError( hramecc ) & HAL_RAMECC_DOUBLEERROR_DETECTED ) != 0U )
//		printf( "    double error" );
//
//	printf("\n");

	hramecc->RAMECCErrorCode = HAL_RAMECC_NO_ERROR;
}
/* USER CODE END 0 */

/**
 * @brief  The application entry point.
 * @retval int
 */
int main( void )
{

	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */
	/* USER CODE BEGIN Boot_Mode_Sequence_0 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
	/* USER CODE END Boot_Mode_Sequence_0 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();

	/* Enable the CPU Cache */

	/* Enable I-Cache---------------------------------------------------------*/
	SCB_EnableICache();

	/* Enable D-Cache---------------------------------------------------------*/
	SCB_EnableDCache();

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	while( ( __HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET ) );
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();

	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	 HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE( );
	/*Take HSEM */
	HAL_HSEM_FastTake( HSEM_ID_0 );
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release( HSEM_ID_0 , 0 );
	/* wait until CPU2 wakes up from stop mode */
	while( ( __HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET ) );
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
	/* USER CODE END Boot_Mode_Sequence_2 */

	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
	MX_RAMECC_Init();
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();

	/* USER CODE BEGIN RTOS_MUTEX */
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* USER CODE BEGIN RTOS_SEMAPHORES */
	/* add semaphores, ... */
	/* USER CODE END RTOS_SEMAPHORES */

	/* USER CODE BEGIN RTOS_TIMERS */
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* USER CODE BEGIN RTOS_QUEUES */
#if CURRENT_TEST == TCP_LOOPBACK_MULTITASK
	// initialize queues
	network_message_free = osMessageQueueNew( NUM_NETWORK_MESSAGES , sizeof(network_message_t*) , NULL );
	network_message_rx_to_tx = osMessageQueueNew( NUM_NETWORK_MESSAGES , sizeof(network_message_t*) , NULL );

	for( int i = 0 ; i < NUM_NETWORK_MESSAGES ; i++ )
	{
		network_message_t* message = &network_message_pool[i];
		osMessageQueuePut( network_message_free , &message , 0 , 0 ); // this calls xQueueSendToBack, maybe we need xQueueSend?
	}
#endif
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew( StartDefaultTask , NULL , &defaultTask_attributes );

	/* USER CODE BEGIN RTOS_THREADS */
#if CURRENT_TEST == TCP_LOOPBACK_MULTITASK
	tx_task_handle = osThreadNew( StartTxTask , NULL , &tx_task_attributes );
#endif
	/* USER CODE END RTOS_THREADS */

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Initialize leds */
	BSP_LED_Init( LED_GREEN );
	BSP_LED_Init( LED_YELLOW );
	BSP_LED_Init( LED_RED );

	/* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
	BSP_PB_Init( BUTTON_USER , BUTTON_MODE_EXTI );

	/* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
	BspCOMInit.BaudRate = 115200;
	BspCOMInit.WordLength = COM_WORDLENGTH_8B;
	BspCOMInit.StopBits = COM_STOPBITS_1;
	BspCOMInit.Parity = COM_PARITY_NONE;
	BspCOMInit.HwFlowCtl = COM_HWCONTROL_NONE;
	if( BSP_COM_Init( COM1 , &BspCOMInit ) != BSP_ERROR_NONE )
	{
		Error_Handler();
	}

	/* Start scheduler */
	osKernelStart();

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while( 1 )
	{

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
	}
	/* USER CODE END 3 */
}

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config( void )
{
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply( PWR_DIRECT_SMPS_SUPPLY );

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG( PWR_REGULATOR_VOLTAGE_SCALE1 );

	while( !__HAL_PWR_GET_FLAG( PWR_FLAG_VOSRDY ) )
	{
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 4;
	RCC_OscInitStruct.PLL.PLLN = 50;
	RCC_OscInitStruct.PLL.PLLP = 2;
	RCC_OscInitStruct.PLL.PLLQ = 5;
	RCC_OscInitStruct.PLL.PLLR = 2;
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
	if( HAL_RCC_OscConfig( &RCC_OscInitStruct ) != HAL_OK )
	{
		Error_Handler();
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2
	        | RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

	if( HAL_RCC_ClockConfig( &RCC_ClkInitStruct , FLASH_LATENCY_2 ) != HAL_OK )
	{
		Error_Handler();
	}
}

/**
 * @brief RAMECC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RAMECC_Init( void )
{

	/* USER CODE BEGIN RAMECC_Init 0 */

	/* USER CODE END RAMECC_Init 0 */

	/* USER CODE BEGIN RAMECC_Init 1 */

	/* USER CODE END RAMECC_Init 1 */

	/** Initialize RAMECC1 M1 : AXI SRAM
	 */
	hramecc1_m1.Instance = RAMECC1_Monitor1;
	if( HAL_RAMECC_Init( &hramecc1_m1 ) != HAL_OK )
	{
		Error_Handler();
	}

	/** Initialize RAMECC2 M1 : SRAM1_0
	 */
	hramecc2_m1.Instance = RAMECC2_Monitor1;
	if( HAL_RAMECC_Init( &hramecc2_m1 ) != HAL_OK )
	{
		Error_Handler();
	}

	/** Initialize RAMECC2 M2 SRAM1_1
	 */
	hramecc2_m2.Instance = RAMECC2_Monitor2;
	if( HAL_RAMECC_Init( &hramecc2_m2 ) != HAL_OK )
	{
		Error_Handler();
	}

	/** Initialize RAMECC2 M3 : SRAM2_0
	 */
	hramecc2_m3.Instance = RAMECC2_Monitor3;
	if( HAL_RAMECC_Init( &hramecc2_m3 ) != HAL_OK )
	{
		Error_Handler();
	}

	/** Initialize RAMECC2 M4 : SRAM2_1
	 */
	hramecc2_m4.Instance = RAMECC2_Monitor4;
	if( HAL_RAMECC_Init( &hramecc2_m4 ) != HAL_OK )
	{
		Error_Handler();
	}
	/* USER CODE BEGIN RAMECC_Init 2 */

	/* Enable monitor notifications */
	/* ECC single error notification and ECC double error notification */
	if( HAL_RAMECC_EnableNotification( &hramecc1_m1 , ( RAMECC_IT_MONITOR_SINGLEERR_R | RAMECC_IT_MONITOR_DOUBLEERR_R ) ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_EnableNotification( &hramecc2_m1 , ( RAMECC_IT_MONITOR_SINGLEERR_R | RAMECC_IT_MONITOR_DOUBLEERR_R ) ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_EnableNotification( &hramecc2_m2 , ( RAMECC_IT_MONITOR_SINGLEERR_R | RAMECC_IT_MONITOR_DOUBLEERR_R ) ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_EnableNotification( &hramecc2_m3 , ( RAMECC_IT_MONITOR_SINGLEERR_R | RAMECC_IT_MONITOR_DOUBLEERR_R ) ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_EnableNotification( &hramecc2_m4 , ( RAMECC_IT_MONITOR_SINGLEERR_R | RAMECC_IT_MONITOR_DOUBLEERR_R ) ) != HAL_OK )
	{
		Error_Handler();
	}

	/* Start Monitor : Enable latching failing information
	 Failing information : * Failing address
	 * Failing Data Low
	 * Failing Data High
	 * Hamming bits injected
	 */
	if( HAL_RAMECC_StartMonitor( &hramecc1_m1 ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_StartMonitor( &hramecc2_m1 ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_StartMonitor( &hramecc2_m2 ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_StartMonitor( &hramecc2_m3 ) != HAL_OK )
	{
		Error_Handler();
	}
	if( HAL_RAMECC_StartMonitor( &hramecc2_m4 ) != HAL_OK )
	{
		Error_Handler();
	}

	HAL_NVIC_SetPriority( ECC_IRQn , 5 , 0 );
	HAL_NVIC_EnableIRQ( ECC_IRQn );
	/* USER CODE END RAMECC_Init 2 */

}

/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init( void )
{
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE( );
	__HAL_RCC_GPIOA_CLK_ENABLE( );
	__HAL_RCC_GPIOB_CLK_ENABLE( );
	__HAL_RCC_GPIOG_CLK_ENABLE( );

	/*Configure GPIO pins : PA8 PA11 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_12;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
	HAL_GPIO_Init( GPIOA , &GPIO_InitStruct );

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}

/* USER CODE BEGIN 4 */
/* USER CODE END 4 */

/* USER CODE BEGIN Header_StartDefaultTask */
/**
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask( void* argument )
{
	UNUSED( argument );

	/* init code for LWIP */
	MX_LWIP_Init();
	/* USER CODE BEGIN 5 */

	osDelay( 100 );

#if CURRENT_TEST == UDP_TX_BENCHMARK
	udp_tx_benchmark();
#elif CURRENT_TEST == TCP_LOOPBACK
	tcp_set_up();
	tcp_loopback();
#elif CURRENT_TEST == TCP_LOOPBACK_MULTITASK
	tcp_set_up();
	tcp_rx();
#endif

	osThreadExit();
	/* USER CODE END 5 */
}

#if ( CURRENT_TEST == TCP_LOOPBACK_MULTITASK )
void StartTxTask( void* argument )
{
	UNUSED( argument );

	tcp_tx();
	osThreadExit();
}
#endif

/* MPU Configuration */

void MPU_Config( void )
{
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };

	/* Disables the MPU */
	HAL_MPU_Disable();

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
	MPU_InitStruct.BaseAddress = 0x0;
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
	MPU_InitStruct.SubRegionDisable = 0x87;
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

	HAL_MPU_ConfigRegion( &MPU_InitStruct );

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
	MPU_InitStruct.BaseAddress = 0x30000000;
	MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
	MPU_InitStruct.SubRegionDisable = 0x0;
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;

	HAL_MPU_ConfigRegion( &MPU_InitStruct );

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Number = MPU_REGION_NUMBER2;
	MPU_InitStruct.BaseAddress = 0x30020000;
	MPU_InitStruct.Size = MPU_REGION_SIZE_4KB;
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;

	HAL_MPU_ConfigRegion( &MPU_InitStruct );

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Number = MPU_REGION_NUMBER3;
	MPU_InitStruct.BaseAddress = 0x30040000;
	MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

	HAL_MPU_ConfigRegion( &MPU_InitStruct );
	/* Enables the MPU */
	HAL_MPU_Enable( MPU_PRIVILEGED_DEFAULT );

}

/**
 * @brief  Period elapsed callback in non blocking mode
 * @note   This function is called  when TIM6 interrupt took place, inside
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef* htim )
{
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if( htim->Instance == TIM6 )
	{
		HAL_IncTick();
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler( void )
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while( 1 )
	{
	}
	/* USER CODE END Error_Handler_Debug */
}
#ifdef USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */
