{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428091002050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428091002050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 21:56:41 2015 " "Processing started: Fri Apr 03 21:56:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428091002050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428091002050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428091002050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1428091002862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut2/seg7_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut2/seg7_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_4decoder-seg7_4decoder_arch " "Found design unit 1: seg7_4decoder-seg7_4decoder_arch" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003603 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_4decoder " "Found entity 1: seg7_4decoder" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/mux4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/mux4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_2-mux4_2_arch " "Found design unit 1: mux4_2-mux4_2_arch" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003609 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_2 " "Found entity 1: mux4_2" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/mux2state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/mux2state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2state-mux2state_arch " "Found design unit 1: mux2state-mux2state_arch" {  } { { "../tut21/mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003614 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2state " "Found entity 1: mux2state" {  } { { "../tut21/mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arch " "Found design unit 1: comparator-comparator_arch" {  } { { "../tut21/comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003620 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../tut21/comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/a_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/a_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_4decoder-A_4decoder_arch " "Found design unit 1: A_4decoder-A_4decoder_arch" {  } { { "../tut21/A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003626 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_4decoder " "Found entity 1: A_4decoder" {  } { { "../tut21/A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/lab_2_part3/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/lab_2_part3/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_arch " "Found design unit 1: full_adder-full_adder_arch" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003631 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_2dec-bin_2dec_arch " "Found design unit 1: bin_2dec-bin_2dec_arch" {  } { { "bin_2dec.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003637 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_2dec " "Found entity 1: bin_2dec" {  } { { "bin_2dec.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_4bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_4bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_4bit_adder-full_4bit_adder_arch " "Found design unit 1: full_4bit_adder-full_4bit_adder_arch" {  } { { "full_4bit_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/full_4bit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003642 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_4bit_adder " "Found entity 1: full_4bit_adder" {  } { { "full_4bit_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/full_4bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_4decoder-B_4decoder_arch " "Found design unit 1: B_4decoder-B_4decoder_arch" {  } { { "B_4decoder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/B_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003648 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_4decoder " "Found entity 1: B_4decoder" {  } { { "B_4decoder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/B_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_adder-BCD_adder_arch " "Found design unit 1: BCD_adder-BCD_adder_arch" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091003654 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder " "Found entity 1: BCD_adder" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091003654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091003654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_adder " "Elaborating entity \"BCD_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1428091003715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] BCD_adder.vhd(79) " "Inferred latch for \"D2\[0\]\" at BCD_adder.vhd(79)" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003720 "|BCD_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] BCD_adder.vhd(79) " "Inferred latch for \"D2\[1\]\" at BCD_adder.vhd(79)" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003720 "|BCD_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] BCD_adder.vhd(79) " "Inferred latch for \"D2\[2\]\" at BCD_adder.vhd(79)" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003720 "|BCD_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] BCD_adder.vhd(79) " "Inferred latch for \"D2\[3\]\" at BCD_adder.vhd(79)" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003720 "|BCD_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_4bit_adder full_4bit_adder:adder " "Elaborating entity \"full_4bit_adder\" for hierarchy \"full_4bit_adder:adder\"" {  } { { "BCD_adder.vhd" "adder" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_4bit_adder:adder\|full_adder:adder1 " "Elaborating entity \"full_adder\" for hierarchy \"full_4bit_adder:adder\|full_adder:adder1\"" {  } { { "full_4bit_adder.vhd" "adder1" { Text "C:/altera/12.1/lab_2_part_4/full_4bit_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003740 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] full_adder.vhd(18) " "Inferred latch for \"X\[0\]\" at full_adder.vhd(18)" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003741 "|BCD_adder|full_4bit_adder:adder|full_adder:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] full_adder.vhd(18) " "Inferred latch for \"X\[1\]\" at full_adder.vhd(18)" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003742 "|BCD_adder|full_4bit_adder:adder|full_adder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_2dec bin_2dec:bin " "Elaborating entity \"bin_2dec\" for hierarchy \"bin_2dec:bin\"" {  } { { "BCD_adder.vhd" "bin" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator bin_2dec:bin\|comparator:Comp " "Elaborating entity \"comparator\" for hierarchy \"bin_2dec:bin\|comparator:Comp\"" {  } { { "bin_2dec.vhd" "Comp" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_4decoder bin_2dec:bin\|A_4decoder:A " "Elaborating entity \"A_4decoder\" for hierarchy \"bin_2dec:bin\|A_4decoder:A\"" {  } { { "bin_2dec.vhd" "A" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_2 bin_2dec:bin\|mux4_2:Mux4 " "Elaborating entity \"mux4_2\" for hierarchy \"bin_2dec:bin\|mux4_2:Mux4\"" {  } { { "bin_2dec.vhd" "Mux4" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003762 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] mux4_2.vhd(14) " "Inferred latch for \"M\[0\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003763 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] mux4_2.vhd(14) " "Inferred latch for \"M\[1\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003763 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] mux4_2.vhd(14) " "Inferred latch for \"M\[2\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003763 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] mux4_2.vhd(14) " "Inferred latch for \"M\[3\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091003764 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2state bin_2dec:bin\|mux2state:Mux2 " "Elaborating entity \"mux2state\" for hierarchy \"bin_2dec:bin\|mux2state:Mux2\"" {  } { { "bin_2dec.vhd" "Mux2" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_4decoder B_4decoder:Bcircuit " "Elaborating entity \"B_4decoder\" for hierarchy \"B_4decoder:Bcircuit\"" {  } { { "BCD_adder.vhd" "Bcircuit" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_4decoder seg7_4decoder:digit1 " "Elaborating entity \"seg7_4decoder\" for hierarchy \"seg7_4decoder:digit1\"" {  } { { "BCD_adder.vhd" "digit1" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091003775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[0\] VCC " "Pin \"Led_Disp1\[0\]\" is stuck at VCC" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091004737 "|BCD_adder|Led_Disp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[1\] GND " "Pin \"Led_Disp1\[1\]\" is stuck at GND" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091004737 "|BCD_adder|Led_Disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[2\] GND " "Pin \"Led_Disp1\[2\]\" is stuck at GND" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091004737 "|BCD_adder|Led_Disp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[3\] VCC " "Pin \"Led_Disp1\[3\]\" is stuck at VCC" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091004737 "|BCD_adder|Led_Disp1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[4\] VCC " "Pin \"Led_Disp1\[4\]\" is stuck at VCC" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091004737 "|BCD_adder|Led_Disp1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[5\] VCC " "Pin \"Led_Disp1\[5\]\" is stuck at VCC" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091004737 "|BCD_adder|Led_Disp1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[6\] VCC " "Pin \"Led_Disp1\[6\]\" is stuck at VCC" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091004737 "|BCD_adder|Led_Disp1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1428091004737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1428091004926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1428091005349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1428091005349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1428091005387 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1428091005387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1428091005387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1428091005387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428091005433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 21:56:45 2015 " "Processing ended: Fri Apr 03 21:56:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428091005433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428091005433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428091005433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428091005433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428091006712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428091006712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 21:56:46 2015 " "Processing started: Fri Apr 03 21:56:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428091006712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428091006712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off p4 -c p4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428091006713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1428091006938 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p4 EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"p4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1428091006960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428091007060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428091007061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428091007061 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1428091007993 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1428091008012 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1428091008856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1428091008856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1428091008856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1428091008856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1428091008856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1/lab_2_part_4/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428091008859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1/lab_2_part_4/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428091008859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1/lab_2_part_4/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428091008859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1/lab_2_part_4/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428091008859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1/lab_2_part_4/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428091008859 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1428091008859 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1428091008862 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p4.sdc " "Synopsys Design Constraints File file not found: 'p4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1428091014037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1428091014037 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1428091014038 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1428091014038 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1428091014039 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1428091014039 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1428091014039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1428091014041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1428091014042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1428091014042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1428091014042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1428091014043 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1428091014043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1428091014043 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1428091014043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1428091014043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1428091014044 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1428091014044 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428091014110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1428091019716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428091019788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1428091019798 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1428091021327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428091021328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1428091022464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y80 X34_Y91 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y80 to location X34_Y91" {  } { { "loc" "" { Generic "C:/altera/12.1/lab_2_part_4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y80 to location X34_Y91"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y80 to location X34_Y91"} 23 80 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1428091028087 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1428091028087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428091028729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1428091028732 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1428091028732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1428091028732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1428091028898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1428091029616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1428091029727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1428091030430 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428091031150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/12.1/lab_2_part_4/output_files/p4.fit.smsg " "Generated suppressed messages file C:/altera/12.1/lab_2_part_4/output_files/p4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1428091034387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428091034948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 21:57:14 2015 " "Processing ended: Fri Apr 03 21:57:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428091034948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428091034948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428091034948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428091034948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428091036904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428091036905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 21:57:16 2015 " "Processing started: Fri Apr 03 21:57:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428091036905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428091036905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off p4 -c p4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428091036905 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1428091044035 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1428091044255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428091046581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 21:57:26 2015 " "Processing ended: Fri Apr 03 21:57:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428091046581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428091046581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428091046581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428091046581 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1428091047215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428091048703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428091048704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 21:57:27 2015 " "Processing started: Fri Apr 03 21:57:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428091048704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428091048704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p4 -c p4 " "Command: quartus_sta p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428091048705 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1428091048993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1428091049341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428091049341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428091049448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428091049448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p4.sdc " "Synopsys Design Constraints File file not found: 'p4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1428091050037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1428091050038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1428091050038 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1428091050039 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1428091050039 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1428091050039 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1428091050040 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1428091050053 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1428091050055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091050057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091050062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091050066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091050069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091050073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091050075 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1428091050101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1428091050142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1428091051749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1428091051809 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1428091051809 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1428091051810 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1428091051810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091051812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091051819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091051824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091051831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091051836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091051839 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1428091051865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1428091052136 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1428091052136 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1428091052137 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1428091052137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091052142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091052147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091052153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091052157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1428091052162 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1428091052804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1428091052804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428091052905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 21:57:32 2015 " "Processing ended: Fri Apr 03 21:57:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428091052905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428091052905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428091052905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428091052905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428091054752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428091054752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 21:57:34 2015 " "Processing started: Fri Apr 03 21:57:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428091054752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428091054752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off p4 -c p4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428091054753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4_7_1200mv_85c_slow.vho C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4_7_1200mv_85c_slow.vho in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4_7_1200mv_0c_slow.vho C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4_7_1200mv_0c_slow.vho in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4_min_1200mv_0c_fast.vho C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4_min_1200mv_0c_fast.vho in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4.vho C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4.vho in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4_7_1200mv_85c_vhd_slow.sdo C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4_7_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4_7_1200mv_0c_vhd_slow.sdo C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4_7_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4_min_1200mv_0c_vhd_fast.sdo C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p4_vhd.sdo C:/altera/12.1/lab_2_part_4/simulation/modelsim/ simulation " "Generated file p4_vhd.sdo in folder \"C:/altera/12.1/lab_2_part_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428091055961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428091056045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 21:57:36 2015 " "Processing ended: Fri Apr 03 21:57:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428091056045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428091056045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428091056045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428091056045 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428091056677 ""}
