// Seed: 356691698
`define pp_2 0
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  initial id_0 = 1 == id_1;
endmodule
