Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb  9 15:27:03 2025
| Host         : Ariqfadhh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.839        0.000                      0                 4088        0.122        0.000                      0                 4088        4.020        0.000                       0                   869  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.839        0.000                      0                 4088        0.122        0.000                      0                 4088        4.020        0.000                       0                   869  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_30_reg_9970_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 1.958ns (24.699%)  route 5.969ns (75.301%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X39Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/Q
                         net (fo=4, routed)           0.696     2.125    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124     2.249 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706[0]_i_37/O
                         net (fo=1, routed)           0.000     2.249    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706[0]_i_37_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     2.793 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706_reg[0]_i_16/O[2]
                         net (fo=32, routed)          5.273     8.066    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/th_high_fu_6106_p2[2]
    SLICE_X86Y35         LUT4 (Prop_lut4_I1_O)        0.301     8.367 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/bright_cont_30_reg_9970[0]_i_8/O
                         net (fo=1, routed)           0.000     8.367    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/bright_cont_30_reg_9970[0]_i_8_n_0
    SLICE_X86Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.900 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/bright_cont_30_reg_9970_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.900    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_30_fu_6290_p2
    SLICE_X86Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_30_reg_9970_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X86Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_30_reg_9970_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_30_reg_9970_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_2_reg_9662_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 2.028ns (25.626%)  route 5.886ns (74.374%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X39Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/Q
                         net (fo=4, routed)           0.696     2.125    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.124     2.249 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706[0]_i_37/O
                         net (fo=1, routed)           0.000     2.249    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706[0]_i_37_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.857 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_6_reg_9706_reg[0]_i_16/O[3]
                         net (fo=32, routed)          5.190     8.047    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/th_high_fu_6106_p2[3]
    SLICE_X86Y34         LUT4 (Prop_lut4_I3_O)        0.307     8.354 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/bright_cont_2_reg_9662[0]_i_8/O
                         net (fo=1, routed)           0.000     8.354    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/bright_cont_2_reg_9662[0]_i_8_n_0
    SLICE_X86Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.887 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/bright_cont_2_reg_9662_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.887    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_2_fu_6124_p2
    SLICE_X86Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_2_reg_9662_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X86Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_2_reg_9662_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X86Y34         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_2_reg_9662_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 2.917ns (38.545%)  route 4.651ns (61.455%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ap_clk
    RAMB18_X3Y15         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/DOADO[3]
                         net (fo=1, routed)           2.084     5.511    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[3]
    SLICE_X90Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_55__4/O
                         net (fo=1, routed)           0.000     5.635    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_55__4_n_0
    SLICE_X90Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.876 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_31__4/O
                         net (fo=1, routed)           0.000     5.876    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_31__4_n_0
    SLICE_X90Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     5.974 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_14__5/O
                         net (fo=16, routed)          2.567     8.541    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/DIADI[3]
    RAMB18_X2Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ap_clk
    RAMB18_X2Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.436    10.453    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 2.917ns (38.610%)  route 4.638ns (61.390%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg/DOADO[7]
                         net (fo=1, routed)           2.053     5.480    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_23__4_0[7]
    SLICE_X90Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.604 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_39__4/O
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_39__4_n_0
    SLICE_X90Y39         MUXF7 (Prop_muxf7_I0_O)      0.241     5.845 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_23__4/O
                         net (fo=1, routed)           0.000     5.845    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_23__4_n_0
    SLICE_X90Y39         MUXF8 (Prop_muxf8_I0_O)      0.098     5.943 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_10__10/O
                         net (fo=16, routed)          2.585     8.528    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/DIADI[7]
    RAMB18_X2Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ap_clk
    RAMB18_X2Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.436    10.453    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/threshold_read_reg_659_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 2.071ns (26.715%)  route 5.681ns (73.285%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y14         FDRE                                         r  bd_0_i/hls_inst/inst/threshold_read_reg_659_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/threshold_read_reg_659_reg[1]/Q
                         net (fo=2, routed)           0.584     2.075    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]_i_10_0[1]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.124     2.199 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981[0]_i_18/O
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981[0]_i_18_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.777 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]_i_11/O[2]
                         net (fo=32, routed)          5.097     7.874    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/th_low_fu_6110_p20_out[2]
    SLICE_X87Y35         LUT4 (Prop_lut4_I0_O)        0.301     8.175 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/dark_cont_30_reg_9981[0]_i_8/O
                         net (fo=1, routed)           0.000     8.175    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/dark_cont_30_reg_9981[0]_i_8_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.725 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/dark_cont_30_reg_9981_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_fu_6296_p2
    SLICE_X87Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X87Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X87Y35         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 2.920ns (38.914%)  route 4.584ns (61.086%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ap_clk
    RAMB18_X3Y15         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/DOADO[4]
                         net (fo=1, routed)           1.899     5.326    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[4]
    SLICE_X89Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.450 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_51__4/O
                         net (fo=1, routed)           0.000     5.450    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_51__4_n_0
    SLICE_X89Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     5.688 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_29__4/O
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_29__4_n_0
    SLICE_X89Y38         MUXF8 (Prop_muxf8_I0_O)      0.104     5.792 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_13__6/O
                         net (fo=16, routed)          2.684     8.477    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/DIADI[4]
    RAMB18_X2Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ap_clk
    RAMB18_X2Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.433    10.456    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 2.917ns (38.902%)  route 4.581ns (61.098%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ap_clk
    RAMB18_X3Y15         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/DOADO[3]
                         net (fo=1, routed)           2.084     5.511    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[3]
    SLICE_X90Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_55__4/O
                         net (fo=1, routed)           0.000     5.635    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_55__4_n_0
    SLICE_X90Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     5.876 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_31__4/O
                         net (fo=1, routed)           0.000     5.876    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_31__4_n_0
    SLICE_X90Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     5.974 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_14__5/O
                         net (fo=16, routed)          2.498     8.471    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/DIADI[3]
    RAMB18_X2Y3          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ap_clk
    RAMB18_X2Y3          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.436    10.453    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_26_reg_9937_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 1.659ns (21.474%)  route 6.066ns (78.526%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X39Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514_reg[0]/Q
                         net (fo=4, routed)           0.471     1.900    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/center_reg_8514[0]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981[0]_i_19/O
                         net (fo=1, routed)           0.000     2.024    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981[0]_i_19_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.276 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_30_reg_9981_reg[0]_i_11/O[0]
                         net (fo=32, routed)          5.596     7.871    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U/th_low_fu_6110_p20_out[0]
    SLICE_X87Y15         LUT4 (Prop_lut4_I0_O)        0.295     8.166 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U/dark_cont_26_reg_9937[0]_i_9/O
                         net (fo=1, routed)           0.000     8.166    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U/dark_cont_26_reg_9937[0]_i_9_n_0
    SLICE_X87Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.698 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U/dark_cont_26_reg_9937_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_26_fu_6272_p2
    SLICE_X87Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_26_reg_9937_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X87Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_26_reg_9937_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X87Y15         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_26_reg_9937_reg[0]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 2.917ns (38.962%)  route 4.570ns (61.038%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ap_clk
    RAMB18_X3Y15         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg/DOADO[6]
                         net (fo=1, routed)           2.084     5.511    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[6]
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_43__4/O
                         net (fo=1, routed)           0.000     5.635    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_43__4_n_0
    SLICE_X90Y36         MUXF7 (Prop_muxf7_I0_O)      0.241     5.876 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_25__4/O
                         net (fo=1, routed)           0.000     5.876    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_25__4_n_0
    SLICE_X90Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     5.974 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg_i_11__6/O
                         net (fo=16, routed)          2.486     8.460    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/DIADI[6]
    RAMB18_X2Y2          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/ap_clk
    RAMB18_X2Y2          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.436    10.453    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 2.917ns (39.003%)  route 4.562ns (60.997%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ap_clk
    RAMB18_X5Y3          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg/DOBDO[1]
                         net (fo=1, routed)           1.782     5.209    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[1]
    SLICE_X90Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.333 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg_i_50/O
                         net (fo=1, routed)           0.000     5.333    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg_i_50_n_0
    SLICE_X90Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     5.574 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg_i_22__0/O
                         net (fo=1, routed)           0.000     5.574    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg_i_22__0_n_0
    SLICE_X90Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     5.672 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg_i_8__35/O
                         net (fo=17, routed)          2.780     8.452    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/DIADI[1]
    RAMB18_X0Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/ap_clk
    RAMB18_X0Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.436    10.453    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  2.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X44Y21         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_reg[0]__0/Q
                         net (fo=1, routed)           0.119     0.670    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_reg[0]__0_n_0
    SLICE_X42Y22         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X42Y22         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/ap_clk
    SLICE_X40Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/ack_in_t_reg/Q
                         net (fo=3, routed)           0.077     0.628    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/data_p2_reg[0]_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.673 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/data_p2[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.673    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p2_reg[0]_0
    SLICE_X41Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/ap_clk
    SLICE_X41Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p2_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/y_fu_306_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y_2_reg_697_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y16         FDRE                                         r  bd_0_i/hls_inst/inst/y_fu_306_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/y_fu_306_reg[11]/Q
                         net (fo=7, routed)           0.066     0.617    bd_0_i/hls_inst/inst/y_fu_306[11]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.727 r  bd_0_i/hls_inst/inst/y_2_reg_697_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.727    bd_0_i/hls_inst/inst/y_2_fu_620_p2[11]
    SLICE_X36Y16         FDRE                                         r  bd_0_i/hls_inst/inst/y_2_reg_697_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y16         FDRE                                         r  bd_0_i/hls_inst/inst/y_2_reg_697_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/y_2_reg_697_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X57Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[2]/Q
                         net (fo=1, routed)           0.113     0.664    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942[2]
    SLICE_X57Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X57Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[4]/Q
                         net (fo=1, routed)           0.113     0.664    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942[4]
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y35         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942[7]
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y35         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rev_reg_717_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.213%)  route 0.099ns (34.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y23         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=3, routed)           0.099     0.650    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.045     0.695 r  bd_0_i/hls_inst/inst/rev_reg_717[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/inst/rev_reg_717[0]_i_1_n_0
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/rev_reg_717_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/rev_reg_717_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/rev_reg_717_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X56Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_reg[0]/Q
                         net (fo=1, routed)           0.125     0.676    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942[0]
    SLICE_X56Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X56Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X56Y34         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/pixel_reg_7942_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.271%)  route 0.103ns (35.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[5]/Q
                         net (fo=1, routed)           0.103     0.655    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg_n_0_[5]
    SLICE_X52Y33         LUT4 (Prop_lut4_I0_O)        0.045     0.700 r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.700    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/p_0_in[5]
    SLICE_X52Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X52Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (64.016%)  route 0.105ns (35.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y32         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[4]/Q
                         net (fo=1, routed)           0.105     0.656    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg_n_0_[4]
    SLICE_X52Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/p_0_in[4]
    SLICE_X52Y32         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X52Y32         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y13  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y17  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y14  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y10  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y12  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5   bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4   bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y6   bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y5   bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y21  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y21  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y22  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y22  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y21  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y21  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y22  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y22  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/ap_clk
    SLICE_X42Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[0]/Q
                         net (fo=2, unset)            0.973     2.464    dst_axi_tvalid
                                                                      r  dst_axi_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y12         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y10         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.973     2.464    s_axi_CONTROL_BUS_awready
                                                                      r  s_axi_CONTROL_BUS_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y10         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.464    s_axi_CONTROL_BUS_bvalid
                                                                      r  s_axi_CONTROL_BUS_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y13         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[1]/Q
                         net (fo=0)                   0.973     2.464    s_axi_CONTROL_BUS_rdata[1]
                                                                      r  s_axi_CONTROL_BUS_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y10         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, unset)            0.973     2.464    s_axi_CONTROL_BUS_wready
                                                                      r  s_axi_CONTROL_BUS_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/ap_clk
    SLICE_X40Y25         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.973     2.402    dst_axi_tdata[0]
                                                                      r  dst_axi_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tkeep[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/ap_clk
    SLICE_X43Y26         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.973     2.402    dst_axi_tkeep[0]
                                                                      r  dst_axi_tkeep[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/ap_clk
    SLICE_X41Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.973     2.402    dst_axi_tlast[0]
                                                                      r  dst_axi_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tstrb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/ap_clk
    SLICE_X44Y26         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.973     2.402    dst_axi_tstrb[0]
                                                                      r  dst_axi_tstrb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y13         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_CONTROL_BUS_rvalid
                                                                      r  s_axi_CONTROL_BUS_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/ap_clk
    SLICE_X40Y25         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    dst_axi_tdata[0]
                                                                      r  dst_axi_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tkeep[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/ap_clk
    SLICE_X43Y26         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    dst_axi_tkeep[0]
                                                                      r  dst_axi_tkeep[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/ap_clk
    SLICE_X41Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_last_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    dst_axi_tlast[0]
                                                                      r  dst_axi_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_axi_tstrb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/ap_clk
    SLICE_X44Y26         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    dst_axi_tstrb[0]
                                                                      r  dst_axi_tstrb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y13         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=4, unset)            0.410     0.961    s_axi_CONTROL_BUS_arready
                                                                      r  s_axi_CONTROL_BUS_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y12         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CONTROL_BUS_rdata[0]
                                                                      r  s_axi_CONTROL_BUS_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y16         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CONTROL_BUS_rdata[10]
                                                                      r  s_axi_CONTROL_BUS_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y16         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CONTROL_BUS_rdata[11]
                                                                      r  s_axi_CONTROL_BUS_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CONTROL_BUS_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y15         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CONTROL_BUS_rdata[12]
                                                                      r  s_axi_CONTROL_BUS_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           434 Endpoints
Min Delay           434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 0.124ns (2.400%)  route 5.043ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         4.070     5.167    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_rst_n_inv
    SLICE_X48Y31         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X48Y31         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 0.124ns (2.400%)  route 5.043ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         4.070     5.167    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_rst_n_inv
    SLICE_X48Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X48Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 0.124ns (2.400%)  route 5.043ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         4.070     5.167    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_rst_n_inv
    SLICE_X48Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ack_in_t_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X48Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.828ns  (logic 0.124ns (2.568%)  route 4.704ns (97.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         3.731     4.828    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_rst_n_inv
    SLICE_X46Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X46Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.828ns  (logic 0.124ns (2.568%)  route 4.704ns (97.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         3.731     4.828    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_rst_n_inv
    SLICE_X46Y31         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X46Y31         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 0.124ns (2.648%)  route 4.558ns (97.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         3.585     4.682    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/SR[0]
    SLICE_X42Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/ap_clk
    SLICE_X42Y27         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 0.124ns (2.648%)  route 4.558ns (97.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         3.585     4.682    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/SR[0]
    SLICE_X42Y27         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/ap_clk
    SLICE_X42Y27         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_data_V_U/state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.124ns (2.679%)  route 4.505ns (97.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         3.532     4.629    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/ap_rst_n_inv
    SLICE_X44Y25         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/ap_clk
    SLICE_X44Y25         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_keep_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.124ns (2.679%)  route 4.505ns (97.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         3.532     4.629    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/ap_rst_n_inv
    SLICE_X44Y25         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/ap_clk
    SLICE_X44Y25         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_axi_V_strb_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 0.124ns (2.734%)  route 4.411ns (97.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_rst_n
    SLICE_X48Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ack_in_t_i_1__3/O
                         net (fo=119, routed)         3.438     4.535    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_rst_n_inv
    SLICE_X44Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
    SLICE_X44Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_enable_reg_pp0_iter2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_CONTROL_BUS_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CONTROL_BUS_awaddr[2] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_AWADDR[0]
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_CONTROL_BUS_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CONTROL_BUS_awaddr[3] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_AWADDR[1]
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_CONTROL_BUS_awaddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CONTROL_BUS_awaddr[4] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_AWADDR[2]
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_CONTROL_BUS_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CONTROL_BUS_awaddr[5] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/s_axi_CONTROL_BUS_AWADDR[3]
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y11         FDRE                                         r  bd_0_i/hls_inst/inst/CONTROL_BUS_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 src_axi_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_axi_tdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/src_axi_TDATA[0]
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 src_axi_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_axi_tdata[1] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/src_axi_TDATA[1]
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 src_axi_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_axi_tdata[2] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/src_axi_TDATA[2]
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[2]/C

Slack:                    inf
  Source:                 src_axi_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_axi_tdata[3] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/src_axi_TDATA[3]
    SLICE_X51Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y31         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 src_axi_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_axi_tdata[4] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/src_axi_TDATA[4]
    SLICE_X51Y32         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y32         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[4]/C

Slack:                    inf
  Source:                 src_axi_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_axi_tdata[5] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/src_axi_TDATA[5]
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/ap_clk
    SLICE_X51Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_axi_V_data_V_U/data_p2_reg[5]/C





