--- rtl_before.sv
+++ rtl_after.sv
@@ -1,3 +1,5 @@
-module design_logic_combo_3_3(input logic a,b,c, output logic y);
-  assign y = (a ^ b) ^ c;
+module rewrite_logic_combo_3_3(input logic a,b,c, output logic y);
+  logic t;
+  assign t = a ^ b;
+  assign y = t ^ c;
 endmodule
