WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 3 min 2 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 2 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 3 min 2 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 6639582 heartbeat IPC: 2.41573 cumulative IPC: 2.41573 (Simulation time: 0 hr 7 min 46 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10661759 heartbeat IPC: 2.48622 cumulative IPC: 2.45047 (Simulation time: 0 hr 12 min 40 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14547995 heartbeat IPC: 2.57319 cumulative IPC: 2.49006 (Simulation time: 0 hr 17 min 40 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 18453431 heartbeat IPC: 2.56054 cumulative IPC: 2.50731 (Simulation time: 0 hr 22 min 5 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 22322765 heartbeat IPC: 2.58443 cumulative IPC: 2.52236 (Simulation time: 0 hr 25 min 9 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 19822721 cumulative IPC: 2.52236 (Simulation time: 0 hr 25 min 9 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 19822721 (Simulation time: 0 hr 25 min 9 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.52236 instructions: 50000000 cycles: 19822721
CPU 0 Branch Prediction Accuracy: 99.9958% MPKI: 0.0118001 Average ROB Occupancy at Mispredict: 327.199
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0118001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     951436  HIT:     290059  MISS:     661377
LLC LOAD         ACCESS:     950693  HIT:     289656  MISS:     661037
LLC RFO          ACCESS:        280  HIT:          0  MISS:        280
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        403  HIT:        403  MISS:          0
LLC TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.2745 cycles
cpu0_DTLB TOTAL       ACCESS:   12533342  HIT:   12464406  MISS:      68936
cpu0_DTLB LOAD         ACCESS:   12533342  HIT:   12464406  MISS:      68936
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.63475 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13137413  HIT:    8689158  MISS:    4448255
cpu0_L1D LOAD         ACCESS:   12481022  HIT:    8036267  MISS:    4444755
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656312  HIT:     652891  MISS:       3421
cpu0_L1D TRANSLATION  ACCESS:         79  HIT:          0  MISS:         79
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 20.5111 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     954168  HIT:       3136  MISS:     951032
cpu0_L2C LOAD         ACCESS:     950910  HIT:        218  MISS:     950692
cpu0_L2C RFO          ACCESS:       1532  HIT:       1252  MISS:        280
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       1666  HIT:       1666  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 84.8824 cycles
cpu0_STLB TOTAL       ACCESS:      17600  HIT:      17540  MISS:         60
cpu0_STLB LOAD         ACCESS:      17600  HIT:      17540  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 678.817 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     596445
  ROW_BUFFER_MISS:      64809
 AVG DBUS CONGESTED CYCLE:    3.85334
 WQ ROW_BUFFER_HIT:        341
  ROW_BUFFER_MISS:         42  FULL:          0

