@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.2/msys/bin/g++.exe"
   Compiling add_example.cpp_pre.cpp.tb.cpp
   Compiling apatb_add_function.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Result: 66666

C:\Users\Misca\beuth_ws1920\ModellbasierterEntwurf\Versuch0_adder\adder\solution2\sim\vhdl>call xelab xil_defaultlib.apatb_add_function_top -prj add_function.prj --initfile "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s add_function  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_add_function_top -prj add_function.prj --initfile C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s add_function 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_add_function_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_function
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_function_control_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/AESL_axi_slave_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_control
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.add_function_control_s_axi [add_function_control_s_axi_defau...]
Compiling architecture behav of entity xil_defaultlib.add_function [add_function_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_control [aesl_axi_slave_control_default]
Compiling architecture behav of entity xil_defaultlib.apatb_add_function_top
Built simulation snapshot add_function

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/xsim.dir/add_function/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 07 19:49:11 2020...

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/add_function/xsim_script.tcl
# xsim {add_function} -autoloadwcfg -tclbatch {add_function.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source add_function.tcl
## run all
Note: simulation done!
Time: 735 ns  Iteration: 1  Process: /apatb_add_function_top/generate_sim_done_proc  File: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 735 ns  Iteration: 1  Process: /apatb_add_function_top/generate_sim_done_proc  File: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function.autotb.vhd
$finish called at time : 735 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan 07 19:49:17 2020...
Result: 66666
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
