; RUN: %llvm_mc -mcpu=gfx1250 %s -o %t.o && %ld_lld -shared %t.o -o %t.hsaco \
; RUN:   && %raise_cli %t.hsaco --target-isa=gfx942 \
; RUN:     --emit-ir=ttmp7_wg_id_y_kernel 2>/dev/null \
; RUN:   | %FileCheck %s --check-prefix=IR
;
; Regression-fence for the `ttmp7 = (workgroup_id_z << 16) |
; (workgroup_id_y & 0xFFFF)` raiser-entry init on gfx12+ (see
; `raiser.cpp` Phase 4; landed alongside the matmul_fp16_16x16 fix).
;
; Before the raiser initialised ttmp7 this kernel's `s_and_b32 sN,
; ttmp7, 0xffff` read an uninitialised SGPR, so downstream lifted-IR
; consumers of `workgroup_id_y` always saw 0 — a kernel launched
; with a 2D grid wrote only its Y=0 column of workgroups, leaving
; the rest of the output at whatever the destination memory held at
; dispatch (verified empirically on `matmul_kernel_16x16` under
; compare_correctness: cols 0..15 match the CPU reference, cols
; 16..31 retain the host's pre-launch `0xCD` poison fill).
;
; We assert:
;   1) The raise succeeds (no %not; the RUN line fails the test if
;      raise_cli returns non-zero).
;   2) The lifted IR contains both `@llvm.amdgcn.workgroup.id.y`
;      and `@llvm.amdgcn.workgroup.id.z` calls at kernel entry.
;      Checking for both simultaneously pins BOTH halves of the
;      packed ttmp7 layout — a regression that drops the Z-shift
;      (e.g. forgets to include Z) would pass a Y-only check and
;      silently miscompile 3D-grid kernels on the rarer Z>0
;      launches.
;   3) The IR packs them via `shl i32 {{.*}}, 16` (the Z<<16
;      portion), pinning the exact encoding the AMDGPU backend's
;      `AMDGPULegalizerInfo::loadInputValue` requires.

; IR-LABEL: define amdgpu_kernel void @ttmp7_wg_id_y_kernel(
;
; We pin the FULL `(Z << 16) | (Y & 0xFFFF)` dataflow from the two
; workgroup.id intrinsics to the `or` that combines them.  Capture
; variables tie the shift / mask operands to the specific intrinsic
; results so a regression that shifted Y (instead of Z) by 16, or
; masked Z (instead of Y) with 0xFFFF, would fail the check.
;
; Note: we don't CHECK for the `store i32 %ttmp7_val, ptr %ttmp_7`
; into the raiser's ttmp[7] alloca; that store is routinely deleted
; by LLVM's mem2reg pass that runs before `emit-ir` prints, so the
; SSA value flows directly from `or` into the consumer side of the
; kernel body (the inline-asm `s_and ttmp7, 0xffff` lift).  The
; combined `or` shape plus the `@llvm.amdgcn.workgroup.id.{y,z}`
; anchors above are the robust regression fence.
;
; The capture regex is anchored on the `ttmp7_wg_id_{y,z}` prefix
; produced by `raiser.cpp`'s `B.CreateCall(fn..., {}, "ttmp7_wg_id_y")`
; name.  Without the prefix anchor IR-DAG would match an EARLIER
; `@llvm.amdgcn.workgroup.id.y()` call the raiser emits for the s3
; SGPR alloca path (that one is named `%wg_id_y`), and the
; downstream `and [[WG_Y]], 65535` check would then fail because
; the actual AND consumes the SECOND call's result.  If a future
; refactor renames these SSA values, update the anchor here.
; IR-DAG: [[WG_Y:%ttmp7_wg_id_y[a-zA-Z0-9_.]*]] = call i32 @llvm.amdgcn.workgroup.id.y()
; IR-DAG: [[WG_Z:%ttmp7_wg_id_z[a-zA-Z0-9_.]*]] = call i32 @llvm.amdgcn.workgroup.id.z()
; IR:     [[Y_LO:%[a-zA-Z0-9_.]+]] = and i32 [[WG_Y]], 65535
; IR:     [[Z_HI:%[a-zA-Z0-9_.]+]] = shl i32 [[WG_Z]], 16
; IR:     {{%[a-zA-Z0-9_.]+}} = or i32 [[Y_LO]], [[Z_HI]]

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	ttmp7_wg_id_y_kernel
	.p2align	8
	.type	ttmp7_wg_id_y_kernel,@function
ttmp7_wg_id_y_kernel:                   ; @ttmp7_wg_id_y_kernel
; %bb.0:
	s_clause 0x1
	s_load_b32 s4, s[0:1], 0x14
	s_load_b64 s[2:3], s[0:1], 0x0
	s_wait_xcnt 0x0
	s_bfe_u32 s0, ttmp6, 0x4000c
	s_and_b32 s1, ttmp6, 15
	s_add_co_i32 s0, s0, 1
	s_getreg_b32 s5, hwreg(HW_REG_IB_STS2, 6, 4)
	s_mul_i32 s0, ttmp9, s0
	s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(SALU_CYCLE_1)
	s_add_co_i32 s1, s1, s0
	s_wait_kmcnt 0x0
	s_and_b32 s4, s4, 0xffff
	s_cmp_eq_u32 s5, 0
	s_cselect_b32 s0, ttmp9, s1
	v_mad_u32 v0, s0, s4, v0
	;;#ASMSTART
	s_and_b32 s0, ttmp7, 0xffff
	
	;;#ASMEND
	v_mov_b32_e32 v1, s0
	global_store_b32 v0, v1, s[2:3] scale_offset
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel ttmp7_wg_id_y_kernel
		.amdhsa_kernarg_size 264
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_wavefront_size32 1
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_next_free_vgpr 2
		.amdhsa_next_free_sgpr 6
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_inst_pref_size 1
	.end_amdhsa_kernel
	.text
	.p2alignl 7, 3214868480
	.fill 96, 4, 3214868480
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args:
      - .address_space:  global
        .offset:         0
        .size:           8
        .value_kind:     global_buffer
      - .offset:         8
        .size:           4
        .value_kind:     hidden_block_count_x
      - .offset:         12
        .size:           4
        .value_kind:     hidden_block_count_y
      - .offset:         16
        .size:           4
        .value_kind:     hidden_block_count_z
      - .offset:         20
        .size:           2
        .value_kind:     hidden_group_size_x
      - .offset:         22
        .size:           2
        .value_kind:     hidden_group_size_y
      - .offset:         24
        .size:           2
        .value_kind:     hidden_group_size_z
      - .offset:         26
        .size:           2
        .value_kind:     hidden_remainder_x
      - .offset:         28
        .size:           2
        .value_kind:     hidden_remainder_y
      - .offset:         30
        .size:           2
        .value_kind:     hidden_remainder_z
      - .offset:         48
        .size:           8
        .value_kind:     hidden_global_offset_x
      - .offset:         56
        .size:           8
        .value_kind:     hidden_global_offset_y
      - .offset:         64
        .size:           8
        .value_kind:     hidden_global_offset_z
      - .offset:         72
        .size:           2
        .value_kind:     hidden_grid_dims
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 264
    .max_flat_workgroup_size: 1024
    .name:           ttmp7_wg_id_y_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     6
    .symbol:         ttmp7_wg_id_y_kernel.kd
    .vgpr_count:     2
    .wavefront_size: 32
amdhsa.target:   amdgcn-amd-amdhsa--gfx1250
amdhsa.version: [1, 2]
...

	.end_amdgpu_metadata
