strict digraph "" {
	node [label="\N"];
	"1799:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee0424d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1799:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'Busy_IRQ']"];
	"1800:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee042650>",
		fillcolor=turquoise,
		label="1800:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1799:AL" -> "1800:BL"	 [cond="[]",
		lineno=None];
	"1807:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042710>",
		fillcolor=springgreen,
		label="1807:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1808:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042750>",
		fillcolor=firebrick,
		label="1808:NS
irq_busy <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1807:IF" -> "1808:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[4])",
		lineno=1807];
	"1805:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042a50>",
		fillcolor=firebrick,
		label="1805:NS
irq_busy <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1799:AL"	 [def_var="['irq_busy']",
		label="Leaf_1799:AL"];
	"1805:NS" -> "Leaf_1799:AL"	 [cond="[]",
		lineno=None];
	"1808:NS" -> "Leaf_1799:AL"	 [cond="[]",
		lineno=None];
	"1804:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee0426d0>",
		fillcolor=springgreen,
		label="1804:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1804:IF" -> "1807:IF"	 [cond="['Busy_IRQ']",
		label="!(Busy_IRQ)",
		lineno=1804];
	"1804:IF" -> "1805:NS"	 [cond="['Busy_IRQ']",
		label=Busy_IRQ,
		lineno=1804];
	"1801:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042690>",
		fillcolor=springgreen,
		label="1801:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1801:IF" -> "1804:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1801];
	"1802:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0c8450>",
		fillcolor=firebrick,
		label="1802:NS
irq_busy <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0c8450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1801:IF" -> "1802:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1801];
	"1800:BL" -> "1801:IF"	 [cond="[]",
		lineno=None];
	"1802:NS" -> "Leaf_1799:AL"	 [cond="[]",
		lineno=None];
}
