<root><simulation><result_generated_time />2023-05-12 16:54:52<layer><layer_spec />{'B': 1, 'K': 960, 'C': 160, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 7840, 'O': 47040}<total_data_reuse />{'W': 49, 'I': 960.0, 'O': 160}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />25/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [80, 1, 1], 'I': [560, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('C', 20)], [('C', 4)]], [], []]<I />[[], [[('C', 20)], [('OY', 7), ('C', 4)]], [], []]<O />[[[('C', 20)], [('C', 4)]], [[], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OX', 7)], [('K', 60)], []]<I />[[('K', 16), ('C', 2), ('OX', 7), ('K', 60)], [], []]<O />[[('K', 16), ('C', 2)], [('OX', 7), ('K', 60)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [1.0, 960.0, 1.0, 1.0], 'O': [80.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 1228800, 1228800], 'I': [112, 62720, 62720], 'O': [128, 376320, 376320], 'O_partial': [128, 0, 0], 'O_final': [0, 376320, 376320]}<actual_mem_utilization_individual />{'W': [0.5, 0.04, 0.0], 'I': [0.22, 0.0, 0.0], 'O': [0.25, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.05, 0.0], 'I': [0.22, 0.05, 0.0], 'O': [0.25, 0.05, 0.0]}<effective_mem_size_bit />{'W': [256, 20480, 1228800], 'I': [112, 62720, 62720], 'O': [128, 53760, 376320], 'O_partial': [128, 0, 0], 'O_final': [0, 53760, 376320]}<total_unit_count />{'W': [560, 80, 1, 1], 'I': [560, 560, 1, 1], 'O': [560, 7, 1, 1]}<unique_unit_count />{'W': [80, 80, 1, 1], 'I': [560, 560, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [80.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1075200, 153600], [153600, 153600], [153600, 0]]<I />[[470400, 7840], [7840, 7840], [7840, 0]]<O />[[(47040, 94080), (47040, 0)], [(0, 47040), (47040, 0)], [(0, 47040), (0, 0)]]<O_partial />[[(47040, 94080), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (47040, 0)], [(0, 47040), (47040, 0)], [(0, 47040), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[134400, 19200], [2400, 2400], [600, 0]]<I />[[58800, 980], [122, 122], [31, 0]]<O />[[(5880, 11760), (5880, 0)], [(0, 735), (735, 0)], [(0, 184), (0, 0)]]<O_partial />[([5880, 11760], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5880, 0]), ([0, 735], [735, 0]), ([0, 184], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />6236160</mac_count></basic_info><energy><total_energy />16766329.1<mem_energy_breakdown><W />[52.2, 475.6, 799.1]<I />[20.1, 24.3, 40.8]<O />[8.2, 145.7, 244.7]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />311808.0<total />16764518.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4593<utilization_without_data_loading />0.5469<utilization_spatial />0.5469<utilization_temporal_with_data_loading />0.8398<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />16003<latency_cycle_without_data_loading />13440<ideal_computing_cycle />13440<data_loading><load_cycle_total />2563<load_cycle_individual />{'W': [40, 2400, 0], 'I': [123, 123, 0]}<load_cycle_combined />{'W': 2400, 'I': 124}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-13439], [-12980, -10856], [-13440, -13440]], 'I': [[-13439], [-13440, -13440], [-13440, -13440]], 'O': [[-13440], [-12600, -12600], [-12705, -13256]]}<mem_stall_cycle_shared />{'W': [[-13439], [-12980, 0], [0, 0]], 'I': [[-13439], [-13440, 0], [0, 0]], 'O': [[-13440], [-12600, -12600], [-12705, -13256]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 1228800, 1228800], 'I': [112, 62720, 62720], 'O': [128, 376320, 376320], 'O_partial': [128, 0, 0], 'O_final': [0, 376320, 376320]}<data_size_each_level_total />{'W': [20480, 1228800, 1228800], 'I': [62720, 62720, 62720], 'O': [896, 376320, 376320]}<loop_cycles_each_level />{'W': [224, 13440, 13440], 'I': [13440, 13440, 13440], 'O': [32, 13440, 13440]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [60, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [91.4, 91.4], [91.4, 91.4]], 'I': [[8.0, 0.0], [4.7, 4.7], [4.7, 4.7]], 'O': [[8.0, 4.0], [28.0, 28.0], [28.0, 28.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [640.0, 91.4], [91.4, 91.4]], 'I': [[8.0, 0.5], [280.0, 4.7], [4.7, 4.7]], 'O': [[8.0, 8.0], [56.0, 28.0], [28.0, 28.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [91.4, 91.4], [91.4, 0]], 'I': [[8.0, 0.0], [4.7, 4.7], [4.7, 0]], 'O': [[8.0, 4.0], [28.0, 28.0], [28.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [124.1, 124.1], [96.1, 28.0]], 'I': [[8.0, 0.0], [124.1, 124.1], [96.1, 28.0]], 'O': [[8.0, 4.0], [124.1, 124.1], [96.1, 28.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 13440], [224, 224, 60], [13440, 13440, 1]], 'I': [[1, 1, 13440], [13440, 13440, 1], [13440, 13440, 1]], 'O': [[1, 1, 13440], [32, 32, 420], [13440, 13440, 1]]}<trans_time_real />{'W': [[0, 1, 13440], [[4, 224, 60], [40, 224, 60]], [[2400, 13440, 1], [600, 13440, 1]]], 'I': [[0, 1, 13440], [[2, 13440, 1], [123, 13440, 1]], [[123, 13440, 1], [31, 13440, 1]]], 'O': [[0, 1, 13440], [[2, 32, 420], [2, 32, 420]], [[735, 13440, 1], [184, 13440, 1]]]}<single_stall_cycle />{'W': [[-1], [-220, -184], [-11040, -12840]], 'I': [[-1], [-13438, -13318], [-13318, -13409]], 'O': [[-1], [-30, -30], [-12705, -13256]]}<single_stall_count />{'W': [13439, 59, 0], 'I': [13439, 0, 0], 'O': [13440, 420, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2360, 0], 'I': [0, 0], 'O': [840, 735]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [735, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-11080, -13440], [-12600, -12705]], 1: [[-13440, -13440], [-12705, -13440]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>