# Single Cycle RISC-V Processor Implemented on FPGA

![Project Status](https://img.shields.io/badge/status-Completed-brightgreen.svg) 
![Platform](https://img.shields.io/badge/platform-FPGA-ff69b4.svg)
![Tool-Vivado](https://img.shields.io/badge/tool-Vivado-yellow.svg)
![FPGA-NexysA7](https://img.shields.io/badge/FPGA-NexysA7-orange.svg)
![Language-SystemVerilog](https://img.shields.io/badge/language-SystemVerilog-purple.svg)
![License: MIT](https://img.shields.io/badge/license-MIT-lightgrey.svg)


An FPGA-based single-cycle RISC-V processor (RV32I) implemented in SystemVerilog. Project includes complete datapath and control logic with instruction memory, data memory, ALU, immediate generator, and branch comparator. This project is ideal for learning computer architecture, digital design, and RISC-V ISA implementation.
