Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto c8490e3827604568b562b9118d4bb0e2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_tb_behav xil_defaultlib.SR_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SR
Compiling module xil_defaultlib.SR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SR_tb_behav
