
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000019b8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08001ac4  08001ac4  00002ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001bf4  08001bf4  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001bf4  08001bf4  00002bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001bfc  08001bfc  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001bfc  08001bfc  00002bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001c00  08001c00  00002c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001c04  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  2000000c  08001c10  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08001c10  00003098  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006588  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013e0  00000000  00000000  000095bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000610  00000000  00000000  0000a9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004a8  00000000  00000000  0000afb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001941  00000000  00000000  0000b458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000075d9  00000000  00000000  0000cd99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081abb  00000000  00000000  00014372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00095e2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017d0  00000000  00000000  00095e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  00097640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001aac 	.word	0x08001aac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001aac 	.word	0x08001aac

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <uart1_putc>:
#include <stdint.h>
#include <string.h>
#include <stdio.h>

/* ===== UART1 레지스터 유틸 ===== */
static inline void uart1_putc(char c){
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	4603      	mov	r3, r0
 8000168:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t *SR = (uint32_t *)0x40013800;
 800016a:	4b09      	ldr	r3, [pc, #36]	@ (8000190 <uart1_putc+0x30>)
 800016c:	60fb      	str	r3, [r7, #12]
    volatile uint32_t *DR = (uint32_t *)0x40013804;
 800016e:	4b09      	ldr	r3, [pc, #36]	@ (8000194 <uart1_putc+0x34>)
 8000170:	60bb      	str	r3, [r7, #8]
    while(((*SR) & (1<<7)) == 0) {}   // TXE
 8000172:	bf00      	nop
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800017c:	2b00      	cmp	r3, #0
 800017e:	d0f9      	beq.n	8000174 <uart1_putc+0x14>
    *DR = (uint8_t)c;
 8000180:	79fa      	ldrb	r2, [r7, #7]
 8000182:	68bb      	ldr	r3, [r7, #8]
 8000184:	601a      	str	r2, [r3, #0]
}
 8000186:	bf00      	nop
 8000188:	3714      	adds	r7, #20
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	40013800 	.word	0x40013800
 8000194:	40013804 	.word	0x40013804

08000198 <uart1_puts>:
static inline void uart1_puts(const char *s){ while(*s) uart1_putc(*s++); }
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	e006      	b.n	80001b0 <uart1_puts+0x18>
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	1c5a      	adds	r2, r3, #1
 80001a6:	607a      	str	r2, [r7, #4]
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	4618      	mov	r0, r3
 80001ac:	f7ff ffd8 	bl	8000160 <uart1_putc>
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	781b      	ldrb	r3, [r3, #0]
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d1f4      	bne.n	80001a2 <uart1_puts+0xa>
 80001b8:	bf00      	nop
 80001ba:	bf00      	nop
 80001bc:	3708      	adds	r7, #8
 80001be:	46bd      	mov	sp, r7
 80001c0:	bd80      	pop	{r7, pc}
	...

080001c4 <uart1_getc_nonblock>:
static inline int  uart1_getc_nonblock(void){
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
    volatile uint32_t *SR = (uint32_t *)0x40013800;
 80001ca:	4b0a      	ldr	r3, [pc, #40]	@ (80001f4 <uart1_getc_nonblock+0x30>)
 80001cc:	607b      	str	r3, [r7, #4]
    if((*SR) & (1<<5)) {              // RXNE
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	f003 0320 	and.w	r3, r3, #32
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d005      	beq.n	80001e6 <uart1_getc_nonblock+0x22>
        volatile uint32_t *DR = (uint32_t *)0x40013804;
 80001da:	4b07      	ldr	r3, [pc, #28]	@ (80001f8 <uart1_getc_nonblock+0x34>)
 80001dc:	603b      	str	r3, [r7, #0]
        return (int)(uint8_t)(*DR);
 80001de:	683b      	ldr	r3, [r7, #0]
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	b2db      	uxtb	r3, r3
 80001e4:	e001      	b.n	80001ea <uart1_getc_nonblock+0x26>
    }
    return -1;
 80001e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	370c      	adds	r7, #12
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	40013800 	.word	0x40013800
 80001f8:	40013804 	.word	0x40013804

080001fc <uart1_init_9600_on_8MHz>:
static inline void uart1_init_9600_on_8MHz(void){
 80001fc:	b480      	push	{r7}
 80001fe:	b083      	sub	sp, #12
 8000200:	af00      	add	r7, sp, #0
    volatile uint32_t *BRR = (uint32_t *)0x40013808;
 8000202:	4b08      	ldr	r3, [pc, #32]	@ (8000224 <uart1_init_9600_on_8MHz+0x28>)
 8000204:	607b      	str	r3, [r7, #4]
    volatile uint32_t *CR1 = (uint32_t *)0x4001380C;
 8000206:	4b08      	ldr	r3, [pc, #32]	@ (8000228 <uart1_init_9600_on_8MHz+0x2c>)
 8000208:	603b      	str	r3, [r7, #0]
    *BRR = 0x341;                     // 8MHz/9600 ≈ 0x341
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	f240 3241 	movw	r2, #833	@ 0x341
 8000210:	601a      	str	r2, [r3, #0]
    *CR1 = (1<<13)|(1<<3)|(1<<2);     // UE | TE | RE
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	f242 020c 	movw	r2, #8204	@ 0x200c
 8000218:	601a      	str	r2, [r3, #0]
}
 800021a:	bf00      	nop
 800021c:	370c      	adds	r7, #12
 800021e:	46bd      	mov	sp, r7
 8000220:	bc80      	pop	{r7}
 8000222:	4770      	bx	lr
 8000224:	40013808 	.word	0x40013808
 8000228:	4001380c 	.word	0x4001380c

0800022c <gpio_pa5_output_init>:
#define GPIOA_CRL  (*(volatile uint32_t*)0x40010800)
#define GPIOA_ODR  (*(volatile uint32_t*)0x4001080C)
#define GPIOA_BSRR (*(volatile uint32_t*)0x40010810)
#define GPIOA_BRR  (*(volatile uint32_t*)0x40010814)

static inline void gpio_pa5_output_init(void){
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
    uint32_t crl = GPIOA_CRL;
 8000232:	4b09      	ldr	r3, [pc, #36]	@ (8000258 <gpio_pa5_output_init+0x2c>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	607b      	str	r3, [r7, #4]
    crl &= ~(0xFu << 20);             // PA5[23:20] 클리어
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800023e:	607b      	str	r3, [r7, #4]
    crl |=  (0x2u << 20);             // MODE5=10(2MHz), CNF5=00(PP)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000246:	607b      	str	r3, [r7, #4]
    GPIOA_CRL = crl;
 8000248:	4a03      	ldr	r2, [pc, #12]	@ (8000258 <gpio_pa5_output_init+0x2c>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	6013      	str	r3, [r2, #0]
}
 800024e:	bf00      	nop
 8000250:	370c      	adds	r7, #12
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	40010800 	.word	0x40010800

0800025c <led_on>:
static inline void led_on(void){  GPIOA_BSRR = (1u<<5); }
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0
 8000260:	4b03      	ldr	r3, [pc, #12]	@ (8000270 <led_on+0x14>)
 8000262:	2220      	movs	r2, #32
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	bf00      	nop
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	40010810 	.word	0x40010810

08000274 <led_off>:
static inline void led_off(void){ GPIOA_BRR  = (1u<<5); }
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0
 8000278:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <led_off+0x14>)
 800027a:	2220      	movs	r2, #32
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	bf00      	nop
 8000280:	46bd      	mov	sp, r7
 8000282:	bc80      	pop	{r7}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40010814 	.word	0x40010814

0800028c <led_is_on>:
static inline int  led_is_on(void){ return (GPIOA_ODR & (1u<<5)) ? 1 : 0; }
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
 8000290:	4b06      	ldr	r3, [pc, #24]	@ (80002ac <led_is_on+0x20>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	f003 0320 	and.w	r3, r3, #32
 8000298:	2b00      	cmp	r3, #0
 800029a:	bf14      	ite	ne
 800029c:	2301      	movne	r3, #1
 800029e:	2300      	moveq	r3, #0
 80002a0:	b2db      	uxtb	r3, r3
 80002a2:	4618      	mov	r0, r3
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bc80      	pop	{r7}
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	4001080c 	.word	0x4001080c

080002b0 <SystemClock_Config>:

/* ===== 최소 HAL: SysTick만 사용 ===== */
void SystemClock_Config(void){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b092      	sub	sp, #72	@ 0x48
 80002b4:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef o={0}; RCC_ClkInitTypeDef c={0};
 80002b6:	f107 031c 	add.w	r3, r7, #28
 80002ba:	2228      	movs	r2, #40	@ 0x28
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f001 fbc7 	bl	8001a52 <memset>
 80002c4:	f107 0308 	add.w	r3, r7, #8
 80002c8:	2200      	movs	r2, #0
 80002ca:	601a      	str	r2, [r3, #0]
 80002cc:	605a      	str	r2, [r3, #4]
 80002ce:	609a      	str	r2, [r3, #8]
 80002d0:	60da      	str	r2, [r3, #12]
 80002d2:	611a      	str	r2, [r3, #16]
    __HAL_RCC_AFIO_CLK_ENABLE(); __HAL_RCC_PWR_CLK_ENABLE();
 80002d4:	4b23      	ldr	r3, [pc, #140]	@ (8000364 <SystemClock_Config+0xb4>)
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	4a22      	ldr	r2, [pc, #136]	@ (8000364 <SystemClock_Config+0xb4>)
 80002da:	f043 0301 	orr.w	r3, r3, #1
 80002de:	6193      	str	r3, [r2, #24]
 80002e0:	4b20      	ldr	r3, [pc, #128]	@ (8000364 <SystemClock_Config+0xb4>)
 80002e2:	699b      	ldr	r3, [r3, #24]
 80002e4:	f003 0301 	and.w	r3, r3, #1
 80002e8:	607b      	str	r3, [r7, #4]
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000364 <SystemClock_Config+0xb4>)
 80002ee:	69db      	ldr	r3, [r3, #28]
 80002f0:	4a1c      	ldr	r2, [pc, #112]	@ (8000364 <SystemClock_Config+0xb4>)
 80002f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002f6:	61d3      	str	r3, [r2, #28]
 80002f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000364 <SystemClock_Config+0xb4>)
 80002fa:	69db      	ldr	r3, [r3, #28]
 80002fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000300:	603b      	str	r3, [r7, #0]
 8000302:	683b      	ldr	r3, [r7, #0]
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000304:	4b18      	ldr	r3, [pc, #96]	@ (8000368 <SystemClock_Config+0xb8>)
 8000306:	685b      	ldr	r3, [r3, #4]
 8000308:	647b      	str	r3, [r7, #68]	@ 0x44
 800030a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800030c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000310:	647b      	str	r3, [r7, #68]	@ 0x44
 8000312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000314:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000318:	647b      	str	r3, [r7, #68]	@ 0x44
 800031a:	4a13      	ldr	r2, [pc, #76]	@ (8000368 <SystemClock_Config+0xb8>)
 800031c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800031e:	6053      	str	r3, [r2, #4]
    o.OscillatorType=RCC_OSCILLATORTYPE_HSI; o.HSIState=RCC_HSI_ON;
 8000320:	2302      	movs	r3, #2
 8000322:	61fb      	str	r3, [r7, #28]
 8000324:	2301      	movs	r3, #1
 8000326:	62fb      	str	r3, [r7, #44]	@ 0x2c
    o.HSICalibrationValue=RCC_HSICALIBRATION_DEFAULT; o.PLL.PLLState=RCC_PLL_OFF;
 8000328:	2310      	movs	r3, #16
 800032a:	633b      	str	r3, [r7, #48]	@ 0x30
 800032c:	2301      	movs	r3, #1
 800032e:	63bb      	str	r3, [r7, #56]	@ 0x38
    HAL_RCC_OscConfig(&o);
 8000330:	f107 031c 	add.w	r3, r7, #28
 8000334:	4618      	mov	r0, r3
 8000336:	f000 fb5b 	bl	80009f0 <HAL_RCC_OscConfig>
    c.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 800033a:	230f      	movs	r3, #15
 800033c:	60bb      	str	r3, [r7, #8]
    c.SYSCLKSource=RCC_SYSCLKSOURCE_HSI; c.AHBCLKDivider=RCC_SYSCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	60fb      	str	r3, [r7, #12]
 8000342:	2300      	movs	r3, #0
 8000344:	613b      	str	r3, [r7, #16]
    c.APB1CLKDivider=RCC_HCLK_DIV1; c.APB2CLKDivider=RCC_HCLK_DIV1;
 8000346:	2300      	movs	r3, #0
 8000348:	617b      	str	r3, [r7, #20]
 800034a:	2300      	movs	r3, #0
 800034c:	61bb      	str	r3, [r7, #24]
    HAL_RCC_ClockConfig(&c, FLASH_LATENCY_0);
 800034e:	f107 0308 	add.w	r3, r7, #8
 8000352:	2100      	movs	r1, #0
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fdcd 	bl	8000ef4 <HAL_RCC_ClockConfig>
}
 800035a:	bf00      	nop
 800035c:	3748      	adds	r7, #72	@ 0x48
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40021000 	.word	0x40021000
 8000368:	40010000 	.word	0x40010000

0800036c <print_prompt>:

/* ===== 간단 명령 파서 ===== */
static char line[32];
static uint8_t idx = 0;

static void print_prompt(void){ uart1_puts("> "); }
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
 8000370:	4802      	ldr	r0, [pc, #8]	@ (800037c <print_prompt+0x10>)
 8000372:	f7ff ff11 	bl	8000198 <uart1_puts>
 8000376:	bf00      	nop
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	08001ac4 	.word	0x08001ac4

08000380 <handle_line>:

static void handle_line(const char* s){
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
    if(strcmp(s,"help")==0){
 8000388:	4926      	ldr	r1, [pc, #152]	@ (8000424 <handle_line+0xa4>)
 800038a:	6878      	ldr	r0, [r7, #4]
 800038c:	f7ff fede 	bl	800014c <strcmp>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d103      	bne.n	800039e <handle_line+0x1e>
        uart1_puts("cmds: led on | led off | status | help\r\n");
 8000396:	4824      	ldr	r0, [pc, #144]	@ (8000428 <handle_line+0xa8>)
 8000398:	f7ff fefe 	bl	8000198 <uart1_puts>
    } else if(*s==0){
        // empty: ignore
    } else {
        uart1_puts("[ERR] unknown. type 'help'\r\n");
    }
}
 800039c:	e03d      	b.n	800041a <handle_line+0x9a>
    } else if(strcmp(s,"led on")==0){
 800039e:	4923      	ldr	r1, [pc, #140]	@ (800042c <handle_line+0xac>)
 80003a0:	6878      	ldr	r0, [r7, #4]
 80003a2:	f7ff fed3 	bl	800014c <strcmp>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d105      	bne.n	80003b8 <handle_line+0x38>
        led_on();  uart1_puts("[OK] LED ON\r\n");
 80003ac:	f7ff ff56 	bl	800025c <led_on>
 80003b0:	481f      	ldr	r0, [pc, #124]	@ (8000430 <handle_line+0xb0>)
 80003b2:	f7ff fef1 	bl	8000198 <uart1_puts>
}
 80003b6:	e030      	b.n	800041a <handle_line+0x9a>
    } else if(strcmp(s,"led off")==0){
 80003b8:	491e      	ldr	r1, [pc, #120]	@ (8000434 <handle_line+0xb4>)
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f7ff fec6 	bl	800014c <strcmp>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d105      	bne.n	80003d2 <handle_line+0x52>
        led_off(); uart1_puts("[OK] LED OFF\r\n");
 80003c6:	f7ff ff55 	bl	8000274 <led_off>
 80003ca:	481b      	ldr	r0, [pc, #108]	@ (8000438 <handle_line+0xb8>)
 80003cc:	f7ff fee4 	bl	8000198 <uart1_puts>
}
 80003d0:	e023      	b.n	800041a <handle_line+0x9a>
    } else if(strcmp(s,"status")==0 || strcmp(s,"led status")==0){
 80003d2:	491a      	ldr	r1, [pc, #104]	@ (800043c <handle_line+0xbc>)
 80003d4:	6878      	ldr	r0, [r7, #4]
 80003d6:	f7ff feb9 	bl	800014c <strcmp>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d006      	beq.n	80003ee <handle_line+0x6e>
 80003e0:	4917      	ldr	r1, [pc, #92]	@ (8000440 <handle_line+0xc0>)
 80003e2:	6878      	ldr	r0, [r7, #4]
 80003e4:	f7ff feb2 	bl	800014c <strcmp>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d10e      	bne.n	800040c <handle_line+0x8c>
        uart1_puts("[STATUS] LED=");
 80003ee:	4815      	ldr	r0, [pc, #84]	@ (8000444 <handle_line+0xc4>)
 80003f0:	f7ff fed2 	bl	8000198 <uart1_puts>
        uart1_puts(led_is_on() ? "ON\r\n" : "OFF\r\n");
 80003f4:	f7ff ff4a 	bl	800028c <led_is_on>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <handle_line+0x82>
 80003fe:	4b12      	ldr	r3, [pc, #72]	@ (8000448 <handle_line+0xc8>)
 8000400:	e000      	b.n	8000404 <handle_line+0x84>
 8000402:	4b12      	ldr	r3, [pc, #72]	@ (800044c <handle_line+0xcc>)
 8000404:	4618      	mov	r0, r3
 8000406:	f7ff fec7 	bl	8000198 <uart1_puts>
}
 800040a:	e006      	b.n	800041a <handle_line+0x9a>
    } else if(*s==0){
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	2b00      	cmp	r3, #0
 8000412:	d002      	beq.n	800041a <handle_line+0x9a>
        uart1_puts("[ERR] unknown. type 'help'\r\n");
 8000414:	480e      	ldr	r0, [pc, #56]	@ (8000450 <handle_line+0xd0>)
 8000416:	f7ff febf 	bl	8000198 <uart1_puts>
}
 800041a:	bf00      	nop
 800041c:	3708      	adds	r7, #8
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	08001ac8 	.word	0x08001ac8
 8000428:	08001ad0 	.word	0x08001ad0
 800042c:	08001afc 	.word	0x08001afc
 8000430:	08001b04 	.word	0x08001b04
 8000434:	08001b14 	.word	0x08001b14
 8000438:	08001b1c 	.word	0x08001b1c
 800043c:	08001b2c 	.word	0x08001b2c
 8000440:	08001b34 	.word	0x08001b34
 8000444:	08001b40 	.word	0x08001b40
 8000448:	08001b50 	.word	0x08001b50
 800044c:	08001b58 	.word	0x08001b58
 8000450:	08001b60 	.word	0x08001b60

08000454 <main>:

int main(void){
 8000454:	b580      	push	{r7, lr}
 8000456:	b084      	sub	sp, #16
 8000458:	af00      	add	r7, sp, #0
    HAL_Init();
 800045a:	f000 f8cb 	bl	80005f4 <HAL_Init>
    SystemClock_Config();          // HSI 8MHz
 800045e:	f7ff ff27 	bl	80002b0 <SystemClock_Config>
    uart1_init_9600_on_8MHz();     // RCC 없이 UART1 직접 활성화
 8000462:	f7ff fecb 	bl	80001fc <uart1_init_9600_on_8MHz>
    gpio_pa5_output_init();        // PA5를 출력으로
 8000466:	f7ff fee1 	bl	800022c <gpio_pa5_output_init>

    uart1_puts("\r\n=== BOOT F103 (reg-UART1 CLI) ===\r\n");
 800046a:	483c      	ldr	r0, [pc, #240]	@ (800055c <main+0x108>)
 800046c:	f7ff fe94 	bl	8000198 <uart1_puts>
    uart1_puts("type: help\r\n");
 8000470:	483b      	ldr	r0, [pc, #236]	@ (8000560 <main+0x10c>)
 8000472:	f7ff fe91 	bl	8000198 <uart1_puts>
    print_prompt();
 8000476:	f7ff ff79 	bl	800036c <print_prompt>

    uint32_t last = HAL_GetTick();
 800047a:	f000 f919 	bl	80006b0 <HAL_GetTick>
 800047e:	60f8      	str	r0, [r7, #12]
    unsigned hb = 0;
 8000480:	2300      	movs	r3, #0
 8000482:	60bb      	str	r3, [r7, #8]

    for(;;){
        // 하트비트 (1초)
        if(HAL_GetTick() - last >= 1000){
 8000484:	f000 f914 	bl	80006b0 <HAL_GetTick>
 8000488:	4602      	mov	r2, r0
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	1ad3      	subs	r3, r2, r3
 800048e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000492:	d31a      	bcc.n	80004ca <main+0x76>
            uart1_puts("[HB] alive #"); uart1_putc('0'+(hb++%10)); uart1_puts("\r\n");
 8000494:	4833      	ldr	r0, [pc, #204]	@ (8000564 <main+0x110>)
 8000496:	f7ff fe7f 	bl	8000198 <uart1_puts>
 800049a:	68ba      	ldr	r2, [r7, #8]
 800049c:	1c53      	adds	r3, r2, #1
 800049e:	60bb      	str	r3, [r7, #8]
 80004a0:	4b31      	ldr	r3, [pc, #196]	@ (8000568 <main+0x114>)
 80004a2:	fba3 1302 	umull	r1, r3, r3, r2
 80004a6:	08d9      	lsrs	r1, r3, #3
 80004a8:	460b      	mov	r3, r1
 80004aa:	009b      	lsls	r3, r3, #2
 80004ac:	440b      	add	r3, r1
 80004ae:	005b      	lsls	r3, r3, #1
 80004b0:	1ad1      	subs	r1, r2, r3
 80004b2:	b2cb      	uxtb	r3, r1
 80004b4:	3330      	adds	r3, #48	@ 0x30
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	4618      	mov	r0, r3
 80004ba:	f7ff fe51 	bl	8000160 <uart1_putc>
 80004be:	482b      	ldr	r0, [pc, #172]	@ (800056c <main+0x118>)
 80004c0:	f7ff fe6a 	bl	8000198 <uart1_puts>
            last = HAL_GetTick();
 80004c4:	f000 f8f4 	bl	80006b0 <HAL_GetTick>
 80004c8:	60f8      	str	r0, [r7, #12]
        }

        // 한 줄 입력 처리 (엔터 기준)
        int ch = uart1_getc_nonblock();
 80004ca:	f7ff fe7b 	bl	80001c4 <uart1_getc_nonblock>
 80004ce:	6078      	str	r0, [r7, #4]
        if(ch < 0) continue;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	db40      	blt.n	8000558 <main+0x104>

        if(ch=='\r' || ch=='\n'){
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	2b0d      	cmp	r3, #13
 80004da:	d002      	beq.n	80004e2 <main+0x8e>
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2b0a      	cmp	r3, #10
 80004e0:	d111      	bne.n	8000506 <main+0xb2>
            uart1_puts("\r\n");
 80004e2:	4822      	ldr	r0, [pc, #136]	@ (800056c <main+0x118>)
 80004e4:	f7ff fe58 	bl	8000198 <uart1_puts>
            line[idx] = 0;
 80004e8:	4b21      	ldr	r3, [pc, #132]	@ (8000570 <main+0x11c>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	461a      	mov	r2, r3
 80004ee:	4b21      	ldr	r3, [pc, #132]	@ (8000574 <main+0x120>)
 80004f0:	2100      	movs	r1, #0
 80004f2:	5499      	strb	r1, [r3, r2]
            handle_line(line);
 80004f4:	481f      	ldr	r0, [pc, #124]	@ (8000574 <main+0x120>)
 80004f6:	f7ff ff43 	bl	8000380 <handle_line>
            idx = 0;
 80004fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000570 <main+0x11c>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	701a      	strb	r2, [r3, #0]
            print_prompt();
 8000500:	f7ff ff34 	bl	800036c <print_prompt>
 8000504:	e029      	b.n	800055a <main+0x106>
        } else if(ch==8 || ch==127){ // 백스페이스
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2b08      	cmp	r3, #8
 800050a:	d002      	beq.n	8000512 <main+0xbe>
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000510:	d10d      	bne.n	800052e <main+0xda>
            if(idx>0){ idx--; uart1_puts("\b \b"); }
 8000512:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <main+0x11c>)
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d01f      	beq.n	800055a <main+0x106>
 800051a:	4b15      	ldr	r3, [pc, #84]	@ (8000570 <main+0x11c>)
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	3b01      	subs	r3, #1
 8000520:	b2da      	uxtb	r2, r3
 8000522:	4b13      	ldr	r3, [pc, #76]	@ (8000570 <main+0x11c>)
 8000524:	701a      	strb	r2, [r3, #0]
 8000526:	4814      	ldr	r0, [pc, #80]	@ (8000578 <main+0x124>)
 8000528:	f7ff fe36 	bl	8000198 <uart1_puts>
 800052c:	e015      	b.n	800055a <main+0x106>
        } else if(idx < sizeof(line)-1){
 800052e:	4b10      	ldr	r3, [pc, #64]	@ (8000570 <main+0x11c>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b1e      	cmp	r3, #30
 8000534:	d8a6      	bhi.n	8000484 <main+0x30>
            line[idx++] = (char)ch;
 8000536:	4b0e      	ldr	r3, [pc, #56]	@ (8000570 <main+0x11c>)
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	1c5a      	adds	r2, r3, #1
 800053c:	b2d1      	uxtb	r1, r2
 800053e:	4a0c      	ldr	r2, [pc, #48]	@ (8000570 <main+0x11c>)
 8000540:	7011      	strb	r1, [r2, #0]
 8000542:	461a      	mov	r2, r3
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	b2d9      	uxtb	r1, r3
 8000548:	4b0a      	ldr	r3, [pc, #40]	@ (8000574 <main+0x120>)
 800054a:	5499      	strb	r1, [r3, r2]
            uart1_putc((char)ch); // 에코
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	b2db      	uxtb	r3, r3
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff fe05 	bl	8000160 <uart1_putc>
 8000556:	e795      	b.n	8000484 <main+0x30>
        if(ch < 0) continue;
 8000558:	bf00      	nop
    for(;;){
 800055a:	e793      	b.n	8000484 <main+0x30>
 800055c:	08001b80 	.word	0x08001b80
 8000560:	08001ba8 	.word	0x08001ba8
 8000564:	08001bb8 	.word	0x08001bb8
 8000568:	cccccccd 	.word	0xcccccccd
 800056c:	08001bc8 	.word	0x08001bc8
 8000570:	20000048 	.word	0x20000048
 8000574:	20000028 	.word	0x20000028
 8000578:	08001bcc 	.word	0x08001bcc

0800057c <SysTick_Handler>:
#include "stm32f1xx_it.h"
#include "main.h"
#include "usart.h"

void SysTick_Handler(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000580:	f000 f884 	bl	800068c <HAL_IncTick>
}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}

08000588 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 800058c:	4802      	ldr	r0, [pc, #8]	@ (8000598 <USART2_IRQHandler+0x10>)
 800058e:	f000 fe0d 	bl	80011ac <HAL_UART_IRQHandler>
}
 8000592:	bf00      	nop
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	2000004c 	.word	0x2000004c

0800059c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr

080005a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005a8:	f7ff fff8 	bl	800059c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ac:	480b      	ldr	r0, [pc, #44]	@ (80005dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005ae:	490c      	ldr	r1, [pc, #48]	@ (80005e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005b0:	4a0c      	ldr	r2, [pc, #48]	@ (80005e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b4:	e002      	b.n	80005bc <LoopCopyDataInit>

080005b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ba:	3304      	adds	r3, #4

080005bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c0:	d3f9      	bcc.n	80005b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005c2:	4a09      	ldr	r2, [pc, #36]	@ (80005e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005c4:	4c09      	ldr	r4, [pc, #36]	@ (80005ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c8:	e001      	b.n	80005ce <LoopFillZerobss>

080005ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005cc:	3204      	adds	r2, #4

080005ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d0:	d3fb      	bcc.n	80005ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005d2:	f001 fa47 	bl	8001a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005d6:	f7ff ff3d 	bl	8000454 <main>
  bx lr
 80005da:	4770      	bx	lr
  ldr r0, =_sdata
 80005dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005e4:	08001c04 	.word	0x08001c04
  ldr r2, =_sbss
 80005e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005ec:	20000098 	.word	0x20000098

080005f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f0:	e7fe      	b.n	80005f0 <ADC1_2_IRQHandler>
	...

080005f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005f8:	4b08      	ldr	r3, [pc, #32]	@ (800061c <HAL_Init+0x28>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a07      	ldr	r2, [pc, #28]	@ (800061c <HAL_Init+0x28>)
 80005fe:	f043 0310 	orr.w	r3, r3, #16
 8000602:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f90d 	bl	8000824 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	200f      	movs	r0, #15
 800060c:	f000 f80e 	bl	800062c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000610:	f000 f806 	bl	8000620 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000614:	2300      	movs	r3, #0
}
 8000616:	4618      	mov	r0, r3
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40022000 	.word	0x40022000

08000620 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr

0800062c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000634:	4b12      	ldr	r3, [pc, #72]	@ (8000680 <HAL_InitTick+0x54>)
 8000636:	681a      	ldr	r2, [r3, #0]
 8000638:	4b12      	ldr	r3, [pc, #72]	@ (8000684 <HAL_InitTick+0x58>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	4619      	mov	r1, r3
 800063e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000642:	fbb3 f3f1 	udiv	r3, r3, r1
 8000646:	fbb2 f3f3 	udiv	r3, r2, r3
 800064a:	4618      	mov	r0, r3
 800064c:	f000 f911 	bl	8000872 <HAL_SYSTICK_Config>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000656:	2301      	movs	r3, #1
 8000658:	e00e      	b.n	8000678 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b0f      	cmp	r3, #15
 800065e:	d80a      	bhi.n	8000676 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000660:	2200      	movs	r2, #0
 8000662:	6879      	ldr	r1, [r7, #4]
 8000664:	f04f 30ff 	mov.w	r0, #4294967295
 8000668:	f000 f8e7 	bl	800083a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800066c:	4a06      	ldr	r2, [pc, #24]	@ (8000688 <HAL_InitTick+0x5c>)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000672:	2300      	movs	r3, #0
 8000674:	e000      	b.n	8000678 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000676:	2301      	movs	r3, #1
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	20000000 	.word	0x20000000
 8000684:	20000008 	.word	0x20000008
 8000688:	20000004 	.word	0x20000004

0800068c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000690:	4b05      	ldr	r3, [pc, #20]	@ (80006a8 <HAL_IncTick+0x1c>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	461a      	mov	r2, r3
 8000696:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <HAL_IncTick+0x20>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4413      	add	r3, r2
 800069c:	4a03      	ldr	r2, [pc, #12]	@ (80006ac <HAL_IncTick+0x20>)
 800069e:	6013      	str	r3, [r2, #0]
}
 80006a0:	bf00      	nop
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bc80      	pop	{r7}
 80006a6:	4770      	bx	lr
 80006a8:	20000008 	.word	0x20000008
 80006ac:	20000094 	.word	0x20000094

080006b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  return uwTick;
 80006b4:	4b02      	ldr	r3, [pc, #8]	@ (80006c0 <HAL_GetTick+0x10>)
 80006b6:	681b      	ldr	r3, [r3, #0]
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr
 80006c0:	20000094 	.word	0x20000094

080006c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f003 0307 	and.w	r3, r3, #7
 80006d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <__NVIC_SetPriorityGrouping+0x44>)
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006da:	68ba      	ldr	r2, [r7, #8]
 80006dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006e0:	4013      	ands	r3, r2
 80006e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006f6:	4a04      	ldr	r2, [pc, #16]	@ (8000708 <__NVIC_SetPriorityGrouping+0x44>)
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	60d3      	str	r3, [r2, #12]
}
 80006fc:	bf00      	nop
 80006fe:	3714      	adds	r7, #20
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000710:	4b04      	ldr	r3, [pc, #16]	@ (8000724 <__NVIC_GetPriorityGrouping+0x18>)
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	0a1b      	lsrs	r3, r3, #8
 8000716:	f003 0307 	and.w	r3, r3, #7
}
 800071a:	4618      	mov	r0, r3
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	6039      	str	r1, [r7, #0]
 8000732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000738:	2b00      	cmp	r3, #0
 800073a:	db0a      	blt.n	8000752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	b2da      	uxtb	r2, r3
 8000740:	490c      	ldr	r1, [pc, #48]	@ (8000774 <__NVIC_SetPriority+0x4c>)
 8000742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000746:	0112      	lsls	r2, r2, #4
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	440b      	add	r3, r1
 800074c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000750:	e00a      	b.n	8000768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	b2da      	uxtb	r2, r3
 8000756:	4908      	ldr	r1, [pc, #32]	@ (8000778 <__NVIC_SetPriority+0x50>)
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	f003 030f 	and.w	r3, r3, #15
 800075e:	3b04      	subs	r3, #4
 8000760:	0112      	lsls	r2, r2, #4
 8000762:	b2d2      	uxtb	r2, r2
 8000764:	440b      	add	r3, r1
 8000766:	761a      	strb	r2, [r3, #24]
}
 8000768:	bf00      	nop
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	bc80      	pop	{r7}
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	e000e100 	.word	0xe000e100
 8000778:	e000ed00 	.word	0xe000ed00

0800077c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800077c:	b480      	push	{r7}
 800077e:	b089      	sub	sp, #36	@ 0x24
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	f003 0307 	and.w	r3, r3, #7
 800078e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000790:	69fb      	ldr	r3, [r7, #28]
 8000792:	f1c3 0307 	rsb	r3, r3, #7
 8000796:	2b04      	cmp	r3, #4
 8000798:	bf28      	it	cs
 800079a:	2304      	movcs	r3, #4
 800079c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	3304      	adds	r3, #4
 80007a2:	2b06      	cmp	r3, #6
 80007a4:	d902      	bls.n	80007ac <NVIC_EncodePriority+0x30>
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	3b03      	subs	r3, #3
 80007aa:	e000      	b.n	80007ae <NVIC_EncodePriority+0x32>
 80007ac:	2300      	movs	r3, #0
 80007ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b0:	f04f 32ff 	mov.w	r2, #4294967295
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ba:	43da      	mvns	r2, r3
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	401a      	ands	r2, r3
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007c4:	f04f 31ff 	mov.w	r1, #4294967295
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	fa01 f303 	lsl.w	r3, r1, r3
 80007ce:	43d9      	mvns	r1, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d4:	4313      	orrs	r3, r2
         );
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3724      	adds	r7, #36	@ 0x24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3b01      	subs	r3, #1
 80007ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80007f0:	d301      	bcc.n	80007f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007f2:	2301      	movs	r3, #1
 80007f4:	e00f      	b.n	8000816 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000820 <SysTick_Config+0x40>)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3b01      	subs	r3, #1
 80007fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007fe:	210f      	movs	r1, #15
 8000800:	f04f 30ff 	mov.w	r0, #4294967295
 8000804:	f7ff ff90 	bl	8000728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000808:	4b05      	ldr	r3, [pc, #20]	@ (8000820 <SysTick_Config+0x40>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800080e:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <SysTick_Config+0x40>)
 8000810:	2207      	movs	r2, #7
 8000812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000814:	2300      	movs	r3, #0
}
 8000816:	4618      	mov	r0, r3
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	e000e010 	.word	0xe000e010

08000824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f7ff ff49 	bl	80006c4 <__NVIC_SetPriorityGrouping>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800083a:	b580      	push	{r7, lr}
 800083c:	b086      	sub	sp, #24
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	60b9      	str	r1, [r7, #8]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800084c:	f7ff ff5e 	bl	800070c <__NVIC_GetPriorityGrouping>
 8000850:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	68b9      	ldr	r1, [r7, #8]
 8000856:	6978      	ldr	r0, [r7, #20]
 8000858:	f7ff ff90 	bl	800077c <NVIC_EncodePriority>
 800085c:	4602      	mov	r2, r0
 800085e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000862:	4611      	mov	r1, r2
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff5f 	bl	8000728 <__NVIC_SetPriority>
}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b082      	sub	sp, #8
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f7ff ffb0 	bl	80007e0 <SysTick_Config>
 8000880:	4603      	mov	r3, r0
}
 8000882:	4618      	mov	r0, r3
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800088a:	b480      	push	{r7}
 800088c:	b085      	sub	sp, #20
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000892:	2300      	movs	r3, #0
 8000894:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800089c:	b2db      	uxtb	r3, r3
 800089e:	2b02      	cmp	r3, #2
 80008a0:	d008      	beq.n	80008b4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2204      	movs	r2, #4
 80008a6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2200      	movs	r2, #0
 80008ac:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e020      	b.n	80008f6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f022 020e 	bic.w	r2, r2, #14
 80008c2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f022 0201 	bic.w	r2, r2, #1
 80008d2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008dc:	2101      	movs	r1, #1
 80008de:	fa01 f202 	lsl.w	r2, r1, r2
 80008e2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2201      	movs	r2, #1
 80008e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2200      	movs	r2, #0
 80008f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80008f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3714      	adds	r7, #20
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr

08000900 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000908:	2300      	movs	r3, #0
 800090a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000912:	b2db      	uxtb	r3, r3
 8000914:	2b02      	cmp	r3, #2
 8000916:	d005      	beq.n	8000924 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2204      	movs	r2, #4
 800091c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	73fb      	strb	r3, [r7, #15]
 8000922:	e051      	b.n	80009c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f022 020e 	bic.w	r2, r2, #14
 8000932:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f022 0201 	bic.w	r2, r2, #1
 8000942:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a22      	ldr	r2, [pc, #136]	@ (80009d4 <HAL_DMA_Abort_IT+0xd4>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d029      	beq.n	80009a2 <HAL_DMA_Abort_IT+0xa2>
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a21      	ldr	r2, [pc, #132]	@ (80009d8 <HAL_DMA_Abort_IT+0xd8>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d022      	beq.n	800099e <HAL_DMA_Abort_IT+0x9e>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a1f      	ldr	r2, [pc, #124]	@ (80009dc <HAL_DMA_Abort_IT+0xdc>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d01a      	beq.n	8000998 <HAL_DMA_Abort_IT+0x98>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a1e      	ldr	r2, [pc, #120]	@ (80009e0 <HAL_DMA_Abort_IT+0xe0>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d012      	beq.n	8000992 <HAL_DMA_Abort_IT+0x92>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a1c      	ldr	r2, [pc, #112]	@ (80009e4 <HAL_DMA_Abort_IT+0xe4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d00a      	beq.n	800098c <HAL_DMA_Abort_IT+0x8c>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a1b      	ldr	r2, [pc, #108]	@ (80009e8 <HAL_DMA_Abort_IT+0xe8>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d102      	bne.n	8000986 <HAL_DMA_Abort_IT+0x86>
 8000980:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000984:	e00e      	b.n	80009a4 <HAL_DMA_Abort_IT+0xa4>
 8000986:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800098a:	e00b      	b.n	80009a4 <HAL_DMA_Abort_IT+0xa4>
 800098c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000990:	e008      	b.n	80009a4 <HAL_DMA_Abort_IT+0xa4>
 8000992:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000996:	e005      	b.n	80009a4 <HAL_DMA_Abort_IT+0xa4>
 8000998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800099c:	e002      	b.n	80009a4 <HAL_DMA_Abort_IT+0xa4>
 800099e:	2310      	movs	r3, #16
 80009a0:	e000      	b.n	80009a4 <HAL_DMA_Abort_IT+0xa4>
 80009a2:	2301      	movs	r3, #1
 80009a4:	4a11      	ldr	r2, [pc, #68]	@ (80009ec <HAL_DMA_Abort_IT+0xec>)
 80009a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2201      	movs	r2, #1
 80009ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2200      	movs	r2, #0
 80009b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d003      	beq.n	80009c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	4798      	blx	r3
    } 
  }
  return status;
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020008 	.word	0x40020008
 80009d8:	4002001c 	.word	0x4002001c
 80009dc:	40020030 	.word	0x40020030
 80009e0:	40020044 	.word	0x40020044
 80009e4:	40020058 	.word	0x40020058
 80009e8:	4002006c 	.word	0x4002006c
 80009ec:	40020000 	.word	0x40020000

080009f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d101      	bne.n	8000a02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
 8000a00:	e272      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	f000 8087 	beq.w	8000b1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a10:	4b92      	ldr	r3, [pc, #584]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f003 030c 	and.w	r3, r3, #12
 8000a18:	2b04      	cmp	r3, #4
 8000a1a:	d00c      	beq.n	8000a36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a1c:	4b8f      	ldr	r3, [pc, #572]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	f003 030c 	and.w	r3, r3, #12
 8000a24:	2b08      	cmp	r3, #8
 8000a26:	d112      	bne.n	8000a4e <HAL_RCC_OscConfig+0x5e>
 8000a28:	4b8c      	ldr	r3, [pc, #560]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a34:	d10b      	bne.n	8000a4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a36:	4b89      	ldr	r3, [pc, #548]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d06c      	beq.n	8000b1c <HAL_RCC_OscConfig+0x12c>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d168      	bne.n	8000b1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e24c      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a56:	d106      	bne.n	8000a66 <HAL_RCC_OscConfig+0x76>
 8000a58:	4b80      	ldr	r3, [pc, #512]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a7f      	ldr	r2, [pc, #508]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a62:	6013      	str	r3, [r2, #0]
 8000a64:	e02e      	b.n	8000ac4 <HAL_RCC_OscConfig+0xd4>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d10c      	bne.n	8000a88 <HAL_RCC_OscConfig+0x98>
 8000a6e:	4b7b      	ldr	r3, [pc, #492]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a7a      	ldr	r2, [pc, #488]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a78:	6013      	str	r3, [r2, #0]
 8000a7a:	4b78      	ldr	r3, [pc, #480]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a77      	ldr	r2, [pc, #476]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a84:	6013      	str	r3, [r2, #0]
 8000a86:	e01d      	b.n	8000ac4 <HAL_RCC_OscConfig+0xd4>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000a90:	d10c      	bne.n	8000aac <HAL_RCC_OscConfig+0xbc>
 8000a92:	4b72      	ldr	r3, [pc, #456]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a71      	ldr	r2, [pc, #452]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000a98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a9c:	6013      	str	r3, [r2, #0]
 8000a9e:	4b6f      	ldr	r3, [pc, #444]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a6e      	ldr	r2, [pc, #440]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000aa8:	6013      	str	r3, [r2, #0]
 8000aaa:	e00b      	b.n	8000ac4 <HAL_RCC_OscConfig+0xd4>
 8000aac:	4b6b      	ldr	r3, [pc, #428]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a6a      	ldr	r2, [pc, #424]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000ab2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ab6:	6013      	str	r3, [r2, #0]
 8000ab8:	4b68      	ldr	r3, [pc, #416]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a67      	ldr	r2, [pc, #412]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ac2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d013      	beq.n	8000af4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000acc:	f7ff fdf0 	bl	80006b0 <HAL_GetTick>
 8000ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ad2:	e008      	b.n	8000ae6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ad4:	f7ff fdec 	bl	80006b0 <HAL_GetTick>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	2b64      	cmp	r3, #100	@ 0x64
 8000ae0:	d901      	bls.n	8000ae6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	e200      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ae6:	4b5d      	ldr	r3, [pc, #372]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d0f0      	beq.n	8000ad4 <HAL_RCC_OscConfig+0xe4>
 8000af2:	e014      	b.n	8000b1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af4:	f7ff fddc 	bl	80006b0 <HAL_GetTick>
 8000af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000afa:	e008      	b.n	8000b0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000afc:	f7ff fdd8 	bl	80006b0 <HAL_GetTick>
 8000b00:	4602      	mov	r2, r0
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	2b64      	cmp	r3, #100	@ 0x64
 8000b08:	d901      	bls.n	8000b0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	e1ec      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b0e:	4b53      	ldr	r3, [pc, #332]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d1f0      	bne.n	8000afc <HAL_RCC_OscConfig+0x10c>
 8000b1a:	e000      	b.n	8000b1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d063      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b2a:	4b4c      	ldr	r3, [pc, #304]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	f003 030c 	and.w	r3, r3, #12
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d00b      	beq.n	8000b4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b36:	4b49      	ldr	r3, [pc, #292]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	f003 030c 	and.w	r3, r3, #12
 8000b3e:	2b08      	cmp	r3, #8
 8000b40:	d11c      	bne.n	8000b7c <HAL_RCC_OscConfig+0x18c>
 8000b42:	4b46      	ldr	r3, [pc, #280]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d116      	bne.n	8000b7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b4e:	4b43      	ldr	r3, [pc, #268]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f003 0302 	and.w	r3, r3, #2
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d005      	beq.n	8000b66 <HAL_RCC_OscConfig+0x176>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	691b      	ldr	r3, [r3, #16]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d001      	beq.n	8000b66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e1c0      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b66:	4b3d      	ldr	r3, [pc, #244]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	695b      	ldr	r3, [r3, #20]
 8000b72:	00db      	lsls	r3, r3, #3
 8000b74:	4939      	ldr	r1, [pc, #228]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000b76:	4313      	orrs	r3, r2
 8000b78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b7a:	e03a      	b.n	8000bf2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	691b      	ldr	r3, [r3, #16]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d020      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b84:	4b36      	ldr	r3, [pc, #216]	@ (8000c60 <HAL_RCC_OscConfig+0x270>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b8a:	f7ff fd91 	bl	80006b0 <HAL_GetTick>
 8000b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b90:	e008      	b.n	8000ba4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b92:	f7ff fd8d 	bl	80006b0 <HAL_GetTick>
 8000b96:	4602      	mov	r2, r0
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d901      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	e1a1      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f003 0302 	and.w	r3, r3, #2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d0f0      	beq.n	8000b92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bb0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	695b      	ldr	r3, [r3, #20]
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	4927      	ldr	r1, [pc, #156]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	600b      	str	r3, [r1, #0]
 8000bc4:	e015      	b.n	8000bf2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bc6:	4b26      	ldr	r3, [pc, #152]	@ (8000c60 <HAL_RCC_OscConfig+0x270>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bcc:	f7ff fd70 	bl	80006b0 <HAL_GetTick>
 8000bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bd2:	e008      	b.n	8000be6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bd4:	f7ff fd6c 	bl	80006b0 <HAL_GetTick>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d901      	bls.n	8000be6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000be2:	2303      	movs	r3, #3
 8000be4:	e180      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000be6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f003 0302 	and.w	r3, r3, #2
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d1f0      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d03a      	beq.n	8000c74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	699b      	ldr	r3, [r3, #24]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d019      	beq.n	8000c3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c06:	4b17      	ldr	r3, [pc, #92]	@ (8000c64 <HAL_RCC_OscConfig+0x274>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c0c:	f7ff fd50 	bl	80006b0 <HAL_GetTick>
 8000c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c12:	e008      	b.n	8000c26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c14:	f7ff fd4c 	bl	80006b0 <HAL_GetTick>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d901      	bls.n	8000c26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c22:	2303      	movs	r3, #3
 8000c24:	e160      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c26:	4b0d      	ldr	r3, [pc, #52]	@ (8000c5c <HAL_RCC_OscConfig+0x26c>)
 8000c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d0f0      	beq.n	8000c14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c32:	2001      	movs	r0, #1
 8000c34:	f000 fa9c 	bl	8001170 <RCC_Delay>
 8000c38:	e01c      	b.n	8000c74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_RCC_OscConfig+0x274>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c40:	f7ff fd36 	bl	80006b0 <HAL_GetTick>
 8000c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c46:	e00f      	b.n	8000c68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c48:	f7ff fd32 	bl	80006b0 <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	2b02      	cmp	r3, #2
 8000c54:	d908      	bls.n	8000c68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000c56:	2303      	movs	r3, #3
 8000c58:	e146      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
 8000c5a:	bf00      	nop
 8000c5c:	40021000 	.word	0x40021000
 8000c60:	42420000 	.word	0x42420000
 8000c64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c68:	4b92      	ldr	r3, [pc, #584]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c6c:	f003 0302 	and.w	r3, r3, #2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1e9      	bne.n	8000c48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f003 0304 	and.w	r3, r3, #4
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	f000 80a6 	beq.w	8000dce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c82:	2300      	movs	r3, #0
 8000c84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c86:	4b8b      	ldr	r3, [pc, #556]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d10d      	bne.n	8000cae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c92:	4b88      	ldr	r3, [pc, #544]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000c94:	69db      	ldr	r3, [r3, #28]
 8000c96:	4a87      	ldr	r2, [pc, #540]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c9c:	61d3      	str	r3, [r2, #28]
 8000c9e:	4b85      	ldr	r3, [pc, #532]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000ca0:	69db      	ldr	r3, [r3, #28]
 8000ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000caa:	2301      	movs	r3, #1
 8000cac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cae:	4b82      	ldr	r3, [pc, #520]	@ (8000eb8 <HAL_RCC_OscConfig+0x4c8>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d118      	bne.n	8000cec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cba:	4b7f      	ldr	r3, [pc, #508]	@ (8000eb8 <HAL_RCC_OscConfig+0x4c8>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a7e      	ldr	r2, [pc, #504]	@ (8000eb8 <HAL_RCC_OscConfig+0x4c8>)
 8000cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cc6:	f7ff fcf3 	bl	80006b0 <HAL_GetTick>
 8000cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ccc:	e008      	b.n	8000ce0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cce:	f7ff fcef 	bl	80006b0 <HAL_GetTick>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	2b64      	cmp	r3, #100	@ 0x64
 8000cda:	d901      	bls.n	8000ce0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	e103      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ce0:	4b75      	ldr	r3, [pc, #468]	@ (8000eb8 <HAL_RCC_OscConfig+0x4c8>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d0f0      	beq.n	8000cce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d106      	bne.n	8000d02 <HAL_RCC_OscConfig+0x312>
 8000cf4:	4b6f      	ldr	r3, [pc, #444]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000cf6:	6a1b      	ldr	r3, [r3, #32]
 8000cf8:	4a6e      	ldr	r2, [pc, #440]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000cfa:	f043 0301 	orr.w	r3, r3, #1
 8000cfe:	6213      	str	r3, [r2, #32]
 8000d00:	e02d      	b.n	8000d5e <HAL_RCC_OscConfig+0x36e>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68db      	ldr	r3, [r3, #12]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d10c      	bne.n	8000d24 <HAL_RCC_OscConfig+0x334>
 8000d0a:	4b6a      	ldr	r3, [pc, #424]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d0c:	6a1b      	ldr	r3, [r3, #32]
 8000d0e:	4a69      	ldr	r2, [pc, #420]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d10:	f023 0301 	bic.w	r3, r3, #1
 8000d14:	6213      	str	r3, [r2, #32]
 8000d16:	4b67      	ldr	r3, [pc, #412]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d18:	6a1b      	ldr	r3, [r3, #32]
 8000d1a:	4a66      	ldr	r2, [pc, #408]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d1c:	f023 0304 	bic.w	r3, r3, #4
 8000d20:	6213      	str	r3, [r2, #32]
 8000d22:	e01c      	b.n	8000d5e <HAL_RCC_OscConfig+0x36e>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	2b05      	cmp	r3, #5
 8000d2a:	d10c      	bne.n	8000d46 <HAL_RCC_OscConfig+0x356>
 8000d2c:	4b61      	ldr	r3, [pc, #388]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d2e:	6a1b      	ldr	r3, [r3, #32]
 8000d30:	4a60      	ldr	r2, [pc, #384]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d32:	f043 0304 	orr.w	r3, r3, #4
 8000d36:	6213      	str	r3, [r2, #32]
 8000d38:	4b5e      	ldr	r3, [pc, #376]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d3a:	6a1b      	ldr	r3, [r3, #32]
 8000d3c:	4a5d      	ldr	r2, [pc, #372]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d3e:	f043 0301 	orr.w	r3, r3, #1
 8000d42:	6213      	str	r3, [r2, #32]
 8000d44:	e00b      	b.n	8000d5e <HAL_RCC_OscConfig+0x36e>
 8000d46:	4b5b      	ldr	r3, [pc, #364]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d48:	6a1b      	ldr	r3, [r3, #32]
 8000d4a:	4a5a      	ldr	r2, [pc, #360]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d4c:	f023 0301 	bic.w	r3, r3, #1
 8000d50:	6213      	str	r3, [r2, #32]
 8000d52:	4b58      	ldr	r3, [pc, #352]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d54:	6a1b      	ldr	r3, [r3, #32]
 8000d56:	4a57      	ldr	r2, [pc, #348]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d58:	f023 0304 	bic.w	r3, r3, #4
 8000d5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d015      	beq.n	8000d92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d66:	f7ff fca3 	bl	80006b0 <HAL_GetTick>
 8000d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d6c:	e00a      	b.n	8000d84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d6e:	f7ff fc9f 	bl	80006b0 <HAL_GetTick>
 8000d72:	4602      	mov	r2, r0
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d901      	bls.n	8000d84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000d80:	2303      	movs	r3, #3
 8000d82:	e0b1      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d84:	4b4b      	ldr	r3, [pc, #300]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000d86:	6a1b      	ldr	r3, [r3, #32]
 8000d88:	f003 0302 	and.w	r3, r3, #2
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d0ee      	beq.n	8000d6e <HAL_RCC_OscConfig+0x37e>
 8000d90:	e014      	b.n	8000dbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d92:	f7ff fc8d 	bl	80006b0 <HAL_GetTick>
 8000d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d98:	e00a      	b.n	8000db0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d9a:	f7ff fc89 	bl	80006b0 <HAL_GetTick>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d901      	bls.n	8000db0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000dac:	2303      	movs	r3, #3
 8000dae:	e09b      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000db0:	4b40      	ldr	r3, [pc, #256]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000db2:	6a1b      	ldr	r3, [r3, #32]
 8000db4:	f003 0302 	and.w	r3, r3, #2
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d1ee      	bne.n	8000d9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000dbc:	7dfb      	ldrb	r3, [r7, #23]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d105      	bne.n	8000dce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dc2:	4b3c      	ldr	r3, [pc, #240]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000dc4:	69db      	ldr	r3, [r3, #28]
 8000dc6:	4a3b      	ldr	r2, [pc, #236]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000dc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000dcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	69db      	ldr	r3, [r3, #28]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	f000 8087 	beq.w	8000ee6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dd8:	4b36      	ldr	r3, [pc, #216]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 030c 	and.w	r3, r3, #12
 8000de0:	2b08      	cmp	r3, #8
 8000de2:	d061      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	69db      	ldr	r3, [r3, #28]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d146      	bne.n	8000e7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000dec:	4b33      	ldr	r3, [pc, #204]	@ (8000ebc <HAL_RCC_OscConfig+0x4cc>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df2:	f7ff fc5d 	bl	80006b0 <HAL_GetTick>
 8000df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000df8:	e008      	b.n	8000e0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dfa:	f7ff fc59 	bl	80006b0 <HAL_GetTick>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e06d      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e0c:	4b29      	ldr	r3, [pc, #164]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1f0      	bne.n	8000dfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6a1b      	ldr	r3, [r3, #32]
 8000e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e20:	d108      	bne.n	8000e34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e22:	4b24      	ldr	r3, [pc, #144]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	4921      	ldr	r1, [pc, #132]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000e30:	4313      	orrs	r3, r2
 8000e32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e34:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6a19      	ldr	r1, [r3, #32]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e44:	430b      	orrs	r3, r1
 8000e46:	491b      	ldr	r1, [pc, #108]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <HAL_RCC_OscConfig+0x4cc>)
 8000e4e:	2201      	movs	r2, #1
 8000e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e52:	f7ff fc2d 	bl	80006b0 <HAL_GetTick>
 8000e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e58:	e008      	b.n	8000e6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e5a:	f7ff fc29 	bl	80006b0 <HAL_GetTick>
 8000e5e:	4602      	mov	r2, r0
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	1ad3      	subs	r3, r2, r3
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	d901      	bls.n	8000e6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	e03d      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e6c:	4b11      	ldr	r3, [pc, #68]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d0f0      	beq.n	8000e5a <HAL_RCC_OscConfig+0x46a>
 8000e78:	e035      	b.n	8000ee6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <HAL_RCC_OscConfig+0x4cc>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e80:	f7ff fc16 	bl	80006b0 <HAL_GetTick>
 8000e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e88:	f7ff fc12 	bl	80006b0 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e026      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e9a:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HAL_RCC_OscConfig+0x4c4>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d1f0      	bne.n	8000e88 <HAL_RCC_OscConfig+0x498>
 8000ea6:	e01e      	b.n	8000ee6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	69db      	ldr	r3, [r3, #28]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d107      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e019      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	40007000 	.word	0x40007000
 8000ebc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <HAL_RCC_OscConfig+0x500>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a1b      	ldr	r3, [r3, #32]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d106      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d001      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e000      	b.n	8000ee8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40021000 	.word	0x40021000

08000ef4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d101      	bne.n	8000f08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e0d0      	b.n	80010aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f08:	4b6a      	ldr	r3, [pc, #424]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f003 0307 	and.w	r3, r3, #7
 8000f10:	683a      	ldr	r2, [r7, #0]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d910      	bls.n	8000f38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f16:	4b67      	ldr	r3, [pc, #412]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f023 0207 	bic.w	r2, r3, #7
 8000f1e:	4965      	ldr	r1, [pc, #404]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f26:	4b63      	ldr	r3, [pc, #396]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 0307 	and.w	r3, r3, #7
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d001      	beq.n	8000f38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	e0b8      	b.n	80010aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d020      	beq.n	8000f86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0304 	and.w	r3, r3, #4
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d005      	beq.n	8000f5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f50:	4b59      	ldr	r3, [pc, #356]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	4a58      	ldr	r2, [pc, #352]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000f5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 0308 	and.w	r3, r3, #8
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d005      	beq.n	8000f74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f68:	4b53      	ldr	r3, [pc, #332]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	4a52      	ldr	r2, [pc, #328]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f6e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000f72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f74:	4b50      	ldr	r3, [pc, #320]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	494d      	ldr	r1, [pc, #308]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f82:	4313      	orrs	r3, r2
 8000f84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d040      	beq.n	8001014 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d107      	bne.n	8000faa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f9a:	4b47      	ldr	r3, [pc, #284]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d115      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e07f      	b.n	80010aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d107      	bne.n	8000fc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fb2:	4b41      	ldr	r3, [pc, #260]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d109      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e073      	b.n	80010aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e06b      	b.n	80010aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fd2:	4b39      	ldr	r3, [pc, #228]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f023 0203 	bic.w	r2, r3, #3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	4936      	ldr	r1, [pc, #216]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000fe4:	f7ff fb64 	bl	80006b0 <HAL_GetTick>
 8000fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fea:	e00a      	b.n	8001002 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fec:	f7ff fb60 	bl	80006b0 <HAL_GetTick>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e053      	b.n	80010aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001002:	4b2d      	ldr	r3, [pc, #180]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f003 020c 	and.w	r2, r3, #12
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	429a      	cmp	r2, r3
 8001012:	d1eb      	bne.n	8000fec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001014:	4b27      	ldr	r3, [pc, #156]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 0307 	and.w	r3, r3, #7
 800101c:	683a      	ldr	r2, [r7, #0]
 800101e:	429a      	cmp	r2, r3
 8001020:	d210      	bcs.n	8001044 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001022:	4b24      	ldr	r3, [pc, #144]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f023 0207 	bic.w	r2, r3, #7
 800102a:	4922      	ldr	r1, [pc, #136]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	4313      	orrs	r3, r2
 8001030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001032:	4b20      	ldr	r3, [pc, #128]	@ (80010b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	683a      	ldr	r2, [r7, #0]
 800103c:	429a      	cmp	r2, r3
 800103e:	d001      	beq.n	8001044 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	e032      	b.n	80010aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f003 0304 	and.w	r3, r3, #4
 800104c:	2b00      	cmp	r3, #0
 800104e:	d008      	beq.n	8001062 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	4916      	ldr	r1, [pc, #88]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 800105e:	4313      	orrs	r3, r2
 8001060:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0308 	and.w	r3, r3, #8
 800106a:	2b00      	cmp	r3, #0
 800106c:	d009      	beq.n	8001082 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	691b      	ldr	r3, [r3, #16]
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	490e      	ldr	r1, [pc, #56]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 800107e:	4313      	orrs	r3, r2
 8001080:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001082:	f000 f821 	bl	80010c8 <HAL_RCC_GetSysClockFreq>
 8001086:	4602      	mov	r2, r0
 8001088:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <HAL_RCC_ClockConfig+0x1c4>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	091b      	lsrs	r3, r3, #4
 800108e:	f003 030f 	and.w	r3, r3, #15
 8001092:	490a      	ldr	r1, [pc, #40]	@ (80010bc <HAL_RCC_ClockConfig+0x1c8>)
 8001094:	5ccb      	ldrb	r3, [r1, r3]
 8001096:	fa22 f303 	lsr.w	r3, r2, r3
 800109a:	4a09      	ldr	r2, [pc, #36]	@ (80010c0 <HAL_RCC_ClockConfig+0x1cc>)
 800109c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <HAL_RCC_ClockConfig+0x1d0>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff fac2 	bl	800062c <HAL_InitTick>

  return HAL_OK;
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40022000 	.word	0x40022000
 80010b8:	40021000 	.word	0x40021000
 80010bc:	08001bd0 	.word	0x08001bd0
 80010c0:	20000000 	.word	0x20000000
 80010c4:	20000004 	.word	0x20000004

080010c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b087      	sub	sp, #28
 80010cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80010e2:	4b1e      	ldr	r3, [pc, #120]	@ (800115c <HAL_RCC_GetSysClockFreq+0x94>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f003 030c 	and.w	r3, r3, #12
 80010ee:	2b04      	cmp	r3, #4
 80010f0:	d002      	beq.n	80010f8 <HAL_RCC_GetSysClockFreq+0x30>
 80010f2:	2b08      	cmp	r3, #8
 80010f4:	d003      	beq.n	80010fe <HAL_RCC_GetSysClockFreq+0x36>
 80010f6:	e027      	b.n	8001148 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80010f8:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <HAL_RCC_GetSysClockFreq+0x98>)
 80010fa:	613b      	str	r3, [r7, #16]
      break;
 80010fc:	e027      	b.n	800114e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	0c9b      	lsrs	r3, r3, #18
 8001102:	f003 030f 	and.w	r3, r3, #15
 8001106:	4a17      	ldr	r2, [pc, #92]	@ (8001164 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001108:	5cd3      	ldrb	r3, [r2, r3]
 800110a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d010      	beq.n	8001138 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_RCC_GetSysClockFreq+0x94>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	0c5b      	lsrs	r3, r3, #17
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	4a11      	ldr	r2, [pc, #68]	@ (8001168 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001122:	5cd3      	ldrb	r3, [r2, r3]
 8001124:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a0d      	ldr	r2, [pc, #52]	@ (8001160 <HAL_RCC_GetSysClockFreq+0x98>)
 800112a:	fb03 f202 	mul.w	r2, r3, r2
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	fbb2 f3f3 	udiv	r3, r2, r3
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	e004      	b.n	8001142 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a0c      	ldr	r2, [pc, #48]	@ (800116c <HAL_RCC_GetSysClockFreq+0xa4>)
 800113c:	fb02 f303 	mul.w	r3, r2, r3
 8001140:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	613b      	str	r3, [r7, #16]
      break;
 8001146:	e002      	b.n	800114e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001148:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <HAL_RCC_GetSysClockFreq+0x98>)
 800114a:	613b      	str	r3, [r7, #16]
      break;
 800114c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800114e:	693b      	ldr	r3, [r7, #16]
}
 8001150:	4618      	mov	r0, r3
 8001152:	371c      	adds	r7, #28
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40021000 	.word	0x40021000
 8001160:	007a1200 	.word	0x007a1200
 8001164:	08001be0 	.word	0x08001be0
 8001168:	08001bf0 	.word	0x08001bf0
 800116c:	003d0900 	.word	0x003d0900

08001170 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <RCC_Delay+0x34>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <RCC_Delay+0x38>)
 800117e:	fba2 2303 	umull	r2, r3, r2, r3
 8001182:	0a5b      	lsrs	r3, r3, #9
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	fb02 f303 	mul.w	r3, r2, r3
 800118a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800118c:	bf00      	nop
  }
  while (Delay --);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	1e5a      	subs	r2, r3, #1
 8001192:	60fa      	str	r2, [r7, #12]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d1f9      	bne.n	800118c <RCC_Delay+0x1c>
}
 8001198:	bf00      	nop
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr
 80011a4:	20000000 	.word	0x20000000
 80011a8:	10624dd3 	.word	0x10624dd3

080011ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b0ba      	sub	sp, #232	@ 0xe8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80011d8:	2300      	movs	r3, #0
 80011da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80011de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80011ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d10f      	bne.n	8001212 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80011f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80011f6:	f003 0320 	and.w	r3, r3, #32
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d009      	beq.n	8001212 <HAL_UART_IRQHandler+0x66>
 80011fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001202:	f003 0320 	and.w	r3, r3, #32
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 fb63 	bl	80018d6 <UART_Receive_IT>
      return;
 8001210:	e25b      	b.n	80016ca <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001212:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 80de 	beq.w	80013d8 <HAL_UART_IRQHandler+0x22c>
 800121c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	2b00      	cmp	r3, #0
 8001226:	d106      	bne.n	8001236 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800122c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001230:	2b00      	cmp	r3, #0
 8001232:	f000 80d1 	beq.w	80013d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b00      	cmp	r3, #0
 8001240:	d00b      	beq.n	800125a <HAL_UART_IRQHandler+0xae>
 8001242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800124a:	2b00      	cmp	r3, #0
 800124c:	d005      	beq.n	800125a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001252:	f043 0201 	orr.w	r2, r3, #1
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800125a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00b      	beq.n	800127e <HAL_UART_IRQHandler+0xd2>
 8001266:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d005      	beq.n	800127e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001276:	f043 0202 	orr.w	r2, r3, #2
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800127e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	2b00      	cmp	r3, #0
 8001288:	d00b      	beq.n	80012a2 <HAL_UART_IRQHandler+0xf6>
 800128a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	2b00      	cmp	r3, #0
 8001294:	d005      	beq.n	80012a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129a:	f043 0204 	orr.w	r2, r3, #4
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80012a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d011      	beq.n	80012d2 <HAL_UART_IRQHandler+0x126>
 80012ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80012b2:	f003 0320 	and.w	r3, r3, #32
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d105      	bne.n	80012c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80012ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d005      	beq.n	80012d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ca:	f043 0208 	orr.w	r2, r3, #8
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f000 81f2 	beq.w	80016c0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80012dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80012e0:	f003 0320 	and.w	r3, r3, #32
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d008      	beq.n	80012fa <HAL_UART_IRQHandler+0x14e>
 80012e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80012ec:	f003 0320 	and.w	r3, r3, #32
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d002      	beq.n	80012fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f000 faee 	bl	80018d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	695b      	ldr	r3, [r3, #20]
 8001300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001304:	2b00      	cmp	r3, #0
 8001306:	bf14      	ite	ne
 8001308:	2301      	movne	r3, #1
 800130a:	2300      	moveq	r3, #0
 800130c:	b2db      	uxtb	r3, r3
 800130e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001316:	f003 0308 	and.w	r3, r3, #8
 800131a:	2b00      	cmp	r3, #0
 800131c:	d103      	bne.n	8001326 <HAL_UART_IRQHandler+0x17a>
 800131e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001322:	2b00      	cmp	r3, #0
 8001324:	d04f      	beq.n	80013c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f000 f9f8 	bl	800171c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001336:	2b00      	cmp	r3, #0
 8001338:	d041      	beq.n	80013be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	3314      	adds	r3, #20
 8001340:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001344:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001348:	e853 3f00 	ldrex	r3, [r3]
 800134c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001350:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001354:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001358:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3314      	adds	r3, #20
 8001362:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001366:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800136a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800136e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001372:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001376:	e841 2300 	strex	r3, r2, [r1]
 800137a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800137e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1d9      	bne.n	800133a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800138a:	2b00      	cmp	r3, #0
 800138c:	d013      	beq.n	80013b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001392:	4a7e      	ldr	r2, [pc, #504]	@ (800158c <HAL_UART_IRQHandler+0x3e0>)
 8001394:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fab0 	bl	8000900 <HAL_DMA_Abort_IT>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d016      	beq.n	80013d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80013b0:	4610      	mov	r0, r2
 80013b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013b4:	e00e      	b.n	80013d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 f99c 	bl	80016f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013bc:	e00a      	b.n	80013d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f000 f998 	bl	80016f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013c4:	e006      	b.n	80013d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f000 f994 	bl	80016f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80013d2:	e175      	b.n	80016c0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013d4:	bf00      	nop
    return;
 80013d6:	e173      	b.n	80016c0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013dc:	2b01      	cmp	r3, #1
 80013de:	f040 814f 	bne.w	8001680 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80013e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80013e6:	f003 0310 	and.w	r3, r3, #16
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f000 8148 	beq.w	8001680 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80013f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80013f4:	f003 0310 	and.w	r3, r3, #16
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	f000 8141 	beq.w	8001680 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80013fe:	2300      	movs	r3, #0
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800141e:	2b00      	cmp	r3, #0
 8001420:	f000 80b6 	beq.w	8001590 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001430:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 8145 	beq.w	80016c4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800143e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001442:	429a      	cmp	r2, r3
 8001444:	f080 813e 	bcs.w	80016c4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800144e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	2b20      	cmp	r3, #32
 8001458:	f000 8088 	beq.w	800156c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	330c      	adds	r3, #12
 8001462:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001466:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800146a:	e853 3f00 	ldrex	r3, [r3]
 800146e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001472:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001476:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800147a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	330c      	adds	r3, #12
 8001484:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001488:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800148c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001490:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001494:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001498:	e841 2300 	strex	r3, r2, [r1]
 800149c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80014a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1d9      	bne.n	800145c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3314      	adds	r3, #20
 80014ae:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014b2:	e853 3f00 	ldrex	r3, [r3]
 80014b6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80014b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80014ba:	f023 0301 	bic.w	r3, r3, #1
 80014be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	3314      	adds	r3, #20
 80014c8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80014cc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80014d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014d2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80014d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80014d8:	e841 2300 	strex	r3, r2, [r1]
 80014dc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80014de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1e1      	bne.n	80014a8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	3314      	adds	r3, #20
 80014ea:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014ee:	e853 3f00 	ldrex	r3, [r3]
 80014f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80014f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80014f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80014fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	3314      	adds	r3, #20
 8001504:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001508:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800150a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800150c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800150e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001510:	e841 2300 	strex	r3, r2, [r1]
 8001514:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001516:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1e3      	bne.n	80014e4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2220      	movs	r2, #32
 8001520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2200      	movs	r2, #0
 8001528:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	330c      	adds	r3, #12
 8001530:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001532:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001534:	e853 3f00 	ldrex	r3, [r3]
 8001538:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800153a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800153c:	f023 0310 	bic.w	r3, r3, #16
 8001540:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	330c      	adds	r3, #12
 800154a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800154e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001550:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001552:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001554:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001556:	e841 2300 	strex	r3, r2, [r1]
 800155a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800155c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1e3      	bne.n	800152a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff f98f 	bl	800088a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2202      	movs	r2, #2
 8001570:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800157a:	b29b      	uxth	r3, r3
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	b29b      	uxth	r3, r3
 8001580:	4619      	mov	r1, r3
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f000 f8bf 	bl	8001706 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001588:	e09c      	b.n	80016c4 <HAL_UART_IRQHandler+0x518>
 800158a:	bf00      	nop
 800158c:	080017e1 	.word	0x080017e1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001598:	b29b      	uxth	r3, r3
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 808e 	beq.w	80016c8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80015ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	f000 8089 	beq.w	80016c8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	330c      	adds	r3, #12
 80015bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015c0:	e853 3f00 	ldrex	r3, [r3]
 80015c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80015c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80015cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	330c      	adds	r3, #12
 80015d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80015da:	647a      	str	r2, [r7, #68]	@ 0x44
 80015dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80015e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015e2:	e841 2300 	strex	r3, r2, [r1]
 80015e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80015e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1e3      	bne.n	80015b6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	3314      	adds	r3, #20
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f8:	e853 3f00 	ldrex	r3, [r3]
 80015fc:	623b      	str	r3, [r7, #32]
   return(result);
 80015fe:	6a3b      	ldr	r3, [r7, #32]
 8001600:	f023 0301 	bic.w	r3, r3, #1
 8001604:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	3314      	adds	r3, #20
 800160e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001612:	633a      	str	r2, [r7, #48]	@ 0x30
 8001614:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001616:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001618:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800161a:	e841 2300 	strex	r3, r2, [r1]
 800161e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1e3      	bne.n	80015ee <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2220      	movs	r2, #32
 800162a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	330c      	adds	r3, #12
 800163a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	e853 3f00 	ldrex	r3, [r3]
 8001642:	60fb      	str	r3, [r7, #12]
   return(result);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f023 0310 	bic.w	r3, r3, #16
 800164a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	330c      	adds	r3, #12
 8001654:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001658:	61fa      	str	r2, [r7, #28]
 800165a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800165c:	69b9      	ldr	r1, [r7, #24]
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	e841 2300 	strex	r3, r2, [r1]
 8001664:	617b      	str	r3, [r7, #20]
   return(result);
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1e3      	bne.n	8001634 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2202      	movs	r2, #2
 8001670:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001672:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001676:	4619      	mov	r1, r3
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f000 f844 	bl	8001706 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800167e:	e023      	b.n	80016c8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001688:	2b00      	cmp	r3, #0
 800168a:	d009      	beq.n	80016a0 <HAL_UART_IRQHandler+0x4f4>
 800168c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 f8b5 	bl	8001808 <UART_Transmit_IT>
    return;
 800169e:	e014      	b.n	80016ca <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80016a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80016a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d00e      	beq.n	80016ca <HAL_UART_IRQHandler+0x51e>
 80016ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80016b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d008      	beq.n	80016ca <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f8f4 	bl	80018a6 <UART_EndTransmit_IT>
    return;
 80016be:	e004      	b.n	80016ca <HAL_UART_IRQHandler+0x51e>
    return;
 80016c0:	bf00      	nop
 80016c2:	e002      	b.n	80016ca <HAL_UART_IRQHandler+0x51e>
      return;
 80016c4:	bf00      	nop
 80016c6:	e000      	b.n	80016ca <HAL_UART_IRQHandler+0x51e>
      return;
 80016c8:	bf00      	nop
  }
}
 80016ca:	37e8      	adds	r7, #232	@ 0xe8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr

080016e2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr

080016f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr

08001706 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
 800170e:	460b      	mov	r3, r1
 8001710:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr

0800171c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800171c:	b480      	push	{r7}
 800171e:	b095      	sub	sp, #84	@ 0x54
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	330c      	adds	r3, #12
 800172a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800172c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800172e:	e853 3f00 	ldrex	r3, [r3]
 8001732:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001736:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800173a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	330c      	adds	r3, #12
 8001742:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001744:	643a      	str	r2, [r7, #64]	@ 0x40
 8001746:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001748:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800174a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800174c:	e841 2300 	strex	r3, r2, [r1]
 8001750:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1e5      	bne.n	8001724 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	3314      	adds	r3, #20
 800175e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001760:	6a3b      	ldr	r3, [r7, #32]
 8001762:	e853 3f00 	ldrex	r3, [r3]
 8001766:	61fb      	str	r3, [r7, #28]
   return(result);
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f023 0301 	bic.w	r3, r3, #1
 800176e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	3314      	adds	r3, #20
 8001776:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001778:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800177a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800177c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800177e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001780:	e841 2300 	strex	r3, r2, [r1]
 8001784:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1e5      	bne.n	8001758 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001790:	2b01      	cmp	r3, #1
 8001792:	d119      	bne.n	80017c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	330c      	adds	r3, #12
 800179a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	e853 3f00 	ldrex	r3, [r3]
 80017a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	f023 0310 	bic.w	r3, r3, #16
 80017aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	330c      	adds	r3, #12
 80017b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80017b4:	61ba      	str	r2, [r7, #24]
 80017b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017b8:	6979      	ldr	r1, [r7, #20]
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	e841 2300 	strex	r3, r2, [r1]
 80017c0:	613b      	str	r3, [r7, #16]
   return(result);
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1e5      	bne.n	8001794 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2220      	movs	r2, #32
 80017cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80017d6:	bf00      	nop
 80017d8:	3754      	adds	r7, #84	@ 0x54
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr

080017e0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2200      	movs	r2, #0
 80017f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2200      	movs	r2, #0
 80017f8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80017fa:	68f8      	ldr	r0, [r7, #12]
 80017fc:	f7ff ff7a 	bl	80016f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b21      	cmp	r3, #33	@ 0x21
 800181a:	d13e      	bne.n	800189a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001824:	d114      	bne.n	8001850 <UART_Transmit_IT+0x48>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	691b      	ldr	r3, [r3, #16]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d110      	bne.n	8001850 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	461a      	mov	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001842:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	1c9a      	adds	r2, r3, #2
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	621a      	str	r2, [r3, #32]
 800184e:	e008      	b.n	8001862 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a1b      	ldr	r3, [r3, #32]
 8001854:	1c59      	adds	r1, r3, #1
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	6211      	str	r1, [r2, #32]
 800185a:	781a      	ldrb	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001866:	b29b      	uxth	r3, r3
 8001868:	3b01      	subs	r3, #1
 800186a:	b29b      	uxth	r3, r3
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	4619      	mov	r1, r3
 8001870:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10f      	bne.n	8001896 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	68da      	ldr	r2, [r3, #12]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001884:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	68da      	ldr	r2, [r3, #12]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001894:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e000      	b.n	800189c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800189a:	2302      	movs	r3, #2
  }
}
 800189c:	4618      	mov	r0, r3
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bc80      	pop	{r7}
 80018a4:	4770      	bx	lr

080018a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	68da      	ldr	r2, [r3, #12]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2220      	movs	r2, #32
 80018c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff ff02 	bl	80016d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b08c      	sub	sp, #48	@ 0x30
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b22      	cmp	r3, #34	@ 0x22
 80018e8:	f040 80ae 	bne.w	8001a48 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018f4:	d117      	bne.n	8001926 <UART_Receive_IT+0x50>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d113      	bne.n	8001926 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001906:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	b29b      	uxth	r3, r3
 8001910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001914:	b29a      	uxth	r2, r3
 8001916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001918:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800191e:	1c9a      	adds	r2, r3, #2
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	629a      	str	r2, [r3, #40]	@ 0x28
 8001924:	e026      	b.n	8001974 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800192c:	2300      	movs	r3, #0
 800192e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001938:	d007      	beq.n	800194a <UART_Receive_IT+0x74>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10a      	bne.n	8001958 <UART_Receive_IT+0x82>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d106      	bne.n	8001958 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001954:	701a      	strb	r2, [r3, #0]
 8001956:	e008      	b.n	800196a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001964:	b2da      	uxtb	r2, r3
 8001966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001968:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196e:	1c5a      	adds	r2, r3, #1
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001978:	b29b      	uxth	r3, r3
 800197a:	3b01      	subs	r3, #1
 800197c:	b29b      	uxth	r3, r3
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	4619      	mov	r1, r3
 8001982:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8001984:	2b00      	cmp	r3, #0
 8001986:	d15d      	bne.n	8001a44 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68da      	ldr	r2, [r3, #12]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 0220 	bic.w	r2, r2, #32
 8001996:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	68da      	ldr	r2, [r3, #12]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	695a      	ldr	r2, [r3, #20]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f022 0201 	bic.w	r2, r2, #1
 80019b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2220      	movs	r2, #32
 80019bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d135      	bne.n	8001a3a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	330c      	adds	r3, #12
 80019da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	e853 3f00 	ldrex	r3, [r3]
 80019e2:	613b      	str	r3, [r7, #16]
   return(result);
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	f023 0310 	bic.w	r3, r3, #16
 80019ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	330c      	adds	r3, #12
 80019f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019f4:	623a      	str	r2, [r7, #32]
 80019f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019f8:	69f9      	ldr	r1, [r7, #28]
 80019fa:	6a3a      	ldr	r2, [r7, #32]
 80019fc:	e841 2300 	strex	r3, r2, [r1]
 8001a00:	61bb      	str	r3, [r7, #24]
   return(result);
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d1e5      	bne.n	80019d4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0310 	and.w	r3, r3, #16
 8001a12:	2b10      	cmp	r3, #16
 8001a14:	d10a      	bne.n	8001a2c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001a30:	4619      	mov	r1, r3
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff fe67 	bl	8001706 <HAL_UARTEx_RxEventCallback>
 8001a38:	e002      	b.n	8001a40 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff fe51 	bl	80016e2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	e002      	b.n	8001a4a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8001a44:	2300      	movs	r3, #0
 8001a46:	e000      	b.n	8001a4a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8001a48:	2302      	movs	r3, #2
  }
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3730      	adds	r7, #48	@ 0x30
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <memset>:
 8001a52:	4603      	mov	r3, r0
 8001a54:	4402      	add	r2, r0
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d100      	bne.n	8001a5c <memset+0xa>
 8001a5a:	4770      	bx	lr
 8001a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8001a60:	e7f9      	b.n	8001a56 <memset+0x4>
	...

08001a64 <__libc_init_array>:
 8001a64:	b570      	push	{r4, r5, r6, lr}
 8001a66:	2600      	movs	r6, #0
 8001a68:	4d0c      	ldr	r5, [pc, #48]	@ (8001a9c <__libc_init_array+0x38>)
 8001a6a:	4c0d      	ldr	r4, [pc, #52]	@ (8001aa0 <__libc_init_array+0x3c>)
 8001a6c:	1b64      	subs	r4, r4, r5
 8001a6e:	10a4      	asrs	r4, r4, #2
 8001a70:	42a6      	cmp	r6, r4
 8001a72:	d109      	bne.n	8001a88 <__libc_init_array+0x24>
 8001a74:	f000 f81a 	bl	8001aac <_init>
 8001a78:	2600      	movs	r6, #0
 8001a7a:	4d0a      	ldr	r5, [pc, #40]	@ (8001aa4 <__libc_init_array+0x40>)
 8001a7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa8 <__libc_init_array+0x44>)
 8001a7e:	1b64      	subs	r4, r4, r5
 8001a80:	10a4      	asrs	r4, r4, #2
 8001a82:	42a6      	cmp	r6, r4
 8001a84:	d105      	bne.n	8001a92 <__libc_init_array+0x2e>
 8001a86:	bd70      	pop	{r4, r5, r6, pc}
 8001a88:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a8c:	4798      	blx	r3
 8001a8e:	3601      	adds	r6, #1
 8001a90:	e7ee      	b.n	8001a70 <__libc_init_array+0xc>
 8001a92:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a96:	4798      	blx	r3
 8001a98:	3601      	adds	r6, #1
 8001a9a:	e7f2      	b.n	8001a82 <__libc_init_array+0x1e>
 8001a9c:	08001bfc 	.word	0x08001bfc
 8001aa0:	08001bfc 	.word	0x08001bfc
 8001aa4:	08001bfc 	.word	0x08001bfc
 8001aa8:	08001c00 	.word	0x08001c00

08001aac <_init>:
 8001aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aae:	bf00      	nop
 8001ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ab2:	bc08      	pop	{r3}
 8001ab4:	469e      	mov	lr, r3
 8001ab6:	4770      	bx	lr

08001ab8 <_fini>:
 8001ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aba:	bf00      	nop
 8001abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001abe:	bc08      	pop	{r3}
 8001ac0:	469e      	mov	lr, r3
 8001ac2:	4770      	bx	lr
