

================================================================
== Vivado HLS Report for 'fc'
================================================================
* Date:           Sat Dec 15 03:40:15 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30845|  30845|  30845|  30845|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30840|  30840|      3084|          -|          -|    10|    no    |
        | + Loop 1.1  |   3072|   3072|         6|          -|          -|   512|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	19  / (exitcond7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond)
	16  / (exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	10  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: StgValue_23 (7)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %output_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str45, i32 0, i32 1000, [18 x i8]* @p_str46, [6 x i8]* @p_str47, [1 x i8]* @p_str45, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str45)

ST_1: StgValue_24 (8)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str45, i32 0, i32 5120, [19 x i8]* @p_str48, [6 x i8]* @p_str47, [1 x i8]* @p_str45, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str45)

ST_1: fc_output_V15_read (9)  [1/1] 0.00ns
:2  %fc_output_V15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fc_output_V15)

ST_1: fc_weight_V11_read (10)  [1/1] 0.00ns
:3  %fc_weight_V11_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fc_weight_V11)

ST_1: sext2 (11)  [1/1] 0.00ns
:4  %sext2 = sext i32 %fc_output_V15_read to i64

ST_1: output_V_addr (12)  [1/1] 0.00ns
:5  %output_V_addr = getelementptr i8* %output_V, i64 %sext2

ST_1: sext_cast (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:678
:6  %sext_cast = sext i32 %fc_weight_V11_read to i33

ST_1: output_V_addr_wr_req (14)  [1/1] 8.75ns  loc: acceleartor_hls_padding/components.cpp:685
:7  %output_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %output_V_addr, i32 10)

ST_1: StgValue_31 (15)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:678
:8  br label %1


 <State 2>: 8.75ns
ST_2: co (17)  [1/1] 0.00ns
:0  %co = phi i4 [ 0, %0 ], [ %co_22, %_ifconv1 ]

ST_2: exitcond7 (18)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:678
:1  %exitcond7 = icmp eq i4 %co, -6

ST_2: empty (19)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: co_22 (20)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:678
:3  %co_22 = add i4 %co, 1

ST_2: StgValue_36 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:678
:4  br i1 %exitcond7, label %3, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_2: tmp_337 (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:678
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %tmp_337 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %co, i9 0)

ST_2: tmp_276 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %tmp_276 = zext i13 %tmp_337 to i33

ST_2: tmp_277 (26)  [1/1] 2.90ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_277 = add i33 %tmp_276, %sext_cast

ST_2: tmp_278 (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_278 = sext i33 %tmp_277 to i64

ST_2: weight_V_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %weight_V_addr = getelementptr i8* %weight_V, i64 %tmp_278

ST_2: output_V_addr_wr_res (102)  [5/5] 8.75ns  loc: acceleartor_hls_padding/components.cpp:685
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)


 <State 3>: 8.75ns
ST_3: p_rd_req (29)  [7/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)


 <State 4>: 8.75ns
ST_4: p_rd_req (29)  [6/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)


 <State 5>: 8.75ns
ST_5: p_rd_req (29)  [5/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)


 <State 6>: 8.75ns
ST_6: p_rd_req (29)  [4/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)


 <State 7>: 8.75ns
ST_7: p_rd_req (29)  [3/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)


 <State 8>: 8.75ns
ST_8: p_rd_req (29)  [2/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)


 <State 9>: 8.75ns
ST_9: tmp (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp = zext i4 %co to i64

ST_9: p_rd_req (29)  [1/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

ST_9: StgValue_51 (30)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:680
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  br label %2


 <State 10>: 3.25ns
ST_10: p_Val2_s (32)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %sum_V, %_ifconv ]

ST_10: ci (33)  [1/1] 0.00ns
:1  %ci = phi i10 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %ci_7, %_ifconv ]

ST_10: exitcond (34)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:680
:2  %exitcond = icmp eq i10 %ci, -512

ST_10: empty_90 (35)  [1/1] 0.00ns
:3  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_10: ci_7 (36)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:680
:4  %ci_7 = add i10 %ci, 1

ST_10: StgValue_57 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:680
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_10: tmp_187 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:0  %tmp_187 = zext i10 %ci to i64

ST_10: avgpool_output_V_add (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:3  %avgpool_output_V_add = getelementptr [512 x i8]* @avgpool_output_V, i64 0, i64 %tmp_187

ST_10: avgpool_output_V_loa (43)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:4  %avgpool_output_V_loa = load i8* %avgpool_output_V_add, align 1

ST_10: bias_V_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:1  %bias_V_addr = getelementptr [10 x i8]* %bias_V, i64 0, i64 %tmp

ST_10: p_Val2_86 (85)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:2  %p_Val2_86 = load i8* %bias_V_addr, align 1


 <State 11>: 8.75ns
ST_11: weight_V_addr_read (40)  [1/1] 8.75ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:1  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

ST_11: avgpool_output_V_loa (43)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:4  %avgpool_output_V_loa = load i8* %avgpool_output_V_add, align 1


 <State 12>: 6.43ns
ST_12: OP1_V (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:2  %OP1_V = sext i8 %weight_V_addr_read to i16

ST_12: OP2_V (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:5  %OP2_V = sext i8 %avgpool_output_V_loa to i16

ST_12: p_Val2_89 (45)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:6  %p_Val2_89 = mul i16 %OP2_V, %OP1_V

ST_12: tmp_282 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:12  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_89, i32 5)


 <State 13>: 6.78ns
ST_13: tmp_188 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:7  %tmp_188 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_13: tmp_274_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:8  %tmp_274_cast = sext i14 %tmp_188 to i16

ST_13: p_Val2_90 (48)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:9  %p_Val2_90 = add i16 %p_Val2_89, %tmp_274_cast

ST_13: signbit (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:10  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_90, i32 15)

ST_13: p_Val2_91 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:11  %p_Val2_91 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_90, i32 6, i32 13)

ST_13: tmp_189 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:13  %tmp_189 = zext i1 %tmp_282 to i8

ST_13: tmp_283 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node carry)
_ifconv:14  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_90, i32 13)

ST_13: p_Val2_92 (54)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:15  %p_Val2_92 = add i8 %tmp_189, %p_Val2_91

ST_13: newsignbit (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:16  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_92, i32 7)

ST_13: tmp_190 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node carry)
_ifconv:17  %tmp_190 = xor i1 %newsignbit, true

ST_13: carry (57)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681 (out node of the LUT)
_ifconv:18  %carry = and i1 %tmp_283, %tmp_190

ST_13: tmp_179 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:20  %tmp_179 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_90, i32 14, i32 15)


 <State 14>: 8.28ns
ST_14: tmp_285 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:19  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_90, i32 14)

ST_14: Range1_all_ones (60)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:21  %Range1_all_ones = icmp eq i2 %tmp_179, -1

ST_14: Range1_all_zeros (61)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:22  %Range1_all_zeros = icmp eq i2 %tmp_179, 0

ST_14: deleted_zeros (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:23  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_14: tmp_191 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:24  %tmp_191 = xor i1 %tmp_285, true

ST_14: p_41_i_i (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:25  %p_41_i_i = and i1 %signbit, %tmp_191

ST_14: deleted_ones (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:26  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_14: p_38_i_i (66)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:27  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_14: p_not_i_i (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:28  %p_not_i_i = xor i1 %deleted_zeros, true

ST_14: brmerge_i_i4 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:29  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_14: tmp_192 (69)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681
_ifconv:30  %tmp_192 = xor i1 %signbit, true

ST_14: overflow (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %overflow = and i1 %brmerge_i_i4, %tmp_192

ST_14: brmerge40_demorgan_i (71)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681 (out node of the LUT)
_ifconv:32  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_14: tmp2_demorgan (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node underflow)
_ifconv:33  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_14: tmp2 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node underflow)
_ifconv:34  %tmp2 = xor i1 %tmp2_demorgan, true

ST_14: underflow (74)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681 (out node of the LUT)
_ifconv:35  %underflow = and i1 %signbit, %tmp2

ST_14: brmerge_i_i_i (75)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681 (out node of the LUT)
_ifconv:36  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 15>: 4.14ns
ST_15: tmp3 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node sum_V)
_ifconv:37  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_192

ST_15: underflow_not (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node sum_V)
_ifconv:38  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_15: p_Val2_97_mux (78)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681 (out node of the LUT)
_ifconv:39  %p_Val2_97_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_92

ST_15: p_Val2_s_91 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:681 (grouped into LUT with out node sum_V)
_ifconv:40  %p_Val2_s_91 = select i1 %underflow, i8 -128, i8 %p_Val2_92

ST_15: sum_V (80)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:681 (out node of the LUT)
_ifconv:41  %sum_V = select i1 %underflow_not, i8 %p_Val2_97_mux, i8 %p_Val2_s_91

ST_15: StgValue_103 (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:680
_ifconv:42  br label %2


 <State 16>: 2.32ns
ST_16: p_Val2_86 (85)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:2  %p_Val2_86 = load i8* %bias_V_addr, align 1


 <State 17>: 6.46ns
ST_17: tmp_s (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:0  %tmp_s = sext i8 %p_Val2_s to i9

ST_17: tmp_185 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:3  %tmp_185 = sext i8 %p_Val2_86 to i9

ST_17: p_Val2_87 (87)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:4  %p_Val2_87 = add i9 %tmp_185, %tmp_s

ST_17: isneg (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:5  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_87, i32 8)

ST_17: result_V (89)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:6  %result_V = add i8 %p_Val2_86, %p_Val2_s

ST_17: newsignbit_13 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684
_ifconv1:7  %newsignbit_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

ST_17: tmp_186 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684 (grouped into LUT with out node p_result_V)
_ifconv1:8  %tmp_186 = xor i1 %newsignbit_13, true

ST_17: underflow_13 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684 (grouped into LUT with out node p_result_V)
_ifconv1:9  %underflow_13 = and i1 %isneg, %tmp_186

ST_17: brmerge_i_i (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684 (grouped into LUT with out node result_1)
_ifconv1:10  %brmerge_i_i = xor i1 %isneg, %newsignbit_13

ST_17: isneg_not (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684 (grouped into LUT with out node result_1)
_ifconv1:11  %isneg_not = xor i1 %isneg, true

ST_17: brmerge1 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684 (grouped into LUT with out node result_1)
_ifconv1:12  %brmerge1 = or i1 %newsignbit_13, %isneg_not

ST_17: result_V_mux (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:684 (grouped into LUT with out node result_1)
_ifconv1:13  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_17: p_result_V (97)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:684 (out node of the LUT)
_ifconv1:14  %p_result_V = select i1 %underflow_13, i8 -128, i8 %result_V

ST_17: result_1 (98)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:684 (out node of the LUT)
_ifconv1:15  %result_1 = select i1 %brmerge1, i8 %result_V_mux, i8 %p_result_V


 <State 18>: 8.75ns
ST_18: StgValue_119 (99)  [1/1] 8.75ns  loc: acceleartor_hls_padding/components.cpp:685
_ifconv1:16  call void @_ssdm_op_Write.m_axi.i8P(i8* %output_V_addr, i8 %result_1, i1 true)

ST_18: StgValue_120 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:678
_ifconv1:17  br label %1


 <State 19>: 8.75ns
ST_19: output_V_addr_wr_res (102)  [4/5] 8.75ns  loc: acceleartor_hls_padding/components.cpp:685
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)


 <State 20>: 8.75ns
ST_20: output_V_addr_wr_res (102)  [3/5] 8.75ns  loc: acceleartor_hls_padding/components.cpp:685
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)


 <State 21>: 8.75ns
ST_21: output_V_addr_wr_res (102)  [2/5] 8.75ns  loc: acceleartor_hls_padding/components.cpp:685
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)


 <State 22>: 8.75ns
ST_22: output_V_addr_wr_res (102)  [1/5] 8.75ns  loc: acceleartor_hls_padding/components.cpp:685
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

ST_22: StgValue_125 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:687
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fc_weight_V11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fc_output_V15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ avgpool_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (specinterface    ) [ 00000000000000000000000]
StgValue_24          (specinterface    ) [ 00000000000000000000000]
fc_output_V15_read   (read             ) [ 00000000000000000000000]
fc_weight_V11_read   (read             ) [ 00000000000000000000000]
sext2                (sext             ) [ 00000000000000000000000]
output_V_addr        (getelementptr    ) [ 00111111111111111111111]
sext_cast            (sext             ) [ 00111111111111111110000]
output_V_addr_wr_req (writereq         ) [ 00000000000000000000000]
StgValue_31          (br               ) [ 01111111111111111110000]
co                   (phi              ) [ 00111111110000000000000]
exitcond7            (icmp             ) [ 00111111111111111110000]
empty                (speclooptripcount) [ 00000000000000000000000]
co_22                (add              ) [ 01111111111111111110000]
StgValue_36          (br               ) [ 00000000000000000000000]
tmp_337              (bitconcatenate   ) [ 00000000000000000000000]
tmp_276              (zext             ) [ 00000000000000000000000]
tmp_277              (add              ) [ 00000000000000000000000]
tmp_278              (sext             ) [ 00000000000000000000000]
weight_V_addr        (getelementptr    ) [ 00011111111111110000000]
tmp                  (zext             ) [ 00000000001111110000000]
p_rd_req             (readreq          ) [ 00000000000000000000000]
StgValue_51          (br               ) [ 00111111111111111110000]
p_Val2_s             (phi              ) [ 00000000001111001100000]
ci                   (phi              ) [ 00000000001000000000000]
exitcond             (icmp             ) [ 00111111111111111110000]
empty_90             (speclooptripcount) [ 00000000000000000000000]
ci_7                 (add              ) [ 00111111111111111110000]
StgValue_57          (br               ) [ 00000000000000000000000]
tmp_187              (zext             ) [ 00000000000000000000000]
avgpool_output_V_add (getelementptr    ) [ 00000000000100000000000]
bias_V_addr          (getelementptr    ) [ 00000000000000001000000]
weight_V_addr_read   (read             ) [ 00000000000010000000000]
avgpool_output_V_loa (load             ) [ 00000000000010000000000]
OP1_V                (sext             ) [ 00000000000000000000000]
OP2_V                (sext             ) [ 00000000000000000000000]
p_Val2_89            (mul              ) [ 00000000000001000000000]
tmp_282              (bitselect        ) [ 00000000000001000000000]
tmp_188              (bitconcatenate   ) [ 00000000000000000000000]
tmp_274_cast         (sext             ) [ 00000000000000000000000]
p_Val2_90            (add              ) [ 00000000000000100000000]
signbit              (bitselect        ) [ 00000000000000100000000]
p_Val2_91            (partselect       ) [ 00000000000000000000000]
tmp_189              (zext             ) [ 00000000000000000000000]
tmp_283              (bitselect        ) [ 00000000000000000000000]
p_Val2_92            (add              ) [ 00000000000000110000000]
newsignbit           (bitselect        ) [ 00000000000000100000000]
tmp_190              (xor              ) [ 00000000000000000000000]
carry                (and              ) [ 00000000000000100000000]
tmp_179              (partselect       ) [ 00000000000000100000000]
tmp_285              (bitselect        ) [ 00000000000000000000000]
Range1_all_ones      (icmp             ) [ 00000000000000000000000]
Range1_all_zeros     (icmp             ) [ 00000000000000000000000]
deleted_zeros        (select           ) [ 00000000000000000000000]
tmp_191              (xor              ) [ 00000000000000000000000]
p_41_i_i             (and              ) [ 00000000000000000000000]
deleted_ones         (select           ) [ 00000000000000000000000]
p_38_i_i             (and              ) [ 00000000000000010000000]
p_not_i_i            (xor              ) [ 00000000000000000000000]
brmerge_i_i4         (or               ) [ 00000000000000000000000]
tmp_192              (xor              ) [ 00000000000000010000000]
overflow             (and              ) [ 00000000000000000000000]
brmerge40_demorgan_i (and              ) [ 00000000000000010000000]
tmp2_demorgan        (or               ) [ 00000000000000000000000]
tmp2                 (xor              ) [ 00000000000000000000000]
underflow            (and              ) [ 00000000000000010000000]
brmerge_i_i_i        (or               ) [ 00000000000000010000000]
tmp3                 (or               ) [ 00000000000000000000000]
underflow_not        (or               ) [ 00000000000000000000000]
p_Val2_97_mux        (select           ) [ 00000000000000000000000]
p_Val2_s_91          (select           ) [ 00000000000000000000000]
sum_V                (select           ) [ 00111111111111111110000]
StgValue_103         (br               ) [ 00111111111111111110000]
p_Val2_86            (load             ) [ 00000000000000000100000]
tmp_s                (sext             ) [ 00000000000000000000000]
tmp_185              (sext             ) [ 00000000000000000000000]
p_Val2_87            (add              ) [ 00000000000000000000000]
isneg                (bitselect        ) [ 00000000000000000000000]
result_V             (add              ) [ 00000000000000000000000]
newsignbit_13        (bitselect        ) [ 00000000000000000000000]
tmp_186              (xor              ) [ 00000000000000000000000]
underflow_13         (and              ) [ 00000000000000000000000]
brmerge_i_i          (xor              ) [ 00000000000000000000000]
isneg_not            (xor              ) [ 00000000000000000000000]
brmerge1             (or               ) [ 00000000000000000000000]
result_V_mux         (select           ) [ 00000000000000000000000]
p_result_V           (select           ) [ 00000000000000000000000]
result_1             (select           ) [ 00000000000000000010000]
StgValue_119         (write            ) [ 00000000000000000000000]
StgValue_120         (br               ) [ 01111111111111111110000]
output_V_addr_wr_res (writeresp        ) [ 00000000000000000000000]
StgValue_125         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fc_weight_V11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_weight_V11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc_output_V15">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_output_V15"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="avgpool_output_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avgpool_output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="fc_output_V15_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc_output_V15_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="fc_weight_V11_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc_weight_V11_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="write"/>
<opset="output_V_addr_wr_req/1 output_V_addr_wr_res/2 StgValue_119/18 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="1"/>
<pin id="135" dir="0" index="2" bw="11" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="weight_V_addr_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="9"/>
<pin id="142" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_addr_read/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="avgpool_output_V_add_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="avgpool_output_V_add/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avgpool_output_V_loa/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bias_V_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="1"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_86/10 "/>
</bind>
</comp>

<comp id="171" class="1005" name="co_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="co_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_Val2_s_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_s_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="195" class="1005" name="ci_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="1"/>
<pin id="197" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="ci_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="output_V_addr_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="exitcond7_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="co_22_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_22/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_337_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_337/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_276_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="0"/>
<pin id="243" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_276/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_277_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_277/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_278_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="33" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_278/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="weight_V_addr_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="33" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="7"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ci_7_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_7/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_187_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_187/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="OP1_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="OP2_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/12 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Val2_89_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_89/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_282_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_282/12 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_188_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="3"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_188/13 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_274_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_274_cast/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Val2_90_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="0" index="1" bw="14" slack="0"/>
<pin id="316" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_90/13 "/>
</bind>
</comp>

<comp id="318" class="1004" name="signbit_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/13 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Val2_91_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="5" slack="0"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_91/13 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_189_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_189/13 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_283_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_283/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Val2_92_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_92/13 "/>
</bind>
</comp>

<comp id="353" class="1004" name="newsignbit_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_190_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_190/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="carry_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_179_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="0" index="3" bw="5" slack="0"/>
<pin id="378" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_179/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_285_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="1"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_285/14 "/>
</bind>
</comp>

<comp id="390" class="1004" name="Range1_all_ones_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="1"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/14 "/>
</bind>
</comp>

<comp id="395" class="1004" name="Range1_all_zeros_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="1"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/14 "/>
</bind>
</comp>

<comp id="400" class="1004" name="deleted_zeros_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_191_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_191/14 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_41_i_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/14 "/>
</bind>
</comp>

<comp id="418" class="1004" name="deleted_ones_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_38_i_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/14 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_not_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/14 "/>
</bind>
</comp>

<comp id="436" class="1004" name="brmerge_i_i4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i4/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_192_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_192/14 "/>
</bind>
</comp>

<comp id="446" class="1004" name="overflow_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="brmerge40_demorgan_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp2_demorgan_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_demorgan/14 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/14 "/>
</bind>
</comp>

<comp id="469" class="1004" name="underflow_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/14 "/>
</bind>
</comp>

<comp id="474" class="1004" name="brmerge_i_i_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/14 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="1"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/15 "/>
</bind>
</comp>

<comp id="484" class="1004" name="underflow_not_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/15 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Val2_97_mux_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="8" slack="2"/>
<pin id="493" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_97_mux/15 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Val2_s_91_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="2"/>
<pin id="499" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_91/15 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sum_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="0" index="2" bw="8" slack="0"/>
<pin id="505" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/15 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_s_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="2"/>
<pin id="511" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_185_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_185/17 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_Val2_87_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_87/17 "/>
</bind>
</comp>

<comp id="522" class="1004" name="isneg_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="9" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/17 "/>
</bind>
</comp>

<comp id="530" class="1004" name="result_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="1"/>
<pin id="532" dir="0" index="1" bw="8" slack="2"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/17 "/>
</bind>
</comp>

<comp id="535" class="1004" name="newsignbit_13_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="0" index="2" bw="4" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_13/17 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_186_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_186/17 "/>
</bind>
</comp>

<comp id="549" class="1004" name="underflow_13_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_13/17 "/>
</bind>
</comp>

<comp id="555" class="1004" name="brmerge_i_i_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/17 "/>
</bind>
</comp>

<comp id="561" class="1004" name="isneg_not_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/17 "/>
</bind>
</comp>

<comp id="567" class="1004" name="brmerge1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/17 "/>
</bind>
</comp>

<comp id="573" class="1004" name="result_V_mux_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="0" index="2" bw="8" slack="0"/>
<pin id="577" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/17 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_result_V_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="0" index="2" bw="8" slack="0"/>
<pin id="585" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/17 "/>
</bind>
</comp>

<comp id="589" class="1004" name="result_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="8" slack="0"/>
<pin id="593" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/17 "/>
</bind>
</comp>

<comp id="597" class="1005" name="output_V_addr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="sext_cast_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="33" slack="1"/>
<pin id="604" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="610" class="1005" name="co_22_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="co_22 "/>
</bind>
</comp>

<comp id="615" class="1005" name="weight_V_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="629" class="1005" name="ci_7_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="0"/>
<pin id="631" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ci_7 "/>
</bind>
</comp>

<comp id="634" class="1005" name="avgpool_output_V_add_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="1"/>
<pin id="636" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="avgpool_output_V_add "/>
</bind>
</comp>

<comp id="639" class="1005" name="bias_V_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="1"/>
<pin id="641" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="weight_V_addr_read_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="avgpool_output_V_loa_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="avgpool_output_V_loa "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_Val2_89_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_282_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_282 "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_Val2_90_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="1"/>
<pin id="666" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_90 "/>
</bind>
</comp>

<comp id="669" class="1005" name="signbit_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="676" class="1005" name="p_Val2_92_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="2"/>
<pin id="678" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_92 "/>
</bind>
</comp>

<comp id="682" class="1005" name="newsignbit_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="688" class="1005" name="carry_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_179_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="1"/>
<pin id="697" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179 "/>
</bind>
</comp>

<comp id="701" class="1005" name="p_38_i_i_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_192_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_192 "/>
</bind>
</comp>

<comp id="711" class="1005" name="brmerge40_demorgan_i_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="716" class="1005" name="underflow_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="721" class="1005" name="brmerge_i_i_i_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="726" class="1005" name="sum_V_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="731" class="1005" name="p_Val2_86_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_86 "/>
</bind>
</comp>

<comp id="737" class="1005" name="result_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="1"/>
<pin id="739" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="110" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="146"><net_src comp="92" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="112" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="220"><net_src comp="118" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="175" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="175" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="175" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="171" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="199" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="199" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="66" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="199" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="72" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="183" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="72" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="313" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="84" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="86" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="313" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="86" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="336" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="326" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="90" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="92" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="339" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="94" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="313" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="96" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="96" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="98" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="100" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="390" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="383" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="92" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="390" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="390" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="400" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="92" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="436" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="418" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="425" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="92" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="446" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="488"><net_src comp="480" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="102" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="104" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="484" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="489" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="495" pin="3"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="183" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="509" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="106" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="108" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="183" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="90" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="92" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="522" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="522" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="535" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="522" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="92" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="535" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="555" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="102" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="530" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="549" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="104" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="530" pin="2"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="567" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="573" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="581" pin="3"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="210" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="605"><net_src comp="217" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="613"><net_src comp="227" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="618"><net_src comp="254" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="624"><net_src comp="260" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="632"><net_src comp="270" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="637"><net_src comp="147" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="642"><net_src comp="159" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="647"><net_src comp="139" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="652"><net_src comp="154" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="657"><net_src comp="287" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="662"><net_src comp="293" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="667"><net_src comp="313" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="672"><net_src comp="318" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="679"><net_src comp="347" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="685"><net_src comp="353" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="691"><net_src comp="367" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="698"><net_src comp="373" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="704"><net_src comp="425" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="709"><net_src comp="441" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="714"><net_src comp="452" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="719"><net_src comp="469" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="724"><net_src comp="474" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="729"><net_src comp="501" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="734"><net_src comp="166" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="740"><net_src comp="589" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="124" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {1 2 18 19 20 21 22 }
 - Input state : 
	Port: fc : weight_V | {3 4 5 6 7 8 9 11 }
	Port: fc : fc_weight_V11 | {1 }
	Port: fc : bias_V | {10 16 }
	Port: fc : fc_output_V15 | {1 }
	Port: fc : avgpool_output_V | {10 11 }
  - Chain level:
	State 1
		output_V_addr : 1
		output_V_addr_wr_req : 2
	State 2
		exitcond7 : 1
		co_22 : 1
		StgValue_36 : 2
		tmp_337 : 1
		tmp_276 : 2
		tmp_277 : 3
		tmp_278 : 4
		weight_V_addr : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond : 1
		ci_7 : 1
		StgValue_57 : 2
		tmp_187 : 1
		avgpool_output_V_add : 2
		avgpool_output_V_loa : 3
		p_Val2_86 : 1
	State 11
	State 12
		p_Val2_89 : 1
		tmp_282 : 2
	State 13
		tmp_274_cast : 1
		p_Val2_90 : 2
		signbit : 3
		p_Val2_91 : 3
		tmp_283 : 3
		p_Val2_92 : 4
		newsignbit : 5
		tmp_190 : 6
		carry : 6
		tmp_179 : 3
	State 14
		deleted_zeros : 1
		tmp_191 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i4 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp2_demorgan : 2
		tmp2 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 15
	State 16
	State 17
		p_Val2_87 : 1
		isneg : 2
		newsignbit_13 : 1
		tmp_186 : 2
		underflow_13 : 2
		brmerge_i_i : 3
		isneg_not : 3
		brmerge1 : 3
		result_V_mux : 3
		p_result_V : 2
		result_1 : 3
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          co_22_fu_227          |    0    |    17   |    9    |
|          |         tmp_277_fu_245         |    0    |   101   |    37   |
|          |           ci_7_fu_270          |    0    |    35   |    15   |
|    add   |        p_Val2_90_fu_313        |    0    |    53   |    21   |
|          |        p_Val2_92_fu_347        |    0    |    29   |    13   |
|          |        p_Val2_87_fu_516        |    0    |    29   |    13   |
|          |         result_V_fu_530        |    0    |    29   |    13   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        p_Val2_89_fu_287        |    0    |    0    |    62   |
|----------|--------------------------------|---------|---------|---------|
|          |      deleted_zeros_fu_400      |    0    |    0    |    2    |
|          |       deleted_ones_fu_418      |    0    |    0    |    2    |
|          |      p_Val2_97_mux_fu_489      |    0    |    0    |    8    |
|  select  |       p_Val2_s_91_fu_495       |    0    |    0    |    8    |
|          |          sum_V_fu_501          |    0    |    0    |    8    |
|          |       result_V_mux_fu_573      |    0    |    0    |    8    |
|          |        p_result_V_fu_581       |    0    |    0    |    8    |
|          |         result_1_fu_589        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_190_fu_361         |    0    |    0    |    2    |
|          |         tmp_191_fu_407         |    0    |    0    |    2    |
|          |        p_not_i_i_fu_430        |    0    |    0    |    2    |
|    xor   |         tmp_192_fu_441         |    0    |    0    |    2    |
|          |           tmp2_fu_463          |    0    |    0    |    2    |
|          |         tmp_186_fu_543         |    0    |    0    |    2    |
|          |       brmerge_i_i_fu_555       |    0    |    0    |    2    |
|          |        isneg_not_fu_561        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |          carry_fu_367          |    0    |    0    |    2    |
|          |         p_41_i_i_fu_413        |    0    |    0    |    2    |
|          |         p_38_i_i_fu_425        |    0    |    0    |    2    |
|    and   |         overflow_fu_446        |    0    |    0    |    2    |
|          |   brmerge40_demorgan_i_fu_452  |    0    |    0    |    2    |
|          |        underflow_fu_469        |    0    |    0    |    2    |
|          |       underflow_13_fu_549      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |       brmerge_i_i4_fu_436      |    0    |    0    |    2    |
|          |      tmp2_demorgan_fu_457      |    0    |    0    |    2    |
|    or    |      brmerge_i_i_i_fu_474      |    0    |    0    |    2    |
|          |           tmp3_fu_480          |    0    |    0    |    2    |
|          |      underflow_not_fu_484      |    0    |    0    |    2    |
|          |         brmerge1_fu_567        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        exitcond7_fu_221        |    0    |    0    |    2    |
|   icmp   |         exitcond_fu_264        |    0    |    0    |    5    |
|          |     Range1_all_ones_fu_390     |    0    |    0    |    1    |
|          |     Range1_all_zeros_fu_395    |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          | fc_output_V15_read_read_fu_112 |    0    |    0    |    0    |
|   read   | fc_weight_V11_read_read_fu_118 |    0    |    0    |    0    |
|          | weight_V_addr_read_read_fu_139 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_124        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_132       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          sext2_fu_206          |    0    |    0    |    0    |
|          |        sext_cast_fu_217        |    0    |    0    |    0    |
|          |         tmp_278_fu_250         |    0    |    0    |    0    |
|   sext   |          OP1_V_fu_281          |    0    |    0    |    0    |
|          |          OP2_V_fu_284          |    0    |    0    |    0    |
|          |       tmp_274_cast_fu_309      |    0    |    0    |    0    |
|          |          tmp_s_fu_509          |    0    |    0    |    0    |
|          |         tmp_185_fu_513         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_337_fu_233         |    0    |    0    |    0    |
|          |         tmp_188_fu_301         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_276_fu_241         |    0    |    0    |    0    |
|   zext   |           tmp_fu_260           |    0    |    0    |    0    |
|          |         tmp_187_fu_276         |    0    |    0    |    0    |
|          |         tmp_189_fu_336         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_282_fu_293         |    0    |    0    |    0    |
|          |         signbit_fu_318         |    0    |    0    |    0    |
|          |         tmp_283_fu_339         |    0    |    0    |    0    |
| bitselect|        newsignbit_fu_353       |    0    |    0    |    0    |
|          |         tmp_285_fu_383         |    0    |    0    |    0    |
|          |          isneg_fu_522          |    0    |    0    |    0    |
|          |      newsignbit_13_fu_535      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        p_Val2_91_fu_326        |    0    |    0    |    0    |
|          |         tmp_179_fu_373         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |   293   |   286   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|avgpool_output_V_add_reg_634|    9   |
|avgpool_output_V_loa_reg_649|    8   |
|     bias_V_addr_reg_639    |    4   |
|brmerge40_demorgan_i_reg_711|    1   |
|    brmerge_i_i_i_reg_721   |    1   |
|        carry_reg_688       |    1   |
|        ci_7_reg_629        |   10   |
|         ci_reg_195         |   10   |
|        co_22_reg_610       |    4   |
|         co_reg_171         |    4   |
|     newsignbit_reg_682     |    1   |
|    output_V_addr_reg_597   |    8   |
|      p_38_i_i_reg_701      |    1   |
|      p_Val2_86_reg_731     |    8   |
|      p_Val2_89_reg_654     |   16   |
|      p_Val2_90_reg_664     |   16   |
|      p_Val2_92_reg_676     |    8   |
|      p_Val2_s_reg_183      |    8   |
|      result_1_reg_737      |    8   |
|      sext_cast_reg_602     |   33   |
|       signbit_reg_669      |    1   |
|        sum_V_reg_726       |    8   |
|       tmp_179_reg_695      |    2   |
|       tmp_192_reg_706      |    1   |
|       tmp_282_reg_659      |    1   |
|         tmp_reg_621        |   64   |
|      underflow_reg_716     |    1   |
| weight_V_addr_read_reg_644 |    8   |
|    weight_V_addr_reg_615   |    8   |
+----------------------------+--------+
|            Total           |   253  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_124 |  p0  |   3  |   1  |    3   |
|  grp_write_fu_124 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_124 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   4  |    8   ||    9    |
|     co_reg_171    |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_183 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   85   ||  11.301 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   293  |   286  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   54   |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   11   |   546  |   340  |
+-----------+--------+--------+--------+--------+
