<stg><name>Stream2Mem_Batch<8u, 1u></name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="9" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="17" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %rep = alloca i32 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps

]]></Node>
<StgValue><ssdm name="numReps_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %empty = trunc i32 %numReps_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %store_ln184 = store i32 0, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln187 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %rep_1 = load i32 %rep

]]></Node>
<StgValue><ssdm name="rep_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:1 %icmp_ln187 = icmp_eq  i32 %rep_1, i32 %numReps_read

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:2 %br_ln187 = br i1 %icmp_ln187, void %while.body, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
while.body:0 %trunc_ln184 = trunc i32 %rep_1

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:1 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body:2 %icmp_ln189 = icmp_eq  i4 %empty, i4 %trunc_ln184

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
while.body:3 %zext_ln191 = zext i32 %rep_1

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %out_1 = add i64 %zext_ln191, i64 %out_read

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:5 %br_ln189 = br i1 %icmp_ln189, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:5 %rep_4 = add i32 %rep_1, i32 1

]]></Node>
<StgValue><ssdm name="rep_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:6 %store_ln184 = store i32 %rep_4, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %rep_3 = add i32 %rep_1, i32 16

]]></Node>
<StgValue><ssdm name="rep_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:5 %store_ln184 = store i32 %rep_3, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
while.end:0 %ret_ln199 = ret

]]></Node>
<StgValue><ssdm name="ret_ln199"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:0 %in0_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in0_V

]]></Node>
<StgValue><ssdm name="in0_V_read"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:1 %gmem_addr_1 = getelementptr i8 %gmem, i64 %out_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
if.else:2 %gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
if.else:3 %write_ln156 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_1, i8 %in0_V_read, i1 1

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:4 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:4 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="46" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:4 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:4 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="48" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:4 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
if.else:7 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:0 %gmem_addr = getelementptr i8 %gmem, i64 %out_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
if.then:1 %empty_17 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr, i64 16

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="52" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
if.then:2 %call_ln191 = call void @Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1, i8 %gmem, i64 %out_1, i8 %in0_V

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="53" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
if.then:2 %call_ln191 = call void @Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1, i8 %gmem, i64 %out_1, i8 %in0_V

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="54" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="55" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="56" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="57" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="58" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="59" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
if.then:6 %br_ln193 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="60" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln187 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="in0_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in0_V"/></StgValue>
</port>
<port id="82" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="out_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="84" name="numReps" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numReps"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="rep" fromId="85" toId="18">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i32" to="numReps_read" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="numReps" to="numReps_read" fromId="84" toId="19">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i64" to="out_read" fromId="90" toId="20">
</dataflow>
<dataflow id="92" from="out_r" to="out_read" fromId="83" toId="20">
</dataflow>
<dataflow id="93" from="numReps_read" to="empty" fromId="19" toId="21">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="94" toId="22">
</dataflow>
<dataflow id="96" from="in0_V" to="specinterface_ln0" fromId="81" toId="22">
</dataflow>
<dataflow id="98" from="empty_2" to="specinterface_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="99" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="22">
</dataflow>
<dataflow id="100" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="22">
</dataflow>
<dataflow id="102" from="empty_3" to="specinterface_ln0" fromId="101" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="107" from="empty_12" to="specinterface_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="empty_12" to="specinterface_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="empty_12" to="specinterface_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="114" from="empty_12" to="specinterface_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="115" from="empty_12" to="specinterface_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="94" toId="23">
</dataflow>
<dataflow id="121" from="gmem" to="specinterface_ln0" fromId="82" toId="23">
</dataflow>
<dataflow id="123" from="empty" to="specinterface_ln0" fromId="122" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="126" from="empty_12" to="specinterface_ln0" fromId="106" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="129" toId="23">
</dataflow>
<dataflow id="132" from="empty_1" to="specinterface_ln0" fromId="131" toId="23">
</dataflow>
<dataflow id="133" from="empty_12" to="specinterface_ln0" fromId="106" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="23">
</dataflow>
<dataflow id="139" from="empty_12" to="specinterface_ln0" fromId="106" toId="23">
</dataflow>
<dataflow id="140" from="empty_12" to="specinterface_ln0" fromId="106" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_103" to="store_ln184" fromId="103" toId="24">
</dataflow>
<dataflow id="145" from="rep" to="store_ln184" fromId="18" toId="24">
</dataflow>
<dataflow id="146" from="rep" to="rep_1" fromId="18" toId="26">
</dataflow>
<dataflow id="147" from="rep_1" to="icmp_ln187" fromId="26" toId="27">
</dataflow>
<dataflow id="148" from="numReps_read" to="icmp_ln187" fromId="19" toId="27">
</dataflow>
<dataflow id="149" from="icmp_ln187" to="br_ln187" fromId="27" toId="28">
</dataflow>
<dataflow id="150" from="rep_1" to="trunc_ln184" fromId="26" toId="29">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln187" fromId="151" toId="30">
</dataflow>
<dataflow id="154" from="empty_11" to="specloopname_ln187" fromId="153" toId="30">
</dataflow>
<dataflow id="155" from="empty" to="icmp_ln189" fromId="21" toId="31">
</dataflow>
<dataflow id="156" from="trunc_ln184" to="icmp_ln189" fromId="29" toId="31">
</dataflow>
<dataflow id="157" from="rep_1" to="zext_ln191" fromId="26" toId="32">
</dataflow>
<dataflow id="158" from="zext_ln191" to="out_1" fromId="32" toId="33">
</dataflow>
<dataflow id="159" from="out_read" to="out_1" fromId="20" toId="33">
</dataflow>
<dataflow id="160" from="icmp_ln189" to="br_ln189" fromId="31" toId="34">
</dataflow>
<dataflow id="161" from="rep_1" to="rep_4" fromId="26" toId="35">
</dataflow>
<dataflow id="162" from="StgValue_85" to="rep_4" fromId="85" toId="35">
</dataflow>
<dataflow id="163" from="rep_4" to="store_ln184" fromId="35" toId="36">
</dataflow>
<dataflow id="164" from="rep" to="store_ln184" fromId="18" toId="36">
</dataflow>
<dataflow id="165" from="rep_1" to="rep_3" fromId="26" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_134" to="rep_3" fromId="134" toId="37">
</dataflow>
<dataflow id="167" from="rep_3" to="store_ln184" fromId="37" toId="38">
</dataflow>
<dataflow id="168" from="rep" to="store_ln184" fromId="18" toId="38">
</dataflow>
<dataflow id="170" from="_ssdm_op_Read.axis.volatile.i8P128A" to="in0_V_read" fromId="169" toId="40">
</dataflow>
<dataflow id="171" from="in0_V" to="in0_V_read" fromId="81" toId="40">
</dataflow>
<dataflow id="172" from="gmem" to="gmem_addr_1" fromId="82" toId="41">
</dataflow>
<dataflow id="173" from="out_1" to="gmem_addr_1" fromId="33" toId="41">
</dataflow>
<dataflow id="175" from="_ssdm_op_WriteReq.m_axi.i8P1A" to="gmem_addr_1_req" fromId="174" toId="42">
</dataflow>
<dataflow id="176" from="gmem_addr_1" to="gmem_addr_1_req" fromId="41" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_177" to="gmem_addr_1_req" fromId="177" toId="42">
</dataflow>
<dataflow id="180" from="_ssdm_op_Write.m_axi.i8P1A" to="write_ln156" fromId="179" toId="43">
</dataflow>
<dataflow id="181" from="gmem_addr_1" to="write_ln156" fromId="41" toId="43">
</dataflow>
<dataflow id="182" from="in0_V_read" to="write_ln156" fromId="40" toId="43">
</dataflow>
<dataflow id="184" from="StgValue_183" to="write_ln156" fromId="183" toId="43">
</dataflow>
<dataflow id="186" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_1_resp" fromId="185" toId="44">
</dataflow>
<dataflow id="187" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="41" toId="44">
</dataflow>
<dataflow id="188" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_1_resp" fromId="185" toId="45">
</dataflow>
<dataflow id="189" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="41" toId="45">
</dataflow>
<dataflow id="190" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_1_resp" fromId="185" toId="46">
</dataflow>
<dataflow id="191" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="41" toId="46">
</dataflow>
<dataflow id="192" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_1_resp" fromId="185" toId="47">
</dataflow>
<dataflow id="193" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="41" toId="47">
</dataflow>
<dataflow id="194" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_1_resp" fromId="185" toId="48">
</dataflow>
<dataflow id="195" from="gmem_addr_1" to="gmem_addr_1_resp" fromId="41" toId="48">
</dataflow>
<dataflow id="196" from="gmem" to="gmem_addr" fromId="82" toId="50">
</dataflow>
<dataflow id="197" from="out_1" to="gmem_addr" fromId="33" toId="50">
</dataflow>
<dataflow id="199" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty_17" fromId="198" toId="51">
</dataflow>
<dataflow id="200" from="gmem_addr" to="empty_17" fromId="50" toId="51">
</dataflow>
<dataflow id="202" from="StgValue_201" to="empty_17" fromId="201" toId="51">
</dataflow>
<dataflow id="204" from="Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1" to="call_ln191" fromId="203" toId="52">
</dataflow>
<dataflow id="205" from="gmem" to="call_ln191" fromId="82" toId="52">
</dataflow>
<dataflow id="206" from="out_1" to="call_ln191" fromId="33" toId="52">
</dataflow>
<dataflow id="207" from="in0_V" to="call_ln191" fromId="81" toId="52">
</dataflow>
<dataflow id="208" from="Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1" to="call_ln191" fromId="203" toId="53">
</dataflow>
<dataflow id="209" from="gmem" to="call_ln191" fromId="82" toId="53">
</dataflow>
<dataflow id="210" from="out_1" to="call_ln191" fromId="33" toId="53">
</dataflow>
<dataflow id="211" from="in0_V" to="call_ln191" fromId="81" toId="53">
</dataflow>
<dataflow id="213" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_18" fromId="212" toId="54">
</dataflow>
<dataflow id="214" from="gmem_addr" to="empty_18" fromId="50" toId="54">
</dataflow>
<dataflow id="215" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_18" fromId="212" toId="55">
</dataflow>
<dataflow id="216" from="gmem_addr" to="empty_18" fromId="50" toId="55">
</dataflow>
<dataflow id="217" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_18" fromId="212" toId="56">
</dataflow>
<dataflow id="218" from="gmem_addr" to="empty_18" fromId="50" toId="56">
</dataflow>
<dataflow id="219" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_18" fromId="212" toId="57">
</dataflow>
<dataflow id="220" from="gmem_addr" to="empty_18" fromId="50" toId="57">
</dataflow>
<dataflow id="221" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_18" fromId="212" toId="58">
</dataflow>
<dataflow id="222" from="gmem_addr" to="empty_18" fromId="50" toId="58">
</dataflow>
<dataflow id="223" from="icmp_ln187" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="224" from="icmp_ln189" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="225" from="icmp_ln189" to="StgValue_17" fromId="31" toId="17">
</dataflow>
</dataflows>


</stg>
