<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.19"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>newton_control: _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">newton_control
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.19 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">_ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a06318befe394391fa5128ad145c93646"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a06318befe394391fa5128ad145c93646">CSI2_TX_BASE_CFG_NUM_LANES</a></td></tr>
<tr class="separator:a06318befe394391fa5128ad145c93646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45fd331b91f7cf5e0153f23e03ad2b39"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a45fd331b91f7cf5e0153f23e03ad2b39">CSI2_TX_BASE_CFG_T_PRE</a></td></tr>
<tr class="separator:a45fd331b91f7cf5e0153f23e03ad2b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aeb2cc087028d4b3fa3a65435cf16f5"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a3aeb2cc087028d4b3fa3a65435cf16f5">CSI2_TX_BASE_CFG_T_POST</a></td></tr>
<tr class="separator:a3aeb2cc087028d4b3fa3a65435cf16f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253a7475811b9f2ecc0ac43a0f6e291b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a253a7475811b9f2ecc0ac43a0f6e291b">CSI2_TX_BASE_CFG_TX_GAP</a></td></tr>
<tr class="separator:a253a7475811b9f2ecc0ac43a0f6e291b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79e89af6138de064588f736cec6fac0"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#ab79e89af6138de064588f736cec6fac0">CSI2_TX_BASE_CFG_T_CLK_GAP</a></td></tr>
<tr class="separator:ab79e89af6138de064588f736cec6fac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0855a75fc63e27e09234fcb2fbb01f15"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a0855a75fc63e27e09234fcb2fbb01f15">CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK</a></td></tr>
<tr class="separator:a0855a75fc63e27e09234fcb2fbb01f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f5c809a2c5b86961025982a198dd17"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a06f5c809a2c5b86961025982a198dd17">CSI2_TX_BASE_CFG_TWAKEUP</a></td></tr>
<tr class="separator:a06f5c809a2c5b86961025982a198dd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139d4ef8e69aaea39519c54e9d67ddc9"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a139d4ef8e69aaea39519c54e9d67ddc9">CSI2_TX_BASE_ULPS_CLK_ENABLE</a></td></tr>
<tr class="separator:a139d4ef8e69aaea39519c54e9d67ddc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd84f060e82cb61c28e4a5c2dd743d6c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#afd84f060e82cb61c28e4a5c2dd743d6c">CSI2_TX_BASE_ULPS_ENABLE</a></td></tr>
<tr class="separator:afd84f060e82cb61c28e4a5c2dd743d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b21d46d82958250359118ec4fe2bf5e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a7b21d46d82958250359118ec4fe2bf5e">CSI2_TX_BASE_ULPS_CLK_ACTIVE</a></td></tr>
<tr class="separator:a7b21d46d82958250359118ec4fe2bf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be2e8e5690ad03536663f34f976e6a7"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a5be2e8e5690ad03536663f34f976e6a7">CSI2_TX_BASE_ULPS_ACTIVE</a></td></tr>
<tr class="separator:a5be2e8e5690ad03536663f34f976e6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8214e55b8e2d724b76329ec9a8b60c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a8a8214e55b8e2d724b76329ec9a8b60c">CSI2_TX_BASE_IRQ_STATUS</a></td></tr>
<tr class="separator:a8a8214e55b8e2d724b76329ec9a8b60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3b59ac5eee7d6f2256d2e85443ae41"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a3e3b59ac5eee7d6f2256d2e85443ae41">CSI2_TX_BASE_IRQ_ENABLE</a></td></tr>
<tr class="separator:a3e3b59ac5eee7d6f2256d2e85443ae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37641c99cba0ca9bc57ba688643d8433"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a37641c99cba0ca9bc57ba688643d8433">CSI2_TX_BASE_CSI2TX_IRQ_CLR</a></td></tr>
<tr class="separator:a37641c99cba0ca9bc57ba688643d8433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fbb7f981a907873aff8c6dde34d0f0"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a15fbb7f981a907873aff8c6dde34d0f0">CSI2_TX_BASE_CFG_CLK_LANE_EN</a></td></tr>
<tr class="separator:a15fbb7f981a907873aff8c6dde34d0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dbd6ad41bf80b4817aa51511f458fc"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a87dbd6ad41bf80b4817aa51511f458fc">CSI2_TX_BASE_CFG_DATA_LANE_EN</a></td></tr>
<tr class="separator:a87dbd6ad41bf80b4817aa51511f458fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af937880668bafedf3942fcb22131b9c4"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#af937880668bafedf3942fcb22131b9c4">CSI2_TX_BASE_CFG_CPHY_EN</a></td></tr>
<tr class="separator:af937880668bafedf3942fcb22131b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ae5d65900f5b718430908eb5638ede"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a89ae5d65900f5b718430908eb5638ede">CSI2_TX_BASE_CFG_PPI_16_EN</a></td></tr>
<tr class="separator:a89ae5d65900f5b718430908eb5638ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd1802df8f2686d168ff47da388c08b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a6bd1802df8f2686d168ff47da388c08b">CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN</a></td></tr>
<tr class="separator:a6bd1802df8f2686d168ff47da388c08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfa7f7c9770e2ad6365accd9bfbd12f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a4dfa7f7c9770e2ad6365accd9bfbd12f">CSI2_TX_BASE_CFG_VCX_EN</a></td></tr>
<tr class="separator:a4dfa7f7c9770e2ad6365accd9bfbd12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f2af597e228508048eefffc692027f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a42f2af597e228508048eefffc692027f">CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I</a></td></tr>
<tr class="separator:a42f2af597e228508048eefffc692027f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b70cb4dfc28bf059d38fd1b1e8a0c8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a44b70cb4dfc28bf059d38fd1b1e8a0c8">CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P</a></td></tr>
<tr class="separator:a44b70cb4dfc28bf059d38fd1b1e8a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3309ff1af1842cd322ad357d891edb04"><td class="memItemLeft" align="right" valign="top"><a id="a3309ff1af1842cd322ad357d891edb04"></a>
volatile const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [8]</td></tr>
<tr class="separator:a3309ff1af1842cd322ad357d891edb04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494b3b8412b010ab49016f031818af69"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a494b3b8412b010ab49016f031818af69">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL</a></td></tr>
<tr class="separator:a494b3b8412b010ab49016f031818af69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7953acda5ec39e23e74d1f5cb18c5ba2"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a7953acda5ec39e23e74d1f5cb18c5ba2">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL</a></td></tr>
<tr class="separator:a7953acda5ec39e23e74d1f5cb18c5ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1fd8e308307e979ab9ae1e10770b95"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a4b1fd8e308307e979ab9ae1e10770b95">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY</a></td></tr>
<tr class="separator:a4b1fd8e308307e979ab9ae1e10770b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ae9b81b2b1bb1e5672b1716c7ff688"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#ae1ae9b81b2b1bb1e5672b1716c7ff688">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL</a></td></tr>
<tr class="separator:ae1ae9b81b2b1bb1e5672b1716c7ff688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e4a9eff8f2e13e45bffdcd02aeca06"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a29e4a9eff8f2e13e45bffdcd02aeca06">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL</a></td></tr>
<tr class="separator:a29e4a9eff8f2e13e45bffdcd02aeca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c19472ac01013bf9cb1c88bb61c782a"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a8c19472ac01013bf9cb1c88bb61c782a">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN</a></td></tr>
<tr class="separator:a8c19472ac01013bf9cb1c88bb61c782a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f6cca43262308a50eab474ee03de18"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a63f6cca43262308a50eab474ee03de18">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM</a></td></tr>
<tr class="separator:a63f6cca43262308a50eab474ee03de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dd909e3ffd1075a34d7ed4b116093b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a97dd909e3ffd1075a34d7ed4b116093b">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO</a></td></tr>
<tr class="separator:a97dd909e3ffd1075a34d7ed4b116093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5515a291ea70beaeabd8ffc8558f7181"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a5515a291ea70beaeabd8ffc8558f7181">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP</a></td></tr>
<tr class="separator:a5515a291ea70beaeabd8ffc8558f7181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a4b36b706c0425eba73cd1f6ac5a94"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#af0a4b36b706c0425eba73cd1f6ac5a94">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL</a></td></tr>
<tr class="separator:af0a4b36b706c0425eba73cd1f6ac5a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e09f94949bec8b7540322f2855567a"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a47e09f94949bec8b7540322f2855567a">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH</a></td></tr>
<tr class="separator:a47e09f94949bec8b7540322f2855567a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6210625a126027d9262f4e58c66b82e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#aa6210625a126027d9262f4e58c66b82e">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL</a></td></tr>
<tr class="separator:aa6210625a126027d9262f4e58c66b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07892afa379acd14986e57e97b9f275c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a07892afa379acd14986e57e97b9f275c">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN</a></td></tr>
<tr class="separator:a07892afa379acd14986e57e97b9f275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60f95dd49cffe9d43e5897718924efd"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#ad60f95dd49cffe9d43e5897718924efd">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL</a></td></tr>
<tr class="separator:ad60f95dd49cffe9d43e5897718924efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f6dc4adf5639d2d9c2f9f7d2d489fd"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#aa6f6dc4adf5639d2d9c2f9f7d2d489fd">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK</a></td></tr>
<tr class="separator:aa6f6dc4adf5639d2d9c2f9f7d2d489fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e540beb2b894939eeb4ade6eb33db8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a75e540beb2b894939eeb4ade6eb33db8">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO</a></td></tr>
<tr class="separator:a75e540beb2b894939eeb4ade6eb33db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755fce052d0eeb211309fcfa4193d2df"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a755fce052d0eeb211309fcfa4193d2df">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO</a></td></tr>
<tr class="separator:a755fce052d0eeb211309fcfa4193d2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0e9b0647a2d58aa266ca0af30b1995"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#abb0e9b0647a2d58aa266ca0af30b1995">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL</a></td></tr>
<tr class="separator:abb0e9b0647a2d58aa266ca0af30b1995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac4d796b808708970989f2def9b4b8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a20ac4d796b808708970989f2def9b4b8">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL</a></td></tr>
<tr class="separator:a20ac4d796b808708970989f2def9b4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b69c8fd377adb4c425928e68ef765a"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a02b69c8fd377adb4c425928e68ef765a">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE</a></td></tr>
<tr class="separator:a02b69c8fd377adb4c425928e68ef765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036f7157f5d7b761c880a32efaac1b4b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a036f7157f5d7b761c880a32efaac1b4b">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE</a></td></tr>
<tr class="separator:a036f7157f5d7b761c880a32efaac1b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2527786334409679c0c300880065dd0e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#a2527786334409679c0c300880065dd0e">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0</a></td></tr>
<tr class="separator:a2527786334409679c0c300880065dd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9d7aa40e75dc16fa7f78cc45dced19"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef.html#ada9d7aa40e75dc16fa7f78cc45dced19">CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1</a></td></tr>
<tr class="separator:ada9d7aa40e75dc16fa7f78cc45dced19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a15fbb7f981a907873aff8c6dde34d0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fbb7f981a907873aff8c6dde34d0f0">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_CLK_LANE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_CLK_LANE_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>38 No description provided </p>

</div>
</div>
<a id="a0855a75fc63e27e09234fcb2fbb01f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0855a75fc63e27e09234fcb2fbb01f15">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>14 No description provided </p>

</div>
</div>
<a id="af937880668bafedf3942fcb22131b9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af937880668bafedf3942fcb22131b9c4">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_CPHY_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_CPHY_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>40 No description provided </p>

</div>
</div>
<a id="a87dbd6ad41bf80b4817aa51511f458fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dbd6ad41bf80b4817aa51511f458fc">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_DATA_LANE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_DATA_LANE_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3C No description provided </p>

</div>
</div>
<a id="a06318befe394391fa5128ad145c93646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06318befe394391fa5128ad145c93646">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_NUM_LANES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_NUM_LANES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0 No description provided </p>

</div>
</div>
<a id="a6bd1802df8f2686d168ff47da388c08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd1802df8f2686d168ff47da388c08b">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>48 No description provided </p>

</div>
</div>
<a id="a89ae5d65900f5b718430908eb5638ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ae5d65900f5b718430908eb5638ede">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_PPI_16_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_PPI_16_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>44 No description provided </p>

</div>
</div>
<a id="ab79e89af6138de064588f736cec6fac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79e89af6138de064588f736cec6fac0">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_T_CLK_GAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_T_CLK_GAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10 No description provided </p>

</div>
</div>
<a id="a3aeb2cc087028d4b3fa3a65435cf16f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aeb2cc087028d4b3fa3a65435cf16f5">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_T_POST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_T_POST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8 No description provided </p>

</div>
</div>
<a id="a45fd331b91f7cf5e0153f23e03ad2b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45fd331b91f7cf5e0153f23e03ad2b39">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_T_PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_T_PRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>4 No description provided </p>

</div>
</div>
<a id="a06f5c809a2c5b86961025982a198dd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f5c809a2c5b86961025982a198dd17">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_TWAKEUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_TWAKEUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>18 No description provided </p>

</div>
</div>
<a id="a253a7475811b9f2ecc0ac43a0f6e291b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253a7475811b9f2ecc0ac43a0f6e291b">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_TX_GAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_TX_GAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>C No description provided </p>

</div>
</div>
<a id="a4dfa7f7c9770e2ad6365accd9bfbd12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfa7f7c9770e2ad6365accd9bfbd12f">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CFG_VCX_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CFG_VCX_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>4C No description provided </p>

</div>
</div>
<a id="a37641c99cba0ca9bc57ba688643d8433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37641c99cba0ca9bc57ba688643d8433">&#9670;&nbsp;</a></span>CSI2_TX_BASE_CSI2TX_IRQ_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_CSI2TX_IRQ_CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>34 No description provided </p>

</div>
</div>
<a id="a3e3b59ac5eee7d6f2256d2e85443ae41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e3b59ac5eee7d6f2256d2e85443ae41">&#9670;&nbsp;</a></span>CSI2_TX_BASE_IRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_IRQ_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>30 No description provided </p>

</div>
</div>
<a id="a8a8214e55b8e2d724b76329ec9a8b60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8214e55b8e2d724b76329ec9a8b60c">&#9670;&nbsp;</a></span>CSI2_TX_BASE_IRQ_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_IRQ_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>2C No description provided </p>

</div>
</div>
<a id="a5be2e8e5690ad03536663f34f976e6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be2e8e5690ad03536663f34f976e6a7">&#9670;&nbsp;</a></span>CSI2_TX_BASE_ULPS_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_ULPS_ACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>28 No description provided </p>

</div>
</div>
<a id="a7b21d46d82958250359118ec4fe2bf5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b21d46d82958250359118ec4fe2bf5e">&#9670;&nbsp;</a></span>CSI2_TX_BASE_ULPS_CLK_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_ULPS_CLK_ACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>24 No description provided </p>

</div>
</div>
<a id="a139d4ef8e69aaea39519c54e9d67ddc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139d4ef8e69aaea39519c54e9d67ddc9">&#9670;&nbsp;</a></span>CSI2_TX_BASE_ULPS_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_ULPS_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>1C No description provided </p>

</div>
</div>
<a id="afd84f060e82cb61c28e4a5c2dd743d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd84f060e82cb61c28e4a5c2dd743d6c">&#9670;&nbsp;</a></span>CSI2_TX_BASE_ULPS_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_BASE_ULPS_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>20 No description provided </p>

</div>
</div>
<a id="a07892afa379acd14986e57e97b9f275c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07892afa379acd14986e57e97b9f275c">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>90 No description provided </p>

</div>
</div>
<a id="af0a4b36b706c0425eba73cd1f6ac5a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a4b36b706c0425eba73cd1f6ac5a94">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>84 No description provided </p>

</div>
</div>
<a id="a63f6cca43262308a50eab474ee03de18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f6cca43262308a50eab474ee03de18">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>78 No description provided </p>

</div>
</div>
<a id="a8c19472ac01013bf9cb1c88bb61c782a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c19472ac01013bf9cb1c88bb61c782a">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>74 No description provided </p>

</div>
</div>
<a id="a97dd909e3ffd1075a34d7ed4b116093b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97dd909e3ffd1075a34d7ed4b116093b">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>7C No description provided </p>

</div>
</div>
<a id="aa6f6dc4adf5639d2d9c2f9f7d2d489fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f6dc4adf5639d2d9c2f9f7d2d489fd">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>98 No description provided </p>

</div>
</div>
<a id="a5515a291ea70beaeabd8ffc8558f7181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5515a291ea70beaeabd8ffc8558f7181">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>80 No description provided </p>

</div>
</div>
<a id="a47e09f94949bec8b7540322f2855567a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e09f94949bec8b7540322f2855567a">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>88 No description provided </p>

</div>
</div>
<a id="a02b69c8fd377adb4c425928e68ef765a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b69c8fd377adb4c425928e68ef765a">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AC No description provided </p>

</div>
</div>
<a id="abb0e9b0647a2d58aa266ca0af30b1995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0e9b0647a2d58aa266ca0af30b1995">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A4 No description provided </p>

</div>
</div>
<a id="a75e540beb2b894939eeb4ade6eb33db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e540beb2b894939eeb4ade6eb33db8">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>9C No description provided </p>

</div>
</div>
<a id="a036f7157f5d7b761c880a32efaac1b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036f7157f5d7b761c880a32efaac1b4b">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>B0 No description provided </p>

</div>
</div>
<a id="a20ac4d796b808708970989f2def9b4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ac4d796b808708970989f2def9b4b8">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A8 No description provided </p>

</div>
</div>
<a id="a755fce052d0eeb211309fcfa4193d2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755fce052d0eeb211309fcfa4193d2df">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A0 No description provided </p>

</div>
</div>
<a id="a4b1fd8e308307e979ab9ae1e10770b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1fd8e308307e979ab9ae1e10770b95">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>68 No description provided </p>

</div>
</div>
<a id="a494b3b8412b010ab49016f031818af69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494b3b8412b010ab49016f031818af69">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>60 No description provided </p>

</div>
</div>
<a id="ad60f95dd49cffe9d43e5897718924efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60f95dd49cffe9d43e5897718924efd">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>94 No description provided </p>

</div>
</div>
<a id="a2527786334409679c0c300880065dd0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2527786334409679c0c300880065dd0e">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>B4 No description provided </p>

</div>
</div>
<a id="ada9d7aa40e75dc16fa7f78cc45dced19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9d7aa40e75dc16fa7f78cc45dced19">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>B8 No description provided </p>

</div>
</div>
<a id="a29e4a9eff8f2e13e45bffdcd02aeca06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e4a9eff8f2e13e45bffdcd02aeca06">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>70 No description provided </p>

</div>
</div>
<a id="aa6210625a126027d9262f4e58c66b82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6210625a126027d9262f4e58c66b82e">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8C No description provided </p>

</div>
</div>
<a id="ae1ae9b81b2b1bb1e5672b1716c7ff688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ae9b81b2b1bb1e5672b1716c7ff688">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>6C No description provided </p>

</div>
</div>
<a id="a7953acda5ec39e23e74d1f5cb18c5ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7953acda5ec39e23e74d1f5cb18c5ba2">&#9670;&nbsp;</a></span>CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>64 No description provided </p>

</div>
</div>
<a id="a42f2af597e228508048eefffc692027f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f2af597e228508048eefffc692027f">&#9670;&nbsp;</a></span>CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>50 No description provided </p>

</div>
</div>
<a id="a44b70cb4dfc28bf059d38fd1b1e8a0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b70cb4dfc28bf059d38fd1b1e8a0c8">&#9670;&nbsp;</a></span>CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t _ADI_CSI2_REGSPEC_TOP_CPU0_TypeDef::CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>54 No description provided </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="newton__device_8h_source.html">newton_device.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.19
</small></address>
</body>
</html>
