Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 22 10:15:14 2023
| Host         : Alvaro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     90          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (174)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Crono1/Inst_clk1hz/temporal_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Dispalys1/Inst_clk10khz/temporal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco2/sreg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco2/sreg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco2/sreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco3/sreg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco3/sreg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GestorEntradas1/DetectorFlanco3/sreg_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (174)
--------------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  189          inf        0.000                      0                  189           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Dispalys1/refresh_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 4.036ns (45.240%)  route 4.885ns (54.760%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[6]/C
    SLICE_X2Y80          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  Dispalys1/refresh_reg[6]/Q
                         net (fo=1, routed)           4.885     5.403    refresh_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.920 r  refresh_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.920    refresh[6]
    K2                                                                r  refresh[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 4.146ns (59.059%)  route 2.874ns (40.941%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[3]/C
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  Dispalys1/refresh_reg[3]/Q
                         net (fo=1, routed)           2.874     3.293    refresh_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727     7.020 r  refresh_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.020    refresh[3]
    J14                                                               r  refresh[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis_exit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.006ns (58.440%)  route 2.849ns (41.560%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  Dispalys1/dis_exit_reg[3]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Dispalys1/dis_exit_reg[3]/Q
                         net (fo=1, routed)           2.849     3.305    dis_exit_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.855 r  dis_exit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.855    dis_exit[3]
    K13                                                               r  dis_exit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis_exit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 4.168ns (60.970%)  route 2.668ns (39.030%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  Dispalys1/dis_exit_reg[6]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Dispalys1/dis_exit_reg[6]/Q
                         net (fo=1, routed)           2.668     3.087    dis_exit_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.749     6.836 r  dis_exit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.836    dis_exit[6]
    T10                                                               r  dis_exit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dis_exit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.073ns (59.965%)  route 2.720ns (40.035%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE                         0.000     0.000 r  Dispalys1/dis_exit_reg[5]/C
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  Dispalys1/dis_exit_reg[5]/Q
                         net (fo=1, routed)           2.720     3.238    dis_exit_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.793 r  dis_exit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.793    dis_exit[5]
    R10                                                               r  dis_exit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 4.030ns (60.219%)  route 2.663ns (39.781%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[2]/C
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/refresh_reg[2]/Q
                         net (fo=1, routed)           2.663     3.119    refresh_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.693 r  refresh_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.693    refresh[2]
    T9                                                                r  refresh[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 3.992ns (62.007%)  route 2.446ns (37.993%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[1]/C
    SLICE_X0Y80          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/refresh_reg[1]/Q
                         net (fo=1, routed)           2.446     2.902    refresh_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.437 r  refresh_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.437    refresh[1]
    J18                                                               r  refresh[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dis_exit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.402ns  (logic 3.949ns (61.681%)  route 2.453ns (38.319%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE                         0.000     0.000 r  Dispalys1/dis_exit_reg[4]/C
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/dis_exit_reg[4]/Q
                         net (fo=1, routed)           2.453     2.909    dis_exit_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.402 r  dis_exit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.402    dis_exit[4]
    K16                                                               r  dis_exit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/dis_exit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis_exit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 4.152ns (65.770%)  route 2.161ns (34.230%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  Dispalys1/dis_exit_reg[1]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Dispalys1/dis_exit_reg[1]/Q
                         net (fo=1, routed)           2.161     2.580    dis_exit_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.733     6.312 r  dis_exit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.312    dis_exit[1]
    T11                                                               r  dis_exit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Dispalys1/refresh_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            refresh[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 3.992ns (63.277%)  route 2.317ns (36.723%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDSE                         0.000     0.000 r  Dispalys1/refresh_reg[0]/C
    SLICE_X0Y80          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Dispalys1/refresh_reg[0]/Q
                         net (fo=1, routed)           2.317     2.773    refresh_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.308 r  refresh_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.308    refresh[0]
    J17                                                               r  refresh[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GestorEntradas1/Sincronizador2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/Sincronizador2/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  GestorEntradas1/Sincronizador2/sreg_reg[0]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  GestorEntradas1/Sincronizador2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    GestorEntradas1/Sincronizador2/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  GestorEntradas1/Sincronizador2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/DetectorFlanco3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/DetectorFlanco3/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  GestorEntradas1/DetectorFlanco3/sreg_reg[1]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  GestorEntradas1/DetectorFlanco3/sreg_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    GestorEntradas1/DetectorFlanco3/sreg[1]
    SLICE_X3Y79          FDRE                                         r  GestorEntradas1/DetectorFlanco3/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/DetectorFlanco2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/DetectorFlanco2/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.148ns (50.280%)  route 0.146ns (49.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  GestorEntradas1/DetectorFlanco2/sreg_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  GestorEntradas1/DetectorFlanco2/sreg_reg[0]/Q
                         net (fo=4, routed)           0.146     0.294    GestorEntradas1/DetectorFlanco2/sreg[0]
    SLICE_X3Y79          FDRE                                         r  GestorEntradas1/DetectorFlanco2/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Crono1/dec_min_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Crono1/dec_min_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE                         0.000     0.000 r  Crono1/dec_min_reg[1]/C
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Crono1/dec_min_reg[1]/Q
                         net (fo=11, routed)          0.120     0.261    Crono1/dec_min_reg[1]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.045     0.306 r  Crono1/dec_min[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    Crono1/dec_min[0]_i_1_n_0
    SLICE_X1Y76          FDCE                                         r  Crono1/dec_min_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/Sincronizador1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/Sincronizador1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.650%)  route 0.179ns (58.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE                         0.000     0.000 r  GestorEntradas1/Sincronizador1/sreg_reg[0]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  GestorEntradas1/Sincronizador1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.179     0.307    GestorEntradas1/Sincronizador1/sreg_reg_n_0_[0]
    SLICE_X2Y76          SRL16E                                       r  GestorEntradas1/Sincronizador1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Crono1/dec_min_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Crono1/dec_min_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE                         0.000     0.000 r  Crono1/dec_min_reg[1]/C
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Crono1/dec_min_reg[1]/Q
                         net (fo=11, routed)          0.120     0.261    Crono1/dec_min_reg[1]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.048     0.309 r  Crono1/dec_min[3]_i_2/O
                         net (fo=1, routed)           0.000     0.309    Crono1/dec_min[3]_i_2_n_0
    SLICE_X1Y76          FDCE                                         r  Crono1/dec_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/DetectorFlanco/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/DetectorFlanco/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  GestorEntradas1/DetectorFlanco/sreg_reg[1]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  GestorEntradas1/DetectorFlanco/sreg_reg[1]/Q
                         net (fo=3, routed)           0.170     0.311    GestorEntradas1/DetectorFlanco/sreg_0[1]
    SLICE_X3Y79          FDRE                                         r  GestorEntradas1/DetectorFlanco/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Crono1/dec_min_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Crono1/dec_min_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  Crono1/dec_min_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Crono1/dec_min_reg[0]/Q
                         net (fo=11, routed)          0.143     0.284    Crono1/dec_min_reg[0]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.329 r  Crono1/dec_min[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    Crono1/dec_min[1]_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  Crono1/dec_min_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Crono1/dec_min_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Crono1/dec_min_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.893%)  route 0.143ns (43.107%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE                         0.000     0.000 r  Crono1/dec_min_reg[0]/C
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Crono1/dec_min_reg[0]/Q
                         net (fo=11, routed)          0.143     0.284    Crono1/dec_min_reg[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.048     0.332 r  Crono1/dec_min[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    Crono1/dec_min[2]_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  Crono1/dec_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GestorEntradas1/Sincronizador3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GestorEntradas1/Sincronizador3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  GestorEntradas1/Sincronizador3/sreg_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  GestorEntradas1/Sincronizador3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.170     0.334    GestorEntradas1/Sincronizador3/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  GestorEntradas1/Sincronizador3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------





