

================================================================
== Vitis HLS Report for 'PE_wrapper_0_2_x1'
================================================================
* Date:           Sun Sep 18 20:11:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.900 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  129122849|  129122849|  0.430 sec|  0.430 sec|  129122849|  129122849|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                                     |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- PE_wrapper_0_2_x1_loop_1           |  129122848|  129122848|   8070178|          -|          -|    16|        no|
        | + PE_wrapper_0_2_x1_loop_2          |    8070176|    8070176|    504386|          -|          -|    16|        no|
        |  ++ PE_wrapper_0_2_x1_loop_3        |     504384|     504384|     15762|          -|          -|    32|        no|
        |   +++ PE_wrapper_0_2_x1_loop_4      |      15760|      15760|      1970|          -|          -|     8|        no|
        |    ++++ PE_wrapper_0_2_x1_loop_5    |       1968|       1968|       246|          -|          -|     8|        no|
        |     +++++ PE_wrapper_0_2_x1_loop_6  |         32|         32|         1|          -|          -|    32|        no|
        |     +++++ PE_wrapper_0_2_x1_loop_7  |         32|         32|         1|          -|          -|    32|        no|
        |     +++++ PE_wrapper_0_2_x1_loop_8  |        160|        160|         5|          -|          -|    32|        no|
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      223|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|       48|       51|     -|
|Multiplexer          |        -|      -|        -|      677|     -|
|Register             |        -|      -|     2116|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|     2164|      951|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U1083  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_A_0_U  |PE_wrapper_0_0_x0_local_A_0  |        0|  16|  17|    0|    32|   16|     1|          512|
    |local_B_0_U  |PE_wrapper_0_0_x0_local_A_0  |        0|  16|  17|    0|    32|   16|     1|          512|
    |local_C_U    |PE_wrapper_0_0_x0_local_C    |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                             |        0|  48|  51|    0|   128|   48|     3|         2048|
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_855_fu_905_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_856_fu_917_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_857_fu_941_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_858_fu_991_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_859_fu_1027_p2          |         +|   0|  0|  13|           6|           1|
    |add_ln691_860_fu_1063_p2          |         +|   0|  0|  13|           6|           1|
    |add_ln691_861_fu_957_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_893_p2               |         +|   0|  0|  12|           5|           1|
    |empty_3427_fu_975_p2              |         +|   0|  0|  13|           6|           6|
    |ap_block_state11                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op208_write_state11  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i1359_fu_929_p2             |      icmp|   0|  0|  10|           6|           1|
    |cmp_i_i_fu_935_p2                 |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln878_123_fu_1038_p2         |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln878_fu_1002_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_611_fu_911_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_612_fu_923_p2          |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_613_fu_951_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_614_fu_985_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_615_fu_1075_p2         |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_899_p2              |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state31                  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 223|         108|          76|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  148|         32|    1|         32|
    |ap_done                          |    9|          2|    1|          2|
    |c0_V_reg_765                     |    9|          2|    5|         10|
    |c1_V_reg_776                     |    9|          2|    5|         10|
    |c2_V_reg_787                     |    9|          2|    6|         12|
    |c6_V_reg_798                     |    9|          2|    4|          8|
    |c7_V_reg_809                     |    9|          2|    4|          8|
    |c8_V_reg_860                     |    9|          2|    6|         12|
    |empty_3428_reg_871               |    9|          2|   16|         32|
    |fifo_A_PE_0_2_x122_blk_n         |    9|          2|    1|          2|
    |fifo_A_PE_0_3_x123_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_0_2_x1110_blk_n        |    9|          2|    1|          2|
    |fifo_B_PE_1_2_x1111_blk_n        |    9|          2|    1|          2|
    |fifo_C_drain_PE_0_2_x1180_blk_n  |    9|          2|    1|          2|
    |local_A_0_address0               |   91|         19|    5|         95|
    |local_A_0_address1               |   81|         17|    5|         85|
    |local_B_0_address0               |   91|         19|    5|         95|
    |local_B_0_address1               |   81|         17|    5|         85|
    |local_C_d0                       |   14|          3|   16|         48|
    |n_V_123_reg_840                  |    9|          2|    6|         12|
    |n_V_reg_820                      |    9|          2|    6|         12|
    |p_Val2_123_reg_851               |    9|          2|  512|       1024|
    |p_Val2_s_reg_831                 |    9|          2|  512|       1024|
    |reg_883                          |    9|          2|   16|         32|
    |reg_888                          |    9|          2|   16|         32|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  677|        145| 1157|       2680|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |add_ln691_855_reg_1497  |    5|   0|    5|          0|
    |add_ln691_856_reg_1505  |    6|   0|    6|          0|
    |add_ln691_857_reg_1521  |    4|   0|    4|          0|
    |add_ln691_860_reg_1588  |    6|   0|    6|          0|
    |add_ln691_861_reg_1534  |    4|   0|    4|          0|
    |add_ln691_reg_1489      |    5|   0|    5|          0|
    |ap_CS_fsm               |   31|   0|   31|          0|
    |ap_done_reg             |    1|   0|    1|          0|
    |c0_V_reg_765            |    5|   0|    5|          0|
    |c1_V_reg_776            |    5|   0|    5|          0|
    |c2_V_reg_787            |    6|   0|    6|          0|
    |c6_V_reg_798            |    4|   0|    4|          0|
    |c7_V_reg_809            |    4|   0|    4|          0|
    |c8_V_reg_860            |    6|   0|    6|          0|
    |cmp_i_i1359_reg_1513    |    1|   0|    1|          0|
    |cmp_i_i_reg_1517        |    1|   0|    1|          0|
    |empty_3428_reg_871      |   16|   0|   16|          0|
    |local_C_addr_reg_1539   |    6|   0|    6|          0|
    |n_V_123_reg_840         |    6|   0|    6|          0|
    |n_V_reg_820             |    6|   0|    6|          0|
    |p_Val2_123_reg_851      |  512|   0|  512|          0|
    |p_Val2_s_reg_831        |  512|   0|  512|          0|
    |reg_883                 |   16|   0|   16|          0|
    |reg_888                 |   16|   0|   16|          0|
    |v2_V_14824_reg_1886     |   16|   0|   16|          0|
    |v2_V_14825_reg_1881     |   16|   0|   16|          0|
    |v2_V_14826_reg_1866     |   16|   0|   16|          0|
    |v2_V_14827_reg_1861     |   16|   0|   16|          0|
    |v2_V_14828_reg_1846     |   16|   0|   16|          0|
    |v2_V_14829_reg_1841     |   16|   0|   16|          0|
    |v2_V_14830_reg_1826     |   16|   0|   16|          0|
    |v2_V_14831_reg_1821     |   16|   0|   16|          0|
    |v2_V_14832_reg_1806     |   16|   0|   16|          0|
    |v2_V_14833_reg_1801     |   16|   0|   16|          0|
    |v2_V_14834_reg_1786     |   16|   0|   16|          0|
    |v2_V_14835_reg_1781     |   16|   0|   16|          0|
    |v2_V_14836_reg_1766     |   16|   0|   16|          0|
    |v2_V_14837_reg_1761     |   16|   0|   16|          0|
    |v2_V_14838_reg_1746     |   16|   0|   16|          0|
    |v2_V_14839_reg_1741     |   16|   0|   16|          0|
    |v2_V_14840_reg_1726     |   16|   0|   16|          0|
    |v2_V_14841_reg_1721     |   16|   0|   16|          0|
    |v2_V_14842_reg_1706     |   16|   0|   16|          0|
    |v2_V_14843_reg_1701     |   16|   0|   16|          0|
    |v2_V_14844_reg_1686     |   16|   0|   16|          0|
    |v2_V_14845_reg_1681     |   16|   0|   16|          0|
    |v2_V_14846_reg_1666     |   16|   0|   16|          0|
    |v2_V_14847_reg_1661     |   16|   0|   16|          0|
    |v2_V_14848_reg_1646     |   16|   0|   16|          0|
    |v2_V_14849_reg_1641     |   16|   0|   16|          0|
    |v2_V_14850_reg_1626     |   16|   0|   16|          0|
    |v2_V_14851_reg_1621     |   16|   0|   16|          0|
    |v2_V_14852_reg_1611     |   16|   0|   16|          0|
    |v2_V_14855_reg_1896     |   16|   0|   16|          0|
    |v2_V_14856_reg_1891     |   16|   0|   16|          0|
    |v2_V_14857_reg_1876     |   16|   0|   16|          0|
    |v2_V_14858_reg_1871     |   16|   0|   16|          0|
    |v2_V_14859_reg_1856     |   16|   0|   16|          0|
    |v2_V_14860_reg_1851     |   16|   0|   16|          0|
    |v2_V_14861_reg_1836     |   16|   0|   16|          0|
    |v2_V_14862_reg_1831     |   16|   0|   16|          0|
    |v2_V_14863_reg_1816     |   16|   0|   16|          0|
    |v2_V_14864_reg_1811     |   16|   0|   16|          0|
    |v2_V_14865_reg_1796     |   16|   0|   16|          0|
    |v2_V_14866_reg_1791     |   16|   0|   16|          0|
    |v2_V_14867_reg_1776     |   16|   0|   16|          0|
    |v2_V_14868_reg_1771     |   16|   0|   16|          0|
    |v2_V_14869_reg_1756     |   16|   0|   16|          0|
    |v2_V_14870_reg_1751     |   16|   0|   16|          0|
    |v2_V_14871_reg_1736     |   16|   0|   16|          0|
    |v2_V_14872_reg_1731     |   16|   0|   16|          0|
    |v2_V_14873_reg_1716     |   16|   0|   16|          0|
    |v2_V_14874_reg_1711     |   16|   0|   16|          0|
    |v2_V_14875_reg_1696     |   16|   0|   16|          0|
    |v2_V_14876_reg_1691     |   16|   0|   16|          0|
    |v2_V_14877_reg_1676     |   16|   0|   16|          0|
    |v2_V_14878_reg_1671     |   16|   0|   16|          0|
    |v2_V_14879_reg_1656     |   16|   0|   16|          0|
    |v2_V_14880_reg_1651     |   16|   0|   16|          0|
    |v2_V_14881_reg_1636     |   16|   0|   16|          0|
    |v2_V_14882_reg_1631     |   16|   0|   16|          0|
    |v2_V_14883_reg_1616     |   16|   0|   16|          0|
    |zext_ln890_reg_1526     |    4|   0|    6|          2|
    +------------------------+-----+----+-----+-----------+
    |Total                   | 2116|   0| 2118|          2|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_2_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_2_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_2_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_2_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_2_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_2_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_2_x1|  return value|
|fifo_A_PE_0_2_x122_dout           |   in|  512|     ap_fifo|         fifo_A_PE_0_2_x122|       pointer|
|fifo_A_PE_0_2_x122_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_0_2_x122|       pointer|
|fifo_A_PE_0_2_x122_read           |  out|    1|     ap_fifo|         fifo_A_PE_0_2_x122|       pointer|
|fifo_A_PE_0_3_x123_din            |  out|  512|     ap_fifo|         fifo_A_PE_0_3_x123|       pointer|
|fifo_A_PE_0_3_x123_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_0_3_x123|       pointer|
|fifo_A_PE_0_3_x123_write          |  out|    1|     ap_fifo|         fifo_A_PE_0_3_x123|       pointer|
|fifo_B_PE_0_2_x1110_dout          |   in|  512|     ap_fifo|        fifo_B_PE_0_2_x1110|       pointer|
|fifo_B_PE_0_2_x1110_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_0_2_x1110|       pointer|
|fifo_B_PE_0_2_x1110_read          |  out|    1|     ap_fifo|        fifo_B_PE_0_2_x1110|       pointer|
|fifo_B_PE_1_2_x1111_din           |  out|  512|     ap_fifo|        fifo_B_PE_1_2_x1111|       pointer|
|fifo_B_PE_1_2_x1111_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_1_2_x1111|       pointer|
|fifo_B_PE_1_2_x1111_write         |  out|    1|     ap_fifo|        fifo_B_PE_1_2_x1111|       pointer|
|fifo_C_drain_PE_0_2_x1180_din     |  out|   16|     ap_fifo|  fifo_C_drain_PE_0_2_x1180|       pointer|
|fifo_C_drain_PE_0_2_x1180_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_0_2_x1180|       pointer|
|fifo_C_drain_PE_0_2_x1180_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_0_2_x1180|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

