Digital Design Assignment 2 Submission

Name: Aadyyot
ID: 2025B7PS1461G

This submission contains the Verilog implementation for Assignment 2.

Verilog source files are in the src/ directory.
The report is provided in the docs/ directory.
