

================================================================
== Vitis HLS Report for 'norm1_Pipeline_L5_L6'
================================================================
* Date:           Sun Jan 26 19:55:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      795|      795|  7.950 us|  7.950 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |      793|      793|        66|          1|          1|   729|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 1
  Pipeline-0 : II = 1, D = 66, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.88>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 69 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 70 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 71 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten26"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln75 = store i5 0, i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 73 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln78 = store i5 0, i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 74 'store' 'store_ln78' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L7"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i10 %indvar_flatten26" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 76 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%icmp_ln75 = icmp_eq  i10 %indvar_flatten26_load, i10 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 77 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln75_1 = add i10 %indvar_flatten26_load, i10 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 78 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc132, void %L11.preheader.exitStub" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 79 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 80 'load' 'y_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 81 'load' 'x_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln75 = add i5 %x_load, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 82 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.78ns)   --->   "%icmp_ln78 = icmp_eq  i5 %y_load, i5 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 83 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.41ns)   --->   "%select_ln75 = select i1 %icmp_ln78, i5 0, i5 %y_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 84 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.41ns)   --->   "%select_ln75_1 = select i1 %icmp_ln78, i5 %add_ln75, i5 %x_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 85 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %select_ln75_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 86 'zext' 'zext_ln83' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%mul_ln83 = mul i10 %zext_ln83, i10 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 87 'mul' 'mul_ln83' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i10 %mul_ln83" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 88 'zext' 'zext_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i5 %select_ln75" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 89 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln83 = add i10 %mul_ln83, i10 %zext_ln83_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 90 'add' 'add_ln83' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i10 %add_ln83" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 91 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%inp_image_addr = getelementptr i32 %inp_image, i64 0, i64 %zext_ln83_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 92 'getelementptr' 'inp_image_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%inp_image_load = load i10 %inp_image_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 93 'load' 'inp_image_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_1 : Operation 94 [1/1] (0.78ns)   --->   "%add_ln84_1 = add i10 %zext_ln83_2, i10 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 94 'add' 'add_ln84_1' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i10 %add_ln84_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 95 'zext' 'zext_ln84' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln84 = add i11 %zext_ln84, i11 %zext_ln78" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 96 'add' 'add_ln84' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.78ns)   --->   "%add_ln78 = add i5 %select_ln75, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 97 'add' 'add_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln75 = store i10 %add_ln75_1, i10 %indvar_flatten26" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 98 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln75 = store i5 %select_ln75_1, i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75]   --->   Operation 99 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln78 = store i5 %add_ln78, i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 100 'store' 'store_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 101 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_load = load i10 %inp_image_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 101 'load' 'inp_image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_2 : Operation 102 [13/13] (1.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 102 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.23>
ST_3 : Operation 103 [12/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 103 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.23>
ST_4 : Operation 104 [11/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 104 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.23>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%inp_image_1_addr = getelementptr i32 %inp_image_1, i64 0, i64 %zext_ln83_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 105 'getelementptr' 'inp_image_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [10/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 106 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 107 [2/2] (1.23ns)   --->   "%inp_image_1_load = load i10 %inp_image_1_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 107 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 108 [9/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 108 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 109 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_1_load = load i10 %inp_image_1_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 109 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_6 : Operation 110 [13/13] (1.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 110 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 111 [8/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 111 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 112 [12/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 112 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 113 [7/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 113 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 114 [11/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 114 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.23>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%inp_image_2_addr = getelementptr i32 %inp_image_2, i64 0, i64 %zext_ln83_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 115 'getelementptr' 'inp_image_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [6/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 116 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 117 [10/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 117 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 118 [2/2] (1.23ns)   --->   "%inp_image_2_load = load i10 %inp_image_2_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 118 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 119 [5/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 119 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 120 [9/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 120 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 121 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_2_load = load i10 %inp_image_2_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 121 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_10 : Operation 122 [13/13] (1.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 122 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 123 [4/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 123 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 124 [8/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 124 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 125 [12/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 125 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.23>
ST_12 : Operation 126 [3/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 126 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 127 [7/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 127 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 128 [11/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 128 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.23>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%inp_image_3_addr = getelementptr i32 %inp_image_3, i64 0, i64 %zext_ln83_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 129 'getelementptr' 'inp_image_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [2/13] (7.23ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 130 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 131 [6/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 131 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 132 [10/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 132 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 133 [2/2] (1.23ns)   --->   "%inp_image_3_load = load i10 %inp_image_3_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 133 'load' 'inp_image_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 14 <SV = 13> <Delay = 7.23>
ST_14 : Operation 134 [1/13] (2.44ns)   --->   "%tmp_35 = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 134 'call' 'tmp_35' <Predicate = (!icmp_ln75)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 135 [5/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 135 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 136 [9/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 136 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 137 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_3_load = load i10 %inp_image_3_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 137 'load' 'inp_image_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_14 : Operation 138 [13/13] (1.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 138 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 139 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %tmp_35, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 139 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [4/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 140 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 141 [8/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 141 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 142 [12/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 142 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 143 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %tmp_35, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 143 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [3/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 144 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 145 [7/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 145 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 146 [11/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 146 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 147 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %tmp_35, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 147 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [2/13] (7.23ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 148 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 149 [6/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 149 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 150 [10/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 150 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 151 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %tmp_35, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 151 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/13] (2.44ns)   --->   "%tmp_36 = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 152 'call' 'tmp_36' <Predicate = (!icmp_ln75)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 153 [5/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 153 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 154 [9/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 154 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 155 [4/4] (6.43ns)   --->   "%add106_1 = fadd i32 %add2, i32 %tmp_36" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 155 'fadd' 'add106_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [4/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 156 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 157 [8/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 157 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 158 [3/4] (6.43ns)   --->   "%add106_1 = fadd i32 %add2, i32 %tmp_36" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 158 'fadd' 'add106_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [3/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 159 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 160 [7/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 160 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 161 [2/4] (6.43ns)   --->   "%add106_1 = fadd i32 %add2, i32 %tmp_36" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 161 'fadd' 'add106_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 162 [2/13] (7.23ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 162 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 163 [6/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 163 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 164 [1/4] (6.43ns)   --->   "%add106_1 = fadd i32 %add2, i32 %tmp_36" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 164 'fadd' 'add106_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/13] (2.44ns)   --->   "%tmp_37 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 165 'call' 'tmp_37' <Predicate = (!icmp_ln75)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 166 [5/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 166 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.23>
ST_23 : Operation 167 [4/4] (6.43ns)   --->   "%add106_2 = fadd i32 %add106_1, i32 %tmp_37" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 167 'fadd' 'add106_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [4/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 168 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.23>
ST_24 : Operation 169 [3/4] (6.43ns)   --->   "%add106_2 = fadd i32 %add106_1, i32 %tmp_37" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 169 'fadd' 'add106_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [3/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 170 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 7.23>
ST_25 : Operation 171 [2/4] (6.43ns)   --->   "%add106_2 = fadd i32 %add106_1, i32 %tmp_37" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 171 'fadd' 'add106_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [2/13] (7.23ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 172 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 173 [1/4] (6.43ns)   --->   "%add106_2 = fadd i32 %add106_1, i32 %tmp_37" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 173 'fadd' 'add106_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/13] (2.44ns)   --->   "%tmp_38 = call i32 @pow_generic<float>, i32 %inp_image_3_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 174 'call' 'tmp_38' <Predicate = (!icmp_ln75)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 175 [4/4] (6.43ns)   --->   "%add106_3 = fadd i32 %add106_2, i32 %tmp_38" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 175 'fadd' 'add106_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 176 [3/4] (6.43ns)   --->   "%add106_3 = fadd i32 %add106_2, i32 %tmp_38" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 176 'fadd' 'add106_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 177 [2/4] (6.43ns)   --->   "%add106_3 = fadd i32 %add106_2, i32 %tmp_38" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 177 'fadd' 'add106_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 178 [1/4] (6.43ns)   --->   "%add106_3 = fadd i32 %add106_2, i32 %tmp_38" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83]   --->   Operation 178 'fadd' 'add106_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.30>
ST_31 : Operation 179 [2/2] (2.30ns)   --->   "%conv1_1 = fpext i32 %add106_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 179 'fpext' 'conv1_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.30>
ST_32 : Operation 180 [1/2] (2.30ns)   --->   "%conv1_1 = fpext i32 %add106_3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 180 'fpext' 'conv1_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 181 [5/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 181 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 182 [4/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 182 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 183 [3/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 183 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 184 [2/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 184 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 185 [1/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1_1, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 185 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.06>
ST_38 : Operation 186 [5/5] (5.06ns)   --->   "%add3 = dadd i64 %mul5, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 186 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.06>
ST_39 : Operation 187 [4/5] (5.06ns)   --->   "%add3 = dadd i64 %mul5, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 187 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.06>
ST_40 : Operation 188 [3/5] (5.06ns)   --->   "%add3 = dadd i64 %mul5, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 188 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.06>
ST_41 : Operation 189 [2/5] (5.06ns)   --->   "%add3 = dadd i64 %mul5, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 189 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.06>
ST_42 : Operation 190 [1/5] (5.06ns)   --->   "%add3 = dadd i64 %mul5, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 190 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 191 [2/2] (2.89ns)   --->   "%x_assign_s = fptrunc i64 %add3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 191 'fptrunc' 'x_assign_s' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.12>
ST_44 : Operation 192 [1/2] (2.89ns)   --->   "%x_assign_s = fptrunc i64 %add3" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 192 'fptrunc' 'x_assign_s' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 193 [13/13] (1.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 193 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.23>
ST_45 : Operation 194 [12/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 194 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 7.23>
ST_46 : Operation 195 [11/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 195 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.23>
ST_47 : Operation 196 [10/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 196 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.23>
ST_48 : Operation 197 [9/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 197 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.23>
ST_49 : Operation 198 [8/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 198 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.23>
ST_50 : Operation 199 [7/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 199 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.23>
ST_51 : Operation 200 [6/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 200 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 7.23>
ST_52 : Operation 201 [5/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 201 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.23>
ST_53 : Operation 202 [4/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 202 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 7.23>
ST_54 : Operation 203 [3/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 203 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 7.23>
ST_55 : Operation 204 [2/13] (7.23ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 204 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 2.44>
ST_56 : Operation 205 [1/13] (2.44ns)   --->   "%tmp_39 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 205 'call' 'tmp_39' <Predicate = (!icmp_ln75)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 206 [9/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 206 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 207 [8/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 207 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.05>
ST_59 : Operation 208 [7/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 208 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.05>
ST_60 : Operation 209 [6/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 209 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.05>
ST_61 : Operation 210 [5/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 210 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.05>
ST_62 : Operation 211 [4/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 211 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.05>
ST_63 : Operation 212 [3/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 212 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.05>
ST_64 : Operation 213 [2/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 213 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.05>
ST_65 : Operation 214 [1/9] (7.05ns)   --->   "%div5 = fdiv i32 %inp_image_1_load, i32 %tmp_39" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 214 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 222 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.42>

State 66 <SV = 65> <Delay = 1.23>
ST_66 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L5_L6_str"   --->   Operation 215 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 216 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729"   --->   Operation 216 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:79]   --->   Operation 217 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i11 %add_ln84" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 218 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 219 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln84_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 219 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 220 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln84 = store i32 %div5, i17 %out_img_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84]   --->   Operation 220 'store' 'store_ln84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_66 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln78 = br void %L7" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78]   --->   Operation 221 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.884ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln75', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75) of constant 0 on local variable 'x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75 [17]  (0.427 ns)
	'load' operation 5 bit ('x_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75) on local variable 'x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75 [27]  (0.000 ns)
	'add' operation 5 bit ('add_ln75', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75) [28]  (0.789 ns)
	'select' operation 5 bit ('select_ln75_1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:75) [33]  (0.414 ns)
	'mul' operation 10 bit ('mul_ln83', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [35]  (1.230 ns)
	'add' operation 10 bit ('add_ln83', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [38]  (0.787 ns)
	'getelementptr' operation 10 bit ('inp_image_addr', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [40]  (0.000 ns)
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) on array 'inp_image' [45]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) on array 'inp_image' [45]  (1.237 ns)
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (1.237 ns)

 <State 3>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 4>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 5>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 6>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 7>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 8>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 9>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 10>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 11>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 12>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 13>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_35', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 14>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_36', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 15>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_36', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 16>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_36', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 17>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_36', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 18>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_37', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 19>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_37', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 20>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_37', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 21>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_37', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 22>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_38', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 23>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_38', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 24>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_38', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 25>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_38', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add106_2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [53]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add106_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [56]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add106_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [56]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add106_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [56]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add106_3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:83) [56]  (6.437 ns)

 <State 31>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv1_1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [57]  (2.306 ns)

 <State 32>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv1_1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [57]  (2.306 ns)

 <State 33>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [58]  (7.042 ns)

 <State 34>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [58]  (7.042 ns)

 <State 35>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [58]  (7.042 ns)

 <State 36>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [58]  (7.042 ns)

 <State 37>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [58]  (7.042 ns)

 <State 38>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [59]  (5.069 ns)

 <State 39>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [59]  (5.069 ns)

 <State 40>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [59]  (5.069 ns)

 <State 41>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [59]  (5.069 ns)

 <State 42>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add3', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [59]  (5.069 ns)

 <State 43>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [60]  (2.891 ns)

 <State 44>: 4.128ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [60]  (2.891 ns)
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (1.237 ns)

 <State 45>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 46>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 47>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 48>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 49>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 50>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 51>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 52>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 53>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 54>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 55>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 56>: 2.443ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_39', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) to 'pow_generic<float>' [61]  (2.443 ns)

 <State 57>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 58>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 59>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 60>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 61>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 62>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 63>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 64>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 65>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [62]  (7.057 ns)

 <State 66>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 17 bit ('out_img_addr', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln84', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84) of variable 'div5', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:84 on array 'out_img' [68]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
