# fpga-verilog-samples
My created fpga verilog samples.

All samples compiled and tested on Altera Cyclone IV EP4CE6 development board.


Please note,"0" is active state on my development board pin.

for example:

led_pin=1'b0;//led is on now

led_pin=1'b1;//led is off now
[![paypal](https://www.paypalobjects.com/en_US/i/btn/btn_donateCC_LG.gif)](https://www.paypal.com/cgi-bin/webscr?cmd=_donations&business=kevlishvilimisha1@gmail.com&lc=US&item_name=Tm8gbWF0dGVyIHdoYXQgcGVvcGxlIHRlbGwgeW91LCB3b3JkcyBhbmQgaWRlYXMgY2FuIGNoYW5nZSB0aGUgd29ybGQ=&no_note=0&cn=&currency_code=USD&bn=PP-DonationsBF:btn_donateCC_LG.gif:NonHosted)

