{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741753992657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741753992662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 22:33:12 2025 " "Processing started: Tue Mar 11 22:33:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741753992662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741753992662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Restador -c Restador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Restador -c Restador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741753992662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741753993130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741753993130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/Restador.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate3.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate3 " "Found entity 1: or_gate3" {  } { { "or_gate3.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/or_gate3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate4.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate4 " "Found entity 1: or_gate4" {  } { { "or_gate4.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/or_gate4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate3.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate3 " "Found entity 1: and_gate3" {  } { { "and_gate3.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/and_gate3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorregresivo.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorregresivo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorRegresivo " "Found entity 1: ContadorRegresivo" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorregresivo_tb_2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorregresivo_tb_2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorRegresivo_tb_2bits " "Found entity 1: ContadorRegresivo_tb_2bits" {  } { { "ContadorRegresivo_tb_2bits.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo_tb_2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorregresivo_tb_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorregresivo_tb_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorRegresivo_tb_4bits " "Found entity 1: ContadorRegresivo_tb_4bits" {  } { { "ContadorRegresivo_tb_4bits.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo_tb_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorregresivo_tb_6bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorregresivo_tb_6bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorRegresivo_tb_6bits " "Found entity 1: ContadorRegresivo_tb_6bits" {  } { { "ContadorRegresivo_tb_6bits.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo_tb_6bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741754001139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754001139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContadorRegresivo " "Elaborating entity \"ContadorRegresivo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741754001170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador Restador:substractor\[0\].r1 " "Elaborating entity \"Restador\" for hierarchy \"Restador:substractor\[0\].r1\"" {  } { { "ContadorRegresivo.sv" "substractor\[0\].r1" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741754001172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate Restador:substractor\[0\].r1\|not_gate:not1 " "Elaborating entity \"not_gate\" for hierarchy \"Restador:substractor\[0\].r1\|not_gate:not1\"" {  } { { "Restador.sv" "not1" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/Restador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741754001174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate Restador:substractor\[0\].r1\|and_gate:and1 " "Elaborating entity \"and_gate\" for hierarchy \"Restador:substractor\[0\].r1\|and_gate:and1\"" {  } { { "Restador.sv" "and1" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/Restador.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741754001176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate3 Restador:substractor\[0\].r1\|or_gate3:or1 " "Elaborating entity \"or_gate3\" for hierarchy \"Restador:substractor\[0\].r1\|or_gate3:or1\"" {  } { { "Restador.sv" "or1" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/Restador.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741754001179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate3 Restador:substractor\[0\].r1\|and_gate3:and4 " "Elaborating entity \"and_gate3\" for hierarchy \"Restador:substractor\[0\].r1\|and_gate3:and4\"" {  } { { "Restador.sv" "and4" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/Restador.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741754001180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate4 Restador:substractor\[0\].r1\|or_gate4:or2 " "Elaborating entity \"or_gate4\" for hierarchy \"Restador:substractor\[0\].r1\|or_gate4:or2\"" {  } { { "Restador.sv" "or2" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/Restador.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741754001183 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\]~reg0 count\[0\]~reg0_emulated count\[0\]~1 " "Register \"count\[0\]~reg0\" is converted into an equivalent circuit using register \"count\[0\]~reg0_emulated\" and latch \"count\[0\]~1\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\]~reg0 count\[1\]~reg0_emulated count\[1\]~5 " "Register \"count\[1\]~reg0\" is converted into an equivalent circuit using register \"count\[1\]~reg0_emulated\" and latch \"count\[1\]~5\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\]~reg0 count\[2\]~reg0_emulated count\[2\]~9 " "Register \"count\[2\]~reg0\" is converted into an equivalent circuit using register \"count\[2\]~reg0_emulated\" and latch \"count\[2\]~9\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\]~reg0 count\[3\]~reg0_emulated count\[3\]~13 " "Register \"count\[3\]~reg0\" is converted into an equivalent circuit using register \"count\[3\]~reg0_emulated\" and latch \"count\[3\]~13\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\]~reg0 count\[4\]~reg0_emulated count\[4\]~17 " "Register \"count\[4\]~reg0\" is converted into an equivalent circuit using register \"count\[4\]~reg0_emulated\" and latch \"count\[4\]~17\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\]~reg0 count\[5\]~reg0_emulated count\[5\]~21 " "Register \"count\[5\]~reg0\" is converted into an equivalent circuit using register \"count\[5\]~reg0_emulated\" and latch \"count\[5\]~21\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[6\]~reg0 count\[6\]~reg0_emulated count\[6\]~25 " "Register \"count\[6\]~reg0\" is converted into an equivalent circuit using register \"count\[6\]~reg0_emulated\" and latch \"count\[6\]~25\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[7\]~reg0 count\[7\]~reg0_emulated count\[7\]~29 " "Register \"count\[7\]~reg0\" is converted into an equivalent circuit using register \"count\[7\]~reg0_emulated\" and latch \"count\[7\]~29\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[8\]~reg0 count\[8\]~reg0_emulated count\[8\]~33 " "Register \"count\[8\]~reg0\" is converted into an equivalent circuit using register \"count\[8\]~reg0_emulated\" and latch \"count\[8\]~33\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[9\]~reg0 count\[9\]~reg0_emulated count\[9\]~37 " "Register \"count\[9\]~reg0\" is converted into an equivalent circuit using register \"count\[9\]~reg0_emulated\" and latch \"count\[9\]~37\"" {  } { { "ContadorRegresivo.sv" "" { Text "C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_3/ContadorRegresivo.sv" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741754001776 "|ContadorRegresivo|count[9]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1741754001776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741754001857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741754002375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741754002375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741754002589 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741754002589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741754002589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741754002589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741754002601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 22:33:22 2025 " "Processing ended: Tue Mar 11 22:33:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741754002601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741754002601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741754002601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741754002601 ""}
