#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 22 20:47:47 2024
# Process ID: 3312
# Current directory: C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1
# Command line: vivado.exe -log test_env.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_env.tcl -notrace
# Log file: C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env.vdi
# Journal file: C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1\vivado.jou
# Running On: Robi, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16891 MB
#-----------------------------------------------------------
source test_env.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 473.199 ; gain = 184.867
Command: link_design -top test_env -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 870.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'J15' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'L16' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'M13' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'R15' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'R17' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: 'R13' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'T8' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'R16' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'T13' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'H6' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: 'U12' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'U11' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'V10' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'K15' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: 'J13' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:34]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'T15' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: 'T16' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:43]
CRITICAL WARNING: [Common 17-69] Command failed: 'V12' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:46]
CRITICAL WARNING: [Common 17-69] Command failed: 'V11' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'cat[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[4]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[5]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cat[6]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'M17' is not a valid site or package pin name. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc:74]
Finished Parsing XDC File [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/imports/ac/NexysA7_test_env.xdc]
Parsing XDC File [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal sw[0] cannot be placed on V17 (IOB_X0Y11) because the pad is already occupied by terminal led[5] possibly due to user constraint [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:12]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal sw[1] cannot be placed on V16 (IOB_X0Y12) because the pad is already occupied by terminal led[8] possibly due to user constraint [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal sw[5] cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal led[12] possibly due to user constraint [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:17]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led[0] can not be placed on PACKAGE_PIN U16 because the PACKAGE_PIN is occupied by port led[7] [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led[6] can not be placed on PACKAGE_PIN U14 because the PACKAGE_PIN is occupied by port led[10] [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:37]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port led[7] can not be placed on PACKAGE_PIN V14 because the PACKAGE_PIN is occupied by port led[13] [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[0]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[1]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[2]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[3]'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiCSn'. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.srcs/constrs_1/new/Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 72 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.434 ; gain = 530.234
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1025.387 ; gain = 21.953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1639f514c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1575.988 ; gain = 550.602

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1639f514c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1639f514c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 1 Initialization | Checksum: 1639f514c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1639f514c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1639f514c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1639f514c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1639f514c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1942.391 ; gain = 0.000
Retarget | Checksum: 1639f514c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e3219ed9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1942.391 ; gain = 0.000
Constant propagation | Checksum: e3219ed9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: ee61a9de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1942.391 ; gain = 0.000
Sweep | Checksum: ee61a9de
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ee61a9de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1942.391 ; gain = 0.000
BUFG optimization | Checksum: ee61a9de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ee61a9de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1942.391 ; gain = 0.000
Shift Register Optimization | Checksum: ee61a9de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ee61a9de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1942.391 ; gain = 0.000
Post Processing Netlist | Checksum: ee61a9de
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d778fafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d778fafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 9 Finalization | Checksum: 1d778fafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1942.391 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d778fafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d778fafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1942.391 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d778fafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d778fafe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 72 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1942.391 ; gain = 938.957
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
Command: report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1942.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10b900fb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus btn are not locked:  'btn[3]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[1]'  'sw[0]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9772b4fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eefd4ebc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eefd4ebc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eefd4ebc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16e4efc4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.582 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c4817d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.652 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b091eef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15133bb17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 12 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 10, total 12, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 12 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           12  |              4  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           12  |              4  |                    16  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16675f76c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: d0c81d0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: d0c81d0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1756b2260

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f3283ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d1eec469

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 97dd703a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10c1f435a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11a092917

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a794a601

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1720271da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 152d256d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 152d256d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15ffa542c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.739 | TNS=-43.178 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cb0e8208

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1cb0e8208

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15ffa542c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.119. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 158155494

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 158155494

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 158155494

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 158155494

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 158155494

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ebdaff53

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000
Ending Placer Task | Checksum: 1691e7862

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.391 ; gain = 0.000
70 Infos, 74 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file test_env_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_placed.rpt -pb test_env_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_env_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1942.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.12s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.391 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.119 | TNS=-23.338 |
Phase 1 Physical Synthesis Initialization | Checksum: 229f2b959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1942.391 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.119 | TNS=-23.338 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 229f2b959

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1942.391 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.119 | TNS=-23.338 |
INFO: [Physopt 32-702] Processed net IFetch1/rd1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/out_pc_reg[28]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/out_pc_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net IFetch1/reg_file_reg_r1_0_31_18_23_i_12_0.  Re-placed instance IFetch1/rd1_i_10
INFO: [Physopt 32-735] Processed net IFetch1/reg_file_reg_r1_0_31_18_23_i_12_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.985 | TNS=-18.648 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net IFetch1/reg_file_reg_r1_0_31_18_23_i_12_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-15.357 |
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_18_23_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_24_29_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net IFetch1/reg_file_reg_r1_0_31_24_29_i_7_n_0. Critical path length was reduced through logic transformation on cell IFetch1/reg_file_reg_r1_0_31_24_29_i_7_comp.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.877 | TNS=-14.922 |
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_24_29_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net IFetch1/reg_file_reg_r1_0_31_24_29_i_12_n_0. Critical path length was reduced through logic transformation on cell IFetch1/reg_file_reg_r1_0_31_24_29_i_12_comp.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-14.632 |
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_24_29_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_24_29_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ID/reg_file_inst/rd1__0_3.  Re-placed instance ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_17
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.809 | TNS=-12.592 |
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_30_31__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__6_i_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_18[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.733 | TNS=-10.035 |
INFO: [Physopt 32-663] Processed net IFetch1/rd1__3_n_0.  Re-placed instance IFetch1/rd1__3
INFO: [Physopt 32-735] Processed net IFetch1/rd1__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.722 | TNS=-9.828 |
INFO: [Physopt 32-81] Processed net IFetch1/rd1__3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net IFetch1/rd1__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.721 | TNS=-10.255 |
INFO: [Physopt 32-702] Processed net IFetch1/rd1__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry__6_i_4[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__0_14[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ID/reg_file_inst/rd1__0_14[3]. Critical path length was reduced through logic transformation on cell ID/reg_file_inst/plusOp_carry__1_i_1_comp.
INFO: [Physopt 32-735] Processed net IFetch1/rd1_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.702 | TNS=-9.875 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1__0_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net IFetch1/rd1__0_3[0]. Critical path length was reduced through logic transformation on cell IFetch1/minusOp_carry__2_i_4_comp.
INFO: [Physopt 32-735] Processed net IFetch1/rd1_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-9.664 |
INFO: [Physopt 32-702] Processed net IFetch1/rd1__0_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net IFetch1/rd1__0_2[0]. Critical path length was reduced through logic transformation on cell IFetch1/minusOp_carry__1_i_1_comp.
INFO: [Physopt 32-735] Processed net IFetch1/rd1_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.681 | TNS=-9.253 |
INFO: [Physopt 32-663] Processed net IFetch1/rd1__0_n_0.  Re-placed instance IFetch1/rd1__0
INFO: [Physopt 32-735] Processed net IFetch1/rd1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.680 | TNS=-8.924 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_18_23/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_23[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.679 | TNS=-8.895 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_22[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.673 | TNS=-8.721 |
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net IFetch1/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.665 | TNS=-8.424 |
INFO: [Physopt 32-81] Processed net IFetch1/rd1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net IFetch1/rd1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-8.738 |
INFO: [Physopt 32-663] Processed net IFetch1/rd1__0_n_0.  Re-placed instance IFetch1/rd1__0
INFO: [Physopt 32-735] Processed net IFetch1/rd1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.660 | TNS=-8.960 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_24[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.660 | TNS=-8.960 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_19[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.644 | TNS=-8.496 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_22[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.605 | TNS=-7.281 |
INFO: [Physopt 32-663] Processed net IFetch1/rd1__2_n_0.  Re-placed instance IFetch1/rd1__2
INFO: [Physopt 32-735] Processed net IFetch1/rd1__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-7.369 |
INFO: [Physopt 32-81] Processed net IFetch1/rd1__2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net IFetch1/rd1__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-7.796 |
INFO: [Physopt 32-702] Processed net IFetch1/rd1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_13[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-7.796 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_20[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-7.751 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1__0_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net IFetch1/rd1__0_3[1]. Critical path length was reduced through logic transformation on cell IFetch1/minusOp_carry__2_i_2_comp.
INFO: [Physopt 32-735] Processed net IFetch1/rd1_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-7.616 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__0_20[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Monopulse/Q3_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net IFetch1/rd1__3_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net IFetch1/rd1__3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-7.586 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net IFetch1/rd1__3_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-7.481 |
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net IFetch1/instr[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.551 | TNS=-6.324 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net ID/reg_file_inst/rd1__0_14[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.545 | TNS=-6.252 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net IFetch1/instr[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.543 | TNS=-6.200 |
INFO: [Physopt 32-702] Processed net IFetch1/instr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/out_pc_reg[28]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/out_pc_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_30_31__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__6_i_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Monopulse/Q3_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/instr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.543 | TNS=-6.200 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1985.266 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 229f2b959

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.266 ; gain = 42.875

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.543 | TNS=-6.200 |
INFO: [Physopt 32-702] Processed net IFetch1/rd1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/out_pc_reg[28]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/out_pc_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_30_31__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__6_i_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Monopulse/Q3_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/instr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/out_pc_reg[28]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/out_pc_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/rd1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/reg_file_reg_r1_0_31_30_31__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EX1/minusOp_carry__6_i_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ID/reg_file_inst/rd1__0_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Monopulse/Q3_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IFetch1/instr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.543 | TNS=-6.200 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1995.828 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 229f2b959

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.828 ; gain = 53.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.828 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.543 | TNS=-6.200 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.576  |         17.137  |            5  |              0  |                    30  |           0  |           2  |  00:00:06  |
|  Total          |          0.576  |         17.137  |            5  |              0  |                    30  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.828 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1cfe10918

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.828 ; gain = 53.438
INFO: [Common 17-83] Releasing license: Implementation
273 Infos, 74 Warnings, 102 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.828 ; gain = 53.438
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2013.809 ; gain = 6.914
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2013.809 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.809 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2013.809 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2013.809 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2013.809 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2013.809 ; gain = 6.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c8db06b1 ConstDB: 0 ShapeSum: aa919835 RouteDB: 0
Post Restoration Checksum: NetGraph: 85d4e810 | NumContArr: 8c8641e7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 297ad1f31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2118.648 ; gain = 92.793

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 297ad1f31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2118.648 ; gain = 92.793

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 297ad1f31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2118.648 ; gain = 92.793
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a1181cd5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.988 ; gain = 104.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.403 | TNS=-2.933 | WHS=-0.078 | THS=-0.200 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 577
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 577
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28fb9318b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 28fb9318b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2b6747ec8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.992 ; gain = 104.137
Phase 3 Initial Routing | Checksum: 2b6747ec8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.992 ; gain = 104.137
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==========================+
| Launch Setup Clock | Launch Hold Clock | Pin                      |
+====================+===================+==========================+
| sys_clk_pin        | sys_clk_pin       | IFetch1/out_pc_reg[27]/D |
| sys_clk_pin        | sys_clk_pin       | IFetch1/out_pc_reg[6]/D  |
+--------------------+-------------------+--------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 333
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.013 | TNS=-26.119| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 274103aee

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.217 | TNS=-28.992| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2da8e1e09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137
Phase 4 Rip-up And Reroute | Checksum: 2da8e1e09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26a83464c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.920 | TNS=-22.716| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 331436a7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 331436a7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137
Phase 5 Delay and Skew Optimization | Checksum: 331436a7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 272a0c3b4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.866 | TNS=-20.454| WHS=0.165  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 272a0c3b4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137
Phase 6 Post Hold Fix | Checksum: 272a0c3b4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.260544 %
  Global Horizontal Routing Utilization  = 0.378969 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 272a0c3b4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 272a0c3b4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 200d86c31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.866 | TNS=-20.454| WHS=0.165  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 200d86c31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 22588610b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137
Ending Routing Task | Checksum: 22588610b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2129.992 ; gain = 104.137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
292 Infos, 75 Warnings, 102 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.992 ; gain = 116.184
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
Command: report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
Command: report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
Command: report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
302 Infos, 75 Warnings, 102 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_env_route_status.rpt -pb test_env_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_env_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_env_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_env_bus_skew_routed.rpt -pb test_env_bus_skew_routed.pb -rpx test_env_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2130.543 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2130.543 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.543 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2130.543 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2130.543 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2130.543 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2130.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Robert/Documents/facultate/anu2/ac/Mips_final/Mips_final.runs/impl_1/test_env_routed.dcp' has been generated.
Command: write_bitstream -force test_env.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14629536 bits.
Writing bitstream ./test_env.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2526.180 ; gain = 395.637
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 20:49:20 2024...
