Protel Design System Design Rule Check
PCB File : G:\Art\Connect\49key\PCB_Project\Connect.PcbDoc
Date     : 2019/9/21
Time     : 17:55:05

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.73mm,5.069mm)(103.73mm,6.204mm) on Top Overlay And Pad R161-1(102.94mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.15mm,5.069mm)(103.73mm,5.069mm) on Top Overlay And Pad R161-1(102.94mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.15mm,5.069mm)(102.15mm,6.204mm) on Top Overlay And Pad R161-1(102.94mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.73mm,7.004mm)(103.73mm,8.139mm) on Top Overlay And Pad R161-2(102.94mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.15mm,7.004mm)(102.15mm,8.139mm) on Top Overlay And Pad R161-2(102.94mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.15mm,8.139mm)(103.73mm,8.139mm) on Top Overlay And Pad R161-2(102.94mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (82.056mm,5.577mm)(83.636mm,5.577mm) on Top Overlay And Pad R163-1(82.846mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.636mm,5.577mm)(83.636mm,6.712mm) on Top Overlay And Pad R163-1(82.846mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (82.056mm,5.577mm)(82.056mm,6.712mm) on Top Overlay And Pad R163-1(82.846mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.636mm,7.512mm)(83.636mm,8.647mm) on Top Overlay And Pad R163-2(82.846mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (82.056mm,7.512mm)(82.056mm,8.647mm) on Top Overlay And Pad R163-2(82.846mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (82.056mm,8.647mm)(83.636mm,8.647mm) on Top Overlay And Pad R163-2(82.846mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (72.2mm,5.45mm)(72.2mm,6.585mm) on Top Overlay And Pad R164-1(72.99mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.78mm,5.45mm)(73.78mm,6.585mm) on Top Overlay And Pad R164-1(72.99mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (72.2mm,5.45mm)(73.78mm,5.45mm) on Top Overlay And Pad R164-1(72.99mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (72.2mm,7.385mm)(72.2mm,8.52mm) on Top Overlay And Pad R164-2(72.99mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.78mm,7.385mm)(73.78mm,8.52mm) on Top Overlay And Pad R164-2(72.99mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (72.2mm,8.52mm)(73.78mm,8.52mm) on Top Overlay And Pad R164-2(72.99mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.09mm,5.577mm)(62.09mm,6.712mm) on Top Overlay And Pad R165-1(62.88mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.67mm,5.577mm)(63.67mm,6.712mm) on Top Overlay And Pad R165-1(62.88mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.09mm,5.577mm)(63.67mm,5.577mm) on Top Overlay And Pad R165-1(62.88mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.09mm,7.512mm)(62.09mm,8.647mm) on Top Overlay And Pad R165-2(62.88mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.67mm,7.512mm)(63.67mm,8.647mm) on Top Overlay And Pad R165-2(62.88mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.09mm,8.647mm)(63.67mm,8.647mm) on Top Overlay And Pad R165-2(62.88mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,5.577mm)(31.759mm,6.712mm) on Top Overlay And Pad R166-1(32.549mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.339mm,5.577mm)(33.339mm,6.712mm) on Top Overlay And Pad R166-1(32.549mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,5.577mm)(33.339mm,5.577mm) on Top Overlay And Pad R166-1(32.549mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,7.512mm)(31.759mm,8.647mm) on Top Overlay And Pad R166-2(32.549mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.339mm,7.512mm)(33.339mm,8.647mm) on Top Overlay And Pad R166-2(32.549mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.759mm,8.647mm)(33.339mm,8.647mm) on Top Overlay And Pad R166-2(32.549mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.869mm,5.831mm)(41.869mm,6.966mm) on Top Overlay And Pad R167-1(42.659mm,6.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.449mm,5.831mm)(43.449mm,6.966mm) on Top Overlay And Pad R167-1(42.659mm,6.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.869mm,5.831mm)(43.449mm,5.831mm) on Top Overlay And Pad R167-1(42.659mm,6.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.869mm,7.766mm)(41.869mm,8.901mm) on Top Overlay And Pad R167-2(42.659mm,8.136mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.449mm,7.766mm)(43.449mm,8.901mm) on Top Overlay And Pad R167-2(42.659mm,8.136mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.869mm,8.901mm)(43.449mm,8.901mm) on Top Overlay And Pad R167-2(42.659mm,8.136mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.979mm,5.577mm)(51.979mm,6.712mm) on Top Overlay And Pad R168-1(52.769mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.559mm,5.577mm)(53.559mm,6.712mm) on Top Overlay And Pad R168-1(52.769mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.979mm,5.577mm)(53.559mm,5.577mm) on Top Overlay And Pad R168-1(52.769mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.979mm,7.512mm)(51.979mm,8.647mm) on Top Overlay And Pad R168-2(52.769mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.559mm,7.512mm)(53.559mm,8.647mm) on Top Overlay And Pad R168-2(52.769mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.979mm,8.647mm)(53.559mm,8.647mm) on Top Overlay And Pad R168-2(52.769mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (106.486mm,11.176mm)(109.026mm,11.176mm) on Top Overlay And Pad P77-1(105.89mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (99.754mm,11.176mm)(102.294mm,11.176mm) on Top Overlay And Pad P77-4(102.89mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (109.026mm,11.176mm)(109.026mm,12.192mm) on Top Overlay And Pad P77-0(108.08mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (109.026mm,15.24mm)(109.026mm,16.891mm) on Top Overlay And Pad P77-0(108.08mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (99.754mm,11.176mm)(99.754mm,12.192mm) on Top Overlay And Pad P77-0(100.7mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (99.754mm,15.24mm)(99.754mm,16.891mm) on Top Overlay And Pad P77-0(100.7mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (96.63mm,11.303mm)(99.17mm,11.303mm) on Top Overlay And Pad P78-1(96.034mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (89.898mm,11.303mm)(92.438mm,11.303mm) on Top Overlay And Pad P78-4(93.034mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (99.17mm,11.303mm)(99.17mm,12.319mm) on Top Overlay And Pad P78-0(98.224mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (99.17mm,15.367mm)(99.17mm,17.018mm) on Top Overlay And Pad P78-0(98.224mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (89.898mm,11.303mm)(89.898mm,12.319mm) on Top Overlay And Pad P78-0(90.844mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (89.898mm,15.367mm)(89.898mm,17.018mm) on Top Overlay And Pad P78-0(90.844mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (86.52mm,11.43mm)(89.06mm,11.43mm) on Top Overlay And Pad P79-1(85.924mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (79.788mm,11.43mm)(82.328mm,11.43mm) on Top Overlay And Pad P79-4(82.924mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (89.06mm,11.43mm)(89.06mm,12.446mm) on Top Overlay And Pad P79-0(88.114mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (89.06mm,15.494mm)(89.06mm,17.145mm) on Top Overlay And Pad P79-0(88.114mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (79.788mm,11.43mm)(79.788mm,12.446mm) on Top Overlay And Pad P79-0(80.734mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (79.788mm,15.494mm)(79.788mm,17.145mm) on Top Overlay And Pad P79-0(80.734mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (76.538mm,11.43mm)(79.078mm,11.43mm) on Top Overlay And Pad P80-1(75.942mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (69.806mm,11.43mm)(72.346mm,11.43mm) on Top Overlay And Pad P80-4(72.942mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (79.078mm,11.43mm)(79.078mm,12.446mm) on Top Overlay And Pad P80-0(78.132mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (79.078mm,15.494mm)(79.078mm,17.145mm) on Top Overlay And Pad P80-0(78.132mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (69.806mm,11.43mm)(69.806mm,12.446mm) on Top Overlay And Pad P80-0(70.752mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (69.806mm,15.494mm)(69.806mm,17.145mm) on Top Overlay And Pad P80-0(70.752mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (66.428mm,11.43mm)(68.968mm,11.43mm) on Top Overlay And Pad P81-1(65.832mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (59.696mm,11.43mm)(62.236mm,11.43mm) on Top Overlay And Pad P81-4(62.832mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (68.968mm,11.43mm)(68.968mm,12.446mm) on Top Overlay And Pad P81-0(68.022mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (68.968mm,15.494mm)(68.968mm,17.145mm) on Top Overlay And Pad P81-0(68.022mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (59.696mm,11.43mm)(59.696mm,12.446mm) on Top Overlay And Pad P81-0(60.642mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (59.696mm,15.494mm)(59.696mm,17.145mm) on Top Overlay And Pad P81-0(60.642mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (36.099mm,11.303mm)(38.639mm,11.303mm) on Top Overlay And Pad P82-1(35.503mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (29.367mm,11.303mm)(31.907mm,11.303mm) on Top Overlay And Pad P82-4(32.503mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (38.639mm,11.303mm)(38.639mm,12.319mm) on Top Overlay And Pad P82-0(37.693mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (38.639mm,15.367mm)(38.639mm,17.018mm) on Top Overlay And Pad P82-0(37.693mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (29.367mm,11.303mm)(29.367mm,12.319mm) on Top Overlay And Pad P82-0(30.313mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (29.367mm,15.367mm)(29.367mm,17.018mm) on Top Overlay And Pad P82-0(30.313mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (46.209mm,11.43mm)(48.749mm,11.43mm) on Top Overlay And Pad P83-1(45.613mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (39.477mm,11.43mm)(42.017mm,11.43mm) on Top Overlay And Pad P83-4(42.613mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (48.749mm,11.43mm)(48.749mm,12.446mm) on Top Overlay And Pad P83-0(47.803mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (48.749mm,15.494mm)(48.749mm,17.145mm) on Top Overlay And Pad P83-0(47.803mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (39.477mm,11.43mm)(39.477mm,12.446mm) on Top Overlay And Pad P83-0(40.423mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (39.477mm,15.494mm)(39.477mm,17.145mm) on Top Overlay And Pad P83-0(40.423mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (56.318mm,11.43mm)(58.858mm,11.43mm) on Top Overlay And Pad P84-1(55.722mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (49.586mm,11.43mm)(52.126mm,11.43mm) on Top Overlay And Pad P84-4(52.722mm,11.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (58.858mm,11.43mm)(58.858mm,12.446mm) on Top Overlay And Pad P84-0(57.912mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (58.858mm,15.494mm)(58.858mm,17.145mm) on Top Overlay And Pad P84-0(57.912mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (49.586mm,11.43mm)(49.586mm,12.446mm) on Top Overlay And Pad P84-0(50.532mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (49.586mm,15.494mm)(49.586mm,17.145mm) on Top Overlay And Pad P84-0(50.532mm,13.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.879mm,4.815mm)(111.879mm,5.95mm) on Top Overlay And Pad R160-1(112.669mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.459mm,4.815mm)(113.459mm,5.95mm) on Top Overlay And Pad R160-1(112.669mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.879mm,4.815mm)(113.459mm,4.815mm) on Top Overlay And Pad R160-1(112.669mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.879mm,6.75mm)(111.879mm,7.885mm) on Top Overlay And Pad R160-2(112.669mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.459mm,6.75mm)(113.459mm,7.885mm) on Top Overlay And Pad R160-2(112.669mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.879mm,7.885mm)(113.459mm,7.885mm) on Top Overlay And Pad R160-2(112.669mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.736mm,4.815mm)(121.736mm,5.95mm) on Top Overlay And Pad R159-1(122.526mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.316mm,4.815mm)(123.316mm,5.95mm) on Top Overlay And Pad R159-1(122.526mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.736mm,4.815mm)(123.316mm,4.815mm) on Top Overlay And Pad R159-1(122.526mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.736mm,6.75mm)(121.736mm,7.885mm) on Top Overlay And Pad R159-2(122.526mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.316mm,6.75mm)(123.316mm,7.885mm) on Top Overlay And Pad R159-2(122.526mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.736mm,7.885mm)(123.316mm,7.885mm) on Top Overlay And Pad R159-2(122.526mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.592mm,4.815mm)(131.592mm,5.95mm) on Top Overlay And Pad R158-1(132.382mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.172mm,4.815mm)(133.172mm,5.95mm) on Top Overlay And Pad R158-1(132.382mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.592mm,4.815mm)(133.172mm,4.815mm) on Top Overlay And Pad R158-1(132.382mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.592mm,6.75mm)(131.592mm,7.885mm) on Top Overlay And Pad R158-2(132.382mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.172mm,6.75mm)(133.172mm,7.885mm) on Top Overlay And Pad R158-2(132.382mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.592mm,7.885mm)(133.172mm,7.885mm) on Top Overlay And Pad R158-2(132.382mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.575mm,4.815mm)(141.575mm,5.95mm) on Top Overlay And Pad R157-1(142.365mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.156mm,4.815mm)(143.156mm,5.95mm) on Top Overlay And Pad R157-1(142.365mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.575mm,4.815mm)(143.156mm,4.815mm) on Top Overlay And Pad R157-1(142.365mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.575mm,6.75mm)(141.575mm,7.885mm) on Top Overlay And Pad R157-2(142.365mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.156mm,6.75mm)(143.156mm,7.885mm) on Top Overlay And Pad R157-2(142.365mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.575mm,7.885mm)(143.156mm,7.885mm) on Top Overlay And Pad R157-2(142.365mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.432mm,4.815mm)(151.432mm,5.95mm) on Top Overlay And Pad R156-1(152.222mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.012mm,4.815mm)(153.012mm,5.95mm) on Top Overlay And Pad R156-1(152.222mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.432mm,4.815mm)(153.012mm,4.815mm) on Top Overlay And Pad R156-1(152.222mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.432mm,6.75mm)(151.432mm,7.885mm) on Top Overlay And Pad R156-2(152.222mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.012mm,6.75mm)(153.012mm,7.885mm) on Top Overlay And Pad R156-2(152.222mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.432mm,7.885mm)(153.012mm,7.885mm) on Top Overlay And Pad R156-2(152.222mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.415mm,4.815mm)(161.415mm,5.95mm) on Top Overlay And Pad R155-1(162.205mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (162.995mm,4.815mm)(162.995mm,5.95mm) on Top Overlay And Pad R155-1(162.205mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.415mm,4.815mm)(162.995mm,4.815mm) on Top Overlay And Pad R155-1(162.205mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.415mm,6.75mm)(161.415mm,7.885mm) on Top Overlay And Pad R155-2(162.205mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (162.995mm,6.75mm)(162.995mm,7.885mm) on Top Overlay And Pad R155-2(162.205mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.415mm,7.885mm)(162.995mm,7.885mm) on Top Overlay And Pad R155-2(162.205mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.255mm,4.815mm)(181.255mm,5.95mm) on Top Overlay And Pad R154-1(182.045mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (182.835mm,4.815mm)(182.835mm,5.95mm) on Top Overlay And Pad R154-1(182.045mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.255mm,4.815mm)(182.835mm,4.815mm) on Top Overlay And Pad R154-1(182.045mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.255mm,6.75mm)(181.255mm,7.885mm) on Top Overlay And Pad R154-2(182.045mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (182.835mm,6.75mm)(182.835mm,7.885mm) on Top Overlay And Pad R154-2(182.045mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.255mm,7.885mm)(182.835mm,7.885mm) on Top Overlay And Pad R154-2(182.045mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172.979mm,4.815mm)(172.979mm,5.95mm) on Top Overlay And Pad R153-1(172.189mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.399mm,4.815mm)(172.979mm,4.815mm) on Top Overlay And Pad R153-1(172.189mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.399mm,4.815mm)(171.399mm,5.95mm) on Top Overlay And Pad R153-1(172.189mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172.979mm,6.75mm)(172.979mm,7.885mm) on Top Overlay And Pad R153-2(172.189mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.399mm,6.75mm)(171.399mm,7.885mm) on Top Overlay And Pad R153-2(172.189mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.399mm,7.885mm)(172.979mm,7.885mm) on Top Overlay And Pad R153-2(172.189mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (116.214mm,11.176mm)(118.754mm,11.176mm) on Top Overlay And Pad P76-1(115.618mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (109.482mm,11.176mm)(112.022mm,11.176mm) on Top Overlay And Pad P76-4(112.618mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (118.754mm,11.176mm)(118.754mm,12.192mm) on Top Overlay And Pad P76-0(117.808mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (118.754mm,15.24mm)(118.754mm,16.891mm) on Top Overlay And Pad P76-0(117.808mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (109.482mm,11.176mm)(109.482mm,12.192mm) on Top Overlay And Pad P76-0(110.428mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (109.482mm,15.24mm)(109.482mm,16.891mm) on Top Overlay And Pad P76-0(110.428mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (126.07mm,11.176mm)(128.61mm,11.176mm) on Top Overlay And Pad P75-1(125.474mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (119.338mm,11.176mm)(121.878mm,11.176mm) on Top Overlay And Pad P75-4(122.474mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (128.61mm,11.176mm)(128.61mm,12.192mm) on Top Overlay And Pad P75-0(127.664mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (128.61mm,15.24mm)(128.61mm,16.891mm) on Top Overlay And Pad P75-0(127.664mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (119.338mm,11.176mm)(119.338mm,12.192mm) on Top Overlay And Pad P75-0(120.284mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (119.338mm,15.24mm)(119.338mm,16.891mm) on Top Overlay And Pad P75-0(120.284mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (135.926mm,11.176mm)(138.466mm,11.176mm) on Top Overlay And Pad P74-1(135.33mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (129.194mm,11.176mm)(131.734mm,11.176mm) on Top Overlay And Pad P74-4(132.33mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (138.466mm,11.176mm)(138.466mm,12.192mm) on Top Overlay And Pad P74-0(137.52mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (138.466mm,15.24mm)(138.466mm,16.891mm) on Top Overlay And Pad P74-0(137.52mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (129.194mm,11.176mm)(129.194mm,12.192mm) on Top Overlay And Pad P74-0(130.14mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (129.194mm,15.24mm)(129.194mm,16.891mm) on Top Overlay And Pad P74-0(130.14mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (145.908mm,11.176mm)(148.448mm,11.176mm) on Top Overlay And Pad P73-1(145.312mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (139.176mm,11.176mm)(141.716mm,11.176mm) on Top Overlay And Pad P73-4(142.312mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (148.448mm,11.176mm)(148.448mm,12.192mm) on Top Overlay And Pad P73-0(147.502mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (148.448mm,15.24mm)(148.448mm,16.891mm) on Top Overlay And Pad P73-0(147.502mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (139.176mm,11.176mm)(139.176mm,12.192mm) on Top Overlay And Pad P73-0(140.122mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (139.176mm,15.24mm)(139.176mm,16.891mm) on Top Overlay And Pad P73-0(140.122mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (155.764mm,11.176mm)(158.304mm,11.176mm) on Top Overlay And Pad P72-1(155.168mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (149.032mm,11.176mm)(151.572mm,11.176mm) on Top Overlay And Pad P72-4(152.168mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (158.304mm,11.176mm)(158.304mm,12.192mm) on Top Overlay And Pad P72-0(157.358mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (158.304mm,15.24mm)(158.304mm,16.891mm) on Top Overlay And Pad P72-0(157.358mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (149.032mm,11.176mm)(149.032mm,12.192mm) on Top Overlay And Pad P72-0(149.978mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (149.032mm,15.24mm)(149.032mm,16.891mm) on Top Overlay And Pad P72-0(149.978mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (165.747mm,11.176mm)(168.287mm,11.176mm) on Top Overlay And Pad P71-1(165.151mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (159.015mm,11.176mm)(161.555mm,11.176mm) on Top Overlay And Pad P71-4(162.151mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (168.287mm,11.176mm)(168.287mm,12.192mm) on Top Overlay And Pad P71-0(167.341mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (168.287mm,15.24mm)(168.287mm,16.891mm) on Top Overlay And Pad P71-0(167.341mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (159.015mm,11.176mm)(159.015mm,12.192mm) on Top Overlay And Pad P71-0(159.961mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (159.015mm,15.24mm)(159.015mm,16.891mm) on Top Overlay And Pad P71-0(159.961mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (185.585mm,11.176mm)(188.125mm,11.176mm) on Top Overlay And Pad P70-1(184.989mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (178.853mm,11.176mm)(181.393mm,11.176mm) on Top Overlay And Pad P70-4(181.989mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (188.125mm,11.176mm)(188.125mm,12.192mm) on Top Overlay And Pad P70-0(187.179mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (188.125mm,15.24mm)(188.125mm,16.891mm) on Top Overlay And Pad P70-0(187.179mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (178.853mm,11.176mm)(178.853mm,12.192mm) on Top Overlay And Pad P70-0(179.799mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (178.853mm,15.24mm)(178.853mm,16.891mm) on Top Overlay And Pad P70-0(179.799mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (175.729mm,11.176mm)(178.269mm,11.176mm) on Top Overlay And Pad P69-1(175.133mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (168.997mm,11.176mm)(171.537mm,11.176mm) on Top Overlay And Pad P69-4(172.133mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (178.269mm,11.176mm)(178.269mm,12.192mm) on Top Overlay And Pad P69-0(177.323mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (178.269mm,15.24mm)(178.269mm,16.891mm) on Top Overlay And Pad P69-0(177.323mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (168.997mm,11.176mm)(168.997mm,12.192mm) on Top Overlay And Pad P69-0(169.943mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (168.997mm,15.24mm)(168.997mm,16.891mm) on Top Overlay And Pad P69-0(169.943mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.807mm,4.815mm)(231.807mm,5.95mm) on Top Overlay And Pad R145-1(232.597mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.387mm,4.815mm)(233.387mm,5.95mm) on Top Overlay And Pad R145-1(232.597mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.807mm,4.815mm)(233.387mm,4.815mm) on Top Overlay And Pad R145-1(232.597mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.807mm,6.75mm)(231.807mm,7.885mm) on Top Overlay And Pad R145-2(232.597mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.387mm,6.75mm)(233.387mm,7.885mm) on Top Overlay And Pad R145-2(232.597mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.807mm,7.885mm)(233.387mm,7.885mm) on Top Overlay And Pad R145-2(232.597mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (242.044mm,4.815mm)(242.044mm,5.95mm) on Top Overlay And Pad R146-1(242.834mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.624mm,4.815mm)(243.624mm,5.95mm) on Top Overlay And Pad R146-1(242.834mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (242.044mm,4.815mm)(243.624mm,4.815mm) on Top Overlay And Pad R146-1(242.834mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (242.044mm,6.75mm)(242.044mm,7.885mm) on Top Overlay And Pad R146-2(242.834mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.624mm,6.75mm)(243.624mm,7.885mm) on Top Overlay And Pad R146-2(242.834mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (242.044mm,7.885mm)(243.624mm,7.885mm) on Top Overlay And Pad R146-2(242.834mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.696mm,4.942mm)(221.696mm,6.077mm) on Top Overlay And Pad R147-1(222.486mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.276mm,4.942mm)(223.276mm,6.077mm) on Top Overlay And Pad R147-1(222.486mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.696mm,4.942mm)(223.276mm,4.942mm) on Top Overlay And Pad R147-1(222.486mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.696mm,6.877mm)(221.696mm,8.012mm) on Top Overlay And Pad R147-2(222.486mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.276mm,6.877mm)(223.276mm,8.012mm) on Top Overlay And Pad R147-2(222.486mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.696mm,8.012mm)(223.276mm,8.012mm) on Top Overlay And Pad R147-2(222.486mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.586mm,4.688mm)(211.586mm,5.823mm) on Top Overlay And Pad R148-1(212.376mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.166mm,4.688mm)(213.166mm,5.823mm) on Top Overlay And Pad R148-1(212.376mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.586mm,4.688mm)(213.166mm,4.688mm) on Top Overlay And Pad R148-1(212.376mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.586mm,6.623mm)(211.586mm,7.758mm) on Top Overlay And Pad R148-2(212.376mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.166mm,6.623mm)(213.166mm,7.758mm) on Top Overlay And Pad R148-2(212.376mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.586mm,7.758mm)(213.166mm,7.758mm) on Top Overlay And Pad R148-2(212.376mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.394mm,4.688mm)(201.394mm,5.823mm) on Top Overlay And Pad R149-1(202.184mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (202.974mm,4.688mm)(202.974mm,5.823mm) on Top Overlay And Pad R149-1(202.184mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.394mm,4.688mm)(202.974mm,4.688mm) on Top Overlay And Pad R149-1(202.184mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.394mm,6.623mm)(201.394mm,7.758mm) on Top Overlay And Pad R149-2(202.184mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (202.974mm,6.623mm)(202.974mm,7.758mm) on Top Overlay And Pad R149-2(202.184mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.394mm,7.758mm)(202.974mm,7.758mm) on Top Overlay And Pad R149-2(202.184mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.238mm,4.688mm)(191.238mm,5.823mm) on Top Overlay And Pad R150-1(192.028mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.818mm,4.688mm)(192.818mm,5.823mm) on Top Overlay And Pad R150-1(192.028mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.238mm,4.688mm)(192.818mm,4.688mm) on Top Overlay And Pad R150-1(192.028mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.238mm,6.623mm)(191.238mm,7.758mm) on Top Overlay And Pad R150-2(192.028mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.818mm,6.623mm)(192.818mm,7.758mm) on Top Overlay And Pad R150-2(192.028mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.238mm,7.758mm)(192.818mm,7.758mm) on Top Overlay And Pad R150-2(192.028mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (252.027mm,4.815mm)(252.027mm,5.95mm) on Top Overlay And Pad R151-1(252.817mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.607mm,4.815mm)(253.607mm,5.95mm) on Top Overlay And Pad R151-1(252.817mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (252.027mm,4.815mm)(253.607mm,4.815mm) on Top Overlay And Pad R151-1(252.817mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (252.027mm,6.75mm)(252.027mm,7.885mm) on Top Overlay And Pad R151-2(252.817mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.607mm,6.75mm)(253.607mm,7.885mm) on Top Overlay And Pad R151-2(252.817mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (252.027mm,7.885mm)(253.607mm,7.885mm) on Top Overlay And Pad R151-2(252.817mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.138mm,4.815mm)(262.138mm,5.95mm) on Top Overlay And Pad R152-1(262.928mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (263.718mm,4.815mm)(263.718mm,5.95mm) on Top Overlay And Pad R152-1(262.928mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.138mm,4.815mm)(263.718mm,4.815mm) on Top Overlay And Pad R152-1(262.928mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.138mm,6.75mm)(262.138mm,7.885mm) on Top Overlay And Pad R152-2(262.928mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (263.718mm,6.75mm)(263.718mm,7.885mm) on Top Overlay And Pad R152-2(262.928mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.138mm,7.885mm)(263.718mm,7.885mm) on Top Overlay And Pad R152-2(262.928mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (236.133mm,11.176mm)(238.673mm,11.176mm) on Top Overlay And Pad P61-1(235.537mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (229.401mm,11.176mm)(231.941mm,11.176mm) on Top Overlay And Pad P61-4(232.537mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (238.673mm,11.176mm)(238.673mm,12.192mm) on Top Overlay And Pad P61-0(237.727mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (238.673mm,15.24mm)(238.673mm,16.891mm) on Top Overlay And Pad P61-0(237.727mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (229.401mm,11.176mm)(229.401mm,12.192mm) on Top Overlay And Pad P61-0(230.347mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (229.401mm,15.24mm)(229.401mm,16.891mm) on Top Overlay And Pad P61-0(230.347mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (246.37mm,11.176mm)(248.91mm,11.176mm) on Top Overlay And Pad P62-1(245.774mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (239.638mm,11.176mm)(242.178mm,11.176mm) on Top Overlay And Pad P62-4(242.774mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (248.91mm,11.176mm)(248.91mm,12.192mm) on Top Overlay And Pad P62-0(247.964mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (248.91mm,15.24mm)(248.91mm,16.891mm) on Top Overlay And Pad P62-0(247.964mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (239.638mm,11.176mm)(239.638mm,12.192mm) on Top Overlay And Pad P62-0(240.584mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (239.638mm,15.24mm)(239.638mm,16.891mm) on Top Overlay And Pad P62-0(240.584mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (226.024mm,11.176mm)(228.564mm,11.176mm) on Top Overlay And Pad P63-1(225.428mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (219.292mm,11.176mm)(221.832mm,11.176mm) on Top Overlay And Pad P63-4(222.428mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (228.564mm,11.176mm)(228.564mm,12.192mm) on Top Overlay And Pad P63-0(227.618mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (228.564mm,15.24mm)(228.564mm,16.891mm) on Top Overlay And Pad P63-0(227.618mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (219.292mm,11.176mm)(219.292mm,12.192mm) on Top Overlay And Pad P63-0(220.238mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (219.292mm,15.24mm)(219.292mm,16.891mm) on Top Overlay And Pad P63-0(220.238mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (215.914mm,11.049mm)(218.454mm,11.049mm) on Top Overlay And Pad P64-1(215.318mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (209.182mm,11.049mm)(211.722mm,11.049mm) on Top Overlay And Pad P64-4(212.318mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (218.454mm,11.049mm)(218.454mm,12.065mm) on Top Overlay And Pad P64-0(217.508mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (218.454mm,15.113mm)(218.454mm,16.764mm) on Top Overlay And Pad P64-0(217.508mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (209.182mm,11.049mm)(209.182mm,12.065mm) on Top Overlay And Pad P64-0(210.128mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (209.182mm,15.113mm)(209.182mm,16.764mm) on Top Overlay And Pad P64-0(210.128mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (205.85mm,11.049mm)(208.39mm,11.049mm) on Top Overlay And Pad P65-1(205.254mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (199.118mm,11.049mm)(201.658mm,11.049mm) on Top Overlay And Pad P65-4(202.254mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (208.39mm,11.049mm)(208.39mm,12.065mm) on Top Overlay And Pad P65-0(207.444mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (208.39mm,15.113mm)(208.39mm,16.764mm) on Top Overlay And Pad P65-0(207.444mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (199.118mm,11.049mm)(199.118mm,12.065mm) on Top Overlay And Pad P65-0(200.064mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (199.118mm,15.113mm)(199.118mm,16.764mm) on Top Overlay And Pad P65-0(200.064mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (195.568mm,11.049mm)(198.108mm,11.049mm) on Top Overlay And Pad P66-1(194.972mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (188.836mm,11.049mm)(191.376mm,11.049mm) on Top Overlay And Pad P66-4(191.972mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (198.108mm,11.049mm)(198.108mm,12.065mm) on Top Overlay And Pad P66-0(197.162mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (198.108mm,15.113mm)(198.108mm,16.764mm) on Top Overlay And Pad P66-0(197.162mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (188.836mm,11.049mm)(188.836mm,12.065mm) on Top Overlay And Pad P66-0(189.782mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (188.836mm,15.113mm)(188.836mm,16.764mm) on Top Overlay And Pad P66-0(189.782mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (256.353mm,11.176mm)(258.893mm,11.176mm) on Top Overlay And Pad P67-1(255.757mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (249.621mm,11.176mm)(252.161mm,11.176mm) on Top Overlay And Pad P67-4(252.757mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (258.893mm,11.176mm)(258.893mm,12.192mm) on Top Overlay And Pad P67-0(257.947mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (258.893mm,15.24mm)(258.893mm,16.891mm) on Top Overlay And Pad P67-0(257.947mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (249.621mm,11.176mm)(249.621mm,12.192mm) on Top Overlay And Pad P67-0(250.567mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (249.621mm,15.24mm)(249.621mm,16.891mm) on Top Overlay And Pad P67-0(250.567mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (266.462mm,11.176mm)(269.002mm,11.176mm) on Top Overlay And Pad P68-1(265.866mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (259.73mm,11.176mm)(262.27mm,11.176mm) on Top Overlay And Pad P68-4(262.866mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (269.002mm,11.176mm)(269.002mm,12.192mm) on Top Overlay And Pad P68-0(268.056mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (269.002mm,15.24mm)(269.002mm,16.891mm) on Top Overlay And Pad P68-0(268.056mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (259.73mm,11.176mm)(259.73mm,12.192mm) on Top Overlay And Pad P68-0(260.676mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (259.73mm,15.24mm)(259.73mm,16.891mm) on Top Overlay And Pad P68-0(260.676mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (343.148mm,4.688mm)(343.148mm,5.823mm) on Top Overlay And Pad R144-1(343.938mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (344.728mm,4.688mm)(344.728mm,5.823mm) on Top Overlay And Pad R144-1(343.938mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (343.148mm,4.688mm)(344.728mm,4.688mm) on Top Overlay And Pad R144-1(343.938mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (343.148mm,6.623mm)(343.148mm,7.758mm) on Top Overlay And Pad R144-2(343.938mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (344.728mm,6.623mm)(344.728mm,7.758mm) on Top Overlay And Pad R144-2(343.938mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (343.148mm,7.758mm)(344.728mm,7.758mm) on Top Overlay And Pad R144-2(343.938mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (333.037mm,4.688mm)(333.037mm,5.823mm) on Top Overlay And Pad R143-1(333.827mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.617mm,4.688mm)(334.617mm,5.823mm) on Top Overlay And Pad R143-1(333.827mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (333.037mm,4.688mm)(334.617mm,4.688mm) on Top Overlay And Pad R143-1(333.827mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (333.037mm,6.623mm)(333.037mm,7.758mm) on Top Overlay And Pad R143-2(333.827mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.617mm,6.623mm)(334.617mm,7.758mm) on Top Overlay And Pad R143-2(333.827mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (333.037mm,7.758mm)(334.617mm,7.758mm) on Top Overlay And Pad R143-2(333.827mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (322.927mm,4.688mm)(322.927mm,5.823mm) on Top Overlay And Pad R142-1(323.717mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.507mm,4.688mm)(324.507mm,5.823mm) on Top Overlay And Pad R142-1(323.717mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (322.927mm,4.688mm)(324.507mm,4.688mm) on Top Overlay And Pad R142-1(323.717mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (322.927mm,6.623mm)(322.927mm,7.758mm) on Top Overlay And Pad R142-2(323.717mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.507mm,6.623mm)(324.507mm,7.758mm) on Top Overlay And Pad R142-2(323.717mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (322.927mm,7.758mm)(324.507mm,7.758mm) on Top Overlay And Pad R142-2(323.717mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (312.944mm,4.688mm)(312.944mm,5.823mm) on Top Overlay And Pad R141-1(313.734mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.524mm,4.688mm)(314.524mm,5.823mm) on Top Overlay And Pad R141-1(313.734mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (312.944mm,4.688mm)(314.524mm,4.688mm) on Top Overlay And Pad R141-1(313.734mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (312.944mm,6.623mm)(312.944mm,7.758mm) on Top Overlay And Pad R141-2(313.734mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.524mm,6.623mm)(314.524mm,7.758mm) on Top Overlay And Pad R141-2(313.734mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (312.944mm,7.758mm)(314.524mm,7.758mm) on Top Overlay And Pad R141-2(313.734mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (302.706mm,4.815mm)(302.706mm,5.95mm) on Top Overlay And Pad R140-1(303.496mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.286mm,4.815mm)(304.286mm,5.95mm) on Top Overlay And Pad R140-1(303.496mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (302.706mm,4.815mm)(304.286mm,4.815mm) on Top Overlay And Pad R140-1(303.496mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (302.706mm,6.75mm)(302.706mm,7.885mm) on Top Overlay And Pad R140-2(303.496mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.286mm,6.75mm)(304.286mm,7.885mm) on Top Overlay And Pad R140-2(303.496mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (302.706mm,7.885mm)(304.286mm,7.885mm) on Top Overlay And Pad R140-2(303.496mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (292.469mm,4.942mm)(292.469mm,6.077mm) on Top Overlay And Pad R139-1(293.259mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (294.049mm,4.942mm)(294.049mm,6.077mm) on Top Overlay And Pad R139-1(293.259mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (292.469mm,4.942mm)(294.049mm,4.942mm) on Top Overlay And Pad R139-1(293.259mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (292.469mm,6.877mm)(292.469mm,8.012mm) on Top Overlay And Pad R139-2(293.259mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (294.049mm,6.877mm)(294.049mm,8.012mm) on Top Overlay And Pad R139-2(293.259mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (292.469mm,8.012mm)(294.049mm,8.012mm) on Top Overlay And Pad R139-2(293.259mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (272.248mm,4.942mm)(272.248mm,6.077mm) on Top Overlay And Pad R138-1(273.038mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.828mm,4.942mm)(273.828mm,6.077mm) on Top Overlay And Pad R138-1(273.038mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (272.248mm,4.942mm)(273.828mm,4.942mm) on Top Overlay And Pad R138-1(273.038mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (272.248mm,6.877mm)(272.248mm,8.012mm) on Top Overlay And Pad R138-2(273.038mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.828mm,6.877mm)(273.828mm,8.012mm) on Top Overlay And Pad R138-2(273.038mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (272.248mm,8.012mm)(273.828mm,8.012mm) on Top Overlay And Pad R138-2(273.038mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (282.359mm,4.942mm)(282.359mm,6.077mm) on Top Overlay And Pad R137-1(283.149mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (283.939mm,4.942mm)(283.939mm,6.077mm) on Top Overlay And Pad R137-1(283.149mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (282.359mm,4.942mm)(283.939mm,4.942mm) on Top Overlay And Pad R137-1(283.149mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (282.359mm,6.877mm)(282.359mm,8.012mm) on Top Overlay And Pad R137-2(283.149mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (283.939mm,6.877mm)(283.939mm,8.012mm) on Top Overlay And Pad R137-2(283.149mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (282.359mm,8.012mm)(283.939mm,8.012mm) on Top Overlay And Pad R137-2(283.149mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (347.467mm,11.049mm)(350.007mm,11.049mm) on Top Overlay And Pad P60-1(346.871mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (340.735mm,11.049mm)(343.275mm,11.049mm) on Top Overlay And Pad P60-4(343.871mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (350.007mm,11.049mm)(350.007mm,12.065mm) on Top Overlay And Pad P60-0(349.061mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (350.007mm,15.113mm)(350.007mm,16.764mm) on Top Overlay And Pad P60-0(349.061mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (340.735mm,11.049mm)(340.735mm,12.065mm) on Top Overlay And Pad P60-0(341.681mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (340.735mm,15.113mm)(340.735mm,16.764mm) on Top Overlay And Pad P60-0(341.681mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (337.357mm,11.049mm)(339.897mm,11.049mm) on Top Overlay And Pad P59-1(336.761mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (330.625mm,11.049mm)(333.165mm,11.049mm) on Top Overlay And Pad P59-4(333.761mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (339.897mm,11.049mm)(339.897mm,12.065mm) on Top Overlay And Pad P59-0(338.951mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (339.897mm,15.113mm)(339.897mm,16.764mm) on Top Overlay And Pad P59-0(338.951mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (330.625mm,11.049mm)(330.625mm,12.065mm) on Top Overlay And Pad P59-0(331.571mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (330.625mm,15.113mm)(330.625mm,16.764mm) on Top Overlay And Pad P59-0(331.571mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (327.248mm,11.049mm)(329.788mm,11.049mm) on Top Overlay And Pad P58-1(326.652mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (320.515mm,11.049mm)(323.055mm,11.049mm) on Top Overlay And Pad P58-4(323.652mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (329.788mm,11.049mm)(329.788mm,12.065mm) on Top Overlay And Pad P58-0(328.842mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (329.788mm,15.113mm)(329.788mm,16.764mm) on Top Overlay And Pad P58-0(328.842mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (320.515mm,11.049mm)(320.515mm,12.065mm) on Top Overlay And Pad P58-0(321.461mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (320.515mm,15.113mm)(320.515mm,16.764mm) on Top Overlay And Pad P58-0(321.461mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (317.265mm,11.049mm)(319.805mm,11.049mm) on Top Overlay And Pad P57-1(316.669mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (310.533mm,11.049mm)(313.073mm,11.049mm) on Top Overlay And Pad P57-4(313.669mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (319.805mm,11.049mm)(319.805mm,12.065mm) on Top Overlay And Pad P57-0(318.859mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (319.805mm,15.113mm)(319.805mm,16.764mm) on Top Overlay And Pad P57-0(318.859mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (310.533mm,11.049mm)(310.533mm,12.065mm) on Top Overlay And Pad P57-0(311.479mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (310.533mm,15.113mm)(310.533mm,16.764mm) on Top Overlay And Pad P57-0(311.479mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (307.028mm,11.176mm)(309.568mm,11.176mm) on Top Overlay And Pad P56-1(306.432mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (300.296mm,11.176mm)(302.836mm,11.176mm) on Top Overlay And Pad P56-4(303.432mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (309.568mm,11.176mm)(309.568mm,12.192mm) on Top Overlay And Pad P56-0(308.622mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (309.568mm,15.24mm)(309.568mm,16.891mm) on Top Overlay And Pad P56-0(308.622mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (300.296mm,11.176mm)(300.296mm,12.192mm) on Top Overlay And Pad P56-0(301.242mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (300.296mm,15.24mm)(300.296mm,16.891mm) on Top Overlay And Pad P56-0(301.242mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (296.791mm,11.303mm)(299.331mm,11.303mm) on Top Overlay And Pad P55-1(296.195mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (290.059mm,11.303mm)(292.599mm,11.303mm) on Top Overlay And Pad P55-4(293.196mm,11.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (299.331mm,11.303mm)(299.331mm,12.319mm) on Top Overlay And Pad P55-0(298.385mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (299.331mm,15.367mm)(299.331mm,17.018mm) on Top Overlay And Pad P55-0(298.385mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (290.059mm,11.303mm)(290.059mm,12.319mm) on Top Overlay And Pad P55-0(291.005mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (290.059mm,15.367mm)(290.059mm,17.018mm) on Top Overlay And Pad P55-0(291.005mm,13.843mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (276.572mm,11.176mm)(279.112mm,11.176mm) on Top Overlay And Pad P54-1(275.976mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (269.84mm,11.176mm)(272.38mm,11.176mm) on Top Overlay And Pad P54-4(272.976mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (279.112mm,11.176mm)(279.112mm,12.192mm) on Top Overlay And Pad P54-0(278.166mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (279.112mm,15.24mm)(279.112mm,16.891mm) on Top Overlay And Pad P54-0(278.166mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (269.84mm,11.176mm)(269.84mm,12.192mm) on Top Overlay And Pad P54-0(270.786mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (269.84mm,15.24mm)(269.84mm,16.891mm) on Top Overlay And Pad P54-0(270.786mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (286.682mm,11.176mm)(289.222mm,11.176mm) on Top Overlay And Pad P53-1(286.086mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (279.95mm,11.176mm)(282.49mm,11.176mm) on Top Overlay And Pad P53-4(283.086mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (289.222mm,11.176mm)(289.222mm,12.192mm) on Top Overlay And Pad P53-0(288.276mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (289.222mm,15.24mm)(289.222mm,16.891mm) on Top Overlay And Pad P53-0(288.276mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (279.95mm,11.176mm)(279.95mm,12.192mm) on Top Overlay And Pad P53-0(280.896mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (279.95mm,15.24mm)(279.95mm,16.891mm) on Top Overlay And Pad P53-0(280.896mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,38.089mm)(449.238mm,38.089mm) on Top Overlay And Pad R129-1(448.448mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.238mm,38.089mm)(449.238mm,39.224mm) on Top Overlay And Pad R129-1(448.448mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,38.089mm)(447.658mm,39.224mm) on Top Overlay And Pad R129-1(448.448mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.238mm,40.024mm)(449.238mm,41.159mm) on Top Overlay And Pad R129-2(448.448mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,40.024mm)(447.658mm,41.159mm) on Top Overlay And Pad R129-2(448.448mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (447.658mm,41.159mm)(449.238mm,41.159mm) on Top Overlay And Pad R129-2(448.448mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.236mm,38.089mm)(459.236mm,39.224mm) on Top Overlay And Pad R130-1(458.446mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,38.089mm)(457.656mm,39.224mm) on Top Overlay And Pad R130-1(458.446mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,38.089mm)(459.236mm,38.089mm) on Top Overlay And Pad R130-1(458.446mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.236mm,40.024mm)(459.236mm,41.159mm) on Top Overlay And Pad R130-2(458.446mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,40.024mm)(457.656mm,41.159mm) on Top Overlay And Pad R130-2(458.446mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,41.159mm)(459.236mm,41.159mm) on Top Overlay And Pad R130-2(458.446mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,38.089mm)(467.655mm,39.224mm) on Top Overlay And Pad R131-1(468.445mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.235mm,38.089mm)(469.235mm,39.224mm) on Top Overlay And Pad R131-1(468.445mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,38.089mm)(469.235mm,38.089mm) on Top Overlay And Pad R131-1(468.445mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,40.024mm)(467.655mm,41.159mm) on Top Overlay And Pad R131-2(468.445mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.235mm,40.024mm)(469.235mm,41.159mm) on Top Overlay And Pad R131-2(468.445mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.655mm,41.159mm)(469.235mm,41.159mm) on Top Overlay And Pad R131-2(468.445mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (456.147mm,5.366mm)(456.147mm,6.501mm) on Top Overlay And Pad R132-1(456.937mm,6.131mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.727mm,5.366mm)(457.727mm,6.501mm) on Top Overlay And Pad R132-1(456.937mm,6.131mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (456.147mm,5.366mm)(457.727mm,5.366mm) on Top Overlay And Pad R132-1(456.937mm,6.131mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (456.147mm,7.301mm)(456.147mm,8.436mm) on Top Overlay And Pad R132-2(456.937mm,7.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.727mm,7.301mm)(457.727mm,8.436mm) on Top Overlay And Pad R132-2(456.937mm,7.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (456.147mm,8.436mm)(457.727mm,8.436mm) on Top Overlay And Pad R132-2(456.937mm,7.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (466.189mm,5.323mm)(466.189mm,6.458mm) on Top Overlay And Pad R133-1(466.979mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.769mm,5.323mm)(467.769mm,6.458mm) on Top Overlay And Pad R133-1(466.979mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (466.189mm,5.323mm)(467.769mm,5.323mm) on Top Overlay And Pad R133-1(466.979mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (466.189mm,7.258mm)(466.189mm,8.393mm) on Top Overlay And Pad R133-2(466.979mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.769mm,7.258mm)(467.769mm,8.393mm) on Top Overlay And Pad R133-2(466.979mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (466.189mm,8.393mm)(467.769mm,8.393mm) on Top Overlay And Pad R133-2(466.979mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (373.86mm,4.688mm)(373.86mm,5.823mm) on Top Overlay And Pad R134-1(374.65mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.44mm,4.688mm)(375.44mm,5.823mm) on Top Overlay And Pad R134-1(374.65mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (373.86mm,4.688mm)(375.44mm,4.688mm) on Top Overlay And Pad R134-1(374.65mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (373.86mm,6.623mm)(373.86mm,7.758mm) on Top Overlay And Pad R134-2(374.65mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.44mm,6.623mm)(375.44mm,7.758mm) on Top Overlay And Pad R134-2(374.65mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (373.86mm,7.758mm)(375.44mm,7.758mm) on Top Overlay And Pad R134-2(374.65mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (363.555mm,4.815mm)(363.555mm,5.95mm) on Top Overlay And Pad R135-1(364.345mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.135mm,4.815mm)(365.135mm,5.95mm) on Top Overlay And Pad R135-1(364.345mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (363.555mm,4.815mm)(365.135mm,4.815mm) on Top Overlay And Pad R135-1(364.345mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (363.555mm,6.75mm)(363.555mm,7.885mm) on Top Overlay And Pad R135-2(364.345mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.135mm,6.75mm)(365.135mm,7.885mm) on Top Overlay And Pad R135-2(364.345mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (363.555mm,7.885mm)(365.135mm,7.885mm) on Top Overlay And Pad R135-2(364.345mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.258mm,4.815mm)(353.258mm,5.95mm) on Top Overlay And Pad R136-1(354.048mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (354.838mm,4.815mm)(354.838mm,5.95mm) on Top Overlay And Pad R136-1(354.048mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.258mm,4.815mm)(354.838mm,4.815mm) on Top Overlay And Pad R136-1(354.048mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.258mm,6.75mm)(353.258mm,7.885mm) on Top Overlay And Pad R136-2(354.048mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (354.838mm,6.75mm)(354.838mm,7.885mm) on Top Overlay And Pad R136-2(354.048mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (353.258mm,7.885mm)(354.838mm,7.885mm) on Top Overlay And Pad R136-2(354.048mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (452.096mm,43.96mm)(454.636mm,43.96mm) on Top Overlay And Pad P45-1(451.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (445.364mm,43.96mm)(447.904mm,43.96mm) on Top Overlay And Pad P45-4(448.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (454.636mm,43.96mm)(454.636mm,44.976mm) on Top Overlay And Pad P45-0(453.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (454.636mm,48.024mm)(454.636mm,49.675mm) on Top Overlay And Pad P45-0(453.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (445.364mm,43.96mm)(445.364mm,44.976mm) on Top Overlay And Pad P45-0(446.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (445.364mm,48.024mm)(445.364mm,49.675mm) on Top Overlay And Pad P45-0(446.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (462.096mm,43.96mm)(464.636mm,43.96mm) on Top Overlay And Pad P46-1(461.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (455.364mm,43.96mm)(457.904mm,43.96mm) on Top Overlay And Pad P46-4(458.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (464.636mm,43.96mm)(464.636mm,44.976mm) on Top Overlay And Pad P46-0(463.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (464.636mm,48.024mm)(464.636mm,49.675mm) on Top Overlay And Pad P46-0(463.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (455.364mm,43.96mm)(455.364mm,44.976mm) on Top Overlay And Pad P46-0(456.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (455.364mm,48.024mm)(455.364mm,49.675mm) on Top Overlay And Pad P46-0(456.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (472.096mm,43.96mm)(474.636mm,43.96mm) on Top Overlay And Pad P47-1(471.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (465.364mm,43.96mm)(467.904mm,43.96mm) on Top Overlay And Pad P47-4(468.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (474.636mm,43.96mm)(474.636mm,44.976mm) on Top Overlay And Pad P47-0(473.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (474.636mm,48.024mm)(474.636mm,49.675mm) on Top Overlay And Pad P47-0(473.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (465.364mm,43.96mm)(465.364mm,44.976mm) on Top Overlay And Pad P47-0(466.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (465.364mm,48.024mm)(465.364mm,49.675mm) on Top Overlay And Pad P47-0(466.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (460.59mm,11.237mm)(463.13mm,11.237mm) on Top Overlay And Pad P48-1(459.994mm,11.202mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (453.858mm,11.237mm)(456.398mm,11.237mm) on Top Overlay And Pad P48-4(456.994mm,11.202mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (463.13mm,11.237mm)(463.13mm,12.253mm) on Top Overlay And Pad P48-0(462.184mm,13.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (463.13mm,15.301mm)(463.13mm,16.952mm) on Top Overlay And Pad P48-0(462.184mm,13.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (453.858mm,11.237mm)(453.858mm,12.253mm) on Top Overlay And Pad P48-0(454.804mm,13.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (453.858mm,15.301mm)(453.858mm,16.952mm) on Top Overlay And Pad P48-0(454.804mm,13.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (470.633mm,11.194mm)(473.173mm,11.194mm) on Top Overlay And Pad P49-1(470.037mm,11.159mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (463.901mm,11.194mm)(466.441mm,11.194mm) on Top Overlay And Pad P49-4(467.037mm,11.159mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (473.173mm,11.194mm)(473.173mm,12.21mm) on Top Overlay And Pad P49-0(472.227mm,13.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (473.173mm,15.258mm)(473.173mm,16.909mm) on Top Overlay And Pad P49-0(472.227mm,13.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (463.901mm,11.194mm)(463.901mm,12.21mm) on Top Overlay And Pad P49-0(464.847mm,13.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (463.901mm,15.258mm)(463.901mm,16.909mm) on Top Overlay And Pad P49-0(464.847mm,13.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (378.177mm,11.049mm)(380.717mm,11.049mm) on Top Overlay And Pad P50-1(377.581mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (371.445mm,11.049mm)(373.985mm,11.049mm) on Top Overlay And Pad P50-4(374.581mm,11.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (380.717mm,11.049mm)(380.717mm,12.065mm) on Top Overlay And Pad P50-0(379.771mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (380.717mm,15.113mm)(380.717mm,16.764mm) on Top Overlay And Pad P50-0(379.771mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (371.445mm,11.049mm)(371.445mm,12.065mm) on Top Overlay And Pad P50-0(372.391mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (371.445mm,15.113mm)(371.445mm,16.764mm) on Top Overlay And Pad P50-0(372.391mm,13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (367.873mm,11.176mm)(370.413mm,11.176mm) on Top Overlay And Pad P51-1(367.277mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (361.141mm,11.176mm)(363.681mm,11.176mm) on Top Overlay And Pad P51-4(364.277mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (370.413mm,11.176mm)(370.413mm,12.192mm) on Top Overlay And Pad P51-0(369.467mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (370.413mm,15.24mm)(370.413mm,16.891mm) on Top Overlay And Pad P51-0(369.467mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (361.141mm,11.176mm)(361.141mm,12.192mm) on Top Overlay And Pad P51-0(362.087mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (361.141mm,15.24mm)(361.141mm,16.891mm) on Top Overlay And Pad P51-0(362.087mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (357.577mm,11.176mm)(360.117mm,11.176mm) on Top Overlay And Pad P52-1(356.981mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (350.845mm,11.176mm)(353.385mm,11.176mm) on Top Overlay And Pad P52-4(353.981mm,11.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (360.117mm,11.176mm)(360.117mm,12.192mm) on Top Overlay And Pad P52-0(359.171mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (360.117mm,15.24mm)(360.117mm,16.891mm) on Top Overlay And Pad P52-0(359.171mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (350.845mm,11.176mm)(350.845mm,12.192mm) on Top Overlay And Pad P52-0(351.791mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (350.845mm,15.24mm)(350.845mm,16.891mm) on Top Overlay And Pad P52-0(351.791mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,38.089mm)(439.239mm,38.089mm) on Top Overlay And Pad R128-1(438.449mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.239mm,38.089mm)(439.239mm,39.224mm) on Top Overlay And Pad R128-1(438.449mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,38.089mm)(437.659mm,39.224mm) on Top Overlay And Pad R128-1(438.449mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.239mm,40.024mm)(439.239mm,41.159mm) on Top Overlay And Pad R128-2(438.449mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,40.024mm)(437.659mm,41.159mm) on Top Overlay And Pad R128-2(438.449mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (437.659mm,41.159mm)(439.239mm,41.159mm) on Top Overlay And Pad R128-2(438.449mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,38.089mm)(427.66mm,39.224mm) on Top Overlay And Pad R127-1(428.45mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,38.089mm)(429.24mm,38.089mm) on Top Overlay And Pad R127-1(428.45mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.24mm,38.089mm)(429.24mm,39.224mm) on Top Overlay And Pad R127-1(428.45mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,40.024mm)(427.66mm,41.159mm) on Top Overlay And Pad R127-2(428.45mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.24mm,40.024mm)(429.24mm,41.159mm) on Top Overlay And Pad R127-2(428.45mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (427.66mm,41.159mm)(429.24mm,41.159mm) on Top Overlay And Pad R127-2(428.45mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,38.089mm)(417.662mm,39.224mm) on Top Overlay And Pad R126-1(418.452mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.242mm,38.089mm)(419.242mm,39.224mm) on Top Overlay And Pad R126-1(418.452mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,38.089mm)(419.242mm,38.089mm) on Top Overlay And Pad R126-1(418.452mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,40.024mm)(417.662mm,41.159mm) on Top Overlay And Pad R126-2(418.452mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.242mm,40.024mm)(419.242mm,41.159mm) on Top Overlay And Pad R126-2(418.452mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (417.662mm,41.159mm)(419.242mm,41.159mm) on Top Overlay And Pad R126-2(418.452mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,38.089mm)(407.663mm,39.224mm) on Top Overlay And Pad R125-1(408.453mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.243mm,38.089mm)(409.243mm,39.224mm) on Top Overlay And Pad R125-1(408.453mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,38.089mm)(409.243mm,38.089mm) on Top Overlay And Pad R125-1(408.453mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,40.024mm)(407.663mm,41.159mm) on Top Overlay And Pad R125-2(408.453mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.243mm,40.024mm)(409.243mm,41.159mm) on Top Overlay And Pad R125-2(408.453mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (407.663mm,41.159mm)(409.243mm,41.159mm) on Top Overlay And Pad R125-2(408.453mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,38.089mm)(397.665mm,39.224mm) on Top Overlay And Pad R124-1(398.455mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.245mm,38.089mm)(399.245mm,39.224mm) on Top Overlay And Pad R124-1(398.455mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,38.089mm)(399.245mm,38.089mm) on Top Overlay And Pad R124-1(398.455mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,40.024mm)(397.665mm,41.159mm) on Top Overlay And Pad R124-2(398.455mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.245mm,40.024mm)(399.245mm,41.159mm) on Top Overlay And Pad R124-2(398.455mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (397.665mm,41.159mm)(399.245mm,41.159mm) on Top Overlay And Pad R124-2(398.455mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,38.089mm)(387.666mm,39.224mm) on Top Overlay And Pad R123-1(388.456mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.246mm,38.089mm)(389.246mm,39.224mm) on Top Overlay And Pad R123-1(388.456mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,38.089mm)(389.246mm,38.089mm) on Top Overlay And Pad R123-1(388.456mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,40.024mm)(387.666mm,41.159mm) on Top Overlay And Pad R123-2(388.456mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.246mm,40.024mm)(389.246mm,41.159mm) on Top Overlay And Pad R123-2(388.456mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (387.666mm,41.159mm)(389.246mm,41.159mm) on Top Overlay And Pad R123-2(388.456mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,38.089mm)(377.667mm,39.224mm) on Top Overlay And Pad R122-1(378.457mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.247mm,38.089mm)(379.247mm,39.224mm) on Top Overlay And Pad R122-1(378.457mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,38.089mm)(379.247mm,38.089mm) on Top Overlay And Pad R122-1(378.457mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,40.024mm)(377.667mm,41.159mm) on Top Overlay And Pad R122-2(378.457mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.247mm,40.024mm)(379.247mm,41.159mm) on Top Overlay And Pad R122-2(378.457mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.667mm,41.159mm)(379.247mm,41.159mm) on Top Overlay And Pad R122-2(378.457mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,38.089mm)(367.669mm,39.224mm) on Top Overlay And Pad R121-1(368.459mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.249mm,38.089mm)(369.249mm,39.224mm) on Top Overlay And Pad R121-1(368.459mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,38.089mm)(369.249mm,38.089mm) on Top Overlay And Pad R121-1(368.459mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,40.024mm)(367.669mm,41.159mm) on Top Overlay And Pad R121-2(368.459mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.249mm,40.024mm)(369.249mm,41.159mm) on Top Overlay And Pad R121-2(368.459mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.669mm,41.159mm)(369.249mm,41.159mm) on Top Overlay And Pad R121-2(368.459mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (442.096mm,43.96mm)(444.636mm,43.96mm) on Top Overlay And Pad P44-1(441.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (435.364mm,43.96mm)(437.904mm,43.96mm) on Top Overlay And Pad P44-4(438.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (444.636mm,43.96mm)(444.636mm,44.976mm) on Top Overlay And Pad P44-0(443.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (444.636mm,48.024mm)(444.636mm,49.675mm) on Top Overlay And Pad P44-0(443.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (435.364mm,43.96mm)(435.364mm,44.976mm) on Top Overlay And Pad P44-0(436.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (435.364mm,48.024mm)(435.364mm,49.675mm) on Top Overlay And Pad P44-0(436.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (432.096mm,43.96mm)(434.636mm,43.96mm) on Top Overlay And Pad P43-1(431.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (425.364mm,43.96mm)(427.904mm,43.96mm) on Top Overlay And Pad P43-4(428.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (434.636mm,43.96mm)(434.636mm,44.976mm) on Top Overlay And Pad P43-0(433.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (434.636mm,48.024mm)(434.636mm,49.675mm) on Top Overlay And Pad P43-0(433.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (425.364mm,43.96mm)(425.364mm,44.976mm) on Top Overlay And Pad P43-0(426.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (425.364mm,48.024mm)(425.364mm,49.675mm) on Top Overlay And Pad P43-0(426.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (422.096mm,43.96mm)(424.636mm,43.96mm) on Top Overlay And Pad P42-1(421.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (415.364mm,43.96mm)(417.904mm,43.96mm) on Top Overlay And Pad P42-4(418.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (424.636mm,43.96mm)(424.636mm,44.976mm) on Top Overlay And Pad P42-0(423.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (424.636mm,48.024mm)(424.636mm,49.675mm) on Top Overlay And Pad P42-0(423.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (415.364mm,43.96mm)(415.364mm,44.976mm) on Top Overlay And Pad P42-0(416.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (415.364mm,48.024mm)(415.364mm,49.675mm) on Top Overlay And Pad P42-0(416.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (412.096mm,43.96mm)(414.636mm,43.96mm) on Top Overlay And Pad P41-1(411.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (405.364mm,43.96mm)(407.904mm,43.96mm) on Top Overlay And Pad P41-4(408.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (414.636mm,43.96mm)(414.636mm,44.976mm) on Top Overlay And Pad P41-0(413.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (414.636mm,48.024mm)(414.636mm,49.675mm) on Top Overlay And Pad P41-0(413.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (405.364mm,43.96mm)(405.364mm,44.976mm) on Top Overlay And Pad P41-0(406.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (405.364mm,48.024mm)(405.364mm,49.675mm) on Top Overlay And Pad P41-0(406.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (402.096mm,43.96mm)(404.636mm,43.96mm) on Top Overlay And Pad P40-1(401.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (395.364mm,43.96mm)(397.904mm,43.96mm) on Top Overlay And Pad P40-4(398.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (404.636mm,43.96mm)(404.636mm,44.976mm) on Top Overlay And Pad P40-0(403.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (404.636mm,48.024mm)(404.636mm,49.675mm) on Top Overlay And Pad P40-0(403.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (395.364mm,43.96mm)(395.364mm,44.976mm) on Top Overlay And Pad P40-0(396.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (395.364mm,48.024mm)(395.364mm,49.675mm) on Top Overlay And Pad P40-0(396.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (392.096mm,43.96mm)(394.636mm,43.96mm) on Top Overlay And Pad P39-1(391.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (385.364mm,43.96mm)(387.904mm,43.96mm) on Top Overlay And Pad P39-4(388.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (394.636mm,43.96mm)(394.636mm,44.976mm) on Top Overlay And Pad P39-0(393.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (394.636mm,48.024mm)(394.636mm,49.675mm) on Top Overlay And Pad P39-0(393.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (385.364mm,43.96mm)(385.364mm,44.976mm) on Top Overlay And Pad P39-0(386.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (385.364mm,48.024mm)(385.364mm,49.675mm) on Top Overlay And Pad P39-0(386.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (382.096mm,43.96mm)(384.636mm,43.96mm) on Top Overlay And Pad P38-1(381.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (375.364mm,43.96mm)(377.904mm,43.96mm) on Top Overlay And Pad P38-4(378.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (384.636mm,43.96mm)(384.636mm,44.976mm) on Top Overlay And Pad P38-0(383.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (384.636mm,48.024mm)(384.636mm,49.675mm) on Top Overlay And Pad P38-0(383.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (375.364mm,43.96mm)(375.364mm,44.976mm) on Top Overlay And Pad P38-0(376.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (375.364mm,48.024mm)(375.364mm,49.675mm) on Top Overlay And Pad P38-0(376.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (372.096mm,43.96mm)(374.636mm,43.96mm) on Top Overlay And Pad P37-1(371.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (365.364mm,43.96mm)(367.904mm,43.96mm) on Top Overlay And Pad P37-4(368.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (374.636mm,43.96mm)(374.636mm,44.976mm) on Top Overlay And Pad P37-0(373.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (374.636mm,48.024mm)(374.636mm,49.675mm) on Top Overlay And Pad P37-0(373.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (365.364mm,43.96mm)(365.364mm,44.976mm) on Top Overlay And Pad P37-0(366.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (365.364mm,48.024mm)(365.364mm,49.675mm) on Top Overlay And Pad P37-0(366.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,38.089mm)(287.68mm,39.224mm) on Top Overlay And Pad R113-1(288.47mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.26mm,38.089mm)(289.26mm,39.224mm) on Top Overlay And Pad R113-1(288.47mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,38.089mm)(289.26mm,38.089mm) on Top Overlay And Pad R113-1(288.47mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,40.024mm)(287.68mm,41.159mm) on Top Overlay And Pad R113-2(288.47mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.26mm,40.024mm)(289.26mm,41.159mm) on Top Overlay And Pad R113-2(288.47mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (287.68mm,41.159mm)(289.26mm,41.159mm) on Top Overlay And Pad R113-2(288.47mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,38.089mm)(297.679mm,39.224mm) on Top Overlay And Pad R114-1(298.468mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,38.089mm)(299.258mm,38.089mm) on Top Overlay And Pad R114-1(298.468mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.258mm,38.089mm)(299.258mm,39.224mm) on Top Overlay And Pad R114-1(298.468mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,40.024mm)(297.679mm,41.159mm) on Top Overlay And Pad R114-2(298.468mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.258mm,40.024mm)(299.258mm,41.159mm) on Top Overlay And Pad R114-2(298.468mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (297.679mm,41.159mm)(299.258mm,41.159mm) on Top Overlay And Pad R114-2(298.468mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,38.089mm)(309.257mm,38.089mm) on Top Overlay And Pad R115-1(308.467mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.257mm,38.089mm)(309.257mm,39.224mm) on Top Overlay And Pad R115-1(308.467mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,38.089mm)(307.677mm,39.224mm) on Top Overlay And Pad R115-1(308.467mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.257mm,40.024mm)(309.257mm,41.159mm) on Top Overlay And Pad R115-2(308.467mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,40.024mm)(307.677mm,41.159mm) on Top Overlay And Pad R115-2(308.467mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (307.677mm,41.159mm)(309.257mm,41.159mm) on Top Overlay And Pad R115-2(308.467mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,38.089mm)(319.256mm,38.089mm) on Top Overlay And Pad R116-1(318.466mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.256mm,38.089mm)(319.256mm,39.224mm) on Top Overlay And Pad R116-1(318.466mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,38.089mm)(317.676mm,39.224mm) on Top Overlay And Pad R116-1(318.466mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.256mm,40.024mm)(319.256mm,41.159mm) on Top Overlay And Pad R116-2(318.466mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,40.024mm)(317.676mm,41.159mm) on Top Overlay And Pad R116-2(318.466mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.676mm,41.159mm)(319.256mm,41.159mm) on Top Overlay And Pad R116-2(318.466mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.254mm,38.089mm)(329.254mm,39.224mm) on Top Overlay And Pad R117-1(328.464mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,38.089mm)(327.674mm,39.224mm) on Top Overlay And Pad R117-1(328.464mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,38.089mm)(329.254mm,38.089mm) on Top Overlay And Pad R117-1(328.464mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.254mm,40.024mm)(329.254mm,41.159mm) on Top Overlay And Pad R117-2(328.464mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,40.024mm)(327.674mm,41.159mm) on Top Overlay And Pad R117-2(328.464mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.674mm,41.159mm)(329.254mm,41.159mm) on Top Overlay And Pad R117-2(328.464mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,38.089mm)(337.673mm,39.224mm) on Top Overlay And Pad R118-1(338.463mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.253mm,38.089mm)(339.253mm,39.224mm) on Top Overlay And Pad R118-1(338.463mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,38.089mm)(339.253mm,38.089mm) on Top Overlay And Pad R118-1(338.463mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,40.024mm)(337.673mm,41.159mm) on Top Overlay And Pad R118-2(338.463mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.253mm,40.024mm)(339.253mm,41.159mm) on Top Overlay And Pad R118-2(338.463mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (337.673mm,41.159mm)(339.253mm,41.159mm) on Top Overlay And Pad R118-2(338.463mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,38.089mm)(347.671mm,39.224mm) on Top Overlay And Pad R119-1(348.462mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.252mm,38.089mm)(349.252mm,39.224mm) on Top Overlay And Pad R119-1(348.462mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,38.089mm)(349.252mm,38.089mm) on Top Overlay And Pad R119-1(348.462mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,40.024mm)(347.671mm,41.159mm) on Top Overlay And Pad R119-2(348.462mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.252mm,40.024mm)(349.252mm,41.159mm) on Top Overlay And Pad R119-2(348.462mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (347.671mm,41.159mm)(349.252mm,41.159mm) on Top Overlay And Pad R119-2(348.462mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,38.089mm)(357.67mm,39.224mm) on Top Overlay And Pad R120-1(358.46mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.25mm,38.089mm)(359.25mm,39.224mm) on Top Overlay And Pad R120-1(358.46mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,38.089mm)(359.25mm,38.089mm) on Top Overlay And Pad R120-1(358.46mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,40.024mm)(357.67mm,41.159mm) on Top Overlay And Pad R120-2(358.46mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.25mm,40.024mm)(359.25mm,41.159mm) on Top Overlay And Pad R120-2(358.46mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (357.67mm,41.159mm)(359.25mm,41.159mm) on Top Overlay And Pad R120-2(358.46mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (292.096mm,43.96mm)(294.636mm,43.96mm) on Top Overlay And Pad P29-1(291.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (285.364mm,43.96mm)(287.904mm,43.96mm) on Top Overlay And Pad P29-4(288.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (294.636mm,43.96mm)(294.636mm,44.976mm) on Top Overlay And Pad P29-0(293.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (294.636mm,48.024mm)(294.636mm,49.675mm) on Top Overlay And Pad P29-0(293.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (285.364mm,43.96mm)(285.364mm,44.976mm) on Top Overlay And Pad P29-0(286.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (285.364mm,48.024mm)(285.364mm,49.675mm) on Top Overlay And Pad P29-0(286.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (302.096mm,43.96mm)(304.636mm,43.96mm) on Top Overlay And Pad P30-1(301.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (295.364mm,43.96mm)(297.904mm,43.96mm) on Top Overlay And Pad P30-4(298.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (304.636mm,43.96mm)(304.636mm,44.976mm) on Top Overlay And Pad P30-0(303.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (304.636mm,48.024mm)(304.636mm,49.675mm) on Top Overlay And Pad P30-0(303.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (295.364mm,43.96mm)(295.364mm,44.976mm) on Top Overlay And Pad P30-0(296.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (295.364mm,48.024mm)(295.364mm,49.675mm) on Top Overlay And Pad P30-0(296.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (312.096mm,43.96mm)(314.636mm,43.96mm) on Top Overlay And Pad P31-1(311.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (305.364mm,43.96mm)(307.904mm,43.96mm) on Top Overlay And Pad P31-4(308.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (314.636mm,43.96mm)(314.636mm,44.976mm) on Top Overlay And Pad P31-0(313.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (314.636mm,48.024mm)(314.636mm,49.675mm) on Top Overlay And Pad P31-0(313.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (305.364mm,43.96mm)(305.364mm,44.976mm) on Top Overlay And Pad P31-0(306.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (305.364mm,48.024mm)(305.364mm,49.675mm) on Top Overlay And Pad P31-0(306.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (322.096mm,43.96mm)(324.636mm,43.96mm) on Top Overlay And Pad P32-1(321.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (315.364mm,43.96mm)(317.904mm,43.96mm) on Top Overlay And Pad P32-4(318.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (324.636mm,43.96mm)(324.636mm,44.976mm) on Top Overlay And Pad P32-0(323.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (324.636mm,48.024mm)(324.636mm,49.675mm) on Top Overlay And Pad P32-0(323.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (315.364mm,43.96mm)(315.364mm,44.976mm) on Top Overlay And Pad P32-0(316.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (315.364mm,48.024mm)(315.364mm,49.675mm) on Top Overlay And Pad P32-0(316.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (332.096mm,43.96mm)(334.636mm,43.96mm) on Top Overlay And Pad P33-1(331.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (325.364mm,43.96mm)(327.904mm,43.96mm) on Top Overlay And Pad P33-4(328.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (334.636mm,43.96mm)(334.636mm,44.976mm) on Top Overlay And Pad P33-0(333.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (334.636mm,48.024mm)(334.636mm,49.675mm) on Top Overlay And Pad P33-0(333.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (325.364mm,43.96mm)(325.364mm,44.976mm) on Top Overlay And Pad P33-0(326.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (325.364mm,48.024mm)(325.364mm,49.675mm) on Top Overlay And Pad P33-0(326.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (342.096mm,43.96mm)(344.636mm,43.96mm) on Top Overlay And Pad P34-1(341.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (335.364mm,43.96mm)(337.904mm,43.96mm) on Top Overlay And Pad P34-4(338.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (344.636mm,43.96mm)(344.636mm,44.976mm) on Top Overlay And Pad P34-0(343.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (344.636mm,48.024mm)(344.636mm,49.675mm) on Top Overlay And Pad P34-0(343.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (335.364mm,43.96mm)(335.364mm,44.976mm) on Top Overlay And Pad P34-0(336.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (335.364mm,48.024mm)(335.364mm,49.675mm) on Top Overlay And Pad P34-0(336.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (352.096mm,43.96mm)(354.636mm,43.96mm) on Top Overlay And Pad P35-1(351.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (345.364mm,43.96mm)(347.904mm,43.96mm) on Top Overlay And Pad P35-4(348.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (354.636mm,43.96mm)(354.636mm,44.976mm) on Top Overlay And Pad P35-0(353.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (354.636mm,48.024mm)(354.636mm,49.675mm) on Top Overlay And Pad P35-0(353.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (345.364mm,43.96mm)(345.364mm,44.976mm) on Top Overlay And Pad P35-0(346.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (345.364mm,48.024mm)(345.364mm,49.675mm) on Top Overlay And Pad P35-0(346.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (362.096mm,43.96mm)(364.636mm,43.96mm) on Top Overlay And Pad P36-1(361.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (355.364mm,43.96mm)(357.904mm,43.96mm) on Top Overlay And Pad P36-4(358.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (364.636mm,43.96mm)(364.636mm,44.976mm) on Top Overlay And Pad P36-0(363.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (364.636mm,48.024mm)(364.636mm,49.675mm) on Top Overlay And Pad P36-0(363.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (355.364mm,43.96mm)(355.364mm,44.976mm) on Top Overlay And Pad P36-0(356.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (355.364mm,48.024mm)(355.364mm,49.675mm) on Top Overlay And Pad P36-0(356.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,38.089mm)(277.681mm,39.224mm) on Top Overlay And Pad R112-1(278.471mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.261mm,38.089mm)(279.261mm,39.224mm) on Top Overlay And Pad R112-1(278.471mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,38.089mm)(279.261mm,38.089mm) on Top Overlay And Pad R112-1(278.471mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,40.024mm)(277.681mm,41.159mm) on Top Overlay And Pad R112-2(278.471mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.261mm,40.024mm)(279.261mm,41.159mm) on Top Overlay And Pad R112-2(278.471mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (277.681mm,41.159mm)(279.261mm,41.159mm) on Top Overlay And Pad R112-2(278.471mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,38.089mm)(267.683mm,39.224mm) on Top Overlay And Pad R111-1(268.473mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.263mm,38.089mm)(269.263mm,39.224mm) on Top Overlay And Pad R111-1(268.473mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,38.089mm)(269.263mm,38.089mm) on Top Overlay And Pad R111-1(268.473mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,40.024mm)(267.683mm,41.159mm) on Top Overlay And Pad R111-2(268.473mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.263mm,40.024mm)(269.263mm,41.159mm) on Top Overlay And Pad R111-2(268.473mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (267.683mm,41.159mm)(269.263mm,41.159mm) on Top Overlay And Pad R111-2(268.473mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,38.089mm)(257.684mm,39.224mm) on Top Overlay And Pad R110-1(258.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.264mm,38.089mm)(259.264mm,39.224mm) on Top Overlay And Pad R110-1(258.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,38.089mm)(259.264mm,38.089mm) on Top Overlay And Pad R110-1(258.474mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,40.024mm)(257.684mm,41.159mm) on Top Overlay And Pad R110-2(258.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.264mm,40.024mm)(259.264mm,41.159mm) on Top Overlay And Pad R110-2(258.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (257.684mm,41.159mm)(259.264mm,41.159mm) on Top Overlay And Pad R110-2(258.474mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,38.089mm)(247.685mm,39.224mm) on Top Overlay And Pad R109-1(248.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.265mm,38.089mm)(249.265mm,39.224mm) on Top Overlay And Pad R109-1(248.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,38.089mm)(249.265mm,38.089mm) on Top Overlay And Pad R109-1(248.476mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,40.024mm)(247.685mm,41.159mm) on Top Overlay And Pad R109-2(248.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.265mm,40.024mm)(249.265mm,41.159mm) on Top Overlay And Pad R109-2(248.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (247.685mm,41.159mm)(249.265mm,41.159mm) on Top Overlay And Pad R109-2(248.476mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,38.089mm)(237.687mm,39.224mm) on Top Overlay And Pad R108-1(238.477mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.267mm,38.089mm)(239.267mm,39.224mm) on Top Overlay And Pad R108-1(238.477mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,38.089mm)(239.267mm,38.089mm) on Top Overlay And Pad R108-1(238.477mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,40.024mm)(237.687mm,41.159mm) on Top Overlay And Pad R108-2(238.477mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.267mm,40.024mm)(239.267mm,41.159mm) on Top Overlay And Pad R108-2(238.477mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (237.687mm,41.159mm)(239.267mm,41.159mm) on Top Overlay And Pad R108-2(238.477mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,38.089mm)(227.688mm,39.224mm) on Top Overlay And Pad R107-1(228.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.268mm,38.089mm)(229.268mm,39.224mm) on Top Overlay And Pad R107-1(228.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,38.089mm)(229.268mm,38.089mm) on Top Overlay And Pad R107-1(228.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,40.024mm)(227.688mm,41.159mm) on Top Overlay And Pad R107-2(228.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.268mm,40.024mm)(229.268mm,41.159mm) on Top Overlay And Pad R107-2(228.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.688mm,41.159mm)(229.268mm,41.159mm) on Top Overlay And Pad R107-2(228.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,38.089mm)(217.69mm,39.224mm) on Top Overlay And Pad R106-1(218.48mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.27mm,38.089mm)(219.27mm,39.224mm) on Top Overlay And Pad R106-1(218.48mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,38.089mm)(219.27mm,38.089mm) on Top Overlay And Pad R106-1(218.48mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,40.024mm)(217.69mm,41.159mm) on Top Overlay And Pad R106-2(218.48mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.27mm,40.024mm)(219.27mm,41.159mm) on Top Overlay And Pad R106-2(218.48mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (217.69mm,41.159mm)(219.27mm,41.159mm) on Top Overlay And Pad R106-2(218.48mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,38.089mm)(209.271mm,39.224mm) on Top Overlay And Pad R105-1(208.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,38.089mm)(209.271mm,38.089mm) on Top Overlay And Pad R105-1(208.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,38.089mm)(207.691mm,39.224mm) on Top Overlay And Pad R105-1(208.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,40.024mm)(209.271mm,41.159mm) on Top Overlay And Pad R105-2(208.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,40.024mm)(207.691mm,41.159mm) on Top Overlay And Pad R105-2(208.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (207.691mm,41.159mm)(209.271mm,41.159mm) on Top Overlay And Pad R105-2(208.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (282.096mm,43.96mm)(284.636mm,43.96mm) on Top Overlay And Pad P28-1(281.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (275.364mm,43.96mm)(277.904mm,43.96mm) on Top Overlay And Pad P28-4(278.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (284.636mm,43.96mm)(284.636mm,44.976mm) on Top Overlay And Pad P28-0(283.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (284.636mm,48.024mm)(284.636mm,49.675mm) on Top Overlay And Pad P28-0(283.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (275.364mm,43.96mm)(275.364mm,44.976mm) on Top Overlay And Pad P28-0(276.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (275.364mm,48.024mm)(275.364mm,49.675mm) on Top Overlay And Pad P28-0(276.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (272.096mm,43.96mm)(274.636mm,43.96mm) on Top Overlay And Pad P27-1(271.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (265.364mm,43.96mm)(267.904mm,43.96mm) on Top Overlay And Pad P27-4(268.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (274.636mm,43.96mm)(274.636mm,44.976mm) on Top Overlay And Pad P27-0(273.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (274.636mm,48.024mm)(274.636mm,49.675mm) on Top Overlay And Pad P27-0(273.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (265.364mm,43.96mm)(265.364mm,44.976mm) on Top Overlay And Pad P27-0(266.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (265.364mm,48.024mm)(265.364mm,49.675mm) on Top Overlay And Pad P27-0(266.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (262.096mm,43.96mm)(264.636mm,43.96mm) on Top Overlay And Pad P26-1(261.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (255.364mm,43.96mm)(257.904mm,43.96mm) on Top Overlay And Pad P26-4(258.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (264.636mm,43.96mm)(264.636mm,44.976mm) on Top Overlay And Pad P26-0(263.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (264.636mm,48.024mm)(264.636mm,49.675mm) on Top Overlay And Pad P26-0(263.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (255.364mm,43.96mm)(255.364mm,44.976mm) on Top Overlay And Pad P26-0(256.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (255.364mm,48.024mm)(255.364mm,49.675mm) on Top Overlay And Pad P26-0(256.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (252.096mm,43.96mm)(254.636mm,43.96mm) on Top Overlay And Pad P25-1(251.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (245.364mm,43.96mm)(247.904mm,43.96mm) on Top Overlay And Pad P25-4(248.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (254.636mm,43.96mm)(254.636mm,44.976mm) on Top Overlay And Pad P25-0(253.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (254.636mm,48.024mm)(254.636mm,49.675mm) on Top Overlay And Pad P25-0(253.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (245.364mm,43.96mm)(245.364mm,44.976mm) on Top Overlay And Pad P25-0(246.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (245.364mm,48.024mm)(245.364mm,49.675mm) on Top Overlay And Pad P25-0(246.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (242.096mm,43.96mm)(244.636mm,43.96mm) on Top Overlay And Pad P24-1(241.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (235.364mm,43.96mm)(237.904mm,43.96mm) on Top Overlay And Pad P24-4(238.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (244.636mm,43.96mm)(244.636mm,44.976mm) on Top Overlay And Pad P24-0(243.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (244.636mm,48.024mm)(244.636mm,49.675mm) on Top Overlay And Pad P24-0(243.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (235.364mm,43.96mm)(235.364mm,44.976mm) on Top Overlay And Pad P24-0(236.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (235.364mm,48.024mm)(235.364mm,49.675mm) on Top Overlay And Pad P24-0(236.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (232.096mm,43.96mm)(234.636mm,43.96mm) on Top Overlay And Pad P23-1(231.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (225.364mm,43.96mm)(227.904mm,43.96mm) on Top Overlay And Pad P23-4(228.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (234.636mm,43.96mm)(234.636mm,44.976mm) on Top Overlay And Pad P23-0(233.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (234.636mm,48.024mm)(234.636mm,49.675mm) on Top Overlay And Pad P23-0(233.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (225.364mm,43.96mm)(225.364mm,44.976mm) on Top Overlay And Pad P23-0(226.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (225.364mm,48.024mm)(225.364mm,49.675mm) on Top Overlay And Pad P23-0(226.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (222.096mm,43.96mm)(224.636mm,43.96mm) on Top Overlay And Pad P22-1(221.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (215.364mm,43.96mm)(217.904mm,43.96mm) on Top Overlay And Pad P22-4(218.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (224.636mm,43.96mm)(224.636mm,44.976mm) on Top Overlay And Pad P22-0(223.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (224.636mm,48.024mm)(224.636mm,49.675mm) on Top Overlay And Pad P22-0(223.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (215.364mm,43.96mm)(215.364mm,44.976mm) on Top Overlay And Pad P22-0(216.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (215.364mm,48.024mm)(215.364mm,49.675mm) on Top Overlay And Pad P22-0(216.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (212.096mm,43.96mm)(214.636mm,43.96mm) on Top Overlay And Pad P21-1(211.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (205.364mm,43.96mm)(207.904mm,43.96mm) on Top Overlay And Pad P21-4(208.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (214.636mm,43.96mm)(214.636mm,44.976mm) on Top Overlay And Pad P21-0(213.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (214.636mm,48.024mm)(214.636mm,49.675mm) on Top Overlay And Pad P21-0(213.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (205.364mm,43.96mm)(205.364mm,44.976mm) on Top Overlay And Pad P21-0(206.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (205.364mm,48.024mm)(205.364mm,49.675mm) on Top Overlay And Pad P21-0(206.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,38.089mm)(127.702mm,39.224mm) on Top Overlay And Pad R97-1(128.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.282mm,38.089mm)(129.282mm,39.224mm) on Top Overlay And Pad R97-1(128.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,38.089mm)(129.282mm,38.089mm) on Top Overlay And Pad R97-1(128.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,40.024mm)(127.702mm,41.159mm) on Top Overlay And Pad R97-2(128.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.282mm,40.024mm)(129.282mm,41.159mm) on Top Overlay And Pad R97-2(128.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.702mm,41.159mm)(129.282mm,41.159mm) on Top Overlay And Pad R97-2(128.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,38.089mm)(137.701mm,39.224mm) on Top Overlay And Pad R98-1(138.491mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.281mm,38.089mm)(139.281mm,39.224mm) on Top Overlay And Pad R98-1(138.491mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,38.089mm)(139.281mm,38.089mm) on Top Overlay And Pad R98-1(138.491mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,40.024mm)(137.701mm,41.159mm) on Top Overlay And Pad R98-2(138.491mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.281mm,40.024mm)(139.281mm,41.159mm) on Top Overlay And Pad R98-2(138.491mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.701mm,41.159mm)(139.281mm,41.159mm) on Top Overlay And Pad R98-2(138.491mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,38.089mm)(147.699mm,39.224mm) on Top Overlay And Pad R99-1(148.489mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.279mm,38.089mm)(149.279mm,39.224mm) on Top Overlay And Pad R99-1(148.489mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,38.089mm)(149.279mm,38.089mm) on Top Overlay And Pad R99-1(148.489mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,40.024mm)(147.699mm,41.159mm) on Top Overlay And Pad R99-2(148.489mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.279mm,40.024mm)(149.279mm,41.159mm) on Top Overlay And Pad R99-2(148.489mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.699mm,41.159mm)(149.279mm,41.159mm) on Top Overlay And Pad R99-2(148.489mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,38.089mm)(157.698mm,39.224mm) on Top Overlay And Pad R100-1(158.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.278mm,38.089mm)(159.278mm,39.224mm) on Top Overlay And Pad R100-1(158.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,38.089mm)(159.278mm,38.089mm) on Top Overlay And Pad R100-1(158.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,40.024mm)(157.698mm,41.159mm) on Top Overlay And Pad R100-2(158.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.278mm,40.024mm)(159.278mm,41.159mm) on Top Overlay And Pad R100-2(158.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (157.698mm,41.159mm)(159.278mm,41.159mm) on Top Overlay And Pad R100-2(158.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,38.089mm)(167.697mm,39.224mm) on Top Overlay And Pad R101-1(168.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.277mm,38.089mm)(169.277mm,39.224mm) on Top Overlay And Pad R101-1(168.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,38.089mm)(169.277mm,38.089mm) on Top Overlay And Pad R101-1(168.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,40.024mm)(167.697mm,41.159mm) on Top Overlay And Pad R101-2(168.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.277mm,40.024mm)(169.277mm,41.159mm) on Top Overlay And Pad R101-2(168.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (167.697mm,41.159mm)(169.277mm,41.159mm) on Top Overlay And Pad R101-2(168.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,38.089mm)(177.695mm,39.224mm) on Top Overlay And Pad R102-1(178.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,38.089mm)(179.275mm,38.089mm) on Top Overlay And Pad R102-1(178.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.275mm,38.089mm)(179.275mm,39.224mm) on Top Overlay And Pad R102-1(178.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,40.024mm)(177.695mm,41.159mm) on Top Overlay And Pad R102-2(178.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.275mm,40.024mm)(179.275mm,41.159mm) on Top Overlay And Pad R102-2(178.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.695mm,41.159mm)(179.275mm,41.159mm) on Top Overlay And Pad R102-2(178.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,38.089mm)(189.274mm,38.089mm) on Top Overlay And Pad R103-1(188.484mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.274mm,38.089mm)(189.274mm,39.224mm) on Top Overlay And Pad R103-1(188.484mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,38.089mm)(187.694mm,39.224mm) on Top Overlay And Pad R103-1(188.484mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.274mm,40.024mm)(189.274mm,41.159mm) on Top Overlay And Pad R103-2(188.484mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,40.024mm)(187.694mm,41.159mm) on Top Overlay And Pad R103-2(188.484mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (187.694mm,41.159mm)(189.274mm,41.159mm) on Top Overlay And Pad R103-2(188.484mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.272mm,38.089mm)(199.272mm,39.224mm) on Top Overlay And Pad R104-1(198.482mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,38.089mm)(197.692mm,39.224mm) on Top Overlay And Pad R104-1(198.482mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,38.089mm)(199.272mm,38.089mm) on Top Overlay And Pad R104-1(198.482mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.272mm,40.024mm)(199.272mm,41.159mm) on Top Overlay And Pad R104-2(198.482mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,40.024mm)(197.692mm,41.159mm) on Top Overlay And Pad R104-2(198.482mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (197.692mm,41.159mm)(199.272mm,41.159mm) on Top Overlay And Pad R104-2(198.482mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (132.096mm,43.96mm)(134.636mm,43.96mm) on Top Overlay And Pad P13-1(131.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (125.364mm,43.96mm)(127.904mm,43.96mm) on Top Overlay And Pad P13-4(128.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (134.636mm,43.96mm)(134.636mm,44.976mm) on Top Overlay And Pad P13-0(133.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (134.636mm,48.024mm)(134.636mm,49.675mm) on Top Overlay And Pad P13-0(133.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (125.364mm,43.96mm)(125.364mm,44.976mm) on Top Overlay And Pad P13-0(126.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (125.364mm,48.024mm)(125.364mm,49.675mm) on Top Overlay And Pad P13-0(126.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (142.096mm,43.96mm)(144.636mm,43.96mm) on Top Overlay And Pad P14-1(141.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (135.364mm,43.96mm)(137.904mm,43.96mm) on Top Overlay And Pad P14-4(138.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (144.636mm,43.96mm)(144.636mm,44.976mm) on Top Overlay And Pad P14-0(143.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (144.636mm,48.024mm)(144.636mm,49.675mm) on Top Overlay And Pad P14-0(143.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (135.364mm,43.96mm)(135.364mm,44.976mm) on Top Overlay And Pad P14-0(136.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (135.364mm,48.024mm)(135.364mm,49.675mm) on Top Overlay And Pad P14-0(136.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (152.096mm,43.96mm)(154.636mm,43.96mm) on Top Overlay And Pad P15-1(151.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (145.364mm,43.96mm)(147.904mm,43.96mm) on Top Overlay And Pad P15-4(148.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (154.636mm,43.96mm)(154.636mm,44.976mm) on Top Overlay And Pad P15-0(153.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (154.636mm,48.024mm)(154.636mm,49.675mm) on Top Overlay And Pad P15-0(153.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (145.364mm,43.96mm)(145.364mm,44.976mm) on Top Overlay And Pad P15-0(146.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (145.364mm,48.024mm)(145.364mm,49.675mm) on Top Overlay And Pad P15-0(146.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (162.096mm,43.96mm)(164.636mm,43.96mm) on Top Overlay And Pad P16-1(161.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (155.364mm,43.96mm)(157.904mm,43.96mm) on Top Overlay And Pad P16-4(158.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (164.636mm,43.96mm)(164.636mm,44.976mm) on Top Overlay And Pad P16-0(163.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (164.636mm,48.024mm)(164.636mm,49.675mm) on Top Overlay And Pad P16-0(163.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (155.364mm,43.96mm)(155.364mm,44.976mm) on Top Overlay And Pad P16-0(156.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (155.364mm,48.024mm)(155.364mm,49.675mm) on Top Overlay And Pad P16-0(156.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (172.096mm,43.96mm)(174.636mm,43.96mm) on Top Overlay And Pad P17-1(171.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (165.364mm,43.96mm)(167.904mm,43.96mm) on Top Overlay And Pad P17-4(168.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (174.636mm,43.96mm)(174.636mm,44.976mm) on Top Overlay And Pad P17-0(173.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (174.636mm,48.024mm)(174.636mm,49.675mm) on Top Overlay And Pad P17-0(173.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (165.364mm,43.96mm)(165.364mm,44.976mm) on Top Overlay And Pad P17-0(166.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (165.364mm,48.024mm)(165.364mm,49.675mm) on Top Overlay And Pad P17-0(166.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (182.096mm,43.96mm)(184.636mm,43.96mm) on Top Overlay And Pad P18-1(181.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (175.364mm,43.96mm)(177.904mm,43.96mm) on Top Overlay And Pad P18-4(178.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (184.636mm,43.96mm)(184.636mm,44.976mm) on Top Overlay And Pad P18-0(183.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (184.636mm,48.024mm)(184.636mm,49.675mm) on Top Overlay And Pad P18-0(183.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (175.364mm,43.96mm)(175.364mm,44.976mm) on Top Overlay And Pad P18-0(176.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (175.364mm,48.024mm)(175.364mm,49.675mm) on Top Overlay And Pad P18-0(176.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (192.096mm,43.96mm)(194.636mm,43.96mm) on Top Overlay And Pad P19-1(191.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (185.364mm,43.96mm)(187.904mm,43.96mm) on Top Overlay And Pad P19-4(188.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (194.636mm,43.96mm)(194.636mm,44.976mm) on Top Overlay And Pad P19-0(193.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (194.636mm,48.024mm)(194.636mm,49.675mm) on Top Overlay And Pad P19-0(193.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (185.364mm,43.96mm)(185.364mm,44.976mm) on Top Overlay And Pad P19-0(186.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (185.364mm,48.024mm)(185.364mm,49.675mm) on Top Overlay And Pad P19-0(186.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (202.096mm,43.96mm)(204.636mm,43.96mm) on Top Overlay And Pad P20-1(201.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (195.364mm,43.96mm)(197.904mm,43.96mm) on Top Overlay And Pad P20-4(198.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (204.636mm,43.96mm)(204.636mm,44.976mm) on Top Overlay And Pad P20-0(203.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (204.636mm,48.024mm)(204.636mm,49.675mm) on Top Overlay And Pad P20-0(203.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (195.364mm,43.96mm)(195.364mm,44.976mm) on Top Overlay And Pad P20-0(196.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (195.364mm,48.024mm)(195.364mm,49.675mm) on Top Overlay And Pad P20-0(196.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,38.089mm)(117.704mm,39.224mm) on Top Overlay And Pad R96-1(118.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.284mm,38.089mm)(119.284mm,39.224mm) on Top Overlay And Pad R96-1(118.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,38.089mm)(119.284mm,38.089mm) on Top Overlay And Pad R96-1(118.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,40.024mm)(117.704mm,41.159mm) on Top Overlay And Pad R96-2(118.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.284mm,40.024mm)(119.284mm,41.159mm) on Top Overlay And Pad R96-2(118.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (117.704mm,41.159mm)(119.284mm,41.159mm) on Top Overlay And Pad R96-2(118.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,38.089mm)(107.705mm,39.224mm) on Top Overlay And Pad R95-1(108.495mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.285mm,38.089mm)(109.285mm,39.224mm) on Top Overlay And Pad R95-1(108.495mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,38.089mm)(109.285mm,38.089mm) on Top Overlay And Pad R95-1(108.495mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,40.024mm)(107.705mm,41.159mm) on Top Overlay And Pad R95-2(108.495mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.285mm,40.024mm)(109.285mm,41.159mm) on Top Overlay And Pad R95-2(108.495mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (107.705mm,41.159mm)(109.285mm,41.159mm) on Top Overlay And Pad R95-2(108.495mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,38.089mm)(97.706mm,39.224mm) on Top Overlay And Pad R94-1(98.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.286mm,38.089mm)(99.286mm,39.224mm) on Top Overlay And Pad R94-1(98.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,38.089mm)(99.286mm,38.089mm) on Top Overlay And Pad R94-1(98.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,40.024mm)(97.706mm,41.159mm) on Top Overlay And Pad R94-2(98.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.286mm,40.024mm)(99.286mm,41.159mm) on Top Overlay And Pad R94-2(98.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.706mm,41.159mm)(99.286mm,41.159mm) on Top Overlay And Pad R94-2(98.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,38.089mm)(87.708mm,39.224mm) on Top Overlay And Pad R93-1(88.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.288mm,38.089mm)(89.288mm,39.224mm) on Top Overlay And Pad R93-1(88.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,38.089mm)(89.288mm,38.089mm) on Top Overlay And Pad R93-1(88.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,40.024mm)(87.708mm,41.159mm) on Top Overlay And Pad R93-2(88.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.288mm,40.024mm)(89.288mm,41.159mm) on Top Overlay And Pad R93-2(88.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (87.708mm,41.159mm)(89.288mm,41.159mm) on Top Overlay And Pad R93-2(88.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.289mm,38.089mm)(79.289mm,39.224mm) on Top Overlay And Pad R92-1(78.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,38.089mm)(79.289mm,38.089mm) on Top Overlay And Pad R92-1(78.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,38.089mm)(77.709mm,39.224mm) on Top Overlay And Pad R92-1(78.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.289mm,40.024mm)(79.289mm,41.159mm) on Top Overlay And Pad R92-2(78.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,40.024mm)(77.709mm,41.159mm) on Top Overlay And Pad R92-2(78.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.709mm,41.159mm)(79.289mm,41.159mm) on Top Overlay And Pad R92-2(78.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,38.089mm)(69.291mm,38.089mm) on Top Overlay And Pad R91-1(68.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.291mm,38.089mm)(69.291mm,39.224mm) on Top Overlay And Pad R91-1(68.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,38.089mm)(67.711mm,39.224mm) on Top Overlay And Pad R91-1(68.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.291mm,40.024mm)(69.291mm,41.159mm) on Top Overlay And Pad R91-2(68.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,40.024mm)(67.711mm,41.159mm) on Top Overlay And Pad R91-2(68.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.711mm,41.159mm)(69.291mm,41.159mm) on Top Overlay And Pad R91-2(68.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,38.089mm)(59.292mm,38.089mm) on Top Overlay And Pad R90-1(58.502mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.292mm,38.089mm)(59.292mm,39.224mm) on Top Overlay And Pad R90-1(58.502mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,38.089mm)(57.712mm,39.224mm) on Top Overlay And Pad R90-1(58.502mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.292mm,40.024mm)(59.292mm,41.159mm) on Top Overlay And Pad R90-2(58.502mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,40.024mm)(57.712mm,41.159mm) on Top Overlay And Pad R90-2(58.502mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (57.712mm,41.159mm)(59.292mm,41.159mm) on Top Overlay And Pad R90-2(58.502mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,38.089mm)(47.713mm,39.224mm) on Top Overlay And Pad R89-1(48.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,38.089mm)(49.293mm,38.089mm) on Top Overlay And Pad R89-1(48.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.293mm,38.089mm)(49.293mm,39.224mm) on Top Overlay And Pad R89-1(48.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,40.024mm)(47.713mm,41.159mm) on Top Overlay And Pad R89-2(48.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.293mm,40.024mm)(49.293mm,41.159mm) on Top Overlay And Pad R89-2(48.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (47.713mm,41.159mm)(49.293mm,41.159mm) on Top Overlay And Pad R89-2(48.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (122.096mm,43.96mm)(124.636mm,43.96mm) on Top Overlay And Pad P12-1(121.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (115.364mm,43.96mm)(117.904mm,43.96mm) on Top Overlay And Pad P12-4(118.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (124.636mm,43.96mm)(124.636mm,44.976mm) on Top Overlay And Pad P12-0(123.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (124.636mm,48.024mm)(124.636mm,49.675mm) on Top Overlay And Pad P12-0(123.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (115.364mm,43.96mm)(115.364mm,44.976mm) on Top Overlay And Pad P12-0(116.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (115.364mm,48.024mm)(115.364mm,49.675mm) on Top Overlay And Pad P12-0(116.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (112.096mm,43.96mm)(114.636mm,43.96mm) on Top Overlay And Pad P11-1(111.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (105.364mm,43.96mm)(107.904mm,43.96mm) on Top Overlay And Pad P11-4(108.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (114.636mm,43.96mm)(114.636mm,44.976mm) on Top Overlay And Pad P11-0(113.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (114.636mm,48.024mm)(114.636mm,49.675mm) on Top Overlay And Pad P11-0(113.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (105.364mm,43.96mm)(105.364mm,44.976mm) on Top Overlay And Pad P11-0(106.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (105.364mm,48.024mm)(105.364mm,49.675mm) on Top Overlay And Pad P11-0(106.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (102.096mm,43.96mm)(104.636mm,43.96mm) on Top Overlay And Pad P10-1(101.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (95.364mm,43.96mm)(97.904mm,43.96mm) on Top Overlay And Pad P10-4(98.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (104.636mm,43.96mm)(104.636mm,44.976mm) on Top Overlay And Pad P10-0(103.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (104.636mm,48.024mm)(104.636mm,49.675mm) on Top Overlay And Pad P10-0(103.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (95.364mm,43.96mm)(95.364mm,44.976mm) on Top Overlay And Pad P10-0(96.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (95.364mm,48.024mm)(95.364mm,49.675mm) on Top Overlay And Pad P10-0(96.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (92.096mm,43.96mm)(94.636mm,43.96mm) on Top Overlay And Pad P9-1(91.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (85.364mm,43.96mm)(87.904mm,43.96mm) on Top Overlay And Pad P9-4(88.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (94.636mm,43.96mm)(94.636mm,44.976mm) on Top Overlay And Pad P9-0(93.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (94.636mm,48.024mm)(94.636mm,49.675mm) on Top Overlay And Pad P9-0(93.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (85.364mm,43.96mm)(85.364mm,44.976mm) on Top Overlay And Pad P9-0(86.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (85.364mm,48.024mm)(85.364mm,49.675mm) on Top Overlay And Pad P9-0(86.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (82.096mm,43.96mm)(84.636mm,43.96mm) on Top Overlay And Pad P8-1(81.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (75.364mm,43.96mm)(77.904mm,43.96mm) on Top Overlay And Pad P8-4(78.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (84.636mm,43.96mm)(84.636mm,44.976mm) on Top Overlay And Pad P8-0(83.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (84.636mm,48.024mm)(84.636mm,49.675mm) on Top Overlay And Pad P8-0(83.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (75.364mm,43.96mm)(75.364mm,44.976mm) on Top Overlay And Pad P8-0(76.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (75.364mm,48.024mm)(75.364mm,49.675mm) on Top Overlay And Pad P8-0(76.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (72.096mm,43.96mm)(74.636mm,43.96mm) on Top Overlay And Pad P7-1(71.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (65.364mm,43.96mm)(67.904mm,43.96mm) on Top Overlay And Pad P7-4(68.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (74.636mm,43.96mm)(74.636mm,44.976mm) on Top Overlay And Pad P7-0(73.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (74.636mm,48.024mm)(74.636mm,49.675mm) on Top Overlay And Pad P7-0(73.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (65.364mm,43.96mm)(65.364mm,44.976mm) on Top Overlay And Pad P7-0(66.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (65.364mm,48.024mm)(65.364mm,49.675mm) on Top Overlay And Pad P7-0(66.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (62.096mm,43.96mm)(64.636mm,43.96mm) on Top Overlay And Pad P6-1(61.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (55.364mm,43.96mm)(57.904mm,43.96mm) on Top Overlay And Pad P6-4(58.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (64.636mm,43.96mm)(64.636mm,44.976mm) on Top Overlay And Pad P6-0(63.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (64.636mm,48.024mm)(64.636mm,49.675mm) on Top Overlay And Pad P6-0(63.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (55.364mm,43.96mm)(55.364mm,44.976mm) on Top Overlay And Pad P6-0(56.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (55.364mm,48.024mm)(55.364mm,49.675mm) on Top Overlay And Pad P6-0(56.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (52.096mm,43.96mm)(54.636mm,43.96mm) on Top Overlay And Pad P5-1(51.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (45.364mm,43.96mm)(47.904mm,43.96mm) on Top Overlay And Pad P5-4(48.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (54.636mm,43.96mm)(54.636mm,44.976mm) on Top Overlay And Pad P5-0(53.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (54.636mm,48.024mm)(54.636mm,49.675mm) on Top Overlay And Pad P5-0(53.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (45.364mm,43.96mm)(45.364mm,44.976mm) on Top Overlay And Pad P5-0(46.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (45.364mm,48.024mm)(45.364mm,49.675mm) on Top Overlay And Pad P5-0(46.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,38.089mm)(7.719mm,39.224mm) on Top Overlay And Pad R85-1(8.509mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.299mm,38.089mm)(9.299mm,39.224mm) on Top Overlay And Pad R85-1(8.509mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,38.089mm)(9.299mm,38.089mm) on Top Overlay And Pad R85-1(8.509mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,40.024mm)(7.719mm,41.159mm) on Top Overlay And Pad R85-2(8.509mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.299mm,40.024mm)(9.299mm,41.159mm) on Top Overlay And Pad R85-2(8.509mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (7.719mm,41.159mm)(9.299mm,41.159mm) on Top Overlay And Pad R85-2(8.509mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,38.089mm)(17.718mm,39.224mm) on Top Overlay And Pad R86-1(18.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.298mm,38.089mm)(19.298mm,39.224mm) on Top Overlay And Pad R86-1(18.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,38.089mm)(19.298mm,38.089mm) on Top Overlay And Pad R86-1(18.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,40.024mm)(17.718mm,41.159mm) on Top Overlay And Pad R86-2(18.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.298mm,40.024mm)(19.298mm,41.159mm) on Top Overlay And Pad R86-2(18.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (17.718mm,41.159mm)(19.298mm,41.159mm) on Top Overlay And Pad R86-2(18.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,38.089mm)(27.716mm,39.224mm) on Top Overlay And Pad R87-1(28.506mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.296mm,38.089mm)(29.296mm,39.224mm) on Top Overlay And Pad R87-1(28.506mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,38.089mm)(29.296mm,38.089mm) on Top Overlay And Pad R87-1(28.506mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,40.024mm)(27.716mm,41.159mm) on Top Overlay And Pad R87-2(28.506mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.296mm,40.024mm)(29.296mm,41.159mm) on Top Overlay And Pad R87-2(28.506mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.716mm,41.159mm)(29.296mm,41.159mm) on Top Overlay And Pad R87-2(28.506mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,38.089mm)(37.715mm,39.224mm) on Top Overlay And Pad R88-1(38.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.295mm,38.089mm)(39.295mm,39.224mm) on Top Overlay And Pad R88-1(38.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,38.089mm)(39.295mm,38.089mm) on Top Overlay And Pad R88-1(38.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,40.024mm)(37.715mm,41.159mm) on Top Overlay And Pad R88-2(38.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.295mm,40.024mm)(39.295mm,41.159mm) on Top Overlay And Pad R88-2(38.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.715mm,41.159mm)(39.295mm,41.159mm) on Top Overlay And Pad R88-2(38.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (12.096mm,43.96mm)(14.636mm,43.96mm) on Top Overlay And Pad P1-1(11.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.364mm,43.96mm)(7.904mm,43.96mm) on Top Overlay And Pad P1-4(8.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (14.636mm,43.96mm)(14.636mm,44.976mm) on Top Overlay And Pad P1-0(13.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (14.636mm,48.024mm)(14.636mm,49.675mm) on Top Overlay And Pad P1-0(13.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (5.364mm,43.96mm)(5.364mm,44.976mm) on Top Overlay And Pad P1-0(6.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (5.364mm,48.024mm)(5.364mm,49.675mm) on Top Overlay And Pad P1-0(6.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (22.096mm,43.96mm)(24.636mm,43.96mm) on Top Overlay And Pad P2-1(21.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (15.364mm,43.96mm)(17.904mm,43.96mm) on Top Overlay And Pad P2-4(18.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (24.636mm,43.96mm)(24.636mm,44.976mm) on Top Overlay And Pad P2-0(23.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (24.636mm,48.024mm)(24.636mm,49.675mm) on Top Overlay And Pad P2-0(23.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (15.364mm,43.96mm)(15.364mm,44.976mm) on Top Overlay And Pad P2-0(16.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (15.364mm,48.024mm)(15.364mm,49.675mm) on Top Overlay And Pad P2-0(16.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (32.096mm,43.96mm)(34.636mm,43.96mm) on Top Overlay And Pad P3-1(31.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (25.364mm,43.96mm)(27.904mm,43.96mm) on Top Overlay And Pad P3-4(28.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (34.636mm,43.96mm)(34.636mm,44.976mm) on Top Overlay And Pad P3-0(33.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (34.636mm,48.024mm)(34.636mm,49.675mm) on Top Overlay And Pad P3-0(33.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (25.364mm,43.96mm)(25.364mm,44.976mm) on Top Overlay And Pad P3-0(26.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (25.364mm,48.024mm)(25.364mm,49.675mm) on Top Overlay And Pad P3-0(26.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (42.096mm,43.96mm)(44.636mm,43.96mm) on Top Overlay And Pad P4-1(41.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (35.364mm,43.96mm)(37.904mm,43.96mm) on Top Overlay And Pad P4-4(38.5mm,43.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (44.636mm,43.96mm)(44.636mm,44.976mm) on Top Overlay And Pad P4-0(43.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (44.636mm,48.024mm)(44.636mm,49.675mm) on Top Overlay And Pad P4-0(43.69mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (35.364mm,43.96mm)(35.364mm,44.976mm) on Top Overlay And Pad P4-0(36.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (35.364mm,48.024mm)(35.364mm,49.675mm) on Top Overlay And Pad P4-0(36.31mm,46.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,11.581mm)(13.652mm,11.781mm) on Top Overlay And Pad D11-2(13.902mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,14.381mm)(13.652mm,14.581mm) on Top Overlay And Pad D11-2(13.902mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,11.581mm)(15.252mm,14.581mm) on Top Overlay And Pad D11-2(13.902mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,11.581mm)(18.352mm,11.781mm) on Top Overlay And Pad D11-1(18.102mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,14.381mm)(18.352mm,14.581mm) on Top Overlay And Pad D11-1(18.102mm,13.081mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.635mm,7.004mm)(105.635mm,8.139mm) on Top Overlay And Pad R77-1(104.845mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (104.055mm,7.004mm)(104.055mm,8.139mm) on Top Overlay And Pad R77-1(104.845mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (104.055mm,8.139mm)(105.635mm,8.139mm) on Top Overlay And Pad R77-1(104.845mm,7.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.635mm,5.069mm)(105.635mm,6.204mm) on Top Overlay And Pad R77-2(104.845mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (104.055mm,5.069mm)(104.055mm,6.204mm) on Top Overlay And Pad R77-2(104.845mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (104.055mm,5.069mm)(105.635mm,5.069mm) on Top Overlay And Pad R77-2(104.845mm,5.834mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.961mm,7.512mm)(83.961mm,8.647mm) on Top Overlay And Pad R79-1(84.751mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.961mm,8.647mm)(85.541mm,8.647mm) on Top Overlay And Pad R79-1(84.751mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.541mm,7.512mm)(85.541mm,8.647mm) on Top Overlay And Pad R79-1(84.751mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.961mm,5.577mm)(85.541mm,5.577mm) on Top Overlay And Pad R79-2(84.751mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.961mm,5.577mm)(83.961mm,6.712mm) on Top Overlay And Pad R79-2(84.751mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.541mm,5.577mm)(85.541mm,6.712mm) on Top Overlay And Pad R79-2(84.751mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (74.105mm,7.385mm)(74.105mm,8.52mm) on Top Overlay And Pad R80-1(74.895mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (74.105mm,8.52mm)(75.685mm,8.52mm) on Top Overlay And Pad R80-1(74.895mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.685mm,7.385mm)(75.685mm,8.52mm) on Top Overlay And Pad R80-1(74.895mm,7.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (74.105mm,5.45mm)(74.105mm,6.585mm) on Top Overlay And Pad R80-2(74.895mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (74.105mm,5.45mm)(75.685mm,5.45mm) on Top Overlay And Pad R80-2(74.895mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.685mm,5.45mm)(75.685mm,6.585mm) on Top Overlay And Pad R80-2(74.895mm,6.215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.995mm,7.512mm)(63.995mm,8.647mm) on Top Overlay And Pad R81-1(64.785mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.995mm,8.647mm)(65.575mm,8.647mm) on Top Overlay And Pad R81-1(64.785mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.575mm,7.512mm)(65.575mm,8.647mm) on Top Overlay And Pad R81-1(64.785mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.995mm,5.577mm)(63.995mm,6.712mm) on Top Overlay And Pad R81-2(64.785mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.995mm,5.577mm)(65.575mm,5.577mm) on Top Overlay And Pad R81-2(64.785mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.575mm,5.577mm)(65.575mm,6.712mm) on Top Overlay And Pad R81-2(64.785mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,7.512mm)(33.664mm,8.647mm) on Top Overlay And Pad R82-1(34.454mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.244mm,7.512mm)(35.244mm,8.647mm) on Top Overlay And Pad R82-1(34.454mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,8.647mm)(35.244mm,8.647mm) on Top Overlay And Pad R82-1(34.454mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,5.577mm)(33.664mm,6.712mm) on Top Overlay And Pad R82-2(34.454mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.244mm,5.577mm)(35.244mm,6.712mm) on Top Overlay And Pad R82-2(34.454mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.664mm,5.577mm)(35.244mm,5.577mm) on Top Overlay And Pad R82-2(34.454mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.774mm,7.766mm)(43.774mm,8.901mm) on Top Overlay And Pad R83-1(44.564mm,8.136mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.354mm,7.766mm)(45.354mm,8.901mm) on Top Overlay And Pad R83-1(44.564mm,8.136mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.774mm,8.901mm)(45.354mm,8.901mm) on Top Overlay And Pad R83-1(44.564mm,8.136mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.774mm,5.831mm)(43.774mm,6.966mm) on Top Overlay And Pad R83-2(44.564mm,6.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.354mm,5.831mm)(45.354mm,6.966mm) on Top Overlay And Pad R83-2(44.564mm,6.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.774mm,5.831mm)(45.354mm,5.831mm) on Top Overlay And Pad R83-2(44.564mm,6.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.884mm,7.512mm)(53.884mm,8.647mm) on Top Overlay And Pad R84-1(54.674mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.884mm,8.647mm)(55.464mm,8.647mm) on Top Overlay And Pad R84-1(54.674mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.464mm,7.512mm)(55.464mm,8.647mm) on Top Overlay And Pad R84-1(54.674mm,7.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.884mm,5.577mm)(53.884mm,6.712mm) on Top Overlay And Pad R84-2(54.674mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.884mm,5.577mm)(55.464mm,5.577mm) on Top Overlay And Pad R84-2(54.674mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.464mm,5.577mm)(55.464mm,6.712mm) on Top Overlay And Pad R84-2(54.674mm,6.342mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.616mm,3.714mm)(104.216mm,3.714mm) on Top Overlay And Pad Q77-1(104.866mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.616mm,3.714mm)(104.216mm,3.714mm) on Top Overlay And Pad Q77-2(102.966mm,4.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.524mm,4.222mm)(84.124mm,4.222mm) on Top Overlay And Pad Q79-1(84.774mm,4.572mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.524mm,4.222mm)(84.124mm,4.222mm) on Top Overlay And Pad Q79-2(82.873mm,4.572mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.668mm,4.095mm)(74.268mm,4.095mm) on Top Overlay And Pad Q80-1(74.918mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.668mm,4.095mm)(74.268mm,4.095mm) on Top Overlay And Pad Q80-2(73.018mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.558mm,4.222mm)(64.158mm,4.222mm) on Top Overlay And Pad Q81-1(64.808mm,4.572mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (63.558mm,4.222mm)(64.158mm,4.222mm) on Top Overlay And Pad Q81-2(62.908mm,4.572mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.228mm,4.329mm)(33.828mm,4.329mm) on Top Overlay And Pad Q82-1(34.478mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (33.664mm,5.577mm)(35.244mm,5.577mm) on Top Overlay And Pad Q82-1(34.478mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (33.228mm,4.329mm)(33.828mm,4.329mm) on Top Overlay And Pad Q82-2(32.578mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (31.759mm,5.577mm)(33.339mm,5.577mm) on Top Overlay And Pad Q82-2(32.578mm,4.679mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.261mm,4.182mm)(43.861mm,4.182mm) on Top Overlay And Pad Q83-1(44.511mm,4.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.261mm,4.182mm)(43.861mm,4.182mm) on Top Overlay And Pad Q83-2(42.611mm,4.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.448mm,4.222mm)(54.048mm,4.222mm) on Top Overlay And Pad Q84-1(54.698mm,4.572mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (53.448mm,4.222mm)(54.048mm,4.222mm) on Top Overlay And Pad Q84-2(52.798mm,4.572mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,13.359mm)(22.415mm,13.559mm) on Top Overlay And Pad D10-2(22.665mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,16.159mm)(22.415mm,16.359mm) on Top Overlay And Pad D10-2(22.665mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.015mm,13.359mm)(24.015mm,16.359mm) on Top Overlay And Pad D10-2(22.665mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,13.359mm)(27.115mm,13.559mm) on Top Overlay And Pad D10-1(26.865mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,16.159mm)(27.115mm,16.359mm) on Top Overlay And Pad D10-1(26.865mm,14.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.784mm,6.75mm)(113.784mm,7.885mm) on Top Overlay And Pad R69-1(114.574mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.364mm,6.75mm)(115.364mm,7.885mm) on Top Overlay And Pad R69-1(114.574mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.784mm,7.885mm)(115.364mm,7.885mm) on Top Overlay And Pad R69-1(114.574mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.784mm,4.815mm)(113.784mm,5.95mm) on Top Overlay And Pad R69-2(114.574mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.364mm,4.815mm)(115.364mm,5.95mm) on Top Overlay And Pad R69-2(114.574mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.784mm,4.815mm)(115.364mm,4.815mm) on Top Overlay And Pad R69-2(114.574mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.641mm,6.75mm)(123.641mm,7.885mm) on Top Overlay And Pad R70-1(124.431mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.221mm,6.75mm)(125.221mm,7.885mm) on Top Overlay And Pad R70-1(124.431mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.641mm,7.885mm)(125.221mm,7.885mm) on Top Overlay And Pad R70-1(124.431mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.641mm,4.815mm)(123.641mm,5.95mm) on Top Overlay And Pad R70-2(124.431mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.221mm,4.815mm)(125.221mm,5.95mm) on Top Overlay And Pad R70-2(124.431mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.641mm,4.815mm)(125.221mm,4.815mm) on Top Overlay And Pad R70-2(124.431mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.497mm,6.75mm)(133.497mm,7.885mm) on Top Overlay And Pad R71-1(134.287mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (135.077mm,6.75mm)(135.077mm,7.885mm) on Top Overlay And Pad R71-1(134.287mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.497mm,7.885mm)(135.077mm,7.885mm) on Top Overlay And Pad R71-1(134.287mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.497mm,4.815mm)(133.497mm,5.95mm) on Top Overlay And Pad R71-2(134.287mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (135.077mm,4.815mm)(135.077mm,5.95mm) on Top Overlay And Pad R71-2(134.287mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.497mm,4.815mm)(135.077mm,4.815mm) on Top Overlay And Pad R71-2(134.287mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.481mm,6.75mm)(143.481mm,7.885mm) on Top Overlay And Pad R72-1(144.271mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.061mm,6.75mm)(145.061mm,7.885mm) on Top Overlay And Pad R72-1(144.271mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.481mm,7.885mm)(145.061mm,7.885mm) on Top Overlay And Pad R72-1(144.271mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.481mm,4.815mm)(143.481mm,5.95mm) on Top Overlay And Pad R72-2(144.271mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.061mm,4.815mm)(145.061mm,5.95mm) on Top Overlay And Pad R72-2(144.271mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.481mm,4.815mm)(145.061mm,4.815mm) on Top Overlay And Pad R72-2(144.271mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.337mm,6.75mm)(153.337mm,7.885mm) on Top Overlay And Pad R73-1(154.127mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.337mm,7.885mm)(154.917mm,7.885mm) on Top Overlay And Pad R73-1(154.127mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.917mm,6.75mm)(154.917mm,7.885mm) on Top Overlay And Pad R73-1(154.127mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.337mm,4.815mm)(153.337mm,5.95mm) on Top Overlay And Pad R73-2(154.127mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.917mm,4.815mm)(154.917mm,5.95mm) on Top Overlay And Pad R73-2(154.127mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.337mm,4.815mm)(154.917mm,4.815mm) on Top Overlay And Pad R73-2(154.127mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (163.32mm,6.75mm)(163.32mm,7.885mm) on Top Overlay And Pad R74-1(164.11mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (163.32mm,7.885mm)(164.9mm,7.885mm) on Top Overlay And Pad R74-1(164.11mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (164.9mm,6.75mm)(164.9mm,7.885mm) on Top Overlay And Pad R74-1(164.11mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (163.32mm,4.815mm)(163.32mm,5.95mm) on Top Overlay And Pad R74-2(164.11mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (164.9mm,4.815mm)(164.9mm,5.95mm) on Top Overlay And Pad R74-2(164.11mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (163.32mm,4.815mm)(164.9mm,4.815mm) on Top Overlay And Pad R74-2(164.11mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (183.16mm,6.75mm)(183.16mm,7.885mm) on Top Overlay And Pad R75-1(183.95mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (184.74mm,6.75mm)(184.74mm,7.885mm) on Top Overlay And Pad R75-1(183.95mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (183.16mm,7.885mm)(184.74mm,7.885mm) on Top Overlay And Pad R75-1(183.95mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (183.16mm,4.815mm)(183.16mm,5.95mm) on Top Overlay And Pad R75-2(183.95mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (184.74mm,4.815mm)(184.74mm,5.95mm) on Top Overlay And Pad R75-2(183.95mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (183.16mm,4.815mm)(184.74mm,4.815mm) on Top Overlay And Pad R75-2(183.95mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (174.884mm,6.75mm)(174.884mm,7.885mm) on Top Overlay And Pad R76-1(174.094mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (173.304mm,6.75mm)(173.304mm,7.885mm) on Top Overlay And Pad R76-1(174.094mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (173.304mm,7.885mm)(174.884mm,7.885mm) on Top Overlay And Pad R76-1(174.094mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (174.884mm,4.815mm)(174.884mm,5.95mm) on Top Overlay And Pad R76-2(174.094mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (173.304mm,4.815mm)(173.304mm,5.95mm) on Top Overlay And Pad R76-2(174.094mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (173.304mm,4.815mm)(174.884mm,4.815mm) on Top Overlay And Pad R76-2(174.094mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.345mm,3.46mm)(113.945mm,3.46mm) on Top Overlay And Pad Q69-1(114.595mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (113.345mm,3.46mm)(113.945mm,3.46mm) on Top Overlay And Pad Q69-2(112.695mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.201mm,3.46mm)(123.801mm,3.46mm) on Top Overlay And Pad Q70-1(124.451mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.201mm,3.46mm)(123.801mm,3.46mm) on Top Overlay And Pad Q70-2(122.551mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.057mm,3.46mm)(133.657mm,3.46mm) on Top Overlay And Pad Q71-1(134.307mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.057mm,3.46mm)(133.657mm,3.46mm) on Top Overlay And Pad Q71-2(132.407mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.04mm,3.46mm)(143.64mm,3.46mm) on Top Overlay And Pad Q72-1(144.29mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (143.04mm,3.46mm)(143.64mm,3.46mm) on Top Overlay And Pad Q72-2(142.39mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.896mm,3.46mm)(153.496mm,3.46mm) on Top Overlay And Pad Q73-1(154.146mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.896mm,3.46mm)(153.496mm,3.46mm) on Top Overlay And Pad Q73-2(152.246mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (162.879mm,3.46mm)(163.479mm,3.46mm) on Top Overlay And Pad Q74-1(164.129mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (162.879mm,3.46mm)(163.479mm,3.46mm) on Top Overlay And Pad Q74-2(162.229mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (182.718mm,3.46mm)(183.318mm,3.46mm) on Top Overlay And Pad Q75-1(183.968mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (182.718mm,3.46mm)(183.318mm,3.46mm) on Top Overlay And Pad Q75-2(182.068mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172.862mm,3.46mm)(173.462mm,3.46mm) on Top Overlay And Pad Q76-1(174.112mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172.862mm,3.46mm)(173.462mm,3.46mm) on Top Overlay And Pad Q76-2(172.212mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,15.137mm)(13.652mm,15.337mm) on Top Overlay And Pad D9-2(13.902mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,17.937mm)(13.652mm,18.137mm) on Top Overlay And Pad D9-2(13.902mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,15.137mm)(15.252mm,18.137mm) on Top Overlay And Pad D9-2(13.902mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,15.137mm)(18.352mm,15.337mm) on Top Overlay And Pad D9-1(18.102mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,17.937mm)(18.352mm,18.137mm) on Top Overlay And Pad D9-1(18.102mm,16.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.712mm,6.75mm)(233.712mm,7.885mm) on Top Overlay And Pad R61-1(234.502mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (235.292mm,6.75mm)(235.292mm,7.885mm) on Top Overlay And Pad R61-1(234.502mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.712mm,7.885mm)(235.292mm,7.885mm) on Top Overlay And Pad R61-1(234.502mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.712mm,4.815mm)(233.712mm,5.95mm) on Top Overlay And Pad R61-2(234.502mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (235.292mm,4.815mm)(235.292mm,5.95mm) on Top Overlay And Pad R61-2(234.502mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.712mm,4.815mm)(235.292mm,4.815mm) on Top Overlay And Pad R61-2(234.502mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.949mm,6.75mm)(243.949mm,7.885mm) on Top Overlay And Pad R62-1(244.739mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (245.529mm,6.75mm)(245.529mm,7.885mm) on Top Overlay And Pad R62-1(244.739mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.949mm,7.885mm)(245.529mm,7.885mm) on Top Overlay And Pad R62-1(244.739mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.949mm,4.815mm)(243.949mm,5.95mm) on Top Overlay And Pad R62-2(244.739mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (245.529mm,4.815mm)(245.529mm,5.95mm) on Top Overlay And Pad R62-2(244.739mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.949mm,4.815mm)(245.529mm,4.815mm) on Top Overlay And Pad R62-2(244.739mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.601mm,6.877mm)(223.601mm,8.012mm) on Top Overlay And Pad R63-1(224.391mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (225.181mm,6.877mm)(225.181mm,8.012mm) on Top Overlay And Pad R63-1(224.391mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.601mm,8.012mm)(225.181mm,8.012mm) on Top Overlay And Pad R63-1(224.391mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.601mm,4.942mm)(223.601mm,6.077mm) on Top Overlay And Pad R63-2(224.391mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (225.181mm,4.942mm)(225.181mm,6.077mm) on Top Overlay And Pad R63-2(224.391mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.601mm,4.942mm)(225.181mm,4.942mm) on Top Overlay And Pad R63-2(224.391mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.491mm,6.623mm)(213.491mm,7.758mm) on Top Overlay And Pad R64-1(214.281mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (215.071mm,6.623mm)(215.071mm,7.758mm) on Top Overlay And Pad R64-1(214.281mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.491mm,7.758mm)(215.071mm,7.758mm) on Top Overlay And Pad R64-1(214.281mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.491mm,4.688mm)(213.491mm,5.823mm) on Top Overlay And Pad R64-2(214.281mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (215.071mm,4.688mm)(215.071mm,5.823mm) on Top Overlay And Pad R64-2(214.281mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.491mm,4.688mm)(215.071mm,4.688mm) on Top Overlay And Pad R64-2(214.281mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (203.426mm,6.623mm)(203.426mm,7.758mm) on Top Overlay And Pad R65-1(204.216mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (205.006mm,6.623mm)(205.006mm,7.758mm) on Top Overlay And Pad R65-1(204.216mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (203.426mm,7.758mm)(205.006mm,7.758mm) on Top Overlay And Pad R65-1(204.216mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (203.426mm,4.688mm)(203.426mm,5.823mm) on Top Overlay And Pad R65-2(204.216mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (205.006mm,4.688mm)(205.006mm,5.823mm) on Top Overlay And Pad R65-2(204.216mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (203.426mm,4.688mm)(205.006mm,4.688mm) on Top Overlay And Pad R65-2(204.216mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (193.143mm,6.623mm)(193.143mm,7.758mm) on Top Overlay And Pad R66-1(193.933mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.723mm,6.623mm)(194.723mm,7.758mm) on Top Overlay And Pad R66-1(193.933mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (193.143mm,7.758mm)(194.723mm,7.758mm) on Top Overlay And Pad R66-1(193.933mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (193.143mm,4.688mm)(193.143mm,5.823mm) on Top Overlay And Pad R66-2(193.933mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.723mm,4.688mm)(194.723mm,5.823mm) on Top Overlay And Pad R66-2(193.933mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (193.143mm,4.688mm)(194.723mm,4.688mm) on Top Overlay And Pad R66-2(193.933mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.933mm,6.75mm)(253.933mm,7.885mm) on Top Overlay And Pad R67-1(254.723mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (255.513mm,6.75mm)(255.513mm,7.885mm) on Top Overlay And Pad R67-1(254.723mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.933mm,7.885mm)(255.513mm,7.885mm) on Top Overlay And Pad R67-1(254.723mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.933mm,4.815mm)(253.933mm,5.95mm) on Top Overlay And Pad R67-2(254.723mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (255.513mm,4.815mm)(255.513mm,5.95mm) on Top Overlay And Pad R67-2(254.723mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.933mm,4.815mm)(255.513mm,4.815mm) on Top Overlay And Pad R67-2(254.723mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (264.043mm,6.75mm)(264.043mm,7.885mm) on Top Overlay And Pad R68-1(264.833mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (265.623mm,6.75mm)(265.623mm,7.885mm) on Top Overlay And Pad R68-1(264.833mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (264.043mm,7.885mm)(265.623mm,7.885mm) on Top Overlay And Pad R68-1(264.833mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (264.043mm,4.815mm)(264.043mm,5.95mm) on Top Overlay And Pad R68-2(264.833mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (265.623mm,4.815mm)(265.623mm,5.95mm) on Top Overlay And Pad R68-2(264.833mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (264.043mm,4.815mm)(265.623mm,4.815mm) on Top Overlay And Pad R68-2(264.833mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.267mm,3.46mm)(233.867mm,3.46mm) on Top Overlay And Pad Q61-1(234.517mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.267mm,3.46mm)(233.867mm,3.46mm) on Top Overlay And Pad Q61-2(232.617mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.504mm,3.46mm)(244.104mm,3.46mm) on Top Overlay And Pad Q62-1(244.754mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (243.504mm,3.46mm)(244.104mm,3.46mm) on Top Overlay And Pad Q62-2(242.854mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.157mm,3.587mm)(223.757mm,3.587mm) on Top Overlay And Pad Q63-1(224.407mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (223.157mm,3.587mm)(223.757mm,3.587mm) on Top Overlay And Pad Q63-2(222.507mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.047mm,3.333mm)(213.647mm,3.333mm) on Top Overlay And Pad Q64-1(214.297mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (213.047mm,3.333mm)(213.647mm,3.333mm) on Top Overlay And Pad Q64-2(212.397mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (202.983mm,3.333mm)(203.583mm,3.333mm) on Top Overlay And Pad Q65-1(204.233mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (202.983mm,3.333mm)(203.583mm,3.333mm) on Top Overlay And Pad Q65-2(202.333mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.7mm,3.333mm)(193.3mm,3.333mm) on Top Overlay And Pad Q66-1(193.95mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.7mm,3.333mm)(193.3mm,3.333mm) on Top Overlay And Pad Q66-2(192.05mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.487mm,3.46mm)(254.087mm,3.46mm) on Top Overlay And Pad Q67-1(254.737mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (253.487mm,3.46mm)(254.087mm,3.46mm) on Top Overlay And Pad Q67-2(252.837mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (263.597mm,3.46mm)(264.197mm,3.46mm) on Top Overlay And Pad Q68-1(264.847mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (263.597mm,3.46mm)(264.197mm,3.46mm) on Top Overlay And Pad Q68-2(262.947mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,16.915mm)(22.415mm,17.115mm) on Top Overlay And Pad D8-2(22.665mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.415mm,19.715mm)(22.415mm,19.915mm) on Top Overlay And Pad D8-2(22.665mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.015mm,16.915mm)(24.015mm,19.915mm) on Top Overlay And Pad D8-2(22.665mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,16.915mm)(27.115mm,17.115mm) on Top Overlay And Pad D8-1(26.865mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.115mm,19.715mm)(27.115mm,19.915mm) on Top Overlay And Pad D8-1(26.865mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (345.053mm,6.623mm)(345.053mm,7.758mm) on Top Overlay And Pad R53-1(345.843mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (346.633mm,6.623mm)(346.633mm,7.758mm) on Top Overlay And Pad R53-1(345.843mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (345.053mm,7.758mm)(346.633mm,7.758mm) on Top Overlay And Pad R53-1(345.843mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (345.053mm,4.688mm)(345.053mm,5.823mm) on Top Overlay And Pad R53-2(345.843mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (346.633mm,4.688mm)(346.633mm,5.823mm) on Top Overlay And Pad R53-2(345.843mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (345.053mm,4.688mm)(346.633mm,4.688mm) on Top Overlay And Pad R53-2(345.843mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.942mm,6.623mm)(334.942mm,7.758mm) on Top Overlay And Pad R54-1(335.732mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (336.522mm,6.623mm)(336.522mm,7.758mm) on Top Overlay And Pad R54-1(335.732mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.942mm,7.758mm)(336.522mm,7.758mm) on Top Overlay And Pad R54-1(335.732mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.942mm,4.688mm)(334.942mm,5.823mm) on Top Overlay And Pad R54-2(335.732mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (336.522mm,4.688mm)(336.522mm,5.823mm) on Top Overlay And Pad R54-2(335.732mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.942mm,4.688mm)(336.522mm,4.688mm) on Top Overlay And Pad R54-2(335.732mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.832mm,6.623mm)(324.832mm,7.758mm) on Top Overlay And Pad R55-1(325.622mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (326.412mm,6.623mm)(326.412mm,7.758mm) on Top Overlay And Pad R55-1(325.622mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.832mm,7.758mm)(326.412mm,7.758mm) on Top Overlay And Pad R55-1(325.622mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.832mm,4.688mm)(324.832mm,5.823mm) on Top Overlay And Pad R55-2(325.622mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (326.412mm,4.688mm)(326.412mm,5.823mm) on Top Overlay And Pad R55-2(325.622mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.832mm,4.688mm)(326.412mm,4.688mm) on Top Overlay And Pad R55-2(325.622mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.849mm,6.623mm)(314.849mm,7.758mm) on Top Overlay And Pad R56-1(315.639mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (316.429mm,6.623mm)(316.429mm,7.758mm) on Top Overlay And Pad R56-1(315.639mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.849mm,7.758mm)(316.429mm,7.758mm) on Top Overlay And Pad R56-1(315.639mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.849mm,4.688mm)(314.849mm,5.823mm) on Top Overlay And Pad R56-2(315.639mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (316.429mm,4.688mm)(316.429mm,5.823mm) on Top Overlay And Pad R56-2(315.639mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.849mm,4.688mm)(316.429mm,4.688mm) on Top Overlay And Pad R56-2(315.639mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.611mm,6.75mm)(304.611mm,7.885mm) on Top Overlay And Pad R57-1(305.401mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (306.191mm,6.75mm)(306.191mm,7.885mm) on Top Overlay And Pad R57-1(305.401mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.611mm,7.885mm)(306.191mm,7.885mm) on Top Overlay And Pad R57-1(305.401mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.611mm,4.815mm)(304.611mm,5.95mm) on Top Overlay And Pad R57-2(305.401mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (306.191mm,4.815mm)(306.191mm,5.95mm) on Top Overlay And Pad R57-2(305.401mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.611mm,4.815mm)(306.191mm,4.815mm) on Top Overlay And Pad R57-2(305.401mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (294.374mm,6.877mm)(294.374mm,8.012mm) on Top Overlay And Pad R58-1(295.164mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (295.954mm,6.877mm)(295.954mm,8.012mm) on Top Overlay And Pad R58-1(295.164mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (294.374mm,8.012mm)(295.954mm,8.012mm) on Top Overlay And Pad R58-1(295.164mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (294.374mm,4.942mm)(294.374mm,6.077mm) on Top Overlay And Pad R58-2(295.164mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (295.954mm,4.942mm)(295.954mm,6.077mm) on Top Overlay And Pad R58-2(295.164mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (294.374mm,4.942mm)(295.954mm,4.942mm) on Top Overlay And Pad R58-2(295.164mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.153mm,6.877mm)(274.153mm,8.012mm) on Top Overlay And Pad R59-1(274.943mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (275.733mm,6.877mm)(275.733mm,8.012mm) on Top Overlay And Pad R59-1(274.943mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.153mm,8.012mm)(275.733mm,8.012mm) on Top Overlay And Pad R59-1(274.943mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.153mm,4.942mm)(274.153mm,6.077mm) on Top Overlay And Pad R59-2(274.943mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (275.733mm,4.942mm)(275.733mm,6.077mm) on Top Overlay And Pad R59-2(274.943mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (274.153mm,4.942mm)(275.733mm,4.942mm) on Top Overlay And Pad R59-2(274.943mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (284.264mm,6.877mm)(284.264mm,8.012mm) on Top Overlay And Pad R60-1(285.054mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (285.844mm,6.877mm)(285.844mm,8.012mm) on Top Overlay And Pad R60-1(285.054mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (284.264mm,8.012mm)(285.844mm,8.012mm) on Top Overlay And Pad R60-1(285.054mm,7.247mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (284.264mm,4.942mm)(284.264mm,6.077mm) on Top Overlay And Pad R60-2(285.054mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (285.844mm,4.942mm)(285.844mm,6.077mm) on Top Overlay And Pad R60-2(285.054mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (284.264mm,4.942mm)(285.844mm,4.942mm) on Top Overlay And Pad R60-2(285.054mm,5.707mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (344.603mm,3.333mm)(345.203mm,3.333mm) on Top Overlay And Pad Q53-1(345.853mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (344.603mm,3.333mm)(345.203mm,3.333mm) on Top Overlay And Pad Q53-2(343.953mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.493mm,3.333mm)(335.093mm,3.333mm) on Top Overlay And Pad Q54-1(335.743mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (334.493mm,3.333mm)(335.093mm,3.333mm) on Top Overlay And Pad Q54-2(333.843mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.383mm,3.333mm)(324.983mm,3.333mm) on Top Overlay And Pad Q55-1(325.633mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.383mm,3.333mm)(324.983mm,3.333mm) on Top Overlay And Pad Q55-2(323.733mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.406mm,3.44mm)(315.006mm,3.44mm) on Top Overlay And Pad Q56-1(315.656mm,3.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (314.849mm,4.688mm)(316.429mm,4.688mm) on Top Overlay And Pad Q56-1(315.656mm,3.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.406mm,3.44mm)(315.006mm,3.44mm) on Top Overlay And Pad Q56-2(313.756mm,3.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (312.944mm,4.688mm)(314.524mm,4.688mm) on Top Overlay And Pad Q56-2(313.756mm,3.79mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.163mm,3.46mm)(304.763mm,3.46mm) on Top Overlay And Pad Q57-1(305.413mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (304.163mm,3.46mm)(304.763mm,3.46mm) on Top Overlay And Pad Q57-2(303.513mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (293.926mm,3.587mm)(294.526mm,3.587mm) on Top Overlay And Pad Q58-1(295.176mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (293.926mm,3.587mm)(294.526mm,3.587mm) on Top Overlay And Pad Q58-2(293.276mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.707mm,3.587mm)(274.307mm,3.587mm) on Top Overlay And Pad Q59-1(274.957mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (273.707mm,3.587mm)(274.307mm,3.587mm) on Top Overlay And Pad Q59-2(273.057mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (283.817mm,3.587mm)(284.417mm,3.587mm) on Top Overlay And Pad Q60-1(285.067mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (283.817mm,3.587mm)(284.417mm,3.587mm) on Top Overlay And Pad Q60-2(283.167mm,3.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,21.493mm)(13.652mm,21.693mm) on Top Overlay And Pad D7-2(13.902mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,18.693mm)(13.652mm,18.893mm) on Top Overlay And Pad D7-2(13.902mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,18.693mm)(15.252mm,21.693mm) on Top Overlay And Pad D7-2(13.902mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,21.493mm)(18.352mm,21.693mm) on Top Overlay And Pad D7-1(18.102mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,18.693mm)(18.352mm,18.893mm) on Top Overlay And Pad D7-1(18.102mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,40.024mm)(449.691mm,41.159mm) on Top Overlay And Pad R45-1(450.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,41.159mm)(451.271mm,41.159mm) on Top Overlay And Pad R45-1(450.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (451.271mm,40.024mm)(451.271mm,41.159mm) on Top Overlay And Pad R45-1(450.481mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,38.089mm)(451.271mm,38.089mm) on Top Overlay And Pad R45-2(450.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.691mm,38.089mm)(449.691mm,39.224mm) on Top Overlay And Pad R45-2(450.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (451.271mm,38.089mm)(451.271mm,39.224mm) on Top Overlay And Pad R45-2(450.481mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (461.269mm,40.024mm)(461.269mm,41.159mm) on Top Overlay And Pad R46-1(460.479mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,40.024mm)(459.689mm,41.159mm) on Top Overlay And Pad R46-1(460.479mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,41.159mm)(461.269mm,41.159mm) on Top Overlay And Pad R46-1(460.479mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (461.269mm,38.089mm)(461.269mm,39.224mm) on Top Overlay And Pad R46-2(460.479mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,38.089mm)(461.269mm,38.089mm) on Top Overlay And Pad R46-2(460.479mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.689mm,38.089mm)(459.689mm,39.224mm) on Top Overlay And Pad R46-2(460.479mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,40.024mm)(469.688mm,41.159mm) on Top Overlay And Pad R47-1(470.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (471.268mm,40.024mm)(471.268mm,41.159mm) on Top Overlay And Pad R47-1(470.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,41.159mm)(471.268mm,41.159mm) on Top Overlay And Pad R47-1(470.478mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,38.089mm)(469.688mm,39.224mm) on Top Overlay And Pad R47-2(470.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (471.268mm,38.089mm)(471.268mm,39.224mm) on Top Overlay And Pad R47-2(470.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.688mm,38.089mm)(471.268mm,38.089mm) on Top Overlay And Pad R47-2(470.478mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (458.18mm,7.301mm)(458.18mm,8.436mm) on Top Overlay And Pad R48-1(458.97mm,7.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.76mm,7.301mm)(459.76mm,8.436mm) on Top Overlay And Pad R48-1(458.97mm,7.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (458.18mm,8.436mm)(459.76mm,8.436mm) on Top Overlay And Pad R48-1(458.97mm,7.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (458.18mm,5.366mm)(458.18mm,6.501mm) on Top Overlay And Pad R48-2(458.97mm,6.131mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.76mm,5.366mm)(459.76mm,6.501mm) on Top Overlay And Pad R48-2(458.97mm,6.131mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (458.18mm,5.366mm)(459.76mm,5.366mm) on Top Overlay And Pad R48-2(458.97mm,6.131mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (468.221mm,7.258mm)(468.221mm,8.393mm) on Top Overlay And Pad R49-1(469.011mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (468.221mm,8.393mm)(469.801mm,8.393mm) on Top Overlay And Pad R49-1(469.011mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.801mm,7.258mm)(469.801mm,8.393mm) on Top Overlay And Pad R49-1(469.011mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (468.221mm,5.323mm)(468.221mm,6.458mm) on Top Overlay And Pad R49-2(469.011mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.801mm,5.323mm)(469.801mm,6.458mm) on Top Overlay And Pad R49-2(469.011mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (468.221mm,5.323mm)(469.801mm,5.323mm) on Top Overlay And Pad R49-2(469.011mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.765mm,6.623mm)(375.765mm,7.758mm) on Top Overlay And Pad R50-1(376.555mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.345mm,6.623mm)(377.345mm,7.758mm) on Top Overlay And Pad R50-1(376.555mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.765mm,7.758mm)(377.345mm,7.758mm) on Top Overlay And Pad R50-1(376.555mm,6.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.765mm,4.688mm)(375.765mm,5.823mm) on Top Overlay And Pad R50-2(376.555mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (377.345mm,4.688mm)(377.345mm,5.823mm) on Top Overlay And Pad R50-2(376.555mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.765mm,4.688mm)(377.345mm,4.688mm) on Top Overlay And Pad R50-2(376.555mm,5.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.461mm,6.75mm)(365.461mm,7.885mm) on Top Overlay And Pad R51-1(366.251mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.041mm,6.75mm)(367.041mm,7.885mm) on Top Overlay And Pad R51-1(366.251mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.461mm,7.885mm)(367.041mm,7.885mm) on Top Overlay And Pad R51-1(366.251mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.461mm,4.815mm)(365.461mm,5.95mm) on Top Overlay And Pad R51-2(366.251mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (367.041mm,4.815mm)(367.041mm,5.95mm) on Top Overlay And Pad R51-2(366.251mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.461mm,4.815mm)(367.041mm,4.815mm) on Top Overlay And Pad R51-2(366.251mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.163mm,6.75mm)(355.163mm,7.885mm) on Top Overlay And Pad R52-1(355.953mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (356.743mm,6.75mm)(356.743mm,7.885mm) on Top Overlay And Pad R52-1(355.953mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.163mm,7.885mm)(356.743mm,7.885mm) on Top Overlay And Pad R52-1(355.953mm,7.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.163mm,4.815mm)(355.163mm,5.95mm) on Top Overlay And Pad R52-2(355.953mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (356.743mm,4.815mm)(356.743mm,5.95mm) on Top Overlay And Pad R52-2(355.953mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (355.163mm,4.815mm)(356.743mm,4.815mm) on Top Overlay And Pad R52-2(355.953mm,5.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.174mm,36.714mm)(449.774mm,36.714mm) on Top Overlay And Pad Q45-1(450.424mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (449.174mm,36.714mm)(449.774mm,36.714mm) on Top Overlay And Pad Q45-2(448.524mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.17mm,36.714mm)(459.77mm,36.714mm) on Top Overlay And Pad Q46-1(460.42mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (459.17mm,36.714mm)(459.77mm,36.714mm) on Top Overlay And Pad Q46-2(458.52mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.166mm,36.714mm)(469.766mm,36.714mm) on Top Overlay And Pad Q47-1(470.416mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (469.166mm,36.714mm)(469.766mm,36.714mm) on Top Overlay And Pad Q47-2(468.516mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,3.991mm)(458.256mm,3.991mm) on Top Overlay And Pad Q48-1(458.906mm,4.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (457.656mm,3.991mm)(458.256mm,3.991mm) on Top Overlay And Pad Q48-2(457.006mm,4.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.695mm,3.948mm)(468.295mm,3.948mm) on Top Overlay And Pad Q49-1(468.945mm,4.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (467.695mm,3.948mm)(468.295mm,3.948mm) on Top Overlay And Pad Q49-2(467.045mm,4.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.314mm,3.333mm)(375.914mm,3.333mm) on Top Overlay And Pad Q50-1(376.564mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (375.314mm,3.333mm)(375.914mm,3.333mm) on Top Overlay And Pad Q50-2(374.664mm,3.683mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.01mm,3.46mm)(365.61mm,3.46mm) on Top Overlay And Pad Q51-1(366.26mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (365.01mm,3.46mm)(365.61mm,3.46mm) on Top Overlay And Pad Q51-2(364.36mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (354.713mm,3.46mm)(355.313mm,3.46mm) on Top Overlay And Pad Q52-1(355.963mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (354.713mm,3.46mm)(355.313mm,3.46mm) on Top Overlay And Pad Q52-2(354.063mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,20.471mm)(22.542mm,20.671mm) on Top Overlay And Pad D6-2(22.792mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,23.271mm)(22.542mm,23.471mm) on Top Overlay And Pad D6-2(22.792mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.142mm,20.471mm)(24.142mm,23.471mm) on Top Overlay And Pad D6-2(22.792mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,20.471mm)(27.242mm,20.671mm) on Top Overlay And Pad D6-1(26.992mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,23.271mm)(27.242mm,23.471mm) on Top Overlay And Pad D6-1(26.992mm,21.971mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,40.024mm)(439.693mm,41.159mm) on Top Overlay And Pad R37-1(440.483mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,41.159mm)(441.273mm,41.159mm) on Top Overlay And Pad R37-1(440.483mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (441.273mm,40.024mm)(441.273mm,41.159mm) on Top Overlay And Pad R37-1(440.483mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,38.089mm)(441.273mm,38.089mm) on Top Overlay And Pad R37-2(440.483mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.693mm,38.089mm)(439.693mm,39.224mm) on Top Overlay And Pad R37-2(440.483mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (441.273mm,38.089mm)(441.273mm,39.224mm) on Top Overlay And Pad R37-2(440.483mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,40.024mm)(429.695mm,41.159mm) on Top Overlay And Pad R38-1(430.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,41.159mm)(431.275mm,41.159mm) on Top Overlay And Pad R38-1(430.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (431.275mm,40.024mm)(431.275mm,41.159mm) on Top Overlay And Pad R38-1(430.485mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,38.089mm)(429.695mm,39.224mm) on Top Overlay And Pad R38-2(430.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.695mm,38.089mm)(431.275mm,38.089mm) on Top Overlay And Pad R38-2(430.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (431.275mm,38.089mm)(431.275mm,39.224mm) on Top Overlay And Pad R38-2(430.485mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,40.024mm)(419.697mm,41.159mm) on Top Overlay And Pad R39-1(420.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (421.277mm,40.024mm)(421.277mm,41.159mm) on Top Overlay And Pad R39-1(420.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,41.159mm)(421.277mm,41.159mm) on Top Overlay And Pad R39-1(420.487mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,38.089mm)(419.697mm,39.224mm) on Top Overlay And Pad R39-2(420.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (421.277mm,38.089mm)(421.277mm,39.224mm) on Top Overlay And Pad R39-2(420.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.697mm,38.089mm)(421.277mm,38.089mm) on Top Overlay And Pad R39-2(420.487mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,40.024mm)(409.698mm,41.159mm) on Top Overlay And Pad R40-1(410.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (411.279mm,40.024mm)(411.279mm,41.159mm) on Top Overlay And Pad R40-1(410.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,41.159mm)(411.279mm,41.159mm) on Top Overlay And Pad R40-1(410.488mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,38.089mm)(409.698mm,39.224mm) on Top Overlay And Pad R40-2(410.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (411.279mm,38.089mm)(411.279mm,39.224mm) on Top Overlay And Pad R40-2(410.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.698mm,38.089mm)(411.279mm,38.089mm) on Top Overlay And Pad R40-2(410.488mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,40.024mm)(399.7mm,41.159mm) on Top Overlay And Pad R41-1(400.49mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (401.28mm,40.024mm)(401.28mm,41.159mm) on Top Overlay And Pad R41-1(400.49mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,41.159mm)(401.28mm,41.159mm) on Top Overlay And Pad R41-1(400.49mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,38.089mm)(399.7mm,39.224mm) on Top Overlay And Pad R41-2(400.49mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (401.28mm,38.089mm)(401.28mm,39.224mm) on Top Overlay And Pad R41-2(400.49mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.7mm,38.089mm)(401.28mm,38.089mm) on Top Overlay And Pad R41-2(400.49mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,40.024mm)(389.702mm,41.159mm) on Top Overlay And Pad R42-1(390.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (391.282mm,40.024mm)(391.282mm,41.159mm) on Top Overlay And Pad R42-1(390.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,41.159mm)(391.282mm,41.159mm) on Top Overlay And Pad R42-1(390.492mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,38.089mm)(389.702mm,39.224mm) on Top Overlay And Pad R42-2(390.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (391.282mm,38.089mm)(391.282mm,39.224mm) on Top Overlay And Pad R42-2(390.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.702mm,38.089mm)(391.282mm,38.089mm) on Top Overlay And Pad R42-2(390.492mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,40.024mm)(379.704mm,41.159mm) on Top Overlay And Pad R43-1(380.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (381.284mm,40.024mm)(381.284mm,41.159mm) on Top Overlay And Pad R43-1(380.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,41.159mm)(381.284mm,41.159mm) on Top Overlay And Pad R43-1(380.494mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,38.089mm)(379.704mm,39.224mm) on Top Overlay And Pad R43-2(380.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (381.284mm,38.089mm)(381.284mm,39.224mm) on Top Overlay And Pad R43-2(380.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.704mm,38.089mm)(381.284mm,38.089mm) on Top Overlay And Pad R43-2(380.494mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,40.024mm)(369.706mm,41.159mm) on Top Overlay And Pad R44-1(370.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (371.286mm,40.024mm)(371.286mm,41.159mm) on Top Overlay And Pad R44-1(370.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,41.159mm)(371.286mm,41.159mm) on Top Overlay And Pad R44-1(370.496mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,38.089mm)(369.706mm,39.224mm) on Top Overlay And Pad R44-2(370.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (371.286mm,38.089mm)(371.286mm,39.224mm) on Top Overlay And Pad R44-2(370.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.706mm,38.089mm)(371.286mm,38.089mm) on Top Overlay And Pad R44-2(370.496mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.178mm,36.714mm)(439.778mm,36.714mm) on Top Overlay And Pad Q37-1(440.428mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (439.178mm,36.714mm)(439.778mm,36.714mm) on Top Overlay And Pad Q37-2(438.528mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.182mm,36.714mm)(429.782mm,36.714mm) on Top Overlay And Pad Q38-1(430.432mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (429.182mm,36.714mm)(429.782mm,36.714mm) on Top Overlay And Pad Q38-2(428.532mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.186mm,36.714mm)(419.786mm,36.714mm) on Top Overlay And Pad Q39-1(420.436mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (419.186mm,36.714mm)(419.786mm,36.714mm) on Top Overlay And Pad Q39-2(418.536mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.19mm,36.714mm)(409.79mm,36.714mm) on Top Overlay And Pad Q40-1(410.44mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (409.19mm,36.714mm)(409.79mm,36.714mm) on Top Overlay And Pad Q40-2(408.54mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.194mm,36.714mm)(399.794mm,36.714mm) on Top Overlay And Pad Q41-1(400.444mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (399.194mm,36.714mm)(399.794mm,36.714mm) on Top Overlay And Pad Q41-2(398.544mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.198mm,36.714mm)(389.798mm,36.714mm) on Top Overlay And Pad Q42-1(390.448mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (389.198mm,36.714mm)(389.798mm,36.714mm) on Top Overlay And Pad Q42-2(388.548mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.202mm,36.714mm)(379.802mm,36.714mm) on Top Overlay And Pad Q43-1(380.452mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (379.202mm,36.714mm)(379.802mm,36.714mm) on Top Overlay And Pad Q43-2(378.552mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.206mm,36.714mm)(369.806mm,36.714mm) on Top Overlay And Pad Q44-1(370.456mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (369.206mm,36.714mm)(369.806mm,36.714mm) on Top Overlay And Pad Q44-2(368.556mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,22.249mm)(13.652mm,22.449mm) on Top Overlay And Pad D5-2(13.902mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,25.049mm)(13.652mm,25.249mm) on Top Overlay And Pad D5-2(13.902mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,22.249mm)(15.252mm,25.249mm) on Top Overlay And Pad D5-2(13.902mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,22.249mm)(18.352mm,22.449mm) on Top Overlay And Pad D5-1(18.102mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,25.049mm)(18.352mm,25.249mm) on Top Overlay And Pad D5-1(18.102mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,40.024mm)(289.72mm,41.159mm) on Top Overlay And Pad R29-1(290.51mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (291.3mm,40.024mm)(291.3mm,41.159mm) on Top Overlay And Pad R29-1(290.51mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,41.159mm)(291.3mm,41.159mm) on Top Overlay And Pad R29-1(290.51mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,38.089mm)(289.72mm,39.224mm) on Top Overlay And Pad R29-2(290.51mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (291.3mm,38.089mm)(291.3mm,39.224mm) on Top Overlay And Pad R29-2(290.51mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.72mm,38.089mm)(291.3mm,38.089mm) on Top Overlay And Pad R29-2(290.51mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,40.024mm)(299.718mm,41.159mm) on Top Overlay And Pad R30-1(300.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,41.159mm)(301.298mm,41.159mm) on Top Overlay And Pad R30-1(300.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.298mm,40.024mm)(301.298mm,41.159mm) on Top Overlay And Pad R30-1(300.508mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,38.089mm)(299.718mm,39.224mm) on Top Overlay And Pad R30-2(300.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.718mm,38.089mm)(301.298mm,38.089mm) on Top Overlay And Pad R30-2(300.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (301.298mm,38.089mm)(301.298mm,39.224mm) on Top Overlay And Pad R30-2(300.508mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,40.024mm)(309.717mm,41.159mm) on Top Overlay And Pad R31-1(310.507mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,41.159mm)(311.297mm,41.159mm) on Top Overlay And Pad R31-1(310.507mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (311.297mm,40.024mm)(311.297mm,41.159mm) on Top Overlay And Pad R31-1(310.507mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,38.089mm)(311.297mm,38.089mm) on Top Overlay And Pad R31-2(310.507mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.717mm,38.089mm)(309.717mm,39.224mm) on Top Overlay And Pad R31-2(310.507mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (311.297mm,38.089mm)(311.297mm,39.224mm) on Top Overlay And Pad R31-2(310.507mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,40.024mm)(319.715mm,41.159mm) on Top Overlay And Pad R32-1(320.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,41.159mm)(321.295mm,41.159mm) on Top Overlay And Pad R32-1(320.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (321.295mm,40.024mm)(321.295mm,41.159mm) on Top Overlay And Pad R32-1(320.505mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,38.089mm)(321.295mm,38.089mm) on Top Overlay And Pad R32-2(320.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.715mm,38.089mm)(319.715mm,39.224mm) on Top Overlay And Pad R32-2(320.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (321.295mm,38.089mm)(321.295mm,39.224mm) on Top Overlay And Pad R32-2(320.505mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (331.293mm,40.024mm)(331.293mm,41.159mm) on Top Overlay And Pad R33-1(330.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,40.024mm)(329.713mm,41.159mm) on Top Overlay And Pad R33-1(330.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,41.159mm)(331.293mm,41.159mm) on Top Overlay And Pad R33-1(330.503mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (331.293mm,38.089mm)(331.293mm,39.224mm) on Top Overlay And Pad R33-2(330.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,38.089mm)(331.293mm,38.089mm) on Top Overlay And Pad R33-2(330.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.713mm,38.089mm)(329.713mm,39.224mm) on Top Overlay And Pad R33-2(330.503mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,40.024mm)(339.711mm,41.159mm) on Top Overlay And Pad R34-1(340.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.291mm,40.024mm)(341.291mm,41.159mm) on Top Overlay And Pad R34-1(340.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,41.159mm)(341.291mm,41.159mm) on Top Overlay And Pad R34-1(340.501mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,38.089mm)(339.711mm,39.224mm) on Top Overlay And Pad R34-2(340.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (341.291mm,38.089mm)(341.291mm,39.224mm) on Top Overlay And Pad R34-2(340.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.711mm,38.089mm)(341.291mm,38.089mm) on Top Overlay And Pad R34-2(340.501mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,40.024mm)(349.709mm,41.159mm) on Top Overlay And Pad R35-1(350.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (351.289mm,40.024mm)(351.289mm,41.159mm) on Top Overlay And Pad R35-1(350.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,41.159mm)(351.289mm,41.159mm) on Top Overlay And Pad R35-1(350.499mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,38.089mm)(349.709mm,39.224mm) on Top Overlay And Pad R35-2(350.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (351.289mm,38.089mm)(351.289mm,39.224mm) on Top Overlay And Pad R35-2(350.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.709mm,38.089mm)(351.289mm,38.089mm) on Top Overlay And Pad R35-2(350.499mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,40.024mm)(359.708mm,41.159mm) on Top Overlay And Pad R36-1(360.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (361.288mm,40.024mm)(361.288mm,41.159mm) on Top Overlay And Pad R36-1(360.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,41.159mm)(361.288mm,41.159mm) on Top Overlay And Pad R36-1(360.498mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,38.089mm)(359.708mm,39.224mm) on Top Overlay And Pad R36-2(360.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (361.288mm,38.089mm)(361.288mm,39.224mm) on Top Overlay And Pad R36-2(360.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.708mm,38.089mm)(361.288mm,38.089mm) on Top Overlay And Pad R36-2(360.498mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.239mm,36.714mm)(289.839mm,36.714mm) on Top Overlay And Pad Q29-1(290.489mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289.239mm,36.714mm)(289.839mm,36.714mm) on Top Overlay And Pad Q29-2(288.589mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.235mm,36.714mm)(299.835mm,36.714mm) on Top Overlay And Pad Q30-1(300.485mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (299.235mm,36.714mm)(299.835mm,36.714mm) on Top Overlay And Pad Q30-2(298.585mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.231mm,36.714mm)(309.831mm,36.714mm) on Top Overlay And Pad Q31-1(310.481mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (309.231mm,36.714mm)(309.831mm,36.714mm) on Top Overlay And Pad Q31-2(308.581mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.227mm,36.714mm)(319.827mm,36.714mm) on Top Overlay And Pad Q32-1(320.477mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (319.227mm,36.714mm)(319.827mm,36.714mm) on Top Overlay And Pad Q32-2(318.577mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.223mm,36.714mm)(329.823mm,36.714mm) on Top Overlay And Pad Q33-1(330.473mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (329.223mm,36.714mm)(329.823mm,36.714mm) on Top Overlay And Pad Q33-2(328.573mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.219mm,36.714mm)(339.819mm,36.714mm) on Top Overlay And Pad Q34-1(340.469mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (339.219mm,36.714mm)(339.819mm,36.714mm) on Top Overlay And Pad Q34-2(338.569mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.215mm,36.714mm)(349.815mm,36.714mm) on Top Overlay And Pad Q35-1(350.465mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (349.215mm,36.714mm)(349.815mm,36.714mm) on Top Overlay And Pad Q35-2(348.565mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.211mm,36.714mm)(359.811mm,36.714mm) on Top Overlay And Pad Q36-1(360.46mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (359.211mm,36.714mm)(359.811mm,36.714mm) on Top Overlay And Pad Q36-2(358.56mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,24.027mm)(22.542mm,24.227mm) on Top Overlay And Pad D4-2(22.792mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,26.827mm)(22.542mm,27.027mm) on Top Overlay And Pad D4-2(22.792mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.142mm,24.027mm)(24.142mm,27.027mm) on Top Overlay And Pad D4-2(22.792mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,24.027mm)(27.242mm,24.227mm) on Top Overlay And Pad D4-1(26.992mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,26.827mm)(27.242mm,27.027mm) on Top Overlay And Pad D4-1(26.992mm,25.527mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,40.024mm)(279.722mm,41.159mm) on Top Overlay And Pad R21-1(280.512mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (281.302mm,40.024mm)(281.302mm,41.159mm) on Top Overlay And Pad R21-1(280.512mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,41.159mm)(281.302mm,41.159mm) on Top Overlay And Pad R21-1(280.512mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,38.089mm)(279.722mm,39.224mm) on Top Overlay And Pad R21-2(280.512mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (281.302mm,38.089mm)(281.302mm,39.224mm) on Top Overlay And Pad R21-2(280.512mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.722mm,38.089mm)(281.302mm,38.089mm) on Top Overlay And Pad R21-2(280.512mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,40.024mm)(269.724mm,41.159mm) on Top Overlay And Pad R22-1(270.514mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (271.304mm,40.024mm)(271.304mm,41.159mm) on Top Overlay And Pad R22-1(270.514mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,41.159mm)(271.304mm,41.159mm) on Top Overlay And Pad R22-1(270.514mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,38.089mm)(269.724mm,39.224mm) on Top Overlay And Pad R22-2(270.514mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (271.304mm,38.089mm)(271.304mm,39.224mm) on Top Overlay And Pad R22-2(270.514mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.724mm,38.089mm)(271.304mm,38.089mm) on Top Overlay And Pad R22-2(270.514mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,40.024mm)(259.726mm,41.159mm) on Top Overlay And Pad R23-1(260.516mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.306mm,40.024mm)(261.306mm,41.159mm) on Top Overlay And Pad R23-1(260.516mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,41.159mm)(261.306mm,41.159mm) on Top Overlay And Pad R23-1(260.516mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,38.089mm)(259.726mm,39.224mm) on Top Overlay And Pad R23-2(260.516mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (261.306mm,38.089mm)(261.306mm,39.224mm) on Top Overlay And Pad R23-2(260.516mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.726mm,38.089mm)(261.306mm,38.089mm) on Top Overlay And Pad R23-2(260.516mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,40.024mm)(249.728mm,41.159mm) on Top Overlay And Pad R24-1(250.518mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (251.307mm,40.024mm)(251.307mm,41.159mm) on Top Overlay And Pad R24-1(250.518mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,41.159mm)(251.307mm,41.159mm) on Top Overlay And Pad R24-1(250.518mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,38.089mm)(249.728mm,39.224mm) on Top Overlay And Pad R24-2(250.518mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (251.307mm,38.089mm)(251.307mm,39.224mm) on Top Overlay And Pad R24-2(250.518mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.728mm,38.089mm)(251.307mm,38.089mm) on Top Overlay And Pad R24-2(250.518mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,40.024mm)(239.729mm,41.159mm) on Top Overlay And Pad R25-1(240.519mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (241.309mm,40.024mm)(241.309mm,41.159mm) on Top Overlay And Pad R25-1(240.519mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,41.159mm)(241.309mm,41.159mm) on Top Overlay And Pad R25-1(240.519mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,38.089mm)(239.729mm,39.224mm) on Top Overlay And Pad R25-2(240.519mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (241.309mm,38.089mm)(241.309mm,39.224mm) on Top Overlay And Pad R25-2(240.519mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.729mm,38.089mm)(241.309mm,38.089mm) on Top Overlay And Pad R25-2(240.519mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,40.024mm)(229.731mm,41.159mm) on Top Overlay And Pad R26-1(230.521mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.311mm,40.024mm)(231.311mm,41.159mm) on Top Overlay And Pad R26-1(230.521mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,41.159mm)(231.311mm,41.159mm) on Top Overlay And Pad R26-1(230.521mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,38.089mm)(229.731mm,39.224mm) on Top Overlay And Pad R26-2(230.521mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (231.311mm,38.089mm)(231.311mm,39.224mm) on Top Overlay And Pad R26-2(230.521mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.731mm,38.089mm)(231.311mm,38.089mm) on Top Overlay And Pad R26-2(230.521mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,40.024mm)(219.733mm,41.159mm) on Top Overlay And Pad R27-1(220.523mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.313mm,40.024mm)(221.313mm,41.159mm) on Top Overlay And Pad R27-1(220.523mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,41.159mm)(221.313mm,41.159mm) on Top Overlay And Pad R27-1(220.523mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,38.089mm)(219.733mm,39.224mm) on Top Overlay And Pad R27-2(220.523mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (221.313mm,38.089mm)(221.313mm,39.224mm) on Top Overlay And Pad R27-2(220.523mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.733mm,38.089mm)(221.313mm,38.089mm) on Top Overlay And Pad R27-2(220.523mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.315mm,40.024mm)(211.315mm,41.159mm) on Top Overlay And Pad R28-1(210.525mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,40.024mm)(209.735mm,41.159mm) on Top Overlay And Pad R28-1(210.525mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,41.159mm)(211.315mm,41.159mm) on Top Overlay And Pad R28-1(210.525mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (211.315mm,38.089mm)(211.315mm,39.224mm) on Top Overlay And Pad R28-2(210.525mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,38.089mm)(211.315mm,38.089mm) on Top Overlay And Pad R28-2(210.525mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.735mm,38.089mm)(209.735mm,39.224mm) on Top Overlay And Pad R28-2(210.525mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.243mm,36.714mm)(279.843mm,36.714mm) on Top Overlay And Pad Q21-1(280.493mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.243mm,36.714mm)(279.843mm,36.714mm) on Top Overlay And Pad Q21-2(278.593mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.247mm,36.714mm)(269.847mm,36.714mm) on Top Overlay And Pad Q22-1(270.497mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (269.247mm,36.714mm)(269.847mm,36.714mm) on Top Overlay And Pad Q22-2(268.597mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.251mm,36.714mm)(259.851mm,36.714mm) on Top Overlay And Pad Q23-1(260.501mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (259.251mm,36.714mm)(259.851mm,36.714mm) on Top Overlay And Pad Q23-2(258.601mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.255mm,36.714mm)(249.855mm,36.714mm) on Top Overlay And Pad Q24-1(250.505mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (249.255mm,36.714mm)(249.855mm,36.714mm) on Top Overlay And Pad Q24-2(248.605mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.259mm,36.714mm)(239.859mm,36.714mm) on Top Overlay And Pad Q25-1(240.509mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (239.259mm,36.714mm)(239.859mm,36.714mm) on Top Overlay And Pad Q25-2(238.609mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.263mm,36.714mm)(229.863mm,36.714mm) on Top Overlay And Pad Q26-1(230.513mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.263mm,36.714mm)(229.863mm,36.714mm) on Top Overlay And Pad Q26-2(228.613mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.267mm,36.714mm)(219.867mm,36.714mm) on Top Overlay And Pad Q27-1(220.517mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.267mm,36.714mm)(219.867mm,36.714mm) on Top Overlay And Pad Q27-2(218.617mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,36.714mm)(209.871mm,36.714mm) on Top Overlay And Pad Q28-1(210.521mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (209.271mm,36.714mm)(209.871mm,36.714mm) on Top Overlay And Pad Q28-2(208.621mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,25.805mm)(13.652mm,26.005mm) on Top Overlay And Pad D3-2(13.902mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,28.605mm)(13.652mm,28.805mm) on Top Overlay And Pad D3-2(13.902mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,25.805mm)(15.252mm,28.805mm) on Top Overlay And Pad D3-2(13.902mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,25.805mm)(18.352mm,26.005mm) on Top Overlay And Pad D3-1(18.102mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,28.605mm)(18.352mm,28.805mm) on Top Overlay And Pad D3-1(18.102mm,27.305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,40.024mm)(129.749mm,41.159mm) on Top Overlay And Pad R13-1(130.539mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.329mm,40.024mm)(131.329mm,41.159mm) on Top Overlay And Pad R13-1(130.539mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,41.159mm)(131.329mm,41.159mm) on Top Overlay And Pad R13-1(130.539mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,38.089mm)(129.749mm,39.224mm) on Top Overlay And Pad R13-2(130.539mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (131.329mm,38.089mm)(131.329mm,39.224mm) on Top Overlay And Pad R13-2(130.539mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.749mm,38.089mm)(131.329mm,38.089mm) on Top Overlay And Pad R13-2(130.539mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,40.024mm)(139.747mm,41.159mm) on Top Overlay And Pad R14-1(140.537mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.327mm,40.024mm)(141.327mm,41.159mm) on Top Overlay And Pad R14-1(140.537mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,41.159mm)(141.327mm,41.159mm) on Top Overlay And Pad R14-1(140.537mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,38.089mm)(139.747mm,39.224mm) on Top Overlay And Pad R14-2(140.537mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.327mm,38.089mm)(141.327mm,39.224mm) on Top Overlay And Pad R14-2(140.537mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.747mm,38.089mm)(141.327mm,38.089mm) on Top Overlay And Pad R14-2(140.537mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,40.024mm)(149.746mm,41.159mm) on Top Overlay And Pad R15-1(150.536mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.326mm,40.024mm)(151.326mm,41.159mm) on Top Overlay And Pad R15-1(150.536mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,41.159mm)(151.326mm,41.159mm) on Top Overlay And Pad R15-1(150.536mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,38.089mm)(149.746mm,39.224mm) on Top Overlay And Pad R15-2(150.536mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.326mm,38.089mm)(151.326mm,39.224mm) on Top Overlay And Pad R15-2(150.536mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.746mm,38.089mm)(151.326mm,38.089mm) on Top Overlay And Pad R15-2(150.536mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,40.024mm)(159.744mm,41.159mm) on Top Overlay And Pad R16-1(160.534mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.324mm,40.024mm)(161.324mm,41.159mm) on Top Overlay And Pad R16-1(160.534mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,41.159mm)(161.324mm,41.159mm) on Top Overlay And Pad R16-1(160.534mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,38.089mm)(159.744mm,39.224mm) on Top Overlay And Pad R16-2(160.534mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (161.324mm,38.089mm)(161.324mm,39.224mm) on Top Overlay And Pad R16-2(160.534mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.744mm,38.089mm)(161.324mm,38.089mm) on Top Overlay And Pad R16-2(160.534mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,40.024mm)(169.742mm,41.159mm) on Top Overlay And Pad R17-1(170.532mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.322mm,40.024mm)(171.322mm,41.159mm) on Top Overlay And Pad R17-1(170.532mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,41.159mm)(171.322mm,41.159mm) on Top Overlay And Pad R17-1(170.532mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,38.089mm)(169.742mm,39.224mm) on Top Overlay And Pad R17-2(170.532mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.322mm,38.089mm)(171.322mm,39.224mm) on Top Overlay And Pad R17-2(170.532mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.742mm,38.089mm)(171.322mm,38.089mm) on Top Overlay And Pad R17-2(170.532mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,40.024mm)(179.74mm,41.159mm) on Top Overlay And Pad R18-1(180.53mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,41.159mm)(181.32mm,41.159mm) on Top Overlay And Pad R18-1(180.53mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.32mm,40.024mm)(181.32mm,41.159mm) on Top Overlay And Pad R18-1(180.53mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,38.089mm)(179.74mm,39.224mm) on Top Overlay And Pad R18-2(180.53mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.74mm,38.089mm)(181.32mm,38.089mm) on Top Overlay And Pad R18-2(180.53mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.32mm,38.089mm)(181.32mm,39.224mm) on Top Overlay And Pad R18-2(180.53mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,40.024mm)(189.738mm,41.159mm) on Top Overlay And Pad R19-1(190.528mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,41.159mm)(191.318mm,41.159mm) on Top Overlay And Pad R19-1(190.528mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.318mm,40.024mm)(191.318mm,41.159mm) on Top Overlay And Pad R19-1(190.528mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,38.089mm)(191.318mm,38.089mm) on Top Overlay And Pad R19-2(190.528mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.738mm,38.089mm)(189.738mm,39.224mm) on Top Overlay And Pad R19-2(190.528mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.318mm,38.089mm)(191.318mm,39.224mm) on Top Overlay And Pad R19-2(190.528mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.317mm,40.024mm)(201.317mm,41.159mm) on Top Overlay And Pad R20-1(200.527mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,40.024mm)(199.737mm,41.159mm) on Top Overlay And Pad R20-1(200.527mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,41.159mm)(201.317mm,41.159mm) on Top Overlay And Pad R20-1(200.527mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (201.317mm,38.089mm)(201.317mm,39.224mm) on Top Overlay And Pad R20-2(200.527mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,38.089mm)(201.317mm,38.089mm) on Top Overlay And Pad R20-2(200.527mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.737mm,38.089mm)(199.737mm,39.224mm) on Top Overlay And Pad R20-2(200.527mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.303mm,36.714mm)(129.903mm,36.714mm) on Top Overlay And Pad Q13-1(130.553mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.303mm,36.714mm)(129.903mm,36.714mm) on Top Overlay And Pad Q13-2(128.653mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.299mm,36.714mm)(139.899mm,36.714mm) on Top Overlay And Pad Q14-1(140.549mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (139.299mm,36.714mm)(139.899mm,36.714mm) on Top Overlay And Pad Q14-2(138.649mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.295mm,36.714mm)(149.895mm,36.714mm) on Top Overlay And Pad Q15-1(150.545mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.295mm,36.714mm)(149.895mm,36.714mm) on Top Overlay And Pad Q15-2(148.645mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.291mm,36.714mm)(159.891mm,36.714mm) on Top Overlay And Pad Q16-1(160.541mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.291mm,36.714mm)(159.891mm,36.714mm) on Top Overlay And Pad Q16-2(158.641mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.287mm,36.714mm)(169.887mm,36.714mm) on Top Overlay And Pad Q17-1(170.537mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (169.287mm,36.714mm)(169.887mm,36.714mm) on Top Overlay And Pad Q17-2(168.637mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.283mm,36.714mm)(179.883mm,36.714mm) on Top Overlay And Pad Q18-1(180.533mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (179.283mm,36.714mm)(179.883mm,36.714mm) on Top Overlay And Pad Q18-2(178.633mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.279mm,36.714mm)(189.879mm,36.714mm) on Top Overlay And Pad Q19-1(190.529mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (189.279mm,36.714mm)(189.879mm,36.714mm) on Top Overlay And Pad Q19-2(188.629mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.275mm,36.714mm)(199.875mm,36.714mm) on Top Overlay And Pad Q20-1(200.525mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (199.275mm,36.714mm)(199.875mm,36.714mm) on Top Overlay And Pad Q20-2(198.625mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,27.583mm)(22.542mm,27.783mm) on Top Overlay And Pad D2-2(22.792mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (22.542mm,30.383mm)(22.542mm,30.583mm) on Top Overlay And Pad D2-2(22.792mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (24.142mm,27.583mm)(24.142mm,30.583mm) on Top Overlay And Pad D2-2(22.792mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,27.583mm)(27.242mm,27.783mm) on Top Overlay And Pad D2-1(26.992mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (27.242mm,30.383mm)(27.242mm,30.583mm) on Top Overlay And Pad D2-1(26.992mm,29.083mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,40.024mm)(119.751mm,41.159mm) on Top Overlay And Pad R5-1(120.541mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.331mm,40.024mm)(121.331mm,41.159mm) on Top Overlay And Pad R5-1(120.541mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,41.159mm)(121.331mm,41.159mm) on Top Overlay And Pad R5-1(120.541mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,38.089mm)(119.751mm,39.224mm) on Top Overlay And Pad R5-2(120.541mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.331mm,38.089mm)(121.331mm,39.224mm) on Top Overlay And Pad R5-2(120.541mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.751mm,38.089mm)(121.331mm,38.089mm) on Top Overlay And Pad R5-2(120.541mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,40.024mm)(109.753mm,41.159mm) on Top Overlay And Pad R6-1(110.543mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.333mm,40.024mm)(111.333mm,41.159mm) on Top Overlay And Pad R6-1(110.543mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,41.159mm)(111.333mm,41.159mm) on Top Overlay And Pad R6-1(110.543mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,38.089mm)(109.753mm,39.224mm) on Top Overlay And Pad R6-2(110.543mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.333mm,38.089mm)(111.333mm,39.224mm) on Top Overlay And Pad R6-2(110.543mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.753mm,38.089mm)(111.333mm,38.089mm) on Top Overlay And Pad R6-2(110.543mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,40.024mm)(99.755mm,41.159mm) on Top Overlay And Pad R7-1(100.545mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (101.335mm,40.024mm)(101.335mm,41.159mm) on Top Overlay And Pad R7-1(100.545mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,41.159mm)(101.335mm,41.159mm) on Top Overlay And Pad R7-1(100.545mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,38.089mm)(99.755mm,39.224mm) on Top Overlay And Pad R7-2(100.545mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (101.335mm,38.089mm)(101.335mm,39.224mm) on Top Overlay And Pad R7-2(100.545mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.755mm,38.089mm)(101.335mm,38.089mm) on Top Overlay And Pad R7-2(100.545mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,40.024mm)(89.757mm,41.159mm) on Top Overlay And Pad R8-1(90.547mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.337mm,40.024mm)(91.337mm,41.159mm) on Top Overlay And Pad R8-1(90.547mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,41.159mm)(91.337mm,41.159mm) on Top Overlay And Pad R8-1(90.547mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,38.089mm)(89.757mm,39.224mm) on Top Overlay And Pad R8-2(90.547mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.337mm,38.089mm)(91.337mm,39.224mm) on Top Overlay And Pad R8-2(90.547mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.757mm,38.089mm)(91.337mm,38.089mm) on Top Overlay And Pad R8-2(90.547mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (81.338mm,40.024mm)(81.338mm,41.159mm) on Top Overlay And Pad R9-1(80.548mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,40.024mm)(79.758mm,41.159mm) on Top Overlay And Pad R9-1(80.548mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,41.159mm)(81.338mm,41.159mm) on Top Overlay And Pad R9-1(80.548mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (81.338mm,38.089mm)(81.338mm,39.224mm) on Top Overlay And Pad R9-2(80.548mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,38.089mm)(81.338mm,38.089mm) on Top Overlay And Pad R9-2(80.548mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.758mm,38.089mm)(79.758mm,39.224mm) on Top Overlay And Pad R9-2(80.548mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,40.024mm)(69.76mm,41.159mm) on Top Overlay And Pad R10-1(70.55mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,41.159mm)(71.34mm,41.159mm) on Top Overlay And Pad R10-1(70.55mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.34mm,40.024mm)(71.34mm,41.159mm) on Top Overlay And Pad R10-1(70.55mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,38.089mm)(71.34mm,38.089mm) on Top Overlay And Pad R10-2(70.55mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.76mm,38.089mm)(69.76mm,39.224mm) on Top Overlay And Pad R10-2(70.55mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71.34mm,38.089mm)(71.34mm,39.224mm) on Top Overlay And Pad R10-2(70.55mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,40.024mm)(59.762mm,41.159mm) on Top Overlay And Pad R11-1(60.552mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,41.159mm)(61.342mm,41.159mm) on Top Overlay And Pad R11-1(60.552mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (61.342mm,40.024mm)(61.342mm,41.159mm) on Top Overlay And Pad R11-1(60.552mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,38.089mm)(61.342mm,38.089mm) on Top Overlay And Pad R11-2(60.552mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.762mm,38.089mm)(59.762mm,39.224mm) on Top Overlay And Pad R11-2(60.552mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (61.342mm,38.089mm)(61.342mm,39.224mm) on Top Overlay And Pad R11-2(60.552mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,40.024mm)(49.764mm,41.159mm) on Top Overlay And Pad R12-1(50.554mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,41.159mm)(51.344mm,41.159mm) on Top Overlay And Pad R12-1(50.554mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.344mm,40.024mm)(51.344mm,41.159mm) on Top Overlay And Pad R12-1(50.554mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,38.089mm)(49.764mm,39.224mm) on Top Overlay And Pad R12-2(50.554mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.764mm,38.089mm)(51.344mm,38.089mm) on Top Overlay And Pad R12-2(50.554mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.344mm,38.089mm)(51.344mm,39.224mm) on Top Overlay And Pad R12-2(50.554mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.308mm,36.714mm)(119.908mm,36.714mm) on Top Overlay And Pad Q5-1(120.558mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.308mm,36.714mm)(119.908mm,36.714mm) on Top Overlay And Pad Q5-2(118.658mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.312mm,36.714mm)(109.912mm,36.714mm) on Top Overlay And Pad Q6-1(110.562mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.312mm,36.714mm)(109.912mm,36.714mm) on Top Overlay And Pad Q6-2(108.662mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.316mm,36.714mm)(99.916mm,36.714mm) on Top Overlay And Pad Q7-1(100.566mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.316mm,36.714mm)(99.916mm,36.714mm) on Top Overlay And Pad Q7-2(98.666mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.32mm,36.714mm)(89.92mm,36.714mm) on Top Overlay And Pad Q8-1(90.57mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.32mm,36.714mm)(89.92mm,36.714mm) on Top Overlay And Pad Q8-2(88.67mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.324mm,36.714mm)(79.924mm,36.714mm) on Top Overlay And Pad Q9-1(80.574mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.324mm,36.714mm)(79.924mm,36.714mm) on Top Overlay And Pad Q9-2(78.674mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.328mm,36.714mm)(69.928mm,36.714mm) on Top Overlay And Pad Q10-1(70.578mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.328mm,36.714mm)(69.928mm,36.714mm) on Top Overlay And Pad Q10-2(68.678mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.332mm,36.714mm)(59.932mm,36.714mm) on Top Overlay And Pad Q11-1(60.582mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (59.332mm,36.714mm)(59.932mm,36.714mm) on Top Overlay And Pad Q11-2(58.682mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.336mm,36.714mm)(49.936mm,36.714mm) on Top Overlay And Pad Q12-1(50.586mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.336mm,36.714mm)(49.936mm,36.714mm) on Top Overlay And Pad Q12-2(48.686mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,29.361mm)(13.652mm,29.561mm) on Top Overlay And Pad D1-2(13.902mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (13.652mm,32.161mm)(13.652mm,32.361mm) on Top Overlay And Pad D1-2(13.902mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (15.252mm,29.361mm)(15.252mm,32.361mm) on Top Overlay And Pad D1-2(13.902mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,29.361mm)(18.352mm,29.561mm) on Top Overlay And Pad D1-1(18.102mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (18.352mm,32.161mm)(18.352mm,32.361mm) on Top Overlay And Pad D1-1(18.102mm,30.861mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,40.024mm)(9.771mm,41.159mm) on Top Overlay And Pad R1-1(10.561mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (11.351mm,40.024mm)(11.351mm,41.159mm) on Top Overlay And Pad R1-1(10.561mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,41.159mm)(11.351mm,41.159mm) on Top Overlay And Pad R1-1(10.561mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,38.089mm)(9.771mm,39.224mm) on Top Overlay And Pad R1-2(10.561mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (11.351mm,38.089mm)(11.351mm,39.224mm) on Top Overlay And Pad R1-2(10.561mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.771mm,38.089mm)(11.351mm,38.089mm) on Top Overlay And Pad R1-2(10.561mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,40.024mm)(19.769mm,41.159mm) on Top Overlay And Pad R2-1(20.559mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (21.349mm,40.024mm)(21.349mm,41.159mm) on Top Overlay And Pad R2-1(20.559mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,41.159mm)(21.349mm,41.159mm) on Top Overlay And Pad R2-1(20.559mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,38.089mm)(19.769mm,39.224mm) on Top Overlay And Pad R2-2(20.559mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (21.349mm,38.089mm)(21.349mm,39.224mm) on Top Overlay And Pad R2-2(20.559mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.769mm,38.089mm)(21.349mm,38.089mm) on Top Overlay And Pad R2-2(20.559mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,40.024mm)(29.767mm,41.159mm) on Top Overlay And Pad R3-1(30.557mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.347mm,40.024mm)(31.347mm,41.159mm) on Top Overlay And Pad R3-1(30.557mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,41.159mm)(31.347mm,41.159mm) on Top Overlay And Pad R3-1(30.557mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,38.089mm)(29.767mm,39.224mm) on Top Overlay And Pad R3-2(30.557mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (31.347mm,38.089mm)(31.347mm,39.224mm) on Top Overlay And Pad R3-2(30.557mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.767mm,38.089mm)(31.347mm,38.089mm) on Top Overlay And Pad R3-2(30.557mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,40.024mm)(39.766mm,41.159mm) on Top Overlay And Pad R4-1(40.556mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.346mm,40.024mm)(41.346mm,41.159mm) on Top Overlay And Pad R4-1(40.556mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,41.159mm)(41.346mm,41.159mm) on Top Overlay And Pad R4-1(40.556mm,40.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,38.089mm)(39.766mm,39.224mm) on Top Overlay And Pad R4-2(40.556mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.346mm,38.089mm)(41.346mm,39.224mm) on Top Overlay And Pad R4-2(40.556mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.766mm,38.089mm)(41.346mm,38.089mm) on Top Overlay And Pad R4-2(40.556mm,38.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (4.953mm,15.723mm)(5.969mm,15.723mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,16.002mm)(5.969mm,16.002mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (0.254mm,15.723mm)(1.905mm,15.723mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,16.002mm)(1.905mm,16.002mm) on Top Overlay And Pad Py1-0(3.429mm,16.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,33.274mm)(5.969mm,33.274mm) on Top Overlay And Pad Py1-0(3.429mm,32.328mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,33.274mm)(1.905mm,33.274mm) on Top Overlay And Pad Py1-0(3.429mm,32.328mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,16.002mm)(5.969mm,18.542mm) on Top Overlay And Pad Py1-12(6.004mm,19.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,30.734mm)(5.969mm,33.274mm) on Top Overlay And Pad Py1-1(6.004mm,30.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.352mm,36.714mm)(9.952mm,36.714mm) on Top Overlay And Pad Q1-1(10.602mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (9.352mm,36.714mm)(9.952mm,36.714mm) on Top Overlay And Pad Q1-2(8.702mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.348mm,36.714mm)(19.948mm,36.714mm) on Top Overlay And Pad Q2-1(20.598mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (19.348mm,36.714mm)(19.948mm,36.714mm) on Top Overlay And Pad Q2-2(18.698mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.344mm,36.714mm)(29.944mm,36.714mm) on Top Overlay And Pad Q3-1(30.594mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.344mm,36.714mm)(29.944mm,36.714mm) on Top Overlay And Pad Q3-2(28.694mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.34mm,36.714mm)(39.94mm,36.714mm) on Top Overlay And Pad Q4-1(40.59mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.34mm,36.714mm)(39.94mm,36.714mm) on Top Overlay And Pad Q4-2(38.69mm,37.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,13.183mm)(5.969mm,15.723mm) on Top Overlay And Pad Px1-1(6.004mm,12.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (5.969mm,0.451mm)(5.969mm,2.991mm) on Top Overlay And Pad Px1-10(6.004mm,3.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,15.723mm)(5.969mm,15.723mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (4.953mm,16.002mm)(5.969mm,16.002mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,15.723mm)(1.905mm,15.723mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (0.254mm,16.002mm)(1.905mm,16.002mm) on Top Overlay And Pad Px1-0(3.429mm,14.777mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (4.953mm,0.451mm)(5.969mm,0.451mm) on Top Overlay And Pad Px1-0(3.429mm,1.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (0.254mm,0.451mm)(1.905mm,0.451mm) on Top Overlay And Pad Px1-0(3.429mm,1.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (94.199mm,5.323mm)(95.779mm,5.323mm) on Top Overlay And Pad Q78-1(95.057mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (93.807mm,4.055mm)(94.407mm,4.055mm) on Top Overlay And Pad Q78-1(95.057mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (92.294mm,5.323mm)(93.874mm,5.323mm) on Top Overlay And Pad Q78-2(93.157mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (93.807mm,4.055mm)(94.407mm,4.055mm) on Top Overlay And Pad Q78-2(93.157mm,4.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (94.199mm,7.258mm)(94.199mm,8.393mm) on Top Overlay And Pad R78-1(94.989mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (94.199mm,8.393mm)(95.779mm,8.393mm) on Top Overlay And Pad R78-1(94.989mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (95.779mm,7.258mm)(95.779mm,8.393mm) on Top Overlay And Pad R78-1(94.989mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (94.199mm,5.323mm)(94.199mm,6.458mm) on Top Overlay And Pad R78-2(94.989mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (95.779mm,5.323mm)(95.779mm,6.458mm) on Top Overlay And Pad R78-2(94.989mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (94.199mm,5.323mm)(95.779mm,5.323mm) on Top Overlay And Pad R78-2(94.989mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (93.874mm,5.323mm)(93.874mm,6.458mm) on Top Overlay And Pad R162-1(93.084mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.294mm,5.323mm)(93.874mm,5.323mm) on Top Overlay And Pad R162-1(93.084mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.294mm,5.323mm)(92.294mm,6.458mm) on Top Overlay And Pad R162-1(93.084mm,6.088mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (93.874mm,7.258mm)(93.874mm,8.393mm) on Top Overlay And Pad R162-2(93.084mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.294mm,7.258mm)(92.294mm,8.393mm) on Top Overlay And Pad R162-2(93.084mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.294mm,8.393mm)(93.874mm,8.393mm) on Top Overlay And Pad R162-2(93.084mm,7.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :1757

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad P76-0(110.428mm,13.716mm) on Top Layer And Pad P77-0(108.08mm,13.716mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Via (64.77mm,11.811mm) from Top Layer to Bottom Layer And Pad P81-3(63.832mm,11.395mm) on Top Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Via (114.554mm,11.938mm) from Top Layer to Bottom Layer And Pad P76-3(113.618mm,11.141mm) on Top Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Via (164.084mm,11.938mm) from Top Layer to Bottom Layer And Pad P71-3(163.151mm,11.141mm) on Top Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Via (234.442mm,11.811mm) from Top Layer to Bottom Layer And Pad P61-3(233.537mm,11.141mm) on Top Layer [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Via (244.856mm,11.811mm) from Top Layer to Bottom Layer And Pad P62-1(245.774mm,11.141mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Via (214.376mm,11.811mm) from Top Layer to Bottom Layer And Pad P64-1(215.318mm,11.014mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Via (264.795mm,11.811mm) from Top Layer to Bottom Layer And Pad P68-3(263.866mm,11.141mm) on Top Layer [Top Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (345.821mm,11.684mm) from Top Layer to Bottom Layer And Pad P60-3(344.871mm,11.014mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (315.595mm,11.684mm) from Top Layer to Bottom Layer And Pad P57-3(314.669mm,11.014mm) on Top Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Via (295.148mm,12.065mm) from Top Layer to Bottom Layer And Pad P55-3(294.195mm,11.268mm) on Top Layer [Top Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (459.062mm,11.981mm) from Top Layer to Bottom Layer And Pad P48-1(459.994mm,11.202mm) on Top Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (366.328mm,11.811mm) from Top Layer to Bottom Layer And Pad P51-1(367.277mm,11.141mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Via (440.563mm,44.577mm) from Top Layer to Bottom Layer And Pad P44-1(441.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.254mm) Between Via (420.37mm,44.704mm) from Top Layer to Bottom Layer And Pad P42-3(419.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Via (410.337mm,44.704mm) from Top Layer to Bottom Layer And Pad P41-3(409.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Via (400.431mm,44.577mm) from Top Layer to Bottom Layer And Pad P40-3(399.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (290.449mm,44.577mm) from Top Layer to Bottom Layer And Pad P29-3(289.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.254mm) Between Via (310.388mm,44.577mm) from Top Layer to Bottom Layer And Pad P31-3(309.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (320.421mm,44.577mm) from Top Layer to Bottom Layer And Pad P32-3(319.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Via (330.454mm,44.577mm) from Top Layer to Bottom Layer And Pad P33-3(329.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Via (350.393mm,44.577mm) from Top Layer to Bottom Layer And Pad P35-3(349.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (360.426mm,44.577mm) from Top Layer to Bottom Layer And Pad P36-3(359.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (280.416mm,44.577mm) from Top Layer to Bottom Layer And Pad P28-3(279.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Via (250.444mm,44.577mm) from Top Layer to Bottom Layer And Pad P25-3(249.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Via (240.411mm,44.577mm) from Top Layer to Bottom Layer And Pad P24-3(239.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Via (130.429mm,44.577mm) from Top Layer to Bottom Layer And Pad P13-3(129.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (170.434mm,44.577mm) from Top Layer to Bottom Layer And Pad P17-3(169.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Via (100.457mm,44.577mm) from Top Layer to Bottom Layer And Pad P10-3(99.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Via (90.551mm,44.577mm) from Top Layer to Bottom Layer And Pad P9-1(91.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Via (60.452mm,44.577mm) from Top Layer to Bottom Layer And Pad P6-3(59.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Via (50.419mm,44.577mm) from Top Layer to Bottom Layer And Pad P5-3(49.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Via (10.414mm,44.577mm) from Top Layer to Bottom Layer And Pad P1-3(9.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (20.447mm,44.577mm) from Top Layer to Bottom Layer And Pad P2-3(19.5mm,43.925mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Via (4.699mm,7.62mm) from Top Layer to Bottom Layer And Pad Px1-6(6.004mm,7.587mm) on Top Layer [Top Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Via (35.56mm,17.907mm) from Top Layer to Bottom Layer And Via (35.56mm,18.796mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm] / [Bottom Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (36.576mm,17.907mm) from Top Layer to Bottom Layer And Via (36.576mm,18.796mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm] / [Bottom Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.254mm) Between Via (7.493mm,4.572mm) from Top Layer to Bottom Layer And Via (8.255mm,4.572mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.059mm] / [Bottom Solder] Mask Sliver [0.059mm]
Rule Violations :38

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-0(128.143mm,29.591mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-0(17.018mm,3.302mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-0(345.186mm,28.067mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-0(406.019mm,10.287mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-0(460mm,25mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-0(3.175mm,41.275mm) on Multi-Layer Actual Hole Size = 3.2mm
Rule Violations :6

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 1801
Time Elapsed        : 00:00:14