<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="versa_ecp5" device="LFE5UM-45F-8BG381C" default_implementation="mf8c">
    <Options/>
    <Implementation title="mf8c" dir="mf8c" description="mf8c" synthesis="synplify" default_strategy="Default">
        <Options def_top="versa_ecp5">
            <Option name="include path" value="C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/x_pcie/src/params"/>
        </Options>
        <Source name="../../../soc/units/rx_rsl/vhdl/rx_rsl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../clarity/versa_ecp5/pcie_subsys/pcie_subsys.sbx" type="sbx" type_short="SBX">
            <Options top_module="pcie_subsys"/>
        </Source>
        <Source name="../../clarity/versa_ecp5/xclk_subsys/xclk_subsys.sbx" type="sbx" type_short="SBX">
            <Options top_module="pll_xclk"/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_utils/vhdl/tspc_utils-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_utils/vhdl/tspc_utils-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_mf8c/vhdl/core_mf8c_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/uart_block/vhdl/uart_block_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_types-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_cfi_reg_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_cfi_reg_types-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core_types-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/top/vhdl/dma_subsys_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs_types-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/adr_decode/vhdl/adr_decode-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/adr_decode/vhdl/adr_decode-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/clock_gen/vhdl/clock_gen-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/clock_gen/vhdl/clock_gen-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_regs_ctrl-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_regs_ctrl-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_spi_dma_tgt-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_spi_dma_tgt-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/uart_block/vhdl/uart_block-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/uart_block/vhdl/uart_block-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/top/vhdl/dma_subsys-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/dma_subsys/top/vhdl/dma_subsys-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_mf8c/vhdl/core_mf8c-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_mf8c/vhdl/core_mf8c-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_mf8c/vhdl/core_mf8c_exports-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/versa_ecp5/vhdl/versa_ecp5_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="versa_ecp5"/>
        </Source>
        <Source name="../../../soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../scripts/diamond/versa_ecp5.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="versa_ecp5.lpf" type="Logic Preference" type_short="LPF" excluded="TRUE">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Default" file="../../../scripts/diamond/default_ecp5.sty"/>
    <Strategy name="Strategy1" file="versa_ecp51.sty"/>
</BaliProject>
