// Seed: 3902088238
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    output wand id_3,
    input uwire id_4
);
  logic id_6 = (-1) === id_6;
  wire  id_7;
endmodule
module module_1 #(
    parameter id_0  = 32'd37,
    parameter id_11 = 32'd63
) (
    input tri _id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri0 id_5[-1  -  id_11 : id_0],
    input wire id_6,
    output uwire id_7,
    input supply1 id_8,
    output tri id_9,
    input wire id_10,
    output supply0 _id_11,
    input uwire id_12,
    input wor id_13,
    output tri id_14,
    output tri id_15,
    input wor id_16[-1 : -1 'b0],
    output wand id_17,
    input tri0 id_18,
    input tri id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22
);
  module_0 modCall_1 (
      id_1,
      id_10,
      id_7,
      id_5,
      id_3
  );
  wire id_24;
  integer id_25 = "";
  wire id_26;
endmodule
