timestamp 1585960129
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use swmatrix_Tgate swmatrix_Tgate_9 1 0 -345 0 1 -505
use swmatrix_Tgate swmatrix_Tgate_8 1 0 5986 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_7 1 0 18466 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_6 1 0 30946 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_5 1 0 24706 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_4 1 0 12226 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_3 1 0 43426 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_2 1 0 55906 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_1 1 0 49666 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_0 1 0 37186 0 1 -514
use ShiftReg_row_10_2$1 ShiftReg_row_10_2$1_0 1 0 1938 0 1 1964
port "enable" 7 -320 1626 -320 1626 m2
port "D_in" 5 -330 1870 -330 1870 m3
port "PHI_2" 4 -331 2117 -331 2117 m3
port "PHI_1" 3 -324 2299 -324 2299 m3
port "vdd" 1 -318 2480 -318 2480 m1
port "BUS[10]" 17 58732 -136 58732 -136 m4
port "BUS[9]" 16 52492 -136 52492 -136 m4
port "BUS[8]" 15 46252 -136 46252 -136 m4
port "BUS[7]" 14 40012 -136 40012 -136 m4
port "BUS[6]" 13 33772 -136 33772 -136 m4
port "BUS[5]" 12 27532 -136 27532 -136 m4
port "BUS[4]" 11 21292 -136 21292 -136 m4
port "BUS[3]" 10 15052 -136 15052 -136 m4
port "BUS[2]" 9 8812 -136 8812 -136 m4
port "BUS[1]" 8 2480 -136 2480 -136 m4
port "d_out" 18 62147 1845 62147 1845 m4
port "pin" 6 -321 619 -321 619 m3
port "vss" 2 -321 1307 -321 1307 m1
port "vdd" 1 -314 -27 -314 -27 m1
node "enable" 0 0 -320 1626 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D_in" 0 0 -330 1870 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PHI_2" 0 0 -331 2117 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PHI_1" 0 0 -324 2299 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 0 0 -318 2480 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "BUS[10]" 0 52.0626 58732 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[9]" 0 52.0626 52492 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[8]" 0 52.0626 46252 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[7]" 0 52.0626 40012 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[6]" 0 52.0626 33772 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[5]" 0 52.0626 27532 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[4]" 0 52.0626 21292 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[3]" 0 52.0626 15052 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[2]" 0 52.0626 8812 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[1]" 0 52.0626 2480 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "d_out" 0 32.9742 62147 1845 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1800 236 0 0
node "pin" 0 60.0699 -321 619 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8220 394 0 0 0 0
node "vss" 43 28458.4 -321 1307 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8123960 125244 0 0 0 0 0 0 0 0
node "vdd" 44 30606.5 -314 -27 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9047440 132728 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "BUS[3]" "vdd" 2.57265
cap "vss" "vdd" 2140.41
cap "vss" "d_out" 0.286353
cap "BUS[1]" "vdd" 2.57265
cap "vss" "BUS[7]" 0.516335
cap "BUS[6]" "vdd" 2.57265
cap "vss" "BUS[2]" 0.516335
cap "BUS[10]" "vdd" 2.57265
cap "BUS[8]" "vdd" 2.57265
cap "BUS[4]" "vdd" 2.57265
cap "BUS[9]" "vdd" 2.57265
cap "pin" "vss" 1.11251
cap "d_out" "vdd" 0.701923
cap "vss" "BUS[5]" 0.516335
cap "BUS[7]" "vdd" 2.57265
cap "vss" "BUS[3]" 0.516335
cap "BUS[1]" "vss" 0.516335
cap "BUS[2]" "vdd" 2.57265
cap "vss" "BUS[6]" 0.516335
cap "vss" "BUS[10]" 0.516335
cap "pin" "vdd" 1.22544
cap "vss" "BUS[8]" 0.516335
cap "vss" "BUS[4]" 0.516335
cap "vss" "BUS[9]" 0.516335
cap "BUS[5]" "vdd" 2.57265
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.524619
cap "swmatrix_Tgate_9/gated_control" "enable" 15.373
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/T2" 19.2537
cap "D_in" "swmatrix_Tgate_9/gated_control" 0.833275
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.18236
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T2" 2.83368
cap "swmatrix_Tgate_9/T1" "enable" 6.60936
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/T1" 0.0865379
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/VDD" 3.09032
cap "PHI_1" "swmatrix_Tgate_9/T2" 0.614947
cap "D_in" "swmatrix_Tgate_9/T1" 2.95701
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/T2" 0.063737
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/VSS" 8.8777
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.91934
cap "vdd" "swmatrix_Tgate_9/gated_control" 1.4015
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.035114
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0438457
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_9/T2" 0.282923
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" 0.59555
cap "PHI_2" "swmatrix_Tgate_9/T2" 0.887714
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 5.14208
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate_9/T2" 0.185753
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0400736
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "enable" 7.50465
cap "D_in" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.103693
cap "D_in" "swmatrix_Tgate_9/T2" 2.26151
cap "enable" "swmatrix_Tgate_9/T2" 7.07035
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VDD" 0.496322
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VDD" 0.0978199
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/T2" 1.22743
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.117753
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VSS" 1.58198
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0472222
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T2" 21.8741
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.57577
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 0.507746
cap "vdd" "swmatrix_Tgate_9/T2" 2.55851
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/T1" 61.06
cap "swmatrix_Tgate_9/gated_control" "PHI_1" 0.475998
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -23.8537
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T1" 0.396896
cap "swmatrix_Tgate_9/gated_control" "PHI_2" 0.130078
cap "swmatrix_Tgate_9/gated_control" "PHI_1" 0.0304213
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -23.8343
cap "vdd" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.28747
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.38192
cap "vdd" "swmatrix_Tgate_9/T2" 18.9436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.189156
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/T1" 69.3897
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.869357
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/T2" 6.98764
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.262476
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/T2" 5.7294
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_9/T1" 0.291444
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/pfet_0/w_n230_n138#" 0.00592736
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VDD" 1.84451
cap "enable" "swmatrix_Tgate_9/gated_control" 0.18727
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/gated_control" 2.77747
cap "PHI_2" "swmatrix_Tgate_9/gated_control" 0.0375843
cap "enable" "swmatrix_Tgate_9/T1" 12.7716
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VDD" 0.888689
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.093148
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T1" 11.7386
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.09422
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/gated_control" 0.847266
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "PHI_1" 0.0426377
cap "swmatrix_Tgate_9/T2" "PHI_1" 3.00861
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.206062
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/T2" 71.5121
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0726496
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/T1" -5.68434e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 9.5211
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/T2" -1.96648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_9/T2" 0.353929
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "enable" 12.2075
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VSS" 4.98757
cap "enable" "swmatrix_Tgate_9/T2" 26.7121
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T2" 74.4473
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "PHI_2" 0.0555792
cap "PHI_2" "swmatrix_Tgate_9/T2" 4.34312
cap "vdd" "swmatrix_Tgate_9/gated_control" 0.438608
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/gated_control" 0.678154
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T2" 1.05206
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/T2" -0.0542032
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_9/T2" 0.546402
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/VDD" 0.320917
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" 1.07965
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.791578
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_9/T2" 7.42816
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/pfet_0/a_28_n136#" 0.864355
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/nfet_0/a_254_0#" 0.30545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/T2" 1.10986
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.04264
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_9/T2" 0.504911
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_9/T2" 0.195994
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/T2" 3.42993
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/T2" 7.73996
cap "swmatrix_Tgate_9/nfet_0/vss" "swmatrix_Tgate_9/nfet_0/a_254_0#" 12.0962
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_9/T2" 0.185753
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 2.2025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/nfet_0/a_254_0#" 0.362715
cap "swmatrix_Tgate_9/nfet_0/vss" "swmatrix_Tgate_9/T2" 103.288
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/nfet_0/a_254_0#" 1.12605
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.398695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/T2" 6.14014
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/PHI_1" 0.163683
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_9/T2" 0.546402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gated_control" "swmatrix_Tgate_9/nfet_0/a_254_0#" 63.2273
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T2" -0.0653981
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.89151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gated_control" "swmatrix_Tgate_9/T2" 90.2564
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_9/T2" 6.92335
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "swmatrix_Tgate_9/T2" -0.808467
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/pfet_0/a_28_n136#" 0.0809139
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.0211
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/nfet_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_9/T2" 15.5173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_9/nfet_0/a_254_0#" 12.7825
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "swmatrix_Tgate_9/nfet_0/vss" 6.80638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/pfet_0/a_28_n136#" 1.16573
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_9/nfet_0/a_254_0#" 0.0985311
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_9/T2" 33.1442
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/PHI_1" "swmatrix_Tgate_9/T2" 2.88298
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_9/nfet_0/a_254_0#" 0.10583
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "swmatrix_Tgate_9/T2" -1.14742
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/T2" 65.3615
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "swmatrix_Tgate_8/gated_control" 0.0112358
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/pfet_0/a_188_n136#" 5.50821
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" 0.152619
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gated_control" 3.30406
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 15.7505
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/Q[1]" 6.44378
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 5.78921
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_9/T2" 13.6251
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VDD" 2.54692
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/T2" 9.09495e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_9/pfet_0/a_188_n136#" 0.0857915
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/pfet_0/a_188_n136#" 1.91149
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_8/gated_control" 1.73867
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T2" 80.3059
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 0.255639
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.63211
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 13.0821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/pfet_0/a_188_n136#" 0.02741
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/pfet_0/a_188_n136#" 1.60762
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_9/T2" 3.13404
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" 3.21112
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 68.2821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/T2" 8.06128
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/Q[1]" 1.30994
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.02184
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/pfet_0/a_188_n136#" -3.41061e-13
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 24.0541
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/gated_control" 0.687055
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_9/pfet_0/a_188_n136#" 1.00769
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/Q[1]" 0.126638
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -19.014
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/T2" 2.17105
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T2" 0.385967
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/pfet_0/a_1694_0#" 0.0571208
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -3.38476
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/gated_control" 0.420052
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate_8/gated_control" 0.0461836
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/T1" 0.812782
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/pfet_0/a_1628_n136#" 0.0461491
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gated_control" 6.01676
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/Q[1]" 4.18327
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/pfet_0/a_1694_0#" 2.42113
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_8/gated_control" 0.329513
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gated_control" 12.9407
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/gated_control" 17.0163
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VDD" 3.16629
cap "swmatrix_Tgate_9/pfet_0/a_1628_n136#" "swmatrix_Tgate_8/gated_control" 3.37289
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/gated_control" 0.0343853
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T1" 16.6483
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VDD" 1.13565
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/gated_control" 1.44955
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" 19.735
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 0.901251
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 17.1403
cap "swmatrix_Tgate_9/pfet_0/a_1694_0#" "swmatrix_Tgate_8/gated_control" 3.17782
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/pfet_0/a_1628_n136#" 0.0665639
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" 6.38689
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gated_control" 43.0663
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate_8/T2" 0.0691619
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.207482
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" 0.131907
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/T2" 23.9862
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/T1" 12.5677
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_9/T1" -1.36424e-12
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gated_control" 2.2518
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_8/T2" 58.1671
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_8/T2" 11.1424
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/gated_control" 1.37748
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/T2" 2.05556
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/T2" 6.3867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/T2" 4.02956
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0789196
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gated_control" 0.878043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 0.383087
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" 0.533964
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" "swmatrix_Tgate_9/T1" 0.248745
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/gated_control" 0.0675229
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" 0.00938684
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VSS" 2.91589
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/T1" 2.84217e-13
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/gated_control" 0.951878
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.137518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_8/T2" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/T2" 21.9452
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.166151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T2" 3.11188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_8/T2" 0.542518
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.523815
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T1" 8.58985
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gated_control" 4.7257
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/T1" 68.1795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T2" 6.88598
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/T1" 0.553889
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/gated_control" 0.0511962
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VDD" 0.635181
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.698735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/T2" 2.95789
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 13.7501
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 0.556127
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.871897
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.872684
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.136008
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/T2" 25.2706
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/VDD" -2.57265
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" -1.02783
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" 66.2045
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/nfet_0/vss" -23.8707
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/nfet_0/vss" 5.81374
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/nfet_0/a_n84_0#" -3.1215
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0363397
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.00501
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.54454
cap "swmatrix_Tgate_8/nfet_0/a_n84_0#" "swmatrix_Tgate_8/nfet_0/vss" 9.2678
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.07723
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 9.99328
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/T2" 5.20367
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 6.18599
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/nfet_0/vss" 30.2069
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.397241
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 12.5888
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.47673
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_8/T2" 18.773
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.208275
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.14517
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 68.2582
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_8/T2" 34.7335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_8/pfet_0/a_28_n136#" 0.367806
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/T1" 0.328524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/T2" 3.37583
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.857204
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_8/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/T2" 3.93014
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_8/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_8/T1" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/pfet_0/a_28_n136#" 0.705899
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_8/T2" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/T2" 4.36819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_8/T2" 0.352428
cap "swmatrix_Tgate_8/nfet_0/vss" "swmatrix_Tgate_8/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_8/T2" 16.2969
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_8/T1" 0.290239
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0428194
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_8/pfet_0/a_28_n136#" 0.472546
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/T1" 60.9908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 7.08483
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_8/T2" 3.75368
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.861238
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/T1" 0.645475
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/Q[2]" 0.113988
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/T2" 92.4936
cap "swmatrix_Tgate_8/nfet_0/vss" "swmatrix_Tgate_8/T1" 8.45898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/T2" 10.1365
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/T2" 2.84741
cap "swmatrix_Tgate_8/nfet_0/vss" "swmatrix_Tgate_8/T2" 38.1971
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/pfet_0/a_28_n136#" 2.4699
cap "swmatrix_Tgate_8/nfet_0/vss" "swmatrix_Tgate_8/pfet_0/a_28_n136#" 5.57613
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.358496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_8/T2" 3.03563
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_8/T1" 12.5888
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 0.0346716
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 0.0524689
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.701581
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 7.64645
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" "swmatrix_Tgate_8/T1" 6.34703
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.119871
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "ShiftReg_row_10_2$1_0/Q[2]" 0.819642
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.12482
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/T1" 50.1627
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/VDD" -4.91411
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "swmatrix_Tgate_8/VDD" 1.19187
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/VDD" 0.814517
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.50216
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 0.539909
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 0.776914
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VSS" 22.0923
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/T1" 4.25089
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 0.0757672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 3.83614
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 19.389
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 0.0732432
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.896298
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/Q[2]" 4.1535
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_8/T1" 0.12345
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 7.33218
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 16.6961
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.568014
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 0.249155
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VDD" 14.935
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/pfet_0/a_1054_0#" 1.8897
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.74043
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "swmatrix_Tgate_8/VSS" 2.1061
cap "swmatrix_Tgate_8/pfet_0/a_828_n136#" "swmatrix_Tgate_4/gated_control" 0.249648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/T2" 7.2332
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.131907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_4/T2" 0.154346
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.45464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/gated_control" 15.0566
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 6.28383
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/T2" 7.60265
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 2.76784
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/T2" 19.1912
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/VSS" 8.81181
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 7.9758
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VSS" 6.08199
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.451251
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" "swmatrix_Tgate_4/T2" 0.961002
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.38279
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_4/gated_control" 80.9151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/T2" 2.33629
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.69538
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 0.0511212
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gated_control" 2.79392
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.28698
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 3.95784
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.552139
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.555753
cap "swmatrix_Tgate_8/pfet_0/a_2334_0#" "swmatrix_Tgate_4/gated_control" 3.76753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate_4/T2" 0.0691619
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.698735
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 0.667839
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.114551
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0287128
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" -18.1409
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/Q[2]" 0.580147
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/Q[2]" 0.248745
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 0.433603
cap "swmatrix_Tgate_8/pfet_0/a_2268_n136#" "swmatrix_Tgate_4/gated_control" 4.93521
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gated_control" 19.6579
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.166151
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T1" 5.96691
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/T2" -0.552315
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/VSS" 30.9676
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 4.1685
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0208275
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/VSS" -23.8707
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/VDD" 1.10796
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 0.0376443
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.733858
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_8/T1" 8.7955
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 8.50819
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0961062
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.137518
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.523815
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 0.0855077
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 0.135852
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_8/T1" 0.0789196
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.964025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_4/T2" 6.15085
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.340887
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 11.7592
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/gated_control" 0.79698
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/VSS" 1.93065
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/VDD" -1.29645
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/VDD" 19.0904
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.775584
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_8/T1" -2.48327
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 0.050787
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.878043
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_4/VSS" 4.25949
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 0.407331
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 2.89686
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.387044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/T1" 0.553889
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0957093
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 25.9152
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_8/T1" 12.5782
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0159506
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/gated_control" 67.7625
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0331037
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.30081
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/VDD" 0.513444
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/T1" 68.2188
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0717149
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_4/T2" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/T2" 5.40336
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.358856
cap "swmatrix_Tgate_4/nfet_0/vss" "swmatrix_Tgate_4/nfet_0/a_254_0#" 8.89228
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 16.2834
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 2.89903
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.98642
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.168222
cap "swmatrix_Tgate_4/nfet_0/vss" "swmatrix_Tgate_4/T2" 36.6212
cap "swmatrix_Tgate_4/nfet_0/vss" "swmatrix_Tgate_4/VDD" -23.8707
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "swmatrix_Tgate_4/T2" -0.638224
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.49514
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.328524
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 60.9908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_4/T2" 6.68984
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 1.25385
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.5888
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 0.0746193
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_4/T2" 3.472
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_4/nfet_0/a_254_0#" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/nfet_0/a_254_0#" 0.0790552
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.21524
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.40687
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 90.9356
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/VDD" -1.2762
cap "swmatrix_Tgate_4/nfet_0/vss" "swmatrix_Tgate_4/pfet_0/a_28_n136#" 5.65701
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 34.0889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_4/T2" 0.352428
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.95635
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/T2" 3.53879
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.929583
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "swmatrix_Tgate_4/T2" -0.475519
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_4/pfet_0/a_28_n136#" 0.711577
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.59773
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 0.0863194
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/VDD" 2.74043
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_7/gated_control" 1.8897
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.77812
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 68.2582
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.911
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.61284
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "swmatrix_Tgate_7/VDD" 1.19187
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -18.6215
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VDD" 2.43549
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0862752
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 1.92763
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.119871
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.12345
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 58.3649
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 22.0441
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.08426
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.7738
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.701581
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.0524689
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/VDD" 0.814517
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T1" 13.0057
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_4/pfet_0/a_188_n136#" 4.74548
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_4/pfet_0/a_188_n136#" 0.93363
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 11.9068
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_7/T1" 0.290239
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" 0.249155
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_4/T2" 31.2632
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.30168
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T1" 0.56642
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_4/T2" 11.4001
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "swmatrix_Tgate_7/gated_control" 0.249648
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/gated_control" 4.16005
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.149662
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/Q[3]" 4.1535
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 0.885617
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -4.43349
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_7/gated_control" 0.420052
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VSS" 15.0466
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/pfet_0/a_1694_0#" 3.76753
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VDD" 17.5429
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0524657
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_7/gated_control" 0.329513
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_7/T1" 6.34703
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_4/pfet_0/a_1628_n136#" 4.93521
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.757881
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/Q[3]" 0.0461836
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 11.4915
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_4/pfet_0/a_1694_0#" 2.6316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/gated_control" 14.9933
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.156423
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.87575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0423542
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/VDD" 3.45464
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/VSS" 6.9425
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.555753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_7/T1" 1.12482
cap "swmatrix_Tgate_4/pfet_0/a_1628_n136#" "swmatrix_Tgate_7/VSS" 0.0544867
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/VDD" 19.6579
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0476723
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_7/gated_control" 0.0343853
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/T1" 47.8246
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.108089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/T2" 4.02956
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.04931
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.651063
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.207482
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.137518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_7/T2" 2.31575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.131907
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 0.0511962
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/T1" 0.0789196
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.20639
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_7/T2" 3.33231
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate_7/T2" 0.0691619
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_2" 0.0675229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.123796
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/T2" 0.523815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/T2" 3.11188
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.951271
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" 12.5677
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_7/T2" 12.6673
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T1" 0.923505
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_7/gated_control" 0.635181
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/T1" 68.1795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_7/T2" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/T1" 0.383087
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/T2" 23.173
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" 0.199201
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/T2" 2.15185
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/T1" 0.553889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" "swmatrix_Tgate_7/T1" 0.248745
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/T2" 61.1347
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T1" 8.58985
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_7/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/T2" 7.11479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/gated_control" 0.878043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/T2" 6.3867
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/gated_control" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" "swmatrix_Tgate_7/gated_control" 0.533964
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035891
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T2" 25.4102
cap "swmatrix_Tgate_7/gated_control" "swmatrix_Tgate_7/VSS" 3.79996
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" 15.1576
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" 29.3523
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 4.02156
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 77.7786
cap "swmatrix_Tgate_7/nfet_0/vss" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" -23.8707
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 0.247339
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/nfet_0/a_n84_0#" -3.1215
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/nfet_0/a_n84_0#" 0.556127
cap "swmatrix_Tgate_7/nfet_0/vss" "swmatrix_Tgate_7/nfet_0/a_n84_0#" 9.24152
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 18.3161
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet_0/a_n84_0#" 12.5888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 2.07723
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.130639
cap "swmatrix_Tgate_7/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 64.6245
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.7762
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.208275
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_7/T2" 0.273502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 1.1223
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 10.6888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.136008
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.0363397
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/T2" 2.84415
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/pfet_0/a_28_n136#" -1.02783
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.20367
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 1.14517
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.872684
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.54454
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" -2.57265
cap "swmatrix_Tgate_7/nfet_0/vss" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 5.63631
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/nfet_0/vss" 34.1547
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/nfet_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_7/T1" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_7/T2" 0.0537926
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_7/T2" 0.352428
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/Q[4]" 0.290239
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.37583
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/Q[4]" 4.27124
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 66.7653
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T1" 0.645475
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.857204
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/Q[4]" 0.168236
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T2" 80.9194
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T2" 10.1365
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 14.3198
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 2.4699
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.0569043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_7/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/T2" 7.08483
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T2" 30.6518
cap "swmatrix_Tgate_7/nfet_0/vss" "swmatrix_Tgate_7/T1" 9.74182
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.861238
cap "swmatrix_Tgate_7/nfet_0/vss" "swmatrix_Tgate_7/T2" 34.7993
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.484881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_7/T2" 4.36819
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 3.03563
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_7/T2" 17.4811
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/T1" 0.328524
cap "swmatrix_Tgate_7/nfet_0/vss" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 6.00414
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.0949475
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 0.0768805
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.964631
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/T2" 3.56272
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/pfet_0/a_28_n136#" 0.705899
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" 0.402498
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T1" 19.9784
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.58395
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 0.279712
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" 0.249155
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 6.10434
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 0.119871
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 0.0211152
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "swmatrix_Tgate_5/gated_control" 4.71692
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 0.404213
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate_7/T1" 4.1535
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/T1" 0.701581
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 0.0335583
cap "swmatrix_Tgate_7/pfet_0/a_988_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.450001
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VSS" 22.3222
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gated_control" 10.4627
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 2.2877
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_7/T1" 0.12345
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 42.5713
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_7/T1" 6.34703
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 1.19187
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_7/T1" 1.12482
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/Q[4]" 7.12889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 5.7712
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "swmatrix_Tgate_7/VSS" 14.7221
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_7/T1" 13.336
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 0.765395
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.74043
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" 0.815738
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.0524689
cap "swmatrix_Tgate_7/pfet_0/a_988_n136#" "swmatrix_Tgate_7/VSS" 1.40859
cap "swmatrix_Tgate_7/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 16.4214
cap "swmatrix_Tgate_7/pfet_0/a_2334_0#" "swmatrix_Tgate_5/gated_control" 0.940307
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.602107
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 8.69759
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.28698
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VSS" 4.56925
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0334983
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/T2" 3.11188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/gated_control" 2.82703
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_5/T2" 33.733
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.166151
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 15.0923
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" "swmatrix_Tgate_7/T1" 0.248745
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.5428
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" -23.8707
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0287128
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T1" 0.923505
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.84436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_5/T2" 0.337531
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.555753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035891
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 4.31836
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.591589
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.408402
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.698735
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.02956
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 0.928036
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 0.44565
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.6393
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.131907
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_7/VSS" 12.9744
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0214377
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_7/VSS" 9.02037
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_7/T1" 73.6469
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_5/gated_control" 0.0659975
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_5/T2" 1.33542
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 6.28383
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_5/T2" 0.154346
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.45464
cap "swmatrix_Tgate_7/pfet_0/a_2428_n136#" "swmatrix_Tgate_5/gated_control" 2.89717
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" "swmatrix_Tgate_5/gated_control" 0.580147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.135379
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_5/gated_control" 10.0097
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.387044
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/VDD" "swmatrix_Tgate_5/gated_control" 0.373105
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 7.25168
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/VDD" -23.8707
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/gated_control" 1.72209
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/T1" 0.553889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_5/gated_control" 0.856606
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.062211
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.186283
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/T1" 0.340887
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" -1.02783
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/VDD" -2.57265
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_5/gated_control" 0.747012
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0855077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 11.0383
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/gated_control" 66.2045
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 2.76026
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" 25.2706
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/gated_control" 0.0255981
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/gated_control" 0.100189
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.134115
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.137518
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_7/T1" 8.7955
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.77804
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" 5.20367
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0163774
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.30081
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/T2" 6.48342
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.20114
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/T1" 0.0961062
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/gated_control" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_5/gated_control" 0.0359107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/T1" 0.0789196
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_7/T1" -3.1215
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gated_control" 68.2188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_7/T1" 12.5782
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.10796
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/VDD" 18.2183
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/VSS" 30.1633
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 4.36062
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_5/nfet_0/a_574_0#" 0.287473
cap "swmatrix_Tgate_5/nfet_0/vss" "swmatrix_Tgate_5/nfet_0/a_574_0#" 10.0551
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/nfet_0/a_574_0#" 0.294295
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/nfet_0/a_574_0#" 14.3198
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 1.44181
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.21524
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 5.68434e-14
cap "swmatrix_Tgate_5/nfet_0/vss" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 6.25132
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_5/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 0.503485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 0.43538
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_5/nfet_0/a_574_0#" 0.328524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 1.986
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_5/T2" 16.8942
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/nfet_0/a_574_0#" 66.7653
cap "swmatrix_Tgate_5/nfet_0/vss" "swmatrix_Tgate_5/T2" 33.8177
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 0.75198
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 0.929583
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.49783
cap "swmatrix_Tgate_5/nfet_0/vss" "swmatrix_Tgate_5/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/T2" 30.6518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 0.0851715
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.71924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_5/T2" 6.40687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_5/pfet_0/a_28_n136#" 0.137464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/T2" 3.86101
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/T2" 6.35728
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 3.03563
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 80.9194
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.36819
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.39938
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 11.18
cap "swmatrix_Tgate_5/pfet_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.96642
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.35118
cap "swmatrix_Tgate_5/pfet_0/a_348_n136#" "swmatrix_Tgate_6/VSS" 3.90107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/T2" 3.22383
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 13.3343
cap "swmatrix_Tgate_5/pfet_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 0.0757672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 0.119871
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_6/T1" 0.12345
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/T1" 0.701581
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 55.3972
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 0.249648
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -16.5754
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/T1" 4.16005
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 0.896298
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_5/T2" 11.4001
cap "swmatrix_Tgate_5/pfet_0/a_348_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0732432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/T2" 20.8163
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.74043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 0.109258
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.63869
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_6/VSS" 29.4993
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 1.66743
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/VDD" 0.814517
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" 0.249155
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 1.19187
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_5/T2" 0.0524689
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/T1" 4.88636
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 66.1173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_5/T2" 10.6176
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_6/T1" 0.290239
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/T2" 1.8897
cap "swmatrix_Tgate_5/pfet_0/a_348_n136#" "ShiftReg_row_10_2$1_0/Q[5]" 0.93363
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 0.700657
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/gated_control" 19.6579
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_6/T1" 6.34703
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/gated_control" 0.202368
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -6.47955
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/VSS" 0.63012
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/T1" 15.092
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/gated_control" 14.9933
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/T1" 0.555753
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 6.04099
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gated_control" 1.87575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 0.885617
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0654845
cap "swmatrix_Tgate_5/pfet_0/a_1694_0#" "swmatrix_Tgate_6/gated_control" 3.76753
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_5/pfet_0/a_1788_n136#" 4.93521
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/VSS" 6.9425
cap "swmatrix_Tgate_5/pfet_0/a_1788_n136#" "swmatrix_Tgate_6/VSS" 0.0544867
cap "swmatrix_Tgate_5/pfet_0/a_1694_0#" "swmatrix_Tgate_6/VSS" 2.6316
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.45464
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/Q[5]" 0.0461836
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/T1" 53.2752
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.329513
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 13.5814
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 2.92326
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_6/gated_control" 0.0343853
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 1.12482
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_6/T1" 4.1535
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0476723
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 0.420052
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_6/T2" 3.70672
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.523815
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 0.0511962
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VSS" 26.8342
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gated_control" 0.733858
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" 0.533964
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/gated_control" 0.199201
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.137518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.131907
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 15.1576
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.02956
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.11188
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 3.49033
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_5/pfet_0/w_n230_n138#" 0.923505
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/gated_control" 0.878043
cap "swmatrix_Tgate_6/gated_control" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.04931
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.370631
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.635181
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_6/gated_control" 0.0675229
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T1" 0.553889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0957093
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/gated_control" 3.79996
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" 0.248745
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" 12.5677
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.17961
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 2.57595
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 6.3867
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.651063
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.383087
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/gated_control" 68.1795
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.951271
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.035891
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" 24.4008
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.100666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.135379
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.153831
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 9.52245
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0789196
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/gated_control" 64.1024
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 8.58985
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 13.5104
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "swmatrix_Tgate_6/pfet_0/w_n230_n138#" 1.13687e-13
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 14.3198
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.20367
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "swmatrix_Tgate_6/T2" -3.1215
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 2.11789
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 66.7653
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.249225
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.556127
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "swmatrix_Tgate_6/nfet_0/vss" 10.3565
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_6/T2" 18.3779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 1.07656
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_6/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_6/T2" 9.35036
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" "swmatrix_Tgate_6/T2" -2.57265
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 0.14053
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 1.87193
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" "swmatrix_Tgate_6/nfet_0/vss" -23.8707
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "swmatrix_Tgate_6/T2" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_6/T2" 2.76026
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 0.0974364
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T2" 29.3523
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.742239
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0451262
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 1.17076
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "swmatrix_Tgate_6/nfet_0/vss" 5.81614
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.023054
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/T2" 77.7786
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 5.00328
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.878269
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/T2" 0.368537
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/T2" 5.61426
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/nfet_0/vss" 34.1547
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.0996017
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 81.4981
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 2.4699
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/T2" 6.51961
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/T1" 0.0792988
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T2" 30.8558
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/T2" 4.36819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_6/T2" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/T2" 10.1135
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.831613
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.0806491
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_6/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/T2" 1.40359
cap "swmatrix_Tgate_6/nfet_0/vss" "swmatrix_Tgate_6/T1" 9.70275
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 1.02063
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/T2" 2.30611
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_6/T2" 3.03563
cap "swmatrix_Tgate_6/nfet_0/vss" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 5.91859
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 18.101
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 66.1944
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.861238
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/T1" 0.290239
cap "swmatrix_Tgate_6/nfet_0/vss" "swmatrix_Tgate_6/T2" 35.6847
cap "swmatrix_Tgate_6/nfet_0/vss" "swmatrix_Tgate_6/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 14.0051
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.875188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_6/T1" 0.287473
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/T1" 0.645475
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_6/T2" 7.08483
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.495811
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/T1" 0.701581
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "swmatrix_Tgate_6/VSS" 12.4128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 4.35496
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/VDD" 2.74043
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/pfet_0/a_1148_n136#" 4.94724
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 35.5509
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/T1" 27.191
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_6/pfet_0/a_1054_0#" 0.0195148
cap "swmatrix_Tgate_6/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.307553
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_2" 0.0280812
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" "swmatrix_Tgate_6/pfet_0/a_1054_0#" 0.249155
cap "swmatrix_Tgate_6/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/Q[6]" 0.0584422
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/VDD" 19.1561
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_6/T1" 1.12482
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/pfet_0/a_1054_0#" 4.67241
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/Q[6]" 4.1535
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/VSS" 0.815059
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_0/gated_control" 0.0443311
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 12.875
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/pfet_0/a_1054_0#" 5.65723
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_6/pfet_0/a_1148_n136#" 0.119871
cap "swmatrix_Tgate_6/pfet_0/a_1148_n136#" "swmatrix_Tgate_6/VDD" 1.19187
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.0591637
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_6/T1" 0.12345
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VDD" 19.9784
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/Q[6]" 4.88052
cap "swmatrix_Tgate_6/pfet_0/a_1148_n136#" "swmatrix_Tgate_6/VSS" 0.867388
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 2.36306
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 21.2365
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" 0.815738
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_6/pfet_0/a_1148_n136#" 0.0252673
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_6/pfet_0/a_1054_0#" 0.0524689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/pfet_0/a_1148_n136#" 0.0108758
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/pfet_0/a_1148_n136#" 0.423325
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/T1" 6.34703
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.667064
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 0.471248
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_0/T2" 36.7007
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0957093
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/T1" 0.923505
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_0/T2" 0.523815
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_2" 0.0976097
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.65761
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/T1" 68.5343
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/gated_control" 8.69197
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_0/T2" 5.62411
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.131907
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0287128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_6/T1" 0.0789196
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.166151
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 9.63592
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.13401
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T1" 0.260052
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.02956
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/T2" 13.7706
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_0/T2" 1.18823
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" "swmatrix_Tgate_6/T1" 0.248745
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.78269
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/VDD" 1.31634
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/T1" 0.28698
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 8.95446
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_0/T2" 1.70983
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/T1" 0.555753
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.03802
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/T2" 14.3984
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.037409
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035891
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.899063
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_0/T2" 0.154346
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" 0.580147
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/T1" 6.29484
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.45464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.135379
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0724675
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.698735
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/pfet_0/a_2428_n136#" 0.237619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_0/T2" 3.11188
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.8128
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_0/gated_control" 0.805576
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0890633
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/VSS" 5.01436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/VDD" "swmatrix_Tgate_0/gated_control" 0.0656313
cap "swmatrix_Tgate_0/VSS" "swmatrix_Tgate_0/gated_control" 1.23543
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/T2" 4.72909
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_0/T2" 6.75698
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/T2" 7.18356
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gated_control" 67.0678
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/VDD" "swmatrix_Tgate_0/T2" 19.2045
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_6/T1" 11.6386
cap "swmatrix_Tgate_0/VSS" "swmatrix_Tgate_0/VDD" -23.8707
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/gated_control" 0.682055
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.70583
cap "swmatrix_Tgate_0/VSS" "swmatrix_Tgate_0/T2" 30.6092
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.820556
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 10.1752
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/gated_control" 0.00429851
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/T2" -3.1215
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/gated_control" 0.0166548
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/T2" -1.02783
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.293837
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/T1" 0.0961062
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_0/T2" 5.20367
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_0/T2" 66.2045
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.137518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/T2" 25.2706
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.387044
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.352215
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/VSS" 8.33199
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.370822
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/gated_control" 0.696449
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/VDD" -2.57265
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/VDD" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.69775
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0937988
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.40687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 1.15687
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.36819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_0/T2" 0.184432
cap "swmatrix_Tgate_0/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.328524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/nfet_0/a_574_0#" 14.0051
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.21454
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 81.4981
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 0.0768805
cap "swmatrix_Tgate_0/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.203911
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_0/nfet_0/a_574_0#" 66.1944
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.78006
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_0/T2" 0.352428
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.861238
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 3.03563
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/nfet_0/a_574_0#" 0.498206
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.859571
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_0/nfet_0/a_574_0#" 0.287473
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 5.95583
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 0.852026
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 5.65714
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "swmatrix_Tgate_0/nfet_0/vss" 6.05351
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 0.394239
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 16.1066
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.742239
cap "swmatrix_Tgate_0/nfet_0/vss" "swmatrix_Tgate_0/VDD" -23.8707
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/nfet_0/vss" 33.5692
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0949475
cap "swmatrix_Tgate_0/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.91331
cap "swmatrix_Tgate_0/nfet_0/a_574_0#" "swmatrix_Tgate_0/nfet_0/vss" 9.71381
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 30.8558
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 51.8509
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.12345
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_0/T2" 1.40723
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.701581
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 9.11318
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.147269
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -14.5294
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_3/VSS" 27.8779
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 64.5474
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_0/T2" 1.12901
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_0/T2" 11.4001
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_0/pfet_0/a_508_n136#" 0.119871
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/VDD" 0.814517
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" 0.0732432
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_0/T2" 1.8897
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 13.8886
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.31303
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/T2" 19.3844
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/Q[7]" 0.290239
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 0.0757672
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" 7.33724
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gated_control" 4.16005
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.896298
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 9.76375
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "swmatrix_Tgate_3/VSS" 3.25147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" "swmatrix_Tgate_0/T2" 0.249155
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/VDD" 2.74043
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_0/pfet_0/a_508_n136#" 0.93363
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_0/T2" 0.0524689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_0/T2" 2.02497
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "swmatrix_Tgate_3/VDD" 1.19187
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/T2" 3.35646
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_0/pfet_0/a_508_n136#" 0.249648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/pfet_0/a_508_n136#" 0.666634
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T1" 14.2695
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -8.52561
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 4.02753
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/T1" 4.40225
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0654845
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/gated_control" 0.0476723
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 13.5646
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.252335
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/gated_control" 0.0343853
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_3/gated_control" 0.329513
cap "swmatrix_Tgate_0/pfet_0/a_2014_0#" "swmatrix_Tgate_3/gated_control" 3.76753
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gated_control" 6.9425
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T1" 0.590472
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.80154
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.64505
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/gated_control" 14.9933
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0242987
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/gated_control" 0.0461836
cap "swmatrix_Tgate_0/pfet_0/a_1788_n136#" "swmatrix_Tgate_3/gated_control" 4.93521
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.555753
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet_0/a_2014_0#" 2.6316
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.45464
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gated_control" 62.5985
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/gated_control" 19.6579
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/T1" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gated_control" 1.87575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_3/T1" 1.12482
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet_0/a_1788_n136#" 0.0544867
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 0.420052
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.878043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/T2" 4.19047
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.153831
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/T2" 2.83615
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_3/T2" 0.154346
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_3/T1" 0.0789196
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "swmatrix_Tgate_3/T2" 0.0691619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.100666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T1" 0.553889
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/T2" 4.02956
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 0.0511962
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.651063
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.107609
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" 12.3369
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/D" 0.533964
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_3/T2" 0.523815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T2" 6.3867
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.137518
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T1" 8.63474
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/T1" 0.383087
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.733858
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/T1" 67.9073
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/T2" 4.08114
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_3/T2" 15.7279
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_3/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/gated_control" 0.0675229
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.635181
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" 15.2659
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" 25.6287
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" 0.199201
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.11188
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T2" 29.3331
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.21582
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/T2" 9.89098
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.05681
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/T2" 67.07
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/VSS" 3.79996
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.415757
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.951271
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -23.8707
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" 78.3574
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 0.118995
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_3/T2" 17.385
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 0.91072
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 64.7347
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "swmatrix_Tgate_3/T2" -1.02783
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 0.14053
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 0.878269
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 0.0790552
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/T2" 5.20367
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VDD" -2.57265
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/nfet_0/a_n84_0#" -3.1215
cap "swmatrix_Tgate_3/nfet_0/vss" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 6.3032
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.56461
cap "swmatrix_Tgate_3/nfet_0/vss" "swmatrix_Tgate_3/T2" 33.2772
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.93881
cap "swmatrix_Tgate_3/nfet_0/vss" "swmatrix_Tgate_3/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_3/T2" 0.184432
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.10062
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.07656
cap "swmatrix_Tgate_3/nfet_0/vss" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 9.06929
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.742239
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 29.5564
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 0.556127
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 8.65022
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 5.83083
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" 0.0399739
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 12.8249
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 2.11789
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 0.328524
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/Q[8]" 0.290239
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 8.76685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T2" 34.0963
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/T2" 2.79495
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 0.506642
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_3/T2" 16.9356
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T2" 90.8268
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 0.103751
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 12.5888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/T2" 7.08483
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 1.30182
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.861238
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/T2" 4.02186
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_3/T2" 0.352428
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_3/T2" 0.576039
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_3/T2" 0.542518
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T1" 61.1725
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 9.2258
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate_3/T2" 11.4001
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/T2" 1.98157
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.107685
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T2" 43.8445
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/T2" 0.0524689
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/T2" 1.8897
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.35091
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/Q[8]" 0.928655
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.437768
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.56642
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" "swmatrix_Tgate_3/T2" 0.249155
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "swmatrix_Tgate_3/VSS" 5.61917
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.1131
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T1" 21.2614
cap "swmatrix_Tgate_3/pfet_0/a_1374_0#" "swmatrix_Tgate_3/VSS" 2.6316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T1" 33.5523
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/pfet_0/a_1148_n136#" 4.94724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_3/T1" 1.12482
cap "swmatrix_Tgate_3/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 0.00216577
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 19.9784
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VSS" 1.9018
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/pfet_0/a_1148_n136#" 0.00279257
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/pfet_0/a_1148_n136#" 0.00677098
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.273212
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 4.35496
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VDD" 19.1561
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate_3/pfet_0/a_1148_n136#" 0.00497573
cap "swmatrix_Tgate_3/pfet_0/a_1148_n136#" "swmatrix_Tgate_3/VSS" 0.47212
cap "swmatrix_Tgate_3/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.0263617
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/gated_control" 5.5138
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/pfet_0/a_1374_0#" 3.76753
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/T1" 32.6415
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet_0/a_1148_n136#" 1.19187
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.74043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/T1" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/T1" 0.12345
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" 0.815738
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/pfet_0/a_1148_n136#" 0.353746
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_3/T1" 0.701581
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 0.150358
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate_3/T1" 4.1535
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0287128
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 0.32089
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/T1" 67.8434
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/T2" 17.5462
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 9.42575
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0815752
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.766999
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035891
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/T2" 1.44843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T1" 0.327892
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 11.0795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_1/T2" 3.64427
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_2" 0.101908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.107609
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.135379
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 9.67776
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 0.923505
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.55381
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "swmatrix_Tgate_1/T2" 0.154346
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_1/T2" 43.7193
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_1/T2" 2.08425
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_3/T1" 0.0789196
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 3.45464
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/T2" 16.4271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.166151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_1/T2" 0.542518
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VDD" 1.31634
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/T2" 3.09521
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" "swmatrix_Tgate_3/T1" 0.248745
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/T2" 3.11188
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0957093
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T1" 6.58842
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.698735
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/pfet_0/a_2588_n136#" 0.237619
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.964695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.131907
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.3575
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/T1" 0.28698
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/T2" 4.02956
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" 0.580147
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VSS" 8.22724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "swmatrix_Tgate_1/T2" 7.61934
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_1/T2" 0.523815
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.555753
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.387044
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 24.046
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/nfet_0/a_n84_0#" 0.556127
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/nfet_0/a_n84_0#" -3.1215
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 3.29148
cap "swmatrix_Tgate_1/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 69.3286
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/VDD" -2.57265
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.24671
cap "swmatrix_Tgate_1/nfet_0/a_n84_0#" "swmatrix_Tgate_1/VSS" 8.94935
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0937988
cap "swmatrix_Tgate_1/VSS" "swmatrix_Tgate_1/gated_control" 0.613417
cap "swmatrix_Tgate_1/VSS" "swmatrix_Tgate_1/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.906319
cap "swmatrix_Tgate_1/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 12.5835
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" "swmatrix_Tgate_1/gated_control" 0.000937428
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 0.58212
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.370822
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.76026
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0239895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/nfet_0/a_n84_0#" 0.225997
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.820556
cap "swmatrix_Tgate_1/VSS" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 5.32343
cap "swmatrix_Tgate_1/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0961062
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.54454
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.796468
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/VDD" 1.69775
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 7.88369
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 62.7322
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 8.73157
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.20367
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/VSS" 29.0827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0299092
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/VDD" 18.2361
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 61.1725
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/nfet_0/vss" 37.1222
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/pfet_0/a_28_n136#" 0.859571
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/T2" 3.37583
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 7.07144
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 0.852026
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 91.9149
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_1/pfet_0/a_28_n136#" 0.861238
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 4.957
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_1/pfet_0/a_28_n136#" 0.025504
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0949475
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/pfet_0/a_28_n136#" 0.0768805
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 17.2304
cap "swmatrix_Tgate_1/nfet_0/vss" "swmatrix_Tgate_1/VDD" -23.8707
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 7.08483
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.462882
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.5888
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/Q[9]" 0.133454
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 3.03563
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/pfet_0/a_28_n136#" 0.742239
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.36819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/nfet_0/a_574_0#" 0.328524
cap "swmatrix_Tgate_1/nfet_0/vss" "swmatrix_Tgate_1/pfet_0/a_28_n136#" 5.82022
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 34.5294
cap "swmatrix_Tgate_1/nfet_0/vss" "swmatrix_Tgate_1/nfet_0/a_574_0#" 8.7779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/pfet_0/a_28_n136#" 1.09605
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.39363
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.38288
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.498206
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 14.2789
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.0524689
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/Q[9]" 11.2667
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "swmatrix_Tgate_2/gated_control" 1.8897
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 0.0757672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/T1" 10.0101
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_2/T1" 0.12345
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/T1" 0.461965
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/T1" 4.16005
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" 9.78811
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 0.597991
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 0.119871
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 0.908126
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 6.9626
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 0.249648
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 1.19187
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.701581
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -12.4833
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.483894
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 0.896298
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 1.65055
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/VDD" 0.814517
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/T1" 2.62213
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 37.8877
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" 0.249155
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.06509
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.74043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 0.0732432
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 63.1393
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T1" 0.147269
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "swmatrix_Tgate_2/VSS" 22.7036
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 1.07627
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 1.14703
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 16.691
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 2.8562
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.555753
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/VDD" 3.45464
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/Q[9]" 4.23052
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VSS" 11.4828
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/gated_control" 66.7772
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.95247
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.302707
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.451251
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 0.0873638
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -10.5717
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/VDD" 19.6579
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 3.78118
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/gated_control" 0.433603
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.154346
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0654845
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "swmatrix_Tgate_2/VSS" 1.71397
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet_0/a_1948_n136#" 0.0544867
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "swmatrix_Tgate_2/gated_control" 4.74342
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_1/pfet_0/a_1948_n136#" 4.93521
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/gated_control" 0.0593272
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.640922
cap "swmatrix_Tgate_1/pfet_0/a_2014_0#" "swmatrix_Tgate_2/gated_control" 3.76753
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VDD" 11.1137
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet_0/a_2014_0#" 2.6316
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 0.0511212
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.71511
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.035891
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/Q[9]" 0.131907
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.14418
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/gated_control" 0.36726
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/Q[9]" 0.580147
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.116995
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/gated_control" 7.57981
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.293878
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 5.30517
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 3.7249
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 15.0329
cap "swmatrix_Tgate_2/nfet_0/a_94_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 0.0607126
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/gated_control" 0.639408
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 17.7328
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0446812
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/T2" 3.03563
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" 12.573
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/gated_control" 69.2893
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/gated_control" 3.16265
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/T2" 4.89061
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.553889
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" 25.3455
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -23.8707
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 6.3867
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/gated_control" 65.873
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0957093
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/gated_control" 0.050787
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/gated_control" 0.874557
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.383087
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/T2" 9.89098
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 3.72685
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VSS" 8.79466
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.528005
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VSS" 29.6211
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.036179
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.218296
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" 14.2838
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.137518
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/gated_control" 0.981859
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/T2" 4.36819
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 0.513444
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.99488
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/gated_control" 0.0376443
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0789196
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" 0.159548
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.523815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/gated_control" 0.733858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.415757
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.100666
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/VSS" 3.76584
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/gated_control" 0.878043
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 2.00237
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.426561
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gated_control" 61.1725
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T2" -2.57265
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/T2" 2.76026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 1.60746
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/nfet_0/vss" -23.8707
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0790552
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.83545
cap "swmatrix_Tgate_2/nfet_0/vss" "swmatrix_Tgate_2/T2" 36.4496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/T2" 7.92037
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/T2" 33.23
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "swmatrix_Tgate_2/T2" -3.1215
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_2/T2" 16.2679
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_2/T2" 0.00503468
cap "swmatrix_Tgate_2/nfet_0/vss" "swmatrix_Tgate_2/nfet_0/a_n84_0#" 8.89359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_2/T2" 5.20367
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 1.0121
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_2/nfet_0/a_n84_0#" 0.556127
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.121468
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/nfet_0/a_n84_0#" 12.5888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/T2" 6.40687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.105858
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_2/T2" 0.184432
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_2/T2" 0.15779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/nfet_0/a_n84_0#" 0.328524
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gated_control" 88.7741
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/pfet_0/a_28_n136#" -1.02783
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/T2" 7.95009
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T2" 2.38448
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.330406
cap "swmatrix_Tgate_2/nfet_0/vss" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 5.76584
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate_2/pfet_0/a_n92_0#" 0.290239
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 7.75204
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 2.34843
cap "swmatrix_Tgate_2/pfet_0/a_n92_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 15.0169
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet_0/a_n92_0#" 10.1602
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.347393
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.0524689
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/Q[10]" 11.4001
cap "swmatrix_Tgate_2/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.119871
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.93363
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.64744
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.108616
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 28.9908
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VDD" 15.7539
cap "swmatrix_Tgate_2/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.856391
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 1.34841
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VSS" 33.5412
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 5.48958
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.384728
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -23.8707
cap "swmatrix_Tgate_2/pfet_0/a_n92_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 67.2519
cap "swmatrix_Tgate_2/pfet_0/a_n92_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.56642
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/T2" 2.53475
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.104409
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/a_245_69#" 0.249155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_2/pfet_0/a_n92_0#" 0.287473
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 76.8636
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 7.08483
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.861238
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "swmatrix_Tgate_2/VDD" 20.2876
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_2/pfet_0/a_1534_0#" 0.12345
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 6.34703
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.86781
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "ShiftReg_row_10_2$1_0/Q[10]" 3.38272
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "swmatrix_Tgate_2/VSS" 14.896
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -2.93269
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 25.4744
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet_0/a_2814_0#" 4.59763
cap "swmatrix_Tgate_2/pfet_0/a_2748_n136#" "swmatrix_Tgate_2/VDD" 0.0164245
cap "swmatrix_Tgate_9/T2" "enable" 6.42671
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/gated_control" 98.6752
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.22995
cap "D_in" "swmatrix_Tgate_9/VSS" 4.8741
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.00656339
cap "PHI_1" "swmatrix_Tgate_9/VSS" 3.73504
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.591911
cap "vdd" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -1.13687e-13
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -23.8537
cap "enable" "swmatrix_Tgate_9/VSS" 53.6921
cap "D_in" "swmatrix_Tgate_9/gated_control" 3.99998
cap "swmatrix_Tgate_9/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.375627
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.71469
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0197934
cap "D_in" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0186391
cap "PHI_1" "swmatrix_Tgate_9/gated_control" 0.0825469
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0589488
cap "enable" "swmatrix_Tgate_9/gated_control" 42.6505
cap "enable" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0433639
cap "D_in" "swmatrix_Tgate_9/VDD" 0.0386117
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.17529
cap "PHI_1" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.861388
cap "enable" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 9.05293
cap "PHI_1" "swmatrix_Tgate_9/VDD" 1.15056
cap "enable" "swmatrix_Tgate_9/VDD" 4.54036
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 0.257357
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/gated_control" 60.783
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VSS" 14.1362
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.968648
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.349067
cap "D_in" "swmatrix_Tgate_9/T1" 2.97731
cap "PHI_1" "swmatrix_Tgate_9/T1" 0.0972148
cap "swmatrix_Tgate_9/T1" "enable" 10.5304
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/gated_control" 15.7826
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.204206
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.156524
cap "D_in" "swmatrix_Tgate_9/T2" 1.31643
cap "enable" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 8.88178e-16
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -23.8343
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/pfet_0/w_n230_n138#" 5.52065
cap "swmatrix_Tgate_9/T2" "PHI_1" 33.9243
cap "enable" "swmatrix_Tgate_9/pfet_0/w_n230_n138#" 11.8889
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/gated_control" 89.8202
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/gated_control" 0.672121
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.212835
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 9.68866
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/VSS" 0.542712
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/T1" 0.0335842
cap "swmatrix_Tgate_9/T2" "enable" 39.7314
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.157322
cap "swmatrix_Tgate_9/VDD" "enable" 0.0884399
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_9/gated_control" 4.18978
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/gated_control" 50.4717
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0629576
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.0844423
cap "swmatrix_Tgate_9/T2" "D_in" 0.207454
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.22793
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "enable" 18.2947
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.61394
cap "swmatrix_Tgate_9/VSS" "enable" 47.3941
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/gated_control" 0.195254
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.37876
cap "swmatrix_Tgate_9/gated_control" "enable" 9.22007
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T1" 2.46364
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.47142
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.116281
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0421759
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/gated_control" 70.2686
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 7.28815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "enable" 2.84217e-14
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.04574
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0252047
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/pfet_0/w_n230_n138#" 0.619198
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.27676
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 2.52449
cap "swmatrix_Tgate_9/T2" "PHI_2" 32.768
cap "swmatrix_Tgate_9/T1" "enable" 20.9988
cap "swmatrix_Tgate_9/gated_control" "swmatrix_Tgate_9/pfet_0/w_n230_n138#" 8.97095
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/gated_control" 0.823985
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0203706
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VSS" 58.3951
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 35.8729
cap "swmatrix_Tgate_9/T2" "vdd" 39.1077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T2" 1.89116
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gated_control" 62.8503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_9/T2" 0.465114
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/T2" 2.83034
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.39971
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.44666
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/nfet_0/vss" 0.493803
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.00766671
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 56.4856
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/T2" 19.6124
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.58762
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_9/T2" 0.216552
cap "swmatrix_Tgate_9/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/nfet_0/vss" 4.85132
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 19.0815
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.959626
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 59.4767
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "swmatrix_Tgate_9/nfet_0/vss" 2.24707
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gated_control" 18.2529
cap "swmatrix_Tgate_9/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.0202969
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_9/T2" 38.7205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/T2" 6.3748
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/pfet_0/a_28_n136#" 0.00983391
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/nfet_0/vss" -23.3313
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.42109e-14
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 56.6846
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_9/T2" 0.19704
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_9/nfet_0/vss" 2.07089
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gated_control" 9.40798
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.720937
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 26.8547
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/pfet_0/a_28_n136#" 1.65797
cap "swmatrix_Tgate_9/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.028039
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.157258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/PHI_1" "swmatrix_Tgate_9/T2" 52.8106
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/VDD" 1.05343
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.730577
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 11.6921
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_9/VDD" 7.59326
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_9/nfet_0/vss" "swmatrix_Tgate_9/T2" 79.5731
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.825685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gated_control" "swmatrix_Tgate_9/T2" 127.018
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.61907
cap "swmatrix_Tgate_9/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.870426
cap "swmatrix_Tgate_9/nfet_0/a_254_0#" "swmatrix_Tgate_9/nfet_0/vss" 2.3648
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gated_control" "swmatrix_Tgate_9/nfet_0/vss" 41.8813
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.830764
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/T2" 0.643554
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "swmatrix_Tgate_9/VSS" 1.75924
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VSS" 46.838
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/T1" 0.850769
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/VDD" 8.96355
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/VSS" 5.82025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.42109e-14
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/Q[1]" 4.19702
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/Q[1]" 11.9737
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/T1" 21.4802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VDD" 27.5332
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/Q[1]" 7.21647
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VSS" 43.69
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/T1" 68.6467
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 17.9721
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.96811
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_9/T2" 3.92477
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VSS" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/T1" 0.0275458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/VDD" 1.73983
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 2.93077
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -10.4767
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/Q[1]" 2.3669
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/Q[1]" 1.11748
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_9/VSS" 1.69123
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 21.0221
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/T2" 22.205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 7.10543e-15
cap "swmatrix_Tgate_9/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 14.2817
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "ShiftReg_row_10_2$1_0/Q[1]" -5.68434e-14
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 53.8544
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/gated_control" 0.153724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/VSS" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 7.10543e-15
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_8/gated_control" 2.67461
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_9/T1" 6.38689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_9/VSS" 2.50778
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 1.5177
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" 1.12746
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate_9/VSS" 11.2313
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/T1" 0.155976
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gated_control" 104.225
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 31.4838
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.0803467
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 50.058
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_9/T1" 0.181975
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/Q[1]" 2.34605
cap "ShiftReg_row_10_2$1_0/Q[1]" "swmatrix_Tgate_9/T1" 5.679
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -2.09827
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/T1" 25.5266
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/gated_control" 2.09436
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/T1" 4.71851
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/VSS" 11.1584
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 6.77453
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 2.35283
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" 0.135636
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.56458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/gated_control" 0.913302
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_9/T1" 17.1403
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_2" 2.48869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 1.70691
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.53323
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.624667
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0185503
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_8/T2" 48.1167
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0353205
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" 0.63199
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 7.10543e-15
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" 0.035699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/T2" 1.39906
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_9/T1" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/VDD" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T2" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/gated_control" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0179802
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 2.20046
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/VSS" 2.68233
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.2692
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 0.749151
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0619062
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 47.5879
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" 0.567672
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 19.9905
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/T2" 0.252532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 13.7501
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_8/gated_control" 50.9418
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/gated_control" 0.757502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 1.42109e-14
cap "swmatrix_Tgate_8/gated_control" "swmatrix_Tgate_9/T1" 68.9273
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T2" 0.832724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/VDD" 0.0362312
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/T2" 19.6278
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gated_control" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/VSS" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_9/T1" 0.0200821
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/D" 0.0406229
cap "swmatrix_Tgate_8/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 17.9498
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0234984
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/T2" 16.5162
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/pfet_0/w_n230_n138#" 0.287651
cap "swmatrix_Tgate_8/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 17.2574
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/nfet_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 68.7221
cap "swmatrix_Tgate_8/nfet_0/vss" "swmatrix_Tgate_8/T2" 28.1258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_8/T2" 3.86567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.431075
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 25.1697
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_8/T2" 0.437815
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/T2" 99.2134
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/nfet_0/vss" 0.586753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/VDD" 0.0803467
cap "swmatrix_Tgate_8/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 45.7838
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T2" 8.37565
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_8/T2" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_8/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_8/T2" 0.167827
cap "swmatrix_Tgate_8/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" 13.5489
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 0.643926
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 13.2908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" "swmatrix_Tgate_8/nfet_0/vss" 48.619
cap "swmatrix_Tgate_8/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.86338
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_8/T2" 5.0638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 1.07556
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 0.217571
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/T2" 93.7937
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 0.0204415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/T2" 63.8959
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 0.248718
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_8/nfet_0/vss" 2.32813
cap "swmatrix_Tgate_8/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.71402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/T2" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T2" 1.39485
cap "swmatrix_Tgate_8/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.24359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gated_control" "swmatrix_Tgate_8/T2" 138.674
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.701051
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/T2" 6.74645
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.130409
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_8/T2" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_8/T2" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/T2" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_8/nfet_0/vss" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/nfet_0/vss" 3.93468
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_8/nfet_0/a_n84_0#" 0.00286887
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 3.07641
cap "swmatrix_Tgate_8/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/EN" 20.1596
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_8/T2" 0.231107
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.21107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 5.68434e-14
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 11.2942
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/T1" 60.7193
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/nfet_0/vss" 41.8813
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 18.722
cap "swmatrix_Tgate_8/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 3.55271e-15
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07634
cap "swmatrix_Tgate_8/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.48414
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/VDD" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/T1" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/nfet_0/vss" 2.18503
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.203313
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.728545
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.93121
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.42109e-14
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.89257
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.70831
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/nfet_0/vss" -23.8707
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.50898
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.2828
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_8/nfet_0/vss" 2.07089
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.7404
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 75.936
cap "swmatrix_Tgate_8/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.5232
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.176716
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 31.6985
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 17.0469
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 24.9326
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.10256
cap "swmatrix_Tgate_8/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.381505
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.07001
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "swmatrix_Tgate_8/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.82025
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.86724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_8/pfet_0/a_28_n136#" 0.739881
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 30.3041
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.180047
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VSS" 4.55918
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/Q[2]" 9.58784
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 2.84217e-14
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 13.7082
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_8/pfet_0/a_828_n136#" 6.06752
cap "swmatrix_Tgate_8/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 16.2675
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.16567
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" 8.29003
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/gated_control" 0.133373
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/Q[2]" 14.4891
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 26.0228
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_8/VSS" 2.50778
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2$1_0/Q[2]" 18.4478
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 2.48869
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 50.7624
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 44.3967
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_8/pfet_0/a_828_n136#" 2.53485
cap "swmatrix_Tgate_8/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/Q[2]" 5.55131
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_8/pfet_0/a_828_n136#" 9.21964
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 15.9252
cap "swmatrix_Tgate_8/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.00049
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/gated_control" 1.77636e-15
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_4/gated_control" 0.0908419
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_8/VDD" 1.12746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/VDD" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_8/VSS" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 9.49349
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/VSS" 2.07089
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 6.49186
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/VSS" 134.87
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_8/T1" 0.155976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_8/T1" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_4/gated_control" 0.153724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/gated_control" 0.669163
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/T1" 64.4415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_8/VDD" 3.82047
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035699
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 54.2307
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0196205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/T2" 0.30004
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 10.36
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_8/VDD" 0.0406229
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.6933
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_8/VSS" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/VDD" 0.368435
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/VSS" 5.30824
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.135636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_4/T2" 1.39809
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.67461
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_8/T1" 0.63199
cap "ShiftReg_row_10_2$1_0/Q[2]" "swmatrix_Tgate_4/gated_control" 0.567672
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/T2" 15.8592
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T1" 0.604585
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gated_control" 2.1286
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/VSS" 0.931902
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.192315
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.28514
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 5.20074
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/pfet_0/w_n230_n138#" 4.24359
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/pfet_0/w_n230_n138#" 9.12744
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" 43.3974
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.757502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_8/T1" 0.0200821
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 47.1647
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 19.1141
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 0.409579
cap "swmatrix_Tgate_4/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 11.9787
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 43.4153
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/gated_control" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/VDD" 0.107795
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 5.31633
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0157
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.995
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_4/VSS" 6.61701
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 0.0841942
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 7.74032
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_4/VSS" 49.6359
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/VSS" -23.8707
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 9.20837
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/gated_control" 98.9238
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_8/T1" 0.997869
cap "swmatrix_Tgate_4/gated_control" "swmatrix_Tgate_8/T1" 69.1925
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45314
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 0.301427
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" 43.9028
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/VDD" 40.3757
cap "swmatrix_Tgate_4/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0539003
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0252521
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/VSS" 14.9009
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_4/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_2" 0.168988
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_8/T1" 20.6797
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/T2" 115.682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_4/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/pfet_0/a_28_n136#" 17.0469
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/nfet_0/vss" 4.85132
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/VDD" 9.21107
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 18.722
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_4/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/T2" 55.7981
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 47.7316
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/pfet_0/a_28_n136#" 0.399624
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.58499
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/T2" 11.4524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/pfet_0/a_28_n136#" 1.96813
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 60.7193
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/VDD" 6.62728
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 35.2739
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_4/T2" 6.94976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/nfet_0/vss" 41.1227
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.728545
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.50898
cap "swmatrix_Tgate_4/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_4/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/T2" 3.86567
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0204415
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.55271e-15
cap "swmatrix_Tgate_4/nfet_0/vss" "swmatrix_Tgate_4/T2" 13.225
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_4/T2" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_4/T2" 43.0681
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_4/T2" 0.212147
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/nfet_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/nfet_0/vss" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/T2" 51.4994
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_4/nfet_0/a_254_0#" 0.820643
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/pfet_0/a_28_n136#" 24.9326
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/VDD" 11.2942
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_4/T2" 4.5233
cap "swmatrix_Tgate_4/nfet_0/a_254_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" -1.13687e-13
cap "swmatrix_Tgate_4/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_4/nfet_0/vss" 1.82449
cap "swmatrix_Tgate_4/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_4/T2" 1.70831
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.2828
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -7.30357
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_7/VDD" 0.779348
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T1" 0.683877
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/VDD" 18.9013
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.0330086
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/VDD" 28.1727
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_7/VDD" 13.1763
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 68.7221
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 21.2283
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_7/T1" 4.27079
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/VDD" 8.07001
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.45976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T1" 1.86724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/VSS" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_4/T2" 48.5297
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/VSS" 43.7082
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_7/VSS" 8.6608
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 14.1576
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_4/T2" 20.3287
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_4/T2" 5.55131
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 21.0495
cap "swmatrix_Tgate_4/pfet_0/a_188_n136#" "ShiftReg_row_10_2$1_0/Q[3]" 2.53485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/VSS" 5.82025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 5.68434e-14
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.27558
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/T1" 0.0462082
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T1" 3.87531
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/Q[3]" 5.31706
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_2" 2.48869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/VSS" 54.098
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -8.27711
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/VDD" 0.367337
cap "ShiftReg_row_10_2$1_0/Q[3]" "swmatrix_Tgate_7/VDD" 1.31281
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 7.56856
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_7/VSS" 2.04802
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 0.155976
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_7/gated_control" 2.67461
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/gated_control" 1.20934
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/gated_control" 114.559
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 1.12746
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_2" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 2.09702
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.00640138
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 11.4915
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/VDD" 5.49735
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_7/T1" 0.147038
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/VSS" 3.46389
cap "swmatrix_Tgate_7/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 0.153724
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/Q[3]" 9.78696
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.44539
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_7/VDD" 1.38632
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 0.135636
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/gated_control" 30.9771
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/gated_control" 33.953
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/VDD" 1.58531
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.77625
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/VDD" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/T2" 1.39906
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.99702
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/T1" 20.2077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/gated_control" 15.4806
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.68434e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/VDD" 0.02635
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/gated_control" 68.9273
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 15.1576
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/gated_control" 0.757502
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/T2" 20.389
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/VDD" 0.0274479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -1.77636e-15
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" 2.12977
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/gated_control" 50.8125
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.252532
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.578459
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/gated_control" 0.973155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.42109e-14
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0289191
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/gated_control" 0.797271
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.792316
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/T2" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" "swmatrix_Tgate_7/VDD" 0.0406229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0896939
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/VDD" 0.0362312
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" 48.1908
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/T2" 0.893102
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/gated_control" 50.9344
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" "swmatrix_Tgate_7/gated_control" 0.567672
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" 0.63199
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/gated_control" 0.669163
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/D" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/nfet_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/nfet_0/a_n84_0#" 0.643926
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.0285458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/T2" 68.1769
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" "swmatrix_Tgate_7/nfet_0/vss" 41.8813
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 8.31527
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" 24.277
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/nfet_0/a_n84_0#" 0.022951
cap "swmatrix_Tgate_7/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 65.0884
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.102621
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_7/T2" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/T2" 16.5819
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_7/pfet_0/w_n230_n138#" 2.71402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_7/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_7/T2" 0.197682
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" "swmatrix_Tgate_7/nfet_0/vss" -23.8707
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.07556
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_7/T2" 94.8962
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 147.39
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/PHI_1" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/pfet_0/w_n230_n138#" 17.7107
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.74645
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_7/T2" 5.0638
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 14.1576
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_7/nfet_0/vss" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.0399599
cap "swmatrix_Tgate_7/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.24359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_7/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_7/nfet_0/a_n84_0#" 0.0204415
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/nfet_0/vss" 28.1258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/pfet_0/w_n230_n138#" 2.95526
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet_0/vss" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.234243
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_7/T2" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_7/T2" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_7/nfet_0/vss" 2.62
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/T2" 3.07641
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate_7/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.33544
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet_0/a_n84_0#" 19.9368
cap "swmatrix_Tgate_7/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gated_control" 13.9171
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_7/T2" 99.2134
cap "swmatrix_Tgate_7/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.205553
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/nfet_0/vss" 2.36766
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/T2" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.0234984
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.701051
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/T2" 1.39485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T2" 3.86567
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 18.2026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/VDD" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 21.0832
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 1.13687e-13
cap "swmatrix_Tgate_7/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.48366
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.89257
cap "swmatrix_Tgate_7/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/T1" 1.86724
cap "swmatrix_Tgate_7/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 26.6136
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_7/T1" 0.114924
cap "swmatrix_Tgate_7/nfet_0/vss" "swmatrix_Tgate_7/VDD" -23.8707
cap "swmatrix_Tgate_7/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.82025
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.2828
cap "swmatrix_Tgate_7/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_7/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.42109e-14
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 67.4465
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.93994
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" -1.77636e-15
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.86541
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.64852
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/Q[4]" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/T2" 0.203313
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -5.68434e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/VDD" 2.50898
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 27.7709
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 66.4226
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.1594
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_7/T1" 0.176716
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_7/T1" 0.798192
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.70831
cap "swmatrix_Tgate_7/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_7/VDD" 8.07001
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T1" 4.55918
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 11.4305
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/T1" 43.2423
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_7/VSS" 2.48869
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate_7/pfet_0/a_1054_0#" 5.55131
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate_7/VDD" 14.4891
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_7/VSS" 48.1426
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.16567
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" 8.29003
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_7/T1" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/gated_control" 10.2993
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/pfet_0/a_1054_0#" 5.88598
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/VDD" 26.3075
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 2.53485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/VDD" 14.8282
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/pfet_0/a_1054_0#" 13.3454
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate_7/VSS" 18.4478
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.50778
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_7/T1" 3.27031
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 6.26584
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/VSS" 42.9255
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/pfet_0/a_988_n136#" 4.04502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_7/VSS" 26.7143
cap "ShiftReg_row_10_2$1_0/Q[4]" "swmatrix_Tgate_7/T1" 9.58784
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.180047
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.84217e-14
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 0.135636
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 2.20046
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" 0.035699
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 55.7019
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_5/gated_control" 2.67461
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_7/T1" 10.2765
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.24014
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 11.7912
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/gated_control" 32.1311
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_7/T1" 0.624667
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/gated_control" 2.1825
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 1.12746
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_7/T1" 0.155976
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" 0.0406229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" "swmatrix_Tgate_7/VSS" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/gated_control" 0.153724
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_5/gated_control" 90.4509
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" "swmatrix_Tgate_7/T1" 0.63199
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gated_control" 63.0789
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/Q" "swmatrix_Tgate_5/gated_control" 0.567672
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/gated_control" 27.4948
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/VSS" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_7/T1" 0.0200821
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 10.2153
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.39906
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/gated_control" 0.669163
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0353205
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" 47.3695
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/gated_control" 69.1925
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_5/T2" 1.39485
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_5/VSS" 49.6359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/gated_control" 0.757502
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/T2" 27.9232
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/T2" 5.31633
cap "swmatrix_Tgate_5/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" 12.432
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_5/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_5/T2" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/VDD" 0.0340354
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" 19.665
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" 7.00315
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/T2" 63.4464
cap "swmatrix_Tgate_5/pfet_0/w_n230_n138#" "swmatrix_Tgate_5/gated_control" 9.4956
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" 0.100866
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/VDD" "swmatrix_Tgate_5/T2" 75.2951
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.997869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_5/T2" 0.437815
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_5/gated_control" 6.06752
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" 0.0204415
cap "swmatrix_Tgate_5/gated_control" "swmatrix_Tgate_5/T2" 138.446
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_5/T2" 15.6292
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/T2" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 3.86567
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.61701
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" 2.23406
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_5/T2" 0.212147
cap "swmatrix_Tgate_5/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.24359
cap "swmatrix_Tgate_5/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" 2.71402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_5/T2" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_5/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/T2" 93.7085
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.192315
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_5/VSS" 2.18503
cap "swmatrix_Tgate_5/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.797271
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" 0.701051
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/EN" 20.6797
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_5/T2" 9.20837
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/T2" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_5/T2" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_5/T2" 99.2134
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.107795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_5/T2" 6.73208
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/PHI_2" 0.0399599
cap "swmatrix_Tgate_5/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_5/nfet_0/vss" "swmatrix_Tgate_5/T2" 0.202595
cap "swmatrix_Tgate_5/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.728545
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "swmatrix_Tgate_5/nfet_0/vss" "swmatrix_Tgate_5/VDD" -23.8707
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 21.0832
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/T2" 67.4465
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" 0.354541
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.93994
cap "swmatrix_Tgate_5/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 41.8813
cap "swmatrix_Tgate_5/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 18.2026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 0.138211
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.81811
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/VDD" 1.39336
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/T2" 1.18779
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.62728
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 66.4226
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/VDD" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/T2" 1.44689
cap "swmatrix_Tgate_5/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.826992
cap "swmatrix_Tgate_5/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.278928
cap "swmatrix_Tgate_5/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.85132
cap "swmatrix_Tgate_5/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.96813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/VDD" 2.87705
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 27.7709
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_5/nfet_0/vss" 2.07089
cap "swmatrix_Tgate_5/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.217688
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.555959
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.1594
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.820643
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_5/nfet_0/vss" 2.18503
cap "swmatrix_Tgate_5/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.50898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.13687e-13
cap "swmatrix_Tgate_5/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "swmatrix_Tgate_5/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "swmatrix_Tgate_5/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 26.6136
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -0.0988215
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/T1" 1.44374
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 18.0957
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 12.135
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 2.53485
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/pfet_0/a_348_n136#" 2.00388
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_5/T2" 19.2142
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.16567
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 43.7264
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 0.180047
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 45.6075
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 29.2324
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_5/T2" 5.55131
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/Q[5]" 10.1051
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 19.0905
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 19.2496
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/Q[5]" 14.4891
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 66.6525
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 1.5701
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/VSS" 4.99326
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_6/T1" 4.58035
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.67665
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/T1" 1.31128
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.09436
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 3.7843
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 3.11544
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 0.155976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/VSS" 3.63994
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/gated_control" 119.172
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/VSS" 54.7023
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/T1" 0.0462082
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 0.153724
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/gated_control" 36.4276
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 2.09635
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gated_control" 1.20934
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/gated_control" 33.953
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_6/VSS" 2.48869
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 0.135636
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_6/T1" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.00640138
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_6/gated_control" 2.67461
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 4.44095
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -15.4819
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" 1.12746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/VDD" 0.367337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/VDD" 4.68768
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_6/VSS" 8.34263
cap "ShiftReg_row_10_2$1_0/Q[5]" "swmatrix_Tgate_6/T1" 5.00749
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 3.97873
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 6.04099
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/gated_control" 53.5084
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.39906
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" -23.8707
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/gated_control" 49.9112
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" -7.10543e-15
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" -1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 15.1576
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/gated_control" 68.9273
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" 0.63199
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" "swmatrix_Tgate_6/VDD" 0.0406229
cap "swmatrix_Tgate_6/pfet_0/w_n230_n138#" "swmatrix_Tgate_6/gated_control" 3.80365
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" "swmatrix_Tgate_6/gated_control" 0.567672
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.669163
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" 21.1502
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" 47.5683
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.172721
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" 20.2077
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" 15.4806
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 3.55271e-15
cap "swmatrix_Tgate_6/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" 5.36592
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.09092
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.07366
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.958859
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0903862
cap "swmatrix_Tgate_6/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.797271
cap "swmatrix_Tgate_6/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.33995
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0289191
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 0.252532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/T2" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/VSS" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/VSS" 2.6002
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T1" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/VDD" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/T1" 0.578459
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/gated_control" 0.757502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/VDD" 0.02635
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_6/gated_control" 0.973155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/D" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/pfet_0/w_n230_n138#" 2.98108
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.0285458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T2" 68.5302
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0195941
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 1.10115
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_6/T2" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.26592
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/nfet_0/a_n84_0#" 22.0753
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -7.10543e-15
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_6/T2" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/T2" 6.92604
cap "swmatrix_Tgate_6/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 8.11746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_6/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/T2" 16.5941
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.0252521
cap "swmatrix_Tgate_6/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/nfet_0/a_n84_0#" 0.607069
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/pfet_0/w_n230_n138#" 2.71402
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/T2" 3.86567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.0174085
cap "swmatrix_Tgate_6/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 11.2104
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.0234984
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0390102
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.701051
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/nfet_0/a_n84_0#" 0.643926
cap "swmatrix_Tgate_6/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_6/T2" 0.167827
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 16.1801
cap "swmatrix_Tgate_6/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.33544
cap "swmatrix_Tgate_6/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" "swmatrix_Tgate_6/T2" 75.6496
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/pfet_0/w_n230_n138#" 13.6484
cap "swmatrix_Tgate_6/nfet_0/vss" "swmatrix_Tgate_6/T2" 28.1258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 25.0655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/T2" 99.2134
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_6/T2" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "swmatrix_Tgate_6/T2" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 5.0638
cap "swmatrix_Tgate_6/nfet_0/vss" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" -23.8707
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 147.617
cap "swmatrix_Tgate_6/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.82929
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" -1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" 0.0399599
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_6/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.543353
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/pfet_0/w_n230_n138#" 2.05094
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_6/nfet_0/a_n84_0#" 0.0204415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/nfet_0/vss" 2.38395
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 94.8962
cap "swmatrix_Tgate_6/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gated_control" 67.158
cap "swmatrix_Tgate_6/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.90364
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.722366
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 18.2026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_6/VDD" 2.87705
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.70831
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/T1" 0.0210055
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.00617855
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/T1" 1.86724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/VDD" 12.1299
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/nfet_0/vss" 1.27479
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T2" 28.1263
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/nfet_0/vss" 5.82025
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 0.699156
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 20.7796
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/VDD" 3.6227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_6/nfet_0/vss" 2.18503
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.2828
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.85325
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_6/VDD" 9.90716
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/nfet_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/VDD" 0.432788
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/nfet_0/vss" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/T1" 0.176716
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 67.9728
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/T2" 0.0237198
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 65.9263
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/pfet_0/a_28_n136#" 26.6173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/T1" 0.191123
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_6/nfet_0/vss" 2.46738
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/VDD" 0.943626
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_6/nfet_0/vss" 41.8813
cap "swmatrix_Tgate_6/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.866979
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_6/nfet_0/vss" 0.241604
cap "ShiftReg_row_10_2$1_0/Q[6]" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/T2" 0.159106
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_6/VDD" 8.07001
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 23.1245
cap "ShiftReg_row_10_2$1_0/Q[6]" "swmatrix_Tgate_6/T1" 9.56684
cap "swmatrix_Tgate_6/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/Q[6]" 1.8357
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" 8.29003
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 4.41609
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/VSS" 77.55
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/Q[6]" 13.5454
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 44.1172
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/T1" 6.34703
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.50778
cap "swmatrix_Tgate_6/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.02251
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 36.2185
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/Q[6]" 5.3922
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/Q[6]" 17.173
cap "swmatrix_Tgate_0/gated_control" "swmatrix_Tgate_6/T1" 7.35819
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 13.7639
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_6/T1" 9.26155
cap "swmatrix_Tgate_6/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 3.30836
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_6/T1" 0.180047
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 25.0018
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/VSS" 2.48869
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/T1" 4.55918
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 18.842
cap "swmatrix_Tgate_6/pfet_0/a_1054_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.89692
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.16567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.84217e-14
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 0.155976
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 2.20046
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" "swmatrix_Tgate_6/T1" 0.63199
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.1825
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 0.135636
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.907982
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.127156
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" 1.13687e-13
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 0.153724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T1" 0.740094
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 12.5524
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 54.5102
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" "swmatrix_Tgate_0/gated_control" 0.567672
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.39906
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/gated_control" 30.1907
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/gated_control" 64.6333
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 13.5738
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.00655563
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gated_control" 67.4398
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 1.12746
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 11.1536
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/gated_control" 0.0580143
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" "swmatrix_Tgate_6/VDD" 0.0406229
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.24014
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.19034
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/gated_control" 2.67461
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 7.10543e-15
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/gated_control" 25.4314
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.624667
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_0/gated_control" 0.669163
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/PHI_1" 3.7843
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/VDD" 0.0252521
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0353205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/Q" "swmatrix_Tgate_6/VSS" 2.12977
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_0/gated_control" 8.09003
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.000878917
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/T2" 93.7085
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" 21.6805
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_0/T2" 0.231107
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0204415
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0399599
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_0/T2" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_6/T1" 0.169801
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/VDD" 0.00878333
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 9.20837
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/gated_control" 5.16021
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.701051
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0114246
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/VSS" -23.8707
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.07641
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.61701
cap "swmatrix_Tgate_0/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.24359
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/VDD" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "swmatrix_Tgate_0/T2" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/T2" 6.73208
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/gated_control" 0.699488
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/gated_control" 138.672
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" -7.10543e-15
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 15.6837
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/T2" 63.7998
cap "swmatrix_Tgate_0/VSS" "swmatrix_Tgate_0/gated_control" 49.6359
cap "swmatrix_Tgate_0/pfet_0/w_n230_n138#" "swmatrix_Tgate_0/gated_control" 10.5926
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/pfet_0/w_n230_n138#" 0.0601142
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0339956
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" 47.3695
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/pfet_0/w_n230_n138#" 13.7356
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 0.500685
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 99.2134
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.997869
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.107795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/T2" 3.86567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/T2" 5.18917
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "swmatrix_Tgate_0/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.71402
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.192315
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_0/VSS" 1.27705
cap "swmatrix_Tgate_0/VSS" "swmatrix_Tgate_0/T2" 28.1258
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gated_control" 68.2637
cap "swmatrix_Tgate_0/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.797271
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0270859
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.00106811
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" 0.132543
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/EN" 19.8549
cap "swmatrix_Tgate_0/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.40611
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/VDD" 2.36399
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/VDD" 12.1299
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/T2" 0.345772
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_0/VDD" 2.87705
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 1.96725
cap "swmatrix_Tgate_0/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 65.9263
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 26.6173
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_0/VDD" 9.90716
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" -1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 0.739881
cap "swmatrix_Tgate_0/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/nfet_0/vss" 4.81733
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/T2" 0.217688
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/T2" 2.76362
cap "swmatrix_Tgate_0/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "swmatrix_Tgate_0/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 18.2026
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_0/T2" 1.18779
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.42109e-14
cap "swmatrix_Tgate_0/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_0/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.06755
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/T2" 28.1263
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_0/T2" 1.44689
cap "swmatrix_Tgate_0/nfet_0/vss" "swmatrix_Tgate_0/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/VDD" 3.35026
cap "swmatrix_Tgate_0/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_0/T2" 67.9728
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/nfet_0/a_574_0#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/nfet_0/a_574_0#" 0.793557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/pfet_0/a_28_n136#" 0.949144
cap "swmatrix_Tgate_0/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_0/VDD" 2.50898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/nfet_0/a_574_0#" 20.7796
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_0/VDD" 6.5661
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_0/nfet_0/a_574_0#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VDD" 18.1854
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VSS" 43.7446
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_0/T2" 42.1591
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" 1.94724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/T1" 0.180047
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/T1" 4.88992
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T1" 0.799692
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_0/pfet_0/a_508_n136#" 2.53485
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.33366
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VSS" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.55271e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 17.2563
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/VDD" 14.4891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/VDD" 4.71975
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/VDD" 2.16567
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 15.1383
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_0/T2" 5.55131
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_0/T2" 1.36254
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VDD" 27.978
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T1" 65.0792
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_0/T2" 17.7443
cap "swmatrix_Tgate_0/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 10.1125
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 2.20361
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/VSS" 11.5495
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/VSS" 3.41414
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VSS" 0.388898
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.135636
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 2.35558
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 2.67461
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/VDD" 0.0318396
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 5.16275
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/gated_control" 0.0262914
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.00640138
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/VSS" 3.7843
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -17.5279
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.590472
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/VSS" 123.024
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VSS" 54.8733
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VSS" 3.71694
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.018557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/VSS" 2.48869
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 0.155976
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gated_control" 45.515
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 5.73779
cap "ShiftReg_row_10_2$1_0/Q[7]" "swmatrix_Tgate_3/VSS" 7.95259
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/T1" 0.0921099
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 1.12746
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/gated_control" 0.153724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VDD" 4.63641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/T1" 6.34703
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/gated_control" 33.953
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VDD" 0.367337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/gated_control" 1.20934
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/Q[7]" 5.29549
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/D" 1.07548
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/gated_control" 0.669163
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gated_control" 68.4265
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.973155
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/T2" 21.9113
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 15.2659
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/D" 0.0344265
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/T2" 1.27234
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/VDD" 0.00878333
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.192315
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/VSS" 47.379
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/VSS" 6.61701
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/VDD" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/gated_control" 0.541381
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/T1" 19.5928
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/T2" 1.39906
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0185503
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 6.10862
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/T2" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/T1" 0.997869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/gated_control" 0.757502
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0289191
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/VSS" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/VDD" 0.107795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/gated_control" 15.4806
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.5232
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -23.8707
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/T2" 56.2042
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/T1" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/gated_control" 0.797271
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.532557
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/VDD" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 8.39294
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/D" 0.017142
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.02635
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/gated_control" 49.649
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T2" 0.252532
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 4.24359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/T2" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T2" 69.2389
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/T2" 99.2134
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 0.299264
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/VDD" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/nfet_0/vss" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/T2" 94.8962
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_3/T2" 7.93603
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.49588
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/VDD" 0.0285458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/T2" 1.39485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 3.67983
cap "swmatrix_Tgate_3/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.800561
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.728545
cap "swmatrix_Tgate_3/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.47604
cap "swmatrix_Tgate_3/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/nfet_0/vss" 2.23406
cap "swmatrix_Tgate_3/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/nfet_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/T2" 16.776
cap "swmatrix_Tgate_3/nfet_0/vss" "swmatrix_Tgate_3/T2" 28.1258
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/VDD" 0.0245963
cap "swmatrix_Tgate_3/nfet_0/vss" "swmatrix_Tgate_3/VDD" -23.8707
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.94976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/T2" 3.07641
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0329375
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 75.6496
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_3/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_3/T2" 0.197682
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_3/T2" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 3.86567
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" 18.2026
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/PHI_1" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 9.96971
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 65.5953
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_3/T2" 5.0638
cap "swmatrix_Tgate_3/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.81495
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_3/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" -1.13687e-13
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 27.1929
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.77636e-15
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.701051
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/T2" 148.369
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 11.8937
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 2.71402
cap "swmatrix_Tgate_3/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_3/T2" 0.231107
cap "swmatrix_Tgate_3/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 20.883
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 0.0204415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/pfet_0/w_n230_n138#" 2.33544
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_3/nfet_0/a_n84_0#" 0.022951
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 25.3511
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 0.472251
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 17.3358
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/Q[8]" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.42109e-14
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -23.8707
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 1.75991
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T2" 31.0725
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/pfet_0/a_28_n136#" 2.2828
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/T2" 1.67136
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/T2" 1.44689
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 74.4212
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VSS" 41.1397
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/VSS" 2.03638
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/VSS" 2.18503
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2$1_0/Q[8]" 5.55131
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 1.70831
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/Q[8]" 3.84521
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/VSS" 5.82025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 18.7334
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/T1" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_3/T1" 0.114924
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 60.901
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 11.3002
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_3/VDD" 2.92286
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.21839
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate_3/T1" 0.134706
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_3/T1" 1.86724
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/Q[8]" 3.27411
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.07001
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" -8.88178e-16
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/VDD" 2.16567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 9.1388
cap "swmatrix_Tgate_3/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/Q[8]" 0.774943
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VSS" 46.6526
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VDD" 24.5258
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_2" 6.34703
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 4.55918
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_2" 2.48869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/T1" 0.0597909
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" 8.29003
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/VSS" 1.45065
cap "swmatrix_Tgate_3/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.866789
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/VDD" 0.432193
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.09436
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate_3/T1" 9.45314
cap "ShiftReg_row_10_2$1_0/Q[8]" "swmatrix_Tgate_3/VSS" 14.6026
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/Q[8]" 11.215
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 21.9927
cap "swmatrix_Tgate_3/pfet_0/a_1148_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.6171
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 2.84217e-14
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/T1" 12.8087
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/T1" 34.2199
cap "swmatrix_Tgate_1/gated_control" "swmatrix_Tgate_3/VSS" 85.5524
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VSS" 19.5347
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 0.0589277
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_3/VDD" 13.3884
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/T1" 0.180047
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_3/VSS" 2.50778
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.252532
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0353205
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_3/VDD" 0.0362312
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 12.5972
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" "swmatrix_Tgate_3/VDD" 0.0406229
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.757502
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_3/VDD" 0.393687
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.84217e-14
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/gated_control" 66.9758
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VDD" 2.20046
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 0.0961853
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/gated_control" 36.117
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/gated_control" 0.0947967
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/gated_control" 60.2207
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" 2.33365
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0134549
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_1/gated_control" 2.67461
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.135636
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" 0.63199
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.00570698
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.624667
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.39906
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/T1" 14.7498
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/VDD" 0.695268
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -23.8707
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.19034
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_1/gated_control" 0.669163
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" "swmatrix_Tgate_1/gated_control" 0.567672
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07089
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" 2.12977
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/T2" 15.0465
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/gated_control" 2.1825
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.24014
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0185503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/gated_control" 24.8608
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/Q" 0.035699
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_3/VSS" 51.9578
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.13687e-13
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/VDD" "swmatrix_Tgate_1/T2" 75.6496
cap "swmatrix_Tgate_1/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.997869
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/pfet_0/w_n230_n138#" 2.71402
cap "swmatrix_Tgate_1/VSS" "swmatrix_Tgate_1/T2" 28.1258
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 0.165888
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/VSS" 2.04206
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 23.1944
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_1/T2" 5.0638
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 49.6359
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 62.7755
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.61131
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 2.01644
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_1/T2" 1.39485
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/nfet_0/a_n84_0#" 0.0204415
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.797271
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/T2" 93.7085
cap "swmatrix_Tgate_1/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 15.008
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/T2" 6.73208
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/VSS" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/VDD" 0.0234984
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.07641
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "swmatrix_Tgate_1/T2" 0.231107
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.83671
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/T2" 16.2056
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 10.1125
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.107795
cap "swmatrix_Tgate_1/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 20.8479
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.86567
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.192315
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 136.194
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "swmatrix_Tgate_1/T2" 0.167827
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_1/T2" 9.19492
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/pfet_0/w_n230_n138#" 2.31072
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 86.4655
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 47.3695
cap "swmatrix_Tgate_1/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 11.6569
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/VDD" 0.0399599
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_1/T2" 0.197682
cap "swmatrix_Tgate_1/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" 2.58011
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_1/T2" 0.500685
cap "swmatrix_Tgate_1/pfet_0/w_n230_n138#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.24359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.701051
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/EN" -7.10543e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_1/T2" 0.212147
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_1/T2" 99.2134
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/nfet_0/a_n84_0#" 0.541099
cap "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/VSS" -23.8707
cap "swmatrix_Tgate_1/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gated_control" 70.3011
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/nfet_0/vss" 2.07089
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.42109e-14
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.114924
cap "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/nfet_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -5.68434e-14
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.1859
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.08128
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 31.3432
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 75.4097
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/T2" 0.217688
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 11.2991
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 9.21839
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/VDD" 2.50898
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.13142
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.279544
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.44689
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.81258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/nfet_0/a_574_0#" 0.022951
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.87705
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.09769
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_1/nfet_0/vss" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_1/nfet_0/vss" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_1/nfet_0/vss" 2.07089
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.48933
cap "swmatrix_Tgate_1/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.24181
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/T2" 1.18779
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.29306
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/nfet_0/vss" 2.92403
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_1/VDD" 2.36399
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 25.3482
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 18.7332
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 17.3358
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 60.901
cap "swmatrix_Tgate_1/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.728545
cap "swmatrix_Tgate_1/nfet_0/a_574_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "swmatrix_Tgate_1/nfet_0/vss" 2.80926
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/T1" 2.62213
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 1.02815
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 63.6712
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 38.6804
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_2/T1" 0.180047
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.50778
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.58068
cap "swmatrix_Tgate_1/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 8.95682
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 31.2737
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 3.55271e-15
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 3.9933
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 17.4686
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 43.7628
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/T1" 5.19949
cap "swmatrix_Tgate_1/pfet_0/a_508_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 13.4499
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/VSS" 12.9938
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 17.8099
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.16567
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 2.53485
cap "swmatrix_Tgate_1/pfet_0/a_734_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 13.0575
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_1/pfet_0/a_734_0#" 5.55131
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 27.5543
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T1" 0.785958
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.89622
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/VDD" 14.4891
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/pfet_0/a_508_n136#" 1.0969
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_1/pfet_0/a_734_0#" 0.610621
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 2.96347
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.00142514
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 3.7249
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -19.574
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.035699
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 36.5331
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/VSS" 3.77276
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 1.59571
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.172574
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 0.135636
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/gated_control" 2.67461
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/VSS" 7.58374
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/VDD" 0.367337
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/VDD" 0.00548958
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/T1" 0.0921099
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 3.7843
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 6.82287
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/gated_control" 126.627
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/nfet_0/a_94_0#" 0.0360846
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/VDD" 0.0406229
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/nfet_0/a_94_0#" 0.214931
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/T1" 5.02035
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 54.8646
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/VDD" 1.12746
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 0.155976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/gated_control" 1.28606
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/gated_control" 50.3703
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.00447942
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/nfet_0/a_94_0#" 3.85946
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 4.58514
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 1.46054
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/gated_control" 2.09436
cap "ShiftReg_row_10_2$1_0/Q[9]" "swmatrix_Tgate_2/gated_control" 0.567672
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 6.62307
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/nfet_0/a_94_0#" 1.91056
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 0.153724
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.00640138
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0200821
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/VSS" 1.89832
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/gated_control" 12.9005
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.997869
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/gated_control" 70.264
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/VSS" 6.61701
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/VSS" 49.6359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -1.77636e-15
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/VDD" 0.0325106
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.532557
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.46738
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.909895
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/T1" 20.6451
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/pfet_0/w_n230_n138#" 4.24359
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/VSS" 47.3695
cap "swmatrix_Tgate_2/gated_control" "swmatrix_Tgate_2/pfet_0/w_n230_n138#" 7.23542
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 0.0171252
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.18413
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.192315
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "swmatrix_Tgate_2/gated_control" 2.02251
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.27234
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/gated_control" 55.7932
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/gated_control" 0.664684
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0289191
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.15425
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "swmatrix_Tgate_2/VDD" 0.0307417
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/gated_control" 0.797271
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.252532
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.896441
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/VDD" 0.107795
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet_0/w_n230_n138#" 9.72929
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.02635
cap "swmatrix_Tgate_2/gated_control" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.757502
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/ZN" 17.1388
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/T2" 21.4707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/VDD" 0.0340354
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "swmatrix_Tgate_2/T2" 0.212147
cap "swmatrix_Tgate_2/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.96813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "swmatrix_Tgate_2/T2" 7.93603
cap "swmatrix_Tgate_2/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.23406
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/nfet_0/vss" 41.8813
cap "swmatrix_Tgate_2/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.07089
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/nfet_0/vss" -23.8707
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/T2" 6.94976
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "swmatrix_Tgate_2/T2" 5.0638
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.62728
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 99.2134
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "swmatrix_Tgate_2/T2" 0.197682
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 18.7332
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/T2" 155.806
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/T2" 94.8962
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.231107
cap "swmatrix_Tgate_2/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 41.1227
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.701051
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 17.3358
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/T2" 72.4558
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.81258
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.820643
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.50898
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 86.4655
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/T2" 3.86567
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "swmatrix_Tgate_2/T2" 0.500685
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "swmatrix_Tgate_2/T2" 1.39485
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.75398
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/VDD" 9.21839
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.36399
cap "swmatrix_Tgate_2/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.85132
cap "swmatrix_Tgate_2/nfet_0/vss" "swmatrix_Tgate_2/T2" 28.1258
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 25.3482
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.4474
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/T2" 3.07641
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.798192
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 2.84217e-14
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 11.2991
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VDD" 75.6496
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0204415
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/nfet_0/a_n84_0#" 60.901
cap "swmatrix_Tgate_2/nfet_0/a_n84_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/Q" 0.022951
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_2/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/Q[10]" 5.55131
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/T2" 63.5358
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 25.2798
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/VDD" 16.1269
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.70831
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/pfet_0/a_n92_0#" 0.114924
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/pfet_0/a_n92_0#" 23.6372
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "ShiftReg_row_10_2$1_0/Q[10]" 7.10543e-15
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate_2/VSS" 5.2907
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VSS" 41.8813
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/T2" 1.44689
cap "swmatrix_Tgate_2/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/Q[10]" 2.53485
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate_2/VDD" 4.14171
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 17.0469
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/VSS" 5.82025
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VDD" 10.0876
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 8.88178e-16
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 26.3857
cap "swmatrix_Tgate_2/pfet_0/a_28_n136#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.2828
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "swmatrix_Tgate_2/VDD" 8.07001
cap "swmatrix_Tgate_2/pfet_0/a_n92_0#" "ShiftReg_row_10_2$1_0/Q[10]" 2.76351
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/pfet_0/a_n92_0#" 67.6644
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.84217e-14
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/VSS" 2.18503
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -23.8707
cap "swmatrix_Tgate_2/pfet_0/a_n92_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.86724
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/VSS" 43.603
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/pfet_0/a_28_n136#" 0.739881
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "swmatrix_Tgate_2/VDD" 2.87705
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 0.745417
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 3.83973
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/VSS" 2.48869
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "ShiftReg_row_10_2$1_0/Q[10]" 6.05354
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 17.4996
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/Q[10]" 15.2077
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_2/pfet_0/a_1534_0#" 0.180047
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" 26.3991
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/VDD" 0.745417
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" 2.4102
cap "ShiftReg_row_10_2$1_0/Q[10]" "swmatrix_Tgate_2/VSS" 12.0264
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/ZN" "swmatrix_Tgate_2/VSS" 2.50778
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/pfet_0/a_1534_0#" 25.458
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VDD" 14.5776
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "swmatrix_Tgate_2/VSS" 15.9448
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "swmatrix_Tgate_2/VSS" 4.55918
cap "swmatrix_Tgate_2/pfet_0/a_1534_0#" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" 6.34703
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 30.0156
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1_0/A1" "swmatrix_Tgate_2/VDD" 0.513207
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_1" 0.71427
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 0.829666
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/m4_2043_n177#" 3.54303
cap "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/VDD" 0.71427
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 13.0976
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -27171.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7678320 -113342 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VDD" "swmatrix_Tgate_2/VDD"
merge "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/VDD"
merge "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_3/VDD"
merge "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/VDD"
merge "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD"
merge "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" "swmatrix_Tgate_6/VDD"
merge "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_5/VDD"
merge "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD"
merge "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/VDD" "swmatrix_Tgate_7/VDD"
merge "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_4/VDD"
merge "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "swmatrix_Tgate_8/VDD"
merge "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2$1_0/VDD"
merge "ShiftReg_row_10_2$1_0/VDD" "swmatrix_Tgate_9/VDD"
merge "swmatrix_Tgate_9/VDD" "vdd"
merge "swmatrix_Tgate_9/T2" "BUS[1]" -751.154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6300 -352 0 0
merge "swmatrix_Tgate_2/VSUBS" "swmatrix_Tgate_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate_1/VSUBS" "swmatrix_Tgate_3/VSUBS"
merge "swmatrix_Tgate_3/VSUBS" "swmatrix_Tgate_0/VSUBS"
merge "swmatrix_Tgate_0/VSUBS" "swmatrix_Tgate_6/VSUBS"
merge "swmatrix_Tgate_6/VSUBS" "swmatrix_Tgate_5/VSUBS"
merge "swmatrix_Tgate_5/VSUBS" "swmatrix_Tgate_7/VSUBS"
merge "swmatrix_Tgate_7/VSUBS" "swmatrix_Tgate_4/VSUBS"
merge "swmatrix_Tgate_4/VSUBS" "swmatrix_Tgate_8/VSUBS"
merge "swmatrix_Tgate_8/VSUBS" "ShiftReg_row_10_2$1_0/VSUBS"
merge "ShiftReg_row_10_2$1_0/VSUBS" "swmatrix_Tgate_9/VSUBS"
merge "swmatrix_Tgate_9/VSUBS" "VSUBS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" -50693.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7185990 -238020 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_2/nfet_0/vss"
merge "swmatrix_Tgate_2/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_2/VSS"
merge "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "swmatrix_Tgate_1/nfet_0/vss"
merge "swmatrix_Tgate_1/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_1/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "swmatrix_Tgate_1/VSS"
merge "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_3/nfet_0/vss"
merge "swmatrix_Tgate_3/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_3/VSS"
merge "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "swmatrix_Tgate_0/nfet_0/vss"
merge "swmatrix_Tgate_0/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_3/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "swmatrix_Tgate_0/VSS"
merge "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_6/nfet_0/vss"
merge "swmatrix_Tgate_6/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_6/VSS"
merge "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "swmatrix_Tgate_5/nfet_0/vss"
merge "swmatrix_Tgate_5/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_5/VSS"
merge "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS"
merge "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_7/nfet_0/vss"
merge "swmatrix_Tgate_7/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_7/VSS"
merge "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_4/nfet_0/vss"
merge "swmatrix_Tgate_4/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_7/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "swmatrix_Tgate_4/VSS"
merge "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$1_1/VSS" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS"
merge "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_8/nfet_0/vss"
merge "swmatrix_Tgate_8/nfet_0/vss" "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_9/VSS" "swmatrix_Tgate_8/VSS"
merge "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VSS" "swmatrix_Tgate_9/nfet_0/vss"
merge "swmatrix_Tgate_9/nfet_0/vss" "ShiftReg_row_10_2$1_0/VSS"
merge "ShiftReg_row_10_2$1_0/VSS" "swmatrix_Tgate_9/VSS"
merge "swmatrix_Tgate_9/VSS" "vss"
merge "ShiftReg_row_10_2$1_0/PHI_1" "PHI_1" -0.943767 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[7]" "swmatrix_Tgate_0/gated_control" -613.831 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/PHI_2" "PHI_2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[2]" "swmatrix_Tgate_8/gated_control" -464.146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[10]" "swmatrix_Tgate_2/gated_control" -539.02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1_0/m4_2043_n177#" "ShiftReg_row_10_2$1_0/Q[10]" -92.0799 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1800 -236 0 0
merge "ShiftReg_row_10_2$1_0/Q[10]" "d_out"
merge "ShiftReg_row_10_2$1_0/D_in" "D_in" -13.036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[5]" "swmatrix_Tgate_5/gated_control" -596.64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "swmatrix_Tgate_1/T1" "swmatrix_Tgate_2/T1" -5532.33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -110960 -4332 0 0 0 0
merge "swmatrix_Tgate_2/T1" "swmatrix_Tgate_0/T1"
merge "swmatrix_Tgate_0/T1" "swmatrix_Tgate_3/T1"
merge "swmatrix_Tgate_3/T1" "swmatrix_Tgate_5/T1"
merge "swmatrix_Tgate_5/T1" "swmatrix_Tgate_6/T1"
merge "swmatrix_Tgate_6/T1" "swmatrix_Tgate_4/T1"
merge "swmatrix_Tgate_4/T1" "swmatrix_Tgate_7/T1"
merge "swmatrix_Tgate_7/T1" "swmatrix_Tgate_8/T1"
merge "swmatrix_Tgate_8/T1" "swmatrix_Tgate_9/T1"
merge "swmatrix_Tgate_9/T1" "pin"
merge "swmatrix_Tgate_1/T2" "BUS[9]" -655.694 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_3/T2" "BUS[8]" -751.432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_0/T2" "BUS[7]" -751.432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_6/T2" "BUS[6]" -708.474 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_4/T2" "BUS[3]" -751.432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_5/T2" "BUS[5]" -751.432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_7/T2" "BUS[4]" -700.31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_8/T2" "BUS[2]" -694.082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_2/T2" "BUS[10]" -729.315 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2$1_0/gc[4]" "swmatrix_Tgate_7/gated_control" -488.201 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/EN" "enable" -315.601 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[3]" "swmatrix_Tgate_4/gated_control" -579.286 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[9]" "swmatrix_Tgate_1/gated_control" -433.637 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[8]" "swmatrix_Tgate_3/gated_control" -521.821 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[6]" "swmatrix_Tgate_6/gated_control" -504.631 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5760 -304 0 0 0 0
merge "ShiftReg_row_10_2$1_0/gc[1]" "swmatrix_Tgate_9/gated_control" -491.88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4331 -264 0 0 0 0
