// Seed: 1386288932
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2
);
  assign id_0 = -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd91
) (
    input supply0 id_0,
    input tri1 id_1,
    input tri0 _id_2,
    input tri id_3,
    output tri id_4,
    output wor id_5,
    output wire id_6
);
  logic [1 'd0 !=  -1 'd0 : id_2] id_8;
  assign id_5 = id_8 ? id_1 : id_3;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wire id_9,
    output wor id_10,
    input tri1 id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
