[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FuncAttrib/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FuncAttrib/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> l<1:1> el<1:0>
n<7> u<2> t<IntConst> p<3> l<1:11> el<1:12>
n<> u<3> t<Primary_literal> p<4> c<2> l<1:11> el<1:12>
n<> u<4> t<Constant_primary> p<5> c<3> l<1:11> el<1:12>
n<> u<5> t<Constant_expression> p<10> c<4> s<9> l<1:11> el<1:12>
n<0> u<6> t<IntConst> p<7> l<1:13> el<1:14>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:13> el<1:14>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:13> el<1:14>
n<> u<9> t<Constant_expression> p<10> c<8> l<1:13> el<1:14>
n<> u<10> t<Constant_range> p<11> c<5> l<1:11> el<1:14>
n<> u<11> t<Packed_dimension> p<12> c<10> l<1:10> el<1:15>
n<> u<12> t<Function_data_type_or_implicit> p<68> c<11> s<13> l<1:10> el<1:15>
n<do_add> u<13> t<StringConst> p<68> s<29> l<1:16> el<1:22>
n<> u<14> t<TfPortDir_Inp> p<28> s<25> l<2:1> el<2:6>
n<7> u<15> t<IntConst> p<16> l<2:8> el<2:9>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:8> el<2:9>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:8> el<2:9>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<2:8> el<2:9>
n<0> u<19> t<IntConst> p<20> l<2:10> el<2:11>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:10> el<2:11>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:10> el<2:11>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:10> el<2:11>
n<> u<23> t<Constant_range> p<24> c<18> l<2:8> el<2:11>
n<> u<24> t<Packed_dimension> p<25> c<23> l<2:7> el<2:12>
n<> u<25> t<Data_type_or_implicit> p<28> c<24> s<27> l<2:7> el<2:12>
n<inp_a> u<26> t<StringConst> p<27> l<2:13> el<2:18>
n<> u<27> t<List_of_tf_variable_identifiers> p<28> c<26> l<2:13> el<2:18>
n<> u<28> t<Tf_port_declaration> p<29> c<14> l<2:1> el<2:19>
n<> u<29> t<Tf_item_declaration> p<68> c<28> s<45> l<2:1> el<2:19>
n<> u<30> t<TfPortDir_Inp> p<44> s<41> l<3:1> el<3:6>
n<7> u<31> t<IntConst> p<32> l<3:8> el<3:9>
n<> u<32> t<Primary_literal> p<33> c<31> l<3:8> el<3:9>
n<> u<33> t<Constant_primary> p<34> c<32> l<3:8> el<3:9>
n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<3:8> el<3:9>
n<0> u<35> t<IntConst> p<36> l<3:10> el<3:11>
n<> u<36> t<Primary_literal> p<37> c<35> l<3:10> el<3:11>
n<> u<37> t<Constant_primary> p<38> c<36> l<3:10> el<3:11>
n<> u<38> t<Constant_expression> p<39> c<37> l<3:10> el<3:11>
n<> u<39> t<Constant_range> p<40> c<34> l<3:8> el<3:11>
n<> u<40> t<Packed_dimension> p<41> c<39> l<3:7> el<3:12>
n<> u<41> t<Data_type_or_implicit> p<44> c<40> s<43> l<3:7> el<3:12>
n<inp_b> u<42> t<StringConst> p<43> l<3:13> el<3:18>
n<> u<43> t<List_of_tf_variable_identifiers> p<44> c<42> l<3:13> el<3:18>
n<> u<44> t<Tf_port_declaration> p<45> c<30> l<3:1> el<3:19>
n<> u<45> t<Tf_item_declaration> p<68> c<44> s<66> l<3:1> el<3:19>
n<do_add> u<46> t<StringConst> p<47> l<5:1> el<5:7>
n<> u<47> t<Ps_or_hierarchical_identifier> p<50> c<46> s<49> l<5:1> el<5:7>
n<> u<48> t<Bit_select> p<49> l<5:8> el<5:8>
n<> u<49> t<Select> p<50> c<48> l<5:8> el<5:8>
n<> u<50> t<Variable_lvalue> p<62> c<47> s<51> l<5:1> el<5:7>
n<> u<51> t<AssignOp_Assign> p<62> s<61> l<5:8> el<5:9>
n<inp_a> u<52> t<StringConst> p<53> l<5:10> el<5:15>
n<> u<53> t<Primary_literal> p<54> c<52> l<5:10> el<5:15>
n<> u<54> t<Primary> p<55> c<53> l<5:10> el<5:15>
n<> u<55> t<Expression> p<61> c<54> s<60> l<5:10> el<5:15>
n<inp_b> u<56> t<StringConst> p<57> l<5:18> el<5:23>
n<> u<57> t<Primary_literal> p<58> c<56> l<5:18> el<5:23>
n<> u<58> t<Primary> p<59> c<57> l<5:18> el<5:23>
n<> u<59> t<Expression> p<61> c<58> l<5:18> el<5:23>
n<> u<60> t<BinOp_Plus> p<61> s<59> l<5:16> el<5:17>
n<> u<61> t<Expression> p<62> c<55> l<5:10> el<5:23>
n<> u<62> t<Operator_assignment> p<63> c<50> l<5:1> el<5:23>
n<> u<63> t<Blocking_assignment> p<64> c<62> l<5:1> el<5:23>
n<> u<64> t<Statement_item> p<65> c<63> l<5:1> el<5:24>
n<> u<65> t<Statement> p<66> c<64> l<5:1> el<5:24>
n<> u<66> t<Function_statement_or_null> p<68> c<65> s<67> l<5:1> el<5:24>
n<> u<67> t<Endfunction> p<68> l<7:1> el<7:12>
n<> u<68> t<Function_body_declaration> p<69> c<12> l<1:10> el<7:12>
n<> u<69> t<Function_declaration> p<70> c<68> l<1:1> el<7:12>
n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<1:1> el<7:12>
n<> u<71> t<Package_item> p<72> c<70> l<1:1> el<7:12>
n<> u<72> t<Description> p<248> c<71> s<247> l<1:1> el<7:12>
n<module> u<73> t<Module_keyword> p<106> s<74> l<9:1> el<9:7>
n<foo> u<74> t<StringConst> p<106> s<105> l<9:8> el<9:11>
n<clk> u<75> t<StringConst> p<78> s<77> l<9:12> el<9:15>
n<> u<76> t<Constant_bit_select> p<77> l<9:15> el<9:15>
n<> u<77> t<Constant_select> p<78> c<76> l<9:15> el<9:15>
n<> u<78> t<Port_reference> p<79> c<75> l<9:12> el<9:15>
n<> u<79> t<Port_expression> p<80> c<78> l<9:12> el<9:15>
n<> u<80> t<Port> p<105> c<79> s<86> l<9:12> el<9:15>
n<rst> u<81> t<StringConst> p<84> s<83> l<9:17> el<9:20>
n<> u<82> t<Constant_bit_select> p<83> l<9:20> el<9:20>
n<> u<83> t<Constant_select> p<84> c<82> l<9:20> el<9:20>
n<> u<84> t<Port_reference> p<85> c<81> l<9:17> el<9:20>
n<> u<85> t<Port_expression> p<86> c<84> l<9:17> el<9:20>
n<> u<86> t<Port> p<105> c<85> s<92> l<9:17> el<9:20>
n<inp_a> u<87> t<StringConst> p<90> s<89> l<9:22> el<9:27>
n<> u<88> t<Constant_bit_select> p<89> l<9:27> el<9:27>
n<> u<89> t<Constant_select> p<90> c<88> l<9:27> el<9:27>
n<> u<90> t<Port_reference> p<91> c<87> l<9:22> el<9:27>
n<> u<91> t<Port_expression> p<92> c<90> l<9:22> el<9:27>
n<> u<92> t<Port> p<105> c<91> s<98> l<9:22> el<9:27>
n<inp_b> u<93> t<StringConst> p<96> s<95> l<9:29> el<9:34>
n<> u<94> t<Constant_bit_select> p<95> l<9:34> el<9:34>
n<> u<95> t<Constant_select> p<96> c<94> l<9:34> el<9:34>
n<> u<96> t<Port_reference> p<97> c<93> l<9:29> el<9:34>
n<> u<97> t<Port_expression> p<98> c<96> l<9:29> el<9:34>
n<> u<98> t<Port> p<105> c<97> s<104> l<9:29> el<9:34>
n<out> u<99> t<StringConst> p<102> s<101> l<9:36> el<9:39>
n<> u<100> t<Constant_bit_select> p<101> l<9:39> el<9:39>
n<> u<101> t<Constant_select> p<102> c<100> l<9:39> el<9:39>
n<> u<102> t<Port_reference> p<103> c<99> l<9:36> el<9:39>
n<> u<103> t<Port_expression> p<104> c<102> l<9:36> el<9:39>
n<> u<104> t<Port> p<105> c<103> l<9:36> el<9:39>
n<> u<105> t<List_of_ports> p<106> c<80> l<9:11> el<9:40>
n<> u<106> t<Module_nonansi_header> p<246> c<73> s<114> l<9:1> el<9:41>
n<> u<107> t<NetType_Wire> p<109> s<108> l<10:8> el<10:12>
n<> u<108> t<Data_type_or_implicit> p<109> l<10:13> el<10:13>
n<> u<109> t<Net_port_type> p<112> c<107> s<111> l<10:8> el<10:12>
n<clk> u<110> t<StringConst> p<111> l<10:13> el<10:16>
n<> u<111> t<List_of_port_identifiers> p<112> c<110> l<10:13> el<10:16>
n<> u<112> t<Input_declaration> p<113> c<109> l<10:1> el<10:16>
n<> u<113> t<Port_declaration> p<114> c<112> l<10:1> el<10:16>
n<> u<114> t<Module_item> p<246> c<113> s<122> l<10:1> el<10:17>
n<> u<115> t<NetType_Wire> p<117> s<116> l<11:8> el<11:12>
n<> u<116> t<Data_type_or_implicit> p<117> l<11:13> el<11:13>
n<> u<117> t<Net_port_type> p<120> c<115> s<119> l<11:8> el<11:12>
n<rst> u<118> t<StringConst> p<119> l<11:13> el<11:16>
n<> u<119> t<List_of_port_identifiers> p<120> c<118> l<11:13> el<11:16>
n<> u<120> t<Input_declaration> p<121> c<117> l<11:1> el<11:16>
n<> u<121> t<Port_declaration> p<122> c<120> l<11:1> el<11:16>
n<> u<122> t<Module_item> p<246> c<121> s<140> l<11:1> el<11:17>
n<> u<123> t<NetType_Wire> p<135> s<134> l<12:8> el<12:12>
n<7> u<124> t<IntConst> p<125> l<12:14> el<12:15>
n<> u<125> t<Primary_literal> p<126> c<124> l<12:14> el<12:15>
n<> u<126> t<Constant_primary> p<127> c<125> l<12:14> el<12:15>
n<> u<127> t<Constant_expression> p<132> c<126> s<131> l<12:14> el<12:15>
n<0> u<128> t<IntConst> p<129> l<12:16> el<12:17>
n<> u<129> t<Primary_literal> p<130> c<128> l<12:16> el<12:17>
n<> u<130> t<Constant_primary> p<131> c<129> l<12:16> el<12:17>
n<> u<131> t<Constant_expression> p<132> c<130> l<12:16> el<12:17>
n<> u<132> t<Constant_range> p<133> c<127> l<12:14> el<12:17>
n<> u<133> t<Packed_dimension> p<134> c<132> l<12:13> el<12:18>
n<> u<134> t<Data_type_or_implicit> p<135> c<133> l<12:13> el<12:18>
n<> u<135> t<Net_port_type> p<138> c<123> s<137> l<12:8> el<12:18>
n<inp_a> u<136> t<StringConst> p<137> l<12:19> el<12:24>
n<> u<137> t<List_of_port_identifiers> p<138> c<136> l<12:19> el<12:24>
n<> u<138> t<Input_declaration> p<139> c<135> l<12:1> el<12:24>
n<> u<139> t<Port_declaration> p<140> c<138> l<12:1> el<12:24>
n<> u<140> t<Module_item> p<246> c<139> s<158> l<12:1> el<12:25>
n<> u<141> t<NetType_Wire> p<153> s<152> l<13:8> el<13:12>
n<7> u<142> t<IntConst> p<143> l<13:14> el<13:15>
n<> u<143> t<Primary_literal> p<144> c<142> l<13:14> el<13:15>
n<> u<144> t<Constant_primary> p<145> c<143> l<13:14> el<13:15>
n<> u<145> t<Constant_expression> p<150> c<144> s<149> l<13:14> el<13:15>
n<0> u<146> t<IntConst> p<147> l<13:16> el<13:17>
n<> u<147> t<Primary_literal> p<148> c<146> l<13:16> el<13:17>
n<> u<148> t<Constant_primary> p<149> c<147> l<13:16> el<13:17>
n<> u<149> t<Constant_expression> p<150> c<148> l<13:16> el<13:17>
n<> u<150> t<Constant_range> p<151> c<145> l<13:14> el<13:17>
n<> u<151> t<Packed_dimension> p<152> c<150> l<13:13> el<13:18>
n<> u<152> t<Data_type_or_implicit> p<153> c<151> l<13:13> el<13:18>
n<> u<153> t<Net_port_type> p<156> c<141> s<155> l<13:8> el<13:18>
n<inp_b> u<154> t<StringConst> p<155> l<13:19> el<13:24>
n<> u<155> t<List_of_port_identifiers> p<156> c<154> l<13:19> el<13:24>
n<> u<156> t<Input_declaration> p<157> c<153> l<13:1> el<13:24>
n<> u<157> t<Port_declaration> p<158> c<156> l<13:1> el<13:24>
n<> u<158> t<Module_item> p<246> c<157> s<177> l<13:1> el<13:25>
n<> u<159> t<IntVec_TypeReg> p<170> s<169> l<14:8> el<14:11>
n<7> u<160> t<IntConst> p<161> l<14:14> el<14:15>
n<> u<161> t<Primary_literal> p<162> c<160> l<14:14> el<14:15>
n<> u<162> t<Constant_primary> p<163> c<161> l<14:14> el<14:15>
n<> u<163> t<Constant_expression> p<168> c<162> s<167> l<14:14> el<14:15>
n<0> u<164> t<IntConst> p<165> l<14:16> el<14:17>
n<> u<165> t<Primary_literal> p<166> c<164> l<14:16> el<14:17>
n<> u<166> t<Constant_primary> p<167> c<165> l<14:16> el<14:17>
n<> u<167> t<Constant_expression> p<168> c<166> l<14:16> el<14:17>
n<> u<168> t<Constant_range> p<169> c<163> l<14:14> el<14:17>
n<> u<169> t<Packed_dimension> p<170> c<168> l<14:13> el<14:18>
n<> u<170> t<Data_type> p<171> c<159> l<14:8> el<14:18>
n<> u<171> t<Data_type_or_implicit> p<172> c<170> l<14:8> el<14:18>
n<> u<172> t<Net_port_type> p<175> c<171> s<174> l<14:8> el<14:18>
n<out> u<173> t<StringConst> p<174> l<14:19> el<14:22>
n<> u<174> t<List_of_port_identifiers> p<175> c<173> l<14:19> el<14:22>
n<> u<175> t<Output_declaration> p<176> c<172> l<14:1> el<14:22>
n<> u<176> t<Port_declaration> p<177> c<175> l<14:1> el<14:22>
n<> u<177> t<Module_item> p<246> c<176> s<244> l<14:1> el<14:23>
n<> u<178> t<AlwaysKeywd_Always> p<240> s<239> l<16:1> el<16:7>
n<> u<179> t<Edge_Posedge> p<184> s<183> l<16:10> el<16:17>
n<clk> u<180> t<StringConst> p<181> l<16:18> el<16:21>
n<> u<181> t<Primary_literal> p<182> c<180> l<16:18> el<16:21>
n<> u<182> t<Primary> p<183> c<181> l<16:18> el<16:21>
n<> u<183> t<Expression> p<184> c<182> l<16:18> el<16:21>
n<> u<184> t<Event_expression> p<185> c<179> l<16:10> el<16:21>
n<> u<185> t<Event_control> p<186> c<184> l<16:8> el<16:22>
n<> u<186> t<Procedural_timing_control> p<237> c<185> s<236> l<16:8> el<16:22>
n<rst> u<187> t<StringConst> p<188> l<17:7> el<17:10>
n<> u<188> t<Primary_literal> p<189> c<187> l<17:7> el<17:10>
n<> u<189> t<Primary> p<190> c<188> l<17:7> el<17:10>
n<> u<190> t<Expression> p<191> c<189> l<17:7> el<17:10>
n<> u<191> t<Expression_or_cond_pattern> p<192> c<190> l<17:7> el<17:10>
n<> u<192> t<Cond_predicate> p<233> c<191> s<205> l<17:7> el<17:10>
n<out> u<193> t<StringConst> p<194> l<17:12> el<17:15>
n<> u<194> t<Ps_or_hierarchical_identifier> p<197> c<193> s<196> l<17:12> el<17:15>
n<> u<195> t<Bit_select> p<196> l<17:16> el<17:16>
n<> u<196> t<Select> p<197> c<195> l<17:16> el<17:16>
n<> u<197> t<Variable_lvalue> p<202> c<194> s<201> l<17:12> el<17:15>
n<0> u<198> t<IntConst> p<199> l<17:19> el<17:20>
n<> u<199> t<Primary_literal> p<200> c<198> l<17:19> el<17:20>
n<> u<200> t<Primary> p<201> c<199> l<17:19> el<17:20>
n<> u<201> t<Expression> p<202> c<200> l<17:19> el<17:20>
n<> u<202> t<Nonblocking_assignment> p<203> c<197> l<17:12> el<17:20>
n<> u<203> t<Statement_item> p<204> c<202> l<17:12> el<17:21>
n<> u<204> t<Statement> p<205> c<203> l<17:12> el<17:21>
n<> u<205> t<Statement_or_null> p<233> c<204> s<232> l<17:12> el<17:21>
n<out> u<206> t<StringConst> p<207> l<19:5> el<19:8>
n<> u<207> t<Ps_or_hierarchical_identifier> p<210> c<206> s<209> l<19:5> el<19:8>
n<> u<208> t<Bit_select> p<209> l<19:9> el<19:9>
n<> u<209> t<Select> p<210> c<208> l<19:9> el<19:9>
n<> u<210> t<Variable_lvalue> p<229> c<207> s<228> l<19:5> el<19:8>
n<do_add> u<211> t<StringConst> p<226> s<215> l<20:5> el<20:11>
n<combinational_adder> u<212> t<StringConst> p<213> l<20:15> el<20:34>
n<> u<213> t<Attr_name> p<214> c<212> l<20:15> el<20:34>
n<> u<214> t<Attr_spec> p<215> c<213> l<20:15> el<20:34>
n<> u<215> t<Attribute_instance> p<226> c<214> s<225> l<20:12> el<20:37>
n<inp_a> u<216> t<StringConst> p<217> l<20:39> el<20:44>
n<> u<217> t<Primary_literal> p<218> c<216> l<20:39> el<20:44>
n<> u<218> t<Primary> p<219> c<217> l<20:39> el<20:44>
n<> u<219> t<Expression> p<225> c<218> s<224> l<20:39> el<20:44>
n<inp_b> u<220> t<StringConst> p<221> l<20:46> el<20:51>
n<> u<221> t<Primary_literal> p<222> c<220> l<20:46> el<20:51>
n<> u<222> t<Primary> p<223> c<221> l<20:46> el<20:51>
n<> u<223> t<Expression> p<224> c<222> l<20:46> el<20:51>
n<> u<224> t<Argument> p<225> c<223> l<20:46> el<20:51>
n<> u<225> t<List_of_arguments> p<226> c<219> l<20:39> el<20:51>
n<> u<226> t<Complex_func_call> p<227> c<211> l<20:5> el<20:52>
n<> u<227> t<Primary> p<228> c<226> l<20:5> el<20:52>
n<> u<228> t<Expression> p<229> c<227> l<20:5> el<20:52>
n<> u<229> t<Nonblocking_assignment> p<230> c<210> l<19:5> el<20:52>
n<> u<230> t<Statement_item> p<231> c<229> l<19:5> el<20:53>
n<> u<231> t<Statement> p<232> c<230> l<19:5> el<20:53>
n<> u<232> t<Statement_or_null> p<233> c<231> l<19:5> el<20:53>
n<> u<233> t<Conditional_statement> p<234> c<192> l<17:3> el<20:53>
n<> u<234> t<Statement_item> p<235> c<233> l<17:3> el<20:53>
n<> u<235> t<Statement> p<236> c<234> l<17:3> el<20:53>
n<> u<236> t<Statement_or_null> p<237> c<235> l<17:3> el<20:53>
n<> u<237> t<Procedural_timing_control_statement> p<238> c<186> l<16:8> el<20:53>
n<> u<238> t<Statement_item> p<239> c<237> l<16:8> el<20:53>
n<> u<239> t<Statement> p<240> c<238> l<16:8> el<20:53>
n<> u<240> t<Always_construct> p<241> c<178> l<16:1> el<20:53>
n<> u<241> t<Module_common_item> p<242> c<240> l<16:1> el<20:53>
n<> u<242> t<Module_or_generate_item> p<243> c<241> l<16:1> el<20:53>
n<> u<243> t<Non_port_module_item> p<244> c<242> l<16:1> el<20:53>
n<> u<244> t<Module_item> p<246> c<243> s<245> l<16:1> el<20:53>
n<> u<245> t<Endmodule> p<246> l<22:1> el<22:10>
n<> u<246> t<Module_declaration> p<247> c<106> l<9:1> el<22:10>
n<> u<247> t<Description> p<248> c<246> l<9:1> el<22:10>
n<> u<248> t<Source_text> p<249> c<72> l<1:1> el<22:10>
n<> u<249> t<Top_level_rule> c<1> l<1:1> el<23:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:9:1: No timescale set for "foo".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:9:1: Compile module "work@foo".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:9:1: Top level module "work@foo".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             3
attribute                                              1
constant                                              31
design                                                 1
event_control                                          1
func_call                                              1
function                                               1
if_else                                                1
io_decl                                                2
logic_net                                             10
logic_typespec                                        18
logic_var                                              1
module_inst                                            3
operation                                              2
port                                                  10
range                                                 15
ref_obj                                               19
ref_typespec                                          18
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             5
attribute                                              1
constant                                              31
design                                                 1
event_control                                          2
func_call                                              2
function                                               1
if_else                                                2
io_decl                                                2
logic_net                                             10
logic_typespec                                        18
logic_var                                              1
module_inst                                            3
operation                                              3
port                                                  15
range                                                 15
ref_obj                                               30
ref_typespec                                          23
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncAttrib/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FuncAttrib/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FuncAttrib/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@foo)
|vpiElaborated:1
|vpiName:work@foo
|uhdmallModules:
\_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiParent:
  \_design: (work@foo)
  |vpiFullName:work@foo
  |vpiDefName:work@foo
  |vpiNet:
  \_logic_net: (work@foo.clk), line:9:12, endln:9:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:clk
    |vpiFullName:work@foo.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.rst), line:9:17, endln:9:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:rst
    |vpiFullName:work@foo.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_a
    |vpiFullName:work@foo.inp_a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_b
    |vpiFullName:work@foo.inp_b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.out), line:9:36, endln:9:39
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:out
    |vpiFullName:work@foo.out
    |vpiNetType:48
  |vpiPort:
  \_port: (clk), line:9:12, endln:9:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.clk.clk), line:9:12, endln:9:15
      |vpiParent:
      \_port: (clk), line:9:12, endln:9:15
      |vpiName:clk
      |vpiFullName:work@foo.clk.clk
      |vpiActual:
      \_logic_net: (work@foo.clk), line:9:12, endln:9:15
    |vpiTypedef:
    \_ref_typespec: (work@foo.clk)
      |vpiParent:
      \_port: (clk), line:9:12, endln:9:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_typespec: , line:10:8, endln:10:12
  |vpiPort:
  \_port: (rst), line:9:17, endln:9:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.rst.rst), line:9:17, endln:9:20
      |vpiParent:
      \_port: (rst), line:9:17, endln:9:20
      |vpiName:rst
      |vpiFullName:work@foo.rst.rst
      |vpiActual:
      \_logic_net: (work@foo.rst), line:9:17, endln:9:20
    |vpiTypedef:
    \_ref_typespec: (work@foo.rst)
      |vpiParent:
      \_port: (rst), line:9:17, endln:9:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_typespec: , line:11:8, endln:11:12
  |vpiPort:
  \_port: (inp_a), line:9:22, endln:9:27
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.inp_a.inp_a), line:9:22, endln:9:27
      |vpiParent:
      \_port: (inp_a), line:9:22, endln:9:27
      |vpiName:inp_a
      |vpiFullName:work@foo.inp_a.inp_a
      |vpiActual:
      \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
    |vpiTypedef:
    \_ref_typespec: (work@foo.inp_a)
      |vpiParent:
      \_port: (inp_a), line:9:22, endln:9:27
      |vpiFullName:work@foo.inp_a
      |vpiActual:
      \_logic_typespec: , line:12:8, endln:12:18
  |vpiPort:
  \_port: (inp_b), line:9:29, endln:9:34
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.inp_b.inp_b), line:9:29, endln:9:34
      |vpiParent:
      \_port: (inp_b), line:9:29, endln:9:34
      |vpiName:inp_b
      |vpiFullName:work@foo.inp_b.inp_b
      |vpiActual:
      \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
    |vpiTypedef:
    \_ref_typespec: (work@foo.inp_b)
      |vpiParent:
      \_port: (inp_b), line:9:29, endln:9:34
      |vpiFullName:work@foo.inp_b
      |vpiActual:
      \_logic_typespec: , line:13:8, endln:13:18
  |vpiPort:
  \_port: (out), line:9:36, endln:9:39
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@foo.out.out), line:9:36, endln:9:39
      |vpiParent:
      \_port: (out), line:9:36, endln:9:39
      |vpiName:out
      |vpiFullName:work@foo.out.out
      |vpiActual:
      \_logic_net: (work@foo.out), line:9:36, endln:9:39
    |vpiTypedef:
    \_ref_typespec: (work@foo.out)
      |vpiParent:
      \_port: (out), line:9:36, endln:9:39
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_typespec: , line:14:8, endln:14:18
  |vpiProcess:
  \_always: , line:16:1, endln:20:53
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiStmt:
    \_event_control: , line:16:8, endln:16:22
      |vpiParent:
      \_always: , line:16:1, endln:20:53
      |vpiCondition:
      \_operation: , line:16:10, endln:16:21
        |vpiParent:
        \_event_control: , line:16:8, endln:16:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@foo.clk), line:16:18, endln:16:21
          |vpiParent:
          \_operation: , line:16:10, endln:16:21
          |vpiName:clk
          |vpiFullName:work@foo.clk
          |vpiActual:
          \_logic_net: (work@foo.clk), line:9:12, endln:9:15
      |vpiStmt:
      \_if_else: , line:17:3, endln:20:53
        |vpiParent:
        \_event_control: , line:16:8, endln:16:22
        |vpiCondition:
        \_ref_obj: (work@foo.rst), line:17:7, endln:17:10
          |vpiParent:
          \_event_control: , line:16:8, endln:16:22
          |vpiName:rst
          |vpiFullName:work@foo.rst
          |vpiActual:
          \_logic_net: (work@foo.rst), line:9:17, endln:9:20
        |vpiStmt:
        \_assignment: , line:17:12, endln:17:20
          |vpiParent:
          \_if_else: , line:17:3, endln:20:53
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:17:19, endln:17:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@foo.out), line:17:12, endln:17:15
            |vpiParent:
            \_assignment: , line:17:12, endln:17:20
            |vpiName:out
            |vpiFullName:work@foo.out
            |vpiActual:
            \_logic_net: (work@foo.out), line:9:36, endln:9:39
        |vpiElseStmt:
        \_assignment: , line:19:5, endln:20:52
          |vpiParent:
          \_if_else: , line:17:3, endln:20:53
          |vpiOpType:82
          |vpiRhs:
          \_func_call: (do_add), line:20:5, endln:20:52
            |vpiParent:
            \_assignment: , line:19:5, endln:20:52
            |vpiArgument:
            \_ref_obj: (work@foo.inp_a), line:20:39, endln:20:44
              |vpiParent:
              \_func_call: (do_add), line:20:5, endln:20:52
              |vpiName:inp_a
              |vpiFullName:work@foo.inp_a
              |vpiActual:
              \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
            |vpiArgument:
            \_ref_obj: (work@foo.inp_b), line:20:46, endln:20:51
              |vpiParent:
              \_func_call: (do_add), line:20:5, endln:20:52
              |vpiName:inp_b
              |vpiFullName:work@foo.inp_b
              |vpiActual:
              \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
            |vpiName:do_add
            |vpiFunction:
            \_function: (do_add), line:1:1, endln:7:12
          |vpiLhs:
          \_ref_obj: (work@foo.out), line:19:5, endln:19:8
            |vpiParent:
            \_assignment: , line:19:5, endln:20:52
            |vpiName:out
            |vpiFullName:work@foo.out
            |vpiActual:
            \_logic_net: (work@foo.out), line:9:36, endln:9:39
    |vpiAlwaysType:1
|vpiTaskFunc:
\_function: (do_add), line:1:1, endln:7:12
  |vpiParent:
  \_design: (work@foo)
  |vpiName:do_add
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (do_add), line:1:10, endln:1:15
    |vpiParent:
    \_function: (do_add), line:1:1, endln:7:12
    |vpiTypespec:
    \_ref_typespec: (do_add)
      |vpiParent:
      \_logic_var: (do_add), line:1:10, endln:1:15
      |vpiFullName:do_add
      |vpiActual:
      \_logic_typespec: , line:1:10, endln:1:15
    |vpiFullName:do_add
  |vpiIODecl:
  \_io_decl: (inp_a), line:2:13, endln:2:18
    |vpiParent:
    \_function: (do_add), line:1:1, endln:7:12
    |vpiDirection:1
    |vpiName:inp_a
    |vpiTypedef:
    \_ref_typespec: (do_add.inp_a)
      |vpiParent:
      \_io_decl: (inp_a), line:2:13, endln:2:18
      |vpiFullName:do_add.inp_a
      |vpiActual:
      \_logic_typespec: , line:2:7, endln:2:12
  |vpiIODecl:
  \_io_decl: (inp_b), line:3:13, endln:3:18
    |vpiParent:
    \_function: (do_add), line:1:1, endln:7:12
    |vpiDirection:1
    |vpiName:inp_b
    |vpiTypedef:
    \_ref_typespec: (do_add.inp_b)
      |vpiParent:
      \_io_decl: (inp_b), line:3:13, endln:3:18
      |vpiFullName:do_add.inp_b
      |vpiActual:
      \_logic_typespec: , line:3:7, endln:3:12
  |vpiStmt:
  \_assignment: , line:5:1, endln:5:23
    |vpiParent:
    \_function: (do_add), line:1:1, endln:7:12
    |vpiOpType:82
    |vpiBlocking:1
    |vpiRhs:
    \_operation: , line:5:10, endln:5:23
      |vpiParent:
      \_assignment: , line:5:1, endln:5:23
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (do_add.inp_a), line:5:10, endln:5:15
        |vpiParent:
        \_operation: , line:5:10, endln:5:23
        |vpiName:inp_a
        |vpiFullName:do_add.inp_a
        |vpiActual:
        \_io_decl: (inp_a), line:2:13, endln:2:18
      |vpiOperand:
      \_ref_obj: (do_add.inp_b), line:5:18, endln:5:23
        |vpiParent:
        \_operation: , line:5:10, endln:5:23
        |vpiName:inp_b
        |vpiFullName:do_add.inp_b
        |vpiActual:
        \_io_decl: (inp_b), line:3:13, endln:3:18
    |vpiLhs:
    \_ref_obj: (do_add.do_add), line:5:1, endln:5:7
      |vpiParent:
      \_assignment: , line:5:1, endln:5:23
      |vpiName:do_add
      |vpiFullName:do_add.do_add
      |vpiActual:
      \_logic_var: (do_add), line:1:10, endln:1:15
|uhdmtopModules:
\_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiName:work@foo
  |vpiDefName:work@foo
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@foo.clk), line:9:12, endln:9:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.clk)
      |vpiParent:
      \_logic_net: (work@foo.clk), line:9:12, endln:9:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_typespec: , line:10:8, endln:10:12
    |vpiName:clk
    |vpiFullName:work@foo.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.rst), line:9:17, endln:9:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.rst)
      |vpiParent:
      \_logic_net: (work@foo.rst), line:9:17, endln:9:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_typespec: , line:11:8, endln:11:12
    |vpiName:rst
    |vpiFullName:work@foo.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.inp_a)
      |vpiParent:
      \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
      |vpiFullName:work@foo.inp_a
      |vpiActual:
      \_logic_typespec: , line:12:8, endln:12:18
    |vpiName:inp_a
    |vpiFullName:work@foo.inp_a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.inp_b)
      |vpiParent:
      \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
      |vpiFullName:work@foo.inp_b
      |vpiActual:
      \_logic_typespec: , line:13:8, endln:13:18
    |vpiName:inp_b
    |vpiFullName:work@foo.inp_b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.out), line:9:36, endln:9:39
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.out)
      |vpiParent:
      \_logic_net: (work@foo.out), line:9:36, endln:9:39
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_typespec: , line:14:8, endln:14:18
    |vpiName:out
    |vpiFullName:work@foo.out
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:9:12, endln:9:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.clk), line:9:12, endln:9:15
      |vpiParent:
      \_port: (clk), line:9:12, endln:9:15
      |vpiName:clk
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_net: (work@foo.clk), line:9:12, endln:9:15
    |vpiTypedef:
    \_ref_typespec: (work@foo.clk)
      |vpiParent:
      \_port: (clk), line:9:12, endln:9:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_typespec: , line:10:8, endln:10:12
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiPort:
  \_port: (rst), line:9:17, endln:9:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.rst), line:9:17, endln:9:20
      |vpiParent:
      \_port: (rst), line:9:17, endln:9:20
      |vpiName:rst
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_net: (work@foo.rst), line:9:17, endln:9:20
    |vpiTypedef:
    \_ref_typespec: (work@foo.rst)
      |vpiParent:
      \_port: (rst), line:9:17, endln:9:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_typespec: , line:11:8, endln:11:12
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiPort:
  \_port: (inp_a), line:9:22, endln:9:27
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.inp_a), line:9:22, endln:9:27
      |vpiParent:
      \_port: (inp_a), line:9:22, endln:9:27
      |vpiName:inp_a
      |vpiFullName:work@foo.inp_a
      |vpiActual:
      \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
    |vpiTypedef:
    \_ref_typespec: (work@foo.inp_a)
      |vpiParent:
      \_port: (inp_a), line:9:22, endln:9:27
      |vpiFullName:work@foo.inp_a
      |vpiActual:
      \_logic_typespec: , line:12:8, endln:12:18
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiPort:
  \_port: (inp_b), line:9:29, endln:9:34
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.inp_b), line:9:29, endln:9:34
      |vpiParent:
      \_port: (inp_b), line:9:29, endln:9:34
      |vpiName:inp_b
      |vpiFullName:work@foo.inp_b
      |vpiActual:
      \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
    |vpiTypedef:
    \_ref_typespec: (work@foo.inp_b)
      |vpiParent:
      \_port: (inp_b), line:9:29, endln:9:34
      |vpiFullName:work@foo.inp_b
      |vpiActual:
      \_logic_typespec: , line:13:8, endln:13:18
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiPort:
  \_port: (out), line:9:36, endln:9:39
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@foo.out), line:9:36, endln:9:39
      |vpiParent:
      \_port: (out), line:9:36, endln:9:39
      |vpiName:out
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_net: (work@foo.out), line:9:36, endln:9:39
    |vpiTypedef:
    \_ref_typespec: (work@foo.out)
      |vpiParent:
      \_port: (out), line:9:36, endln:9:39
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_typespec: , line:14:8, endln:14:18
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiProcess:
  \_always: , line:16:1, endln:20:53
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiStmt:
    \_event_control: , line:16:8, endln:16:22
      |vpiParent:
      \_always: , line:16:1, endln:20:53
      |vpiCondition:
      \_operation: , line:16:10, endln:16:21
        |vpiParent:
        \_event_control: , line:16:8, endln:16:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@foo.clk), line:16:18, endln:16:21
          |vpiParent:
          \_operation: , line:16:10, endln:16:21
          |vpiName:clk
          |vpiFullName:work@foo.clk
          |vpiActual:
          \_logic_net: (work@foo.clk), line:9:12, endln:9:15
      |vpiStmt:
      \_if_else: , line:17:3, endln:20:53
        |vpiParent:
        \_event_control: , line:16:8, endln:16:22
        |vpiCondition:
        \_ref_obj: (work@foo.rst), line:17:7, endln:17:10
          |vpiParent:
          \_if_else: , line:17:3, endln:20:53
          |vpiName:rst
          |vpiFullName:work@foo.rst
          |vpiActual:
          \_logic_net: (work@foo.rst), line:9:17, endln:9:20
        |vpiStmt:
        \_assignment: , line:17:12, endln:17:20
          |vpiParent:
          \_if_else: , line:17:3, endln:20:53
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:17:19, endln:17:20
          |vpiLhs:
          \_ref_obj: (work@foo.out), line:17:12, endln:17:15
            |vpiParent:
            \_assignment: , line:17:12, endln:17:20
            |vpiName:out
            |vpiFullName:work@foo.out
            |vpiActual:
            \_logic_net: (work@foo.out), line:9:36, endln:9:39
        |vpiElseStmt:
        \_assignment: , line:19:5, endln:20:52
          |vpiParent:
          \_if_else: , line:17:3, endln:20:53
          |vpiOpType:82
          |vpiRhs:
          \_func_call: (do_add), line:20:5, endln:20:52
            |vpiParent:
            \_assignment: , line:19:5, endln:20:52
            |vpiArgument:
            \_ref_obj: (work@foo.inp_a), line:20:39, endln:20:44
              |vpiParent:
              \_func_call: (do_add), line:20:5, endln:20:52
              |vpiName:inp_a
              |vpiFullName:work@foo.inp_a
              |vpiActual:
              \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
            |vpiArgument:
            \_ref_obj: (work@foo.inp_b), line:20:46, endln:20:51
              |vpiParent:
              \_func_call: (do_add), line:20:5, endln:20:52
              |vpiName:inp_b
              |vpiFullName:work@foo.inp_b
              |vpiActual:
              \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
            |vpiName:do_add
            |vpiFunction:
            \_function: (do_add), line:1:1, endln:7:12
          |vpiLhs:
          \_ref_obj: (work@foo.out), line:19:5, endln:19:8
            |vpiParent:
            \_assignment: , line:19:5, endln:20:52
            |vpiName:out
            |vpiFullName:work@foo.out
            |vpiActual:
            \_logic_net: (work@foo.out), line:9:36, endln:9:39
    |vpiAlwaysType:1
\_weaklyReferenced:
\_logic_typespec: , line:1:10, endln:1:15
  |vpiRange:
  \_range: , line:1:10, endln:1:15
    |vpiParent:
    \_logic_typespec: , line:1:10, endln:1:15
    |vpiLeftRange:
    \_constant: , line:1:11, endln:1:12
      |vpiParent:
      \_range: , line:1:10, endln:1:15
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:13, endln:1:14
      |vpiParent:
      \_range: , line:1:10, endln:1:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:7, endln:2:12
  |vpiRange:
  \_range: , line:2:7, endln:2:12
    |vpiParent:
    \_logic_typespec: , line:2:7, endln:2:12
    |vpiLeftRange:
    \_constant: , line:2:8, endln:2:9
      |vpiParent:
      \_range: , line:2:7, endln:2:12
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:10, endln:2:11
      |vpiParent:
      \_range: , line:2:7, endln:2:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:7, endln:3:12
  |vpiRange:
  \_range: , line:3:7, endln:3:12
    |vpiParent:
    \_logic_typespec: , line:3:7, endln:3:12
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:9
      |vpiParent:
      \_range: , line:3:7, endln:3:12
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:10, endln:3:11
      |vpiParent:
      \_range: , line:3:7, endln:3:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:8, endln:10:12
\_logic_typespec: , line:11:8, endln:11:12
\_logic_typespec: , line:12:8, endln:12:18
  |vpiRange:
  \_range: , line:12:13, endln:12:18
    |vpiParent:
    \_logic_typespec: , line:12:8, endln:12:18
    |vpiLeftRange:
    \_constant: , line:12:14, endln:12:15
      |vpiParent:
      \_range: , line:12:13, endln:12:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:16, endln:12:17
      |vpiParent:
      \_range: , line:12:13, endln:12:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:8, endln:13:18
  |vpiRange:
  \_range: , line:13:13, endln:13:18
    |vpiParent:
    \_logic_typespec: , line:13:8, endln:13:18
    |vpiLeftRange:
    \_constant: , line:13:14, endln:13:15
      |vpiParent:
      \_range: , line:13:13, endln:13:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:16, endln:13:17
      |vpiParent:
      \_range: , line:13:13, endln:13:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:8, endln:14:18
  |vpiRange:
  \_range: , line:14:13, endln:14:18
    |vpiParent:
    \_logic_typespec: , line:14:8, endln:14:18
    |vpiLeftRange:
    \_constant: , line:14:14, endln:14:15
      |vpiParent:
      \_range: , line:14:13, endln:14:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:16, endln:14:17
      |vpiParent:
      \_range: , line:14:13, endln:14:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:8, endln:10:12
  |vpiParent:
  \_logic_net: (work@foo.clk), line:9:12, endln:9:15
\_logic_typespec: , line:11:8, endln:11:12
  |vpiParent:
  \_logic_net: (work@foo.rst), line:9:17, endln:9:20
\_logic_typespec: , line:12:8, endln:12:18
  |vpiParent:
  \_logic_net: (work@foo.inp_a), line:9:22, endln:9:27
  |vpiRange:
  \_range: , line:12:13, endln:12:18
    |vpiParent:
    \_logic_typespec: , line:12:8, endln:12:18
    |vpiLeftRange:
    \_constant: , line:12:14, endln:12:15
      |vpiParent:
      \_range: , line:12:13, endln:12:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:16, endln:12:17
      |vpiParent:
      \_range: , line:12:13, endln:12:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:8, endln:13:18
  |vpiParent:
  \_logic_net: (work@foo.inp_b), line:9:29, endln:9:34
  |vpiRange:
  \_range: , line:13:13, endln:13:18
    |vpiParent:
    \_logic_typespec: , line:13:8, endln:13:18
    |vpiLeftRange:
    \_constant: , line:13:14, endln:13:15
      |vpiParent:
      \_range: , line:13:13, endln:13:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:16, endln:13:17
      |vpiParent:
      \_range: , line:13:13, endln:13:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:8, endln:14:18
  |vpiParent:
  \_logic_net: (work@foo.out), line:9:36, endln:9:39
  |vpiRange:
  \_range: , line:14:13, endln:14:18
    |vpiParent:
    \_logic_typespec: , line:14:8, endln:14:18
    |vpiLeftRange:
    \_constant: , line:14:14, endln:14:15
      |vpiParent:
      \_range: , line:14:13, endln:14:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:16, endln:14:17
      |vpiParent:
      \_range: , line:14:13, endln:14:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:8, endln:10:12
\_logic_typespec: , line:11:8, endln:11:12
\_logic_typespec: , line:12:8, endln:12:18
  |vpiRange:
  \_range: , line:12:13, endln:12:18
    |vpiParent:
    \_logic_typespec: , line:12:8, endln:12:18
    |vpiLeftRange:
    \_constant: , line:12:14, endln:12:15
      |vpiParent:
      \_range: , line:12:13, endln:12:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:16, endln:12:17
      |vpiParent:
      \_range: , line:12:13, endln:12:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:8, endln:13:18
  |vpiRange:
  \_range: , line:13:13, endln:13:18
    |vpiParent:
    \_logic_typespec: , line:13:8, endln:13:18
    |vpiLeftRange:
    \_constant: , line:13:14, endln:13:15
      |vpiParent:
      \_range: , line:13:13, endln:13:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:16, endln:13:17
      |vpiParent:
      \_range: , line:13:13, endln:13:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:8, endln:14:18
  |vpiRange:
  \_range: , line:14:13, endln:14:18
    |vpiParent:
    \_logic_typespec: , line:14:8, endln:14:18
    |vpiLeftRange:
    \_constant: , line:14:14, endln:14:15
      |vpiParent:
      \_range: , line:14:13, endln:14:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:16, endln:14:17
      |vpiParent:
      \_range: , line:14:13, endln:14:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FuncAttrib/dut.sv | ${SURELOG_DIR}/build/regression/FuncAttrib/roundtrip/dut_000.sv | 10 | 22 |