digraph "CFG for '_Z8gradientPfS_ii' function" {
	label="CFG for '_Z8gradientPfS_ii' function";

	Node0x5edc890 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = mul nsw i32 %21, %2\l  %23 = add nsw i32 %22, %13\l  %24 = icmp slt i32 %13, %2\l  %25 = icmp slt i32 %21, %3\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %57\l|{<s0>T|<s1>F}}"];
	Node0x5edc890:s0 -> Node0x5ee0450;
	Node0x5edc890:s1 -> Node0x5ee04e0;
	Node0x5ee0450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%27:\l27:                                               \l  %28 = shl nsw i32 %23, 1\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  store float 0.000000e+00, float addrspace(1)* %30, align 4, !tbaa !7\l  %31 = add nuw nsw i32 %28, 1\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %32\l  store float 0.000000e+00, float addrspace(1)* %33, align 4, !tbaa !7\l  %34 = add nsw i32 %2, -1\l  %35 = icmp slt i32 %13, %34\l  br i1 %35, label %36, label %45\l|{<s0>T|<s1>F}}"];
	Node0x5ee0450:s0 -> Node0x5edeaa0;
	Node0x5ee0450:s1 -> Node0x5ee1f10;
	Node0x5edeaa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%36:\l36:                                               \l  %37 = add nsw i32 %23, 1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %0, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7\l  %41 = sext i32 %23 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %0, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7\l  %44 = fsub contract float %40, %43\l  store float %44, float addrspace(1)* %30, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x5edeaa0 -> Node0x5ee1f10;
	Node0x5ee1f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%45:\l45:                                               \l  %46 = add nsw i32 %3, -1\l  %47 = icmp slt i32 %21, %46\l  br i1 %47, label %48, label %57\l|{<s0>T|<s1>F}}"];
	Node0x5ee1f10:s0 -> Node0x5ee26c0;
	Node0x5ee1f10:s1 -> Node0x5ee04e0;
	Node0x5ee26c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%48:\l48:                                               \l  %49 = add nsw i32 %23, %2\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %0, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !7\l  %53 = sext i32 %23 to i64\l  %54 = getelementptr inbounds float, float addrspace(1)* %0, i64 %53\l  %55 = load float, float addrspace(1)* %54, align 4, !tbaa !7\l  %56 = fsub contract float %52, %55\l  store float %56, float addrspace(1)* %33, align 4, !tbaa !7\l  br label %57\l}"];
	Node0x5ee26c0 -> Node0x5ee04e0;
	Node0x5ee04e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%57:\l57:                                               \l  ret void\l}"];
}
