-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_1_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_1_ce0 : OUT STD_LOGIC;
    b_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_1_ce1 : OUT STD_LOGIC;
    b_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_1_ce2 : OUT STD_LOGIC;
    b_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_1_ce3 : OUT STD_LOGIC;
    b_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    this_1_offset : IN STD_LOGIC_VECTOR (3 downto 0);
    b_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_offset : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_12725_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_ce : OUT STD_LOGIC;
    grp_fu_4198_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4198_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4198_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4198_p_ce : OUT STD_LOGIC;
    grp_fu_4204_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4204_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4204_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4204_p_ce : OUT STD_LOGIC;
    grp_fu_12729_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12729_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12729_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12729_p_ce : OUT STD_LOGIC;
    grp_fu_4235_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4235_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4235_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_4235_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4235_p_ce : OUT STD_LOGIC;
    grp_fu_4183_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4183_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4183_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4183_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4183_p_ce : OUT STD_LOGIC;
    grp_fu_4190_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4190_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4190_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_4190_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4190_p_ce : OUT STD_LOGIC;
    grp_fu_4194_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4194_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4194_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_4194_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4194_p_ce : OUT STD_LOGIC;
    grp_fu_4211_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4211_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4211_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4211_p_ce : OUT STD_LOGIC;
    grp_fu_4215_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4215_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4215_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4215_p_ce : OUT STD_LOGIC;
    grp_fu_4219_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4219_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4219_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4219_p_ce : OUT STD_LOGIC;
    grp_fu_12733_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12733_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12733_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_12733_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_12733_p_ce : OUT STD_LOGIC;
    grp_p_mul_161_fu_3810_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_dout0_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_start : OUT STD_LOGIC;
    grp_p_mul_161_fu_3810_p_ready : IN STD_LOGIC;
    grp_p_mul_161_fu_3810_p_done : IN STD_LOGIC;
    grp_p_mul_161_fu_3810_p_idle : IN STD_LOGIC );
end;


architecture behav of main_operator_1_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (44 downto 0) := "000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (44 downto 0) := "000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (44 downto 0) := "000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (44 downto 0) := "000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (44 downto 0) := "000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (44 downto 0) := "000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (44 downto 0) := "000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (44 downto 0) := "000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (44 downto 0) := "000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (44 downto 0) := "001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (44 downto 0) := "010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (44 downto 0) := "100000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal reg_451 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal reg_460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln277_fu_490_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln277_reg_944 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_1_addr_5_reg_949 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_1_addr_reg_954 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_1_addr_6_reg_960 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_1_addr_7_reg_965 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln61_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_reg_970 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_5_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_5_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_6_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_6_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_reg_984 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal b_1_load_7_reg_1019 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_load_8_reg_1024 : STD_LOGIC_VECTOR (31 downto 0);
    signal normalizer_reg_1029 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln216_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_reg_1044 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal den_norm_1_018_load_reg_1052 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_norm_2_019_load_reg_1057 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_p_2_fu_637_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_p_2_reg_1062 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln216_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln216_reg_1068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal bitcast_ln216_2_fu_651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal eps_0_reg_1078 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal eps_1_reg_1085 : STD_LOGIC_VECTOR (31 downto 0);
    signal eps_2_reg_1092 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_norm_173_load_reg_1099 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_norm_274_load_reg_1104 : STD_LOGIC_VECTOR (31 downto 0);
    signal eps_tmp_0_reg_1109 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal eps_tmp_1_reg_1115 : STD_LOGIC_VECTOR (31 downto 0);
    signal eps_tmp_2_reg_1121 : STD_LOGIC_VECTOR (31 downto 0);
    signal eps_0_2_reg_1127 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal eps_1_2_reg_1132 : STD_LOGIC_VECTOR (31 downto 0);
    signal eps_2_2_reg_1137 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_61_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln77_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_1158 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal empty_37_fu_763_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_37_reg_1162 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal icmp_ln92_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_774_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_1172 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_815_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal icmp_ln104_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_842_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_1196 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_mul_fu_318_ap_start : STD_LOGIC;
    signal grp_p_mul_fu_318_ap_done : STD_LOGIC;
    signal grp_p_mul_fu_318_ap_idle : STD_LOGIC;
    signal grp_p_mul_fu_318_ap_ready : STD_LOGIC;
    signal grp_p_mul_fu_318_num_b_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_p_mul_fu_318_num_b_ce0 : STD_LOGIC;
    signal grp_p_mul_fu_318_num_b_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_p_mul_fu_318_num_b_ce1 : STD_LOGIC;
    signal grp_p_mul_fu_318_num_b_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_p_mul_fu_318_num_b_ce2 : STD_LOGIC;
    signal grp_p_mul_fu_318_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1201_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1201_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1201_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1201_p_ce : STD_LOGIC;
    signal grp_p_mul_fu_318_grp_fu_1205_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1205_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1205_p_ce : STD_LOGIC;
    signal grp_p_mul_fu_318_grp_fu_1209_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1209_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1209_p_ce : STD_LOGIC;
    signal grp_p_mul_fu_318_grp_fu_1213_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1213_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_grp_fu_1213_p_ce : STD_LOGIC;
    signal grp_p_mul_161_fu_327_ap_done : STD_LOGIC;
    signal grp_p_mul_161_fu_327_ap_ready : STD_LOGIC;
    signal grp_p_mul_161_fu_327_num_a_0_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_327_num_a_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_327_num_a_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_327_num_res_0_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_327_num_res_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_327_num_res_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_idle : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_ready : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_ce : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_idle : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_ready : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_idle : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_ready : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out_ap_vld : STD_LOGIC;
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out_ap_vld : STD_LOGIC;
    signal c_num_load_219_reg_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_num_load13_reg_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_res_assign_load7_reg_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i2628_reg_234 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_798_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_38_reg_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_0_0_reg_257 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_1_0_reg_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_2_0_reg_287 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_01_0_phi_fu_306_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_01_0_reg_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_fu_318_ap_start_reg : STD_LOGIC := '0';
    signal grp_p_mul_161_fu_327_ap_start_reg : STD_LOGIC := '0';
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal zext_ln277_1_fu_496_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_3_fu_519_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln270_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln270_1_fu_541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln216_1_fu_609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_106 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln215_fu_626_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal den_norm_173_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln216_7_fu_676_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal den_norm_274_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln216_6_fu_669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_norm_1_018_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln216_5_fu_662_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_norm_2_019_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln216_fu_655_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_380_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_fu_384_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_388_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_388_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_392_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_fu_404_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal tmp_46_fu_482_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln277_fu_478_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_47_fu_505_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln61_fu_501_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln61_fu_513_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln270_fu_524_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln270_1_fu_535_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln61_fu_552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_556_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_fu_566_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln61_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln216_fu_600_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln216_fu_604_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln216_fu_641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln77_fu_718_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_fu_722_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_732_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_3_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_793_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln100_fu_805_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln100_fu_811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln104_fu_826_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_3_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_836_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_380_ce : STD_LOGIC;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_fu_384_ce : STD_LOGIC;
    signal grp_fu_388_ce : STD_LOGIC;
    signal grp_fu_1201_ce : STD_LOGIC;
    signal grp_fu_1205_ce : STD_LOGIC;
    signal grp_fu_1209_ce : STD_LOGIC;
    signal grp_fu_1213_ce : STD_LOGIC;
    signal grp_fu_1217_ce : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_p_mul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_a_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_a_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        num_b_ce0 : OUT STD_LOGIC;
        num_b_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        num_b_ce1 : OUT STD_LOGIC;
        num_b_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        num_b_ce2 : OUT STD_LOGIC;
        num_b_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_offset : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1201_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1201_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1201_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1201_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1201_p_ce : OUT STD_LOGIC;
        grp_fu_1205_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1205_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1205_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1205_p_ce : OUT STD_LOGIC;
        grp_fu_1209_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1209_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1209_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1209_p_ce : OUT STD_LOGIC;
        grp_fu_1213_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1213_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1213_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1213_p_ce : OUT STD_LOGIC );
    end component;


    component main_p_mul_161 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_a_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_a_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_a_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_operator_1_1_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_64 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_65 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1217_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1217_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1217_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1217_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1217_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_1_1_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_65 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_64 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        c_num_load_221_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_num_load_221_out_ap_vld : OUT STD_LOGIC;
        c_num_load15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_num_load15_out_ap_vld : OUT STD_LOGIC;
        num_res_assign_load9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_assign_load9_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_1_1_Pipeline_VITIS_LOOP_104_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_num_load_219 : IN STD_LOGIC_VECTOR (31 downto 0);
        c_num_load13 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_assign_load7 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_6 : IN STD_LOGIC_VECTOR (2 downto 0);
        c_num_load_218_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_num_load_218_out_ap_vld : OUT STD_LOGIC;
        c_num_load12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_num_load12_out_ap_vld : OUT STD_LOGIC;
        num_res_assign_load6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_assign_load6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_p_mul_fu_318 : component main_p_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_mul_fu_318_ap_start,
        ap_done => grp_p_mul_fu_318_ap_done,
        ap_idle => grp_p_mul_fu_318_ap_idle,
        ap_ready => grp_p_mul_fu_318_ap_ready,
        num_a_1_read => den_norm_1_018_load_reg_1052,
        num_a_2_read => den_norm_2_019_load_reg_1057,
        num_b_address0 => grp_p_mul_fu_318_num_b_address0,
        num_b_ce0 => grp_p_mul_fu_318_num_b_ce0,
        num_b_q0 => b_1_q0,
        num_b_address1 => grp_p_mul_fu_318_num_b_address1,
        num_b_ce1 => grp_p_mul_fu_318_num_b_ce1,
        num_b_q1 => b_1_q1,
        num_b_address2 => grp_p_mul_fu_318_num_b_address2,
        num_b_ce2 => grp_p_mul_fu_318_num_b_ce2,
        num_b_q2 => b_1_q2,
        num_b_offset => this_1_offset,
        ap_return_0 => grp_p_mul_fu_318_ap_return_0,
        ap_return_1 => grp_p_mul_fu_318_ap_return_1,
        ap_return_2 => grp_p_mul_fu_318_ap_return_2,
        grp_fu_1201_p_din0 => grp_p_mul_fu_318_grp_fu_1201_p_din0,
        grp_fu_1201_p_din1 => grp_p_mul_fu_318_grp_fu_1201_p_din1,
        grp_fu_1201_p_opcode => grp_p_mul_fu_318_grp_fu_1201_p_opcode,
        grp_fu_1201_p_dout0 => grp_fu_12725_p_dout0,
        grp_fu_1201_p_ce => grp_p_mul_fu_318_grp_fu_1201_p_ce,
        grp_fu_1205_p_din0 => grp_p_mul_fu_318_grp_fu_1205_p_din0,
        grp_fu_1205_p_din1 => grp_p_mul_fu_318_grp_fu_1205_p_din1,
        grp_fu_1205_p_dout0 => grp_fu_4198_p_dout0,
        grp_fu_1205_p_ce => grp_p_mul_fu_318_grp_fu_1205_p_ce,
        grp_fu_1209_p_din0 => grp_p_mul_fu_318_grp_fu_1209_p_din0,
        grp_fu_1209_p_din1 => grp_p_mul_fu_318_grp_fu_1209_p_din1,
        grp_fu_1209_p_dout0 => grp_fu_4204_p_dout0,
        grp_fu_1209_p_ce => grp_p_mul_fu_318_grp_fu_1209_p_ce,
        grp_fu_1213_p_din0 => grp_p_mul_fu_318_grp_fu_1213_p_din0,
        grp_fu_1213_p_din1 => grp_p_mul_fu_318_grp_fu_1213_p_din1,
        grp_fu_1213_p_dout0 => grp_fu_12729_p_dout0,
        grp_fu_1213_p_ce => grp_p_mul_fu_318_grp_fu_1213_p_ce);

    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344 : component main_operator_1_1_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start,
        ap_done => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done,
        ap_idle => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_idle,
        ap_ready => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_ready,
        tmp_63 => reg_451,
        tmp_64 => tmp_61_reg_1142,
        tmp_65 => tmp_62_reg_1150,
        idx_tmp_out => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out_ap_vld,
        grp_fu_1217_p_din0 => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din0,
        grp_fu_1217_p_din1 => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din1,
        grp_fu_1217_p_opcode => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_opcode,
        grp_fu_1217_p_dout0 => grp_fu_4235_p_dout0,
        grp_fu_1217_p_ce => grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_ce);

    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352 : component main_operator_1_1_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start,
        ap_done => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done,
        ap_idle => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_idle,
        ap_ready => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_ready,
        tmp_65 => tmp_62_reg_1150,
        tmp_64 => tmp_61_reg_1142,
        tmp_63 => reg_451,
        zext_ln92 => empty_37_reg_1162,
        xor_ln92 => xor_ln92_reg_1172,
        c_num_load_221_out => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out,
        c_num_load_221_out_ap_vld => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out_ap_vld,
        c_num_load15_out => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out,
        c_num_load15_out_ap_vld => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out_ap_vld,
        num_res_assign_load9_out => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out,
        num_res_assign_load9_out_ap_vld => grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out_ap_vld);

    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364 : component main_operator_1_1_Pipeline_VITIS_LOOP_104_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start,
        ap_done => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done,
        ap_idle => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_idle,
        ap_ready => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_ready,
        c_num_load_219 => c_num_load_219_reg_204,
        c_num_load13 => c_num_load13_reg_214,
        num_res_assign_load7 => num_res_assign_load7_reg_224,
        zext_ln104 => base_0_lcssa_i2628_reg_234,
        zext_ln104_6 => select_ln104_reg_1196,
        c_num_load_218_out => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out,
        c_num_load_218_out_ap_vld => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out_ap_vld,
        c_num_load12_out => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out,
        c_num_load12_out_ap_vld => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out_ap_vld,
        num_res_assign_load6_out => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out,
        num_res_assign_load6_out_ap_vld => grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_306_p8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and ((icmp_ln104_fu_820_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1168 = ap_const_lv1_0)))) then 
                    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_1 = and_ln77_fu_754_p2))) then 
                    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln92_fu_768_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_ready = ap_const_logic_1)) then 
                    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_mul_161_fu_327_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_mul_161_fu_327_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
                    grp_p_mul_161_fu_327_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_mul_161_fu_327_ap_ready = ap_const_logic_1)) then 
                    grp_p_mul_161_fu_327_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_mul_fu_318_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_mul_fu_318_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln215_fu_614_p2 = ap_const_lv1_1))) then 
                    grp_p_mul_fu_318_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_mul_fu_318_ap_ready = ap_const_logic_1)) then 
                    grp_p_mul_fu_318_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_01_0_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                agg_result_01_0_reg_302 <= tmp_63_fu_815_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln77_fu_754_p2))) then 
                agg_result_01_0_reg_302 <= c_p_2_reg_1062;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_586_p2) and (icmp_ln61_reg_970 = ap_const_lv1_1))) then 
                agg_result_01_0_reg_302 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
                agg_result_01_0_reg_302 <= empty_38_reg_246;
            end if; 
        end if;
    end process;

    agg_result_1_0_0_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                agg_result_1_0_0_reg_257 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln77_fu_754_p2))) then 
                agg_result_1_0_0_reg_257 <= reg_451;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_586_p2) and (icmp_ln61_reg_970 = ap_const_lv1_1))) then 
                agg_result_1_0_0_reg_257 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
                agg_result_1_0_0_reg_257 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out;
            end if; 
        end if;
    end process;

    agg_result_1_1_0_reg_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                agg_result_1_1_0_reg_272 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln77_fu_754_p2))) then 
                agg_result_1_1_0_reg_272 <= tmp_61_reg_1142;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_586_p2) and (icmp_ln61_reg_970 = ap_const_lv1_1))) then 
                agg_result_1_1_0_reg_272 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
                agg_result_1_1_0_reg_272 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out;
            end if; 
        end if;
    end process;

    agg_result_1_2_0_reg_287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                agg_result_1_2_0_reg_287 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln77_fu_754_p2))) then 
                agg_result_1_2_0_reg_287 <= tmp_62_reg_1150;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_586_p2) and (icmp_ln61_reg_970 = ap_const_lv1_1))) then 
                agg_result_1_2_0_reg_287 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
                agg_result_1_2_0_reg_287 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out;
            end if; 
        end if;
    end process;

    base_0_lcssa_i2628_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                base_0_lcssa_i2628_reg_234 <= base_fu_798_p2;
            elsif (((icmp_ln92_fu_768_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                base_0_lcssa_i2628_reg_234 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    c_num_load13_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                c_num_load13_reg_214 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load15_out;
            elsif (((icmp_ln92_fu_768_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                c_num_load13_reg_214 <= tmp_61_reg_1142;
            end if; 
        end if;
    end process;

    c_num_load_219_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                c_num_load_219_reg_204 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_c_num_load_221_out;
            elsif (((icmp_ln92_fu_768_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                c_num_load_219_reg_204 <= tmp_62_reg_1150;
            end if; 
        end if;
    end process;

    empty_38_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                empty_38_reg_246 <= tmp_63_fu_815_p2;
            elsif (((icmp_ln92_fu_768_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                empty_38_reg_246 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((ap_const_lv1_0 = and_ln61_fu_586_p2) or (icmp_ln61_reg_970 = ap_const_lv1_0)))) then 
                i_fu_106 <= ap_const_lv2_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln215_fu_614_p2 = ap_const_lv1_0))) then 
                i_fu_106 <= add_ln215_fu_626_p2;
            end if; 
        end if;
    end process;

    num_res_assign_load7_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_820_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                num_res_assign_load7_reg_224 <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_num_res_assign_load9_out;
            elsif (((icmp_ln92_fu_768_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                num_res_assign_load7_reg_224 <= reg_451;
            end if; 
        end if;
    end process;

    reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                reg_444 <= b_1_q3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                reg_444 <= b_1_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln61_reg_970 = ap_const_lv1_1))) then
                and_ln61_reg_984 <= and_ln61_fu_586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                and_ln77_reg_1158 <= and_ln77_fu_754_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                b_1_addr_5_reg_949 <= zext_ln277_1_fu_496_p1(6 - 1 downto 0);
                b_1_addr_6_reg_960 <= zext_ln270_fu_530_p1(6 - 1 downto 0);
                b_1_addr_7_reg_965 <= zext_ln270_1_fu_541_p1(6 - 1 downto 0);
                b_1_addr_reg_954 <= zext_ln61_3_fu_519_p1(6 - 1 downto 0);
                icmp_ln61_reg_970 <= icmp_ln61_fu_546_p2;
                sub_ln277_reg_944 <= sub_ln277_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                b_1_load_7_reg_1019 <= b_1_q2;
                b_1_load_8_reg_1024 <= b_1_q1;
                normalizer_reg_1029 <= b_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln215_fu_614_p2 = ap_const_lv1_1))) then
                c_p_2_reg_1062 <= c_p_2_fu_637_p2;
                den_norm_1_018_load_reg_1052 <= den_norm_1_018_fu_118;
                den_norm_2_019_load_reg_1057 <= den_norm_2_019_fu_122;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                den_norm_173_fu_110 <= select_ln216_7_fu_676_p3;
                den_norm_1_018_fu_118 <= select_ln216_5_fu_662_p3;
                den_norm_274_fu_114 <= select_ln216_6_fu_669_p3;
                den_norm_2_019_fu_122 <= select_ln216_fu_655_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                den_norm_173_load_reg_1099 <= den_norm_173_fu_110;
                den_norm_274_load_reg_1104 <= den_norm_274_fu_114;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                empty_37_reg_1162 <= empty_37_fu_763_p1;
                icmp_ln92_reg_1168 <= icmp_ln92_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                eps_0_2_reg_1127 <= grp_p_mul_161_fu_3810_p_dout0_0;
                eps_1_2_reg_1132 <= grp_p_mul_161_fu_3810_p_dout0_1;
                eps_2_2_reg_1137 <= grp_p_mul_161_fu_3810_p_dout0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                eps_0_reg_1078 <= grp_p_mul_fu_318_ap_return_0;
                eps_1_reg_1085 <= grp_p_mul_fu_318_ap_return_1;
                eps_2_reg_1092 <= grp_p_mul_fu_318_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                eps_tmp_0_reg_1109 <= grp_p_mul_161_fu_3810_p_dout0_0;
                eps_tmp_1_reg_1115 <= grp_p_mul_161_fu_3810_p_dout0_1;
                eps_tmp_2_reg_1121 <= grp_p_mul_161_fu_3810_p_dout0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                icmp_ln104_reg_1192 <= icmp_ln104_fu_820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln215_fu_614_p2 = ap_const_lv1_0))) then
                icmp_ln216_reg_1044 <= icmp_ln216_fu_620_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln61_5_reg_974 <= icmp_ln61_5_fu_570_p2;
                icmp_ln61_6_reg_979 <= icmp_ln61_6_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state15))) then
                reg_451 <= grp_fu_4211_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20))) then
                reg_460 <= grp_fu_4183_p_dout0;
                reg_466 <= grp_fu_4190_p_dout0;
                reg_472 <= grp_fu_4194_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state43) and ((icmp_ln104_fu_820_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1168 = ap_const_lv1_0)))) then
                select_ln104_reg_1196 <= select_ln104_fu_842_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                tmp_61_reg_1142 <= grp_fu_4215_p_dout0;
                tmp_62_reg_1150 <= grp_fu_4219_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                xor_ln216_reg_1068 <= xor_ln216_fu_645_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_fu_768_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                xor_ln92_reg_1172 <= xor_ln92_fu_774_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln61_fu_546_p2, icmp_ln61_reg_970, and_ln61_fu_586_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln215_fu_614_p2, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22, and_ln77_fu_754_p2, ap_CS_fsm_state39, ap_CS_fsm_state41, icmp_ln92_fu_768_p2, icmp_ln92_reg_1168, ap_CS_fsm_state43, icmp_ln104_fu_820_p2, grp_p_mul_fu_318_ap_done, grp_p_mul_161_fu_327_ap_done, grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done, grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done, grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln61_fu_546_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln61_fu_546_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln61_fu_586_p2) and (icmp_ln61_reg_970 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln215_fu_614_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state17 => 
                if (((grp_p_mul_fu_318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_const_lv1_0 = and_ln77_fu_754_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state40 => 
                if (((grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if (((icmp_ln92_fu_768_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state42 => 
                if (((grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if (((icmp_ln104_fu_820_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state44 => 
                if (((grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_836_p2 <= std_logic_vector(unsigned(zext_ln104_fu_826_p1) + unsigned(ap_const_lv3_1));
    add_ln215_fu_626_p2 <= std_logic_vector(unsigned(i_fu_106) + unsigned(ap_const_lv2_1));
    add_ln216_fu_604_p2 <= std_logic_vector(unsigned(sub_ln277_reg_944) + unsigned(zext_ln216_fu_600_p1));
    add_ln270_1_fu_535_p2 <= std_logic_vector(unsigned(sub_ln61_fu_513_p2) + unsigned(ap_const_lv6_2));
    add_ln270_fu_524_p2 <= std_logic_vector(unsigned(sub_ln61_fu_513_p2) + unsigned(ap_const_lv6_1));
    and_ln61_fu_586_p2 <= (or_ln61_fu_582_p2 and grp_fu_12733_p_dout0);
    and_ln77_fu_754_p2 <= (or_ln77_fu_748_p2 and grp_fu_12733_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_p_mul_fu_318_ap_done)
    begin
        if ((grp_p_mul_fu_318_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_p_mul_161_fu_327_ap_done)
    begin
        if ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state22_blk_assign_proc : process(grp_p_mul_161_fu_327_ap_done)
    begin
        if ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done)
    begin
        if ((grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done)
    begin
        if ((grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done)
    begin
        if ((grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_01_0_phi_fu_306_p8_assign_proc : process(icmp_ln61_reg_970, and_ln61_reg_984, and_ln77_reg_1158, icmp_ln92_reg_1168, icmp_ln104_reg_1192, empty_38_reg_246, ap_CS_fsm_state45, agg_result_01_0_reg_302)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_01_0_phi_fu_306_p8 <= empty_38_reg_246;
        else 
            ap_phi_mux_agg_result_01_0_phi_fu_306_p8 <= agg_result_01_0_reg_302;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8_assign_proc : process(icmp_ln61_reg_970, and_ln61_reg_984, and_ln77_reg_1158, icmp_ln92_reg_1168, icmp_ln104_reg_1192, grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out, agg_result_1_0_0_reg_257, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_num_res_assign_load6_out;
        else 
            ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8 <= agg_result_1_0_0_reg_257;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8_assign_proc : process(icmp_ln61_reg_970, and_ln61_reg_984, and_ln77_reg_1158, icmp_ln92_reg_1168, icmp_ln104_reg_1192, grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out, ap_CS_fsm_state45, agg_result_1_1_0_reg_272)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load12_out;
        else 
            ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8 <= agg_result_1_1_0_reg_272;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8_assign_proc : process(icmp_ln61_reg_970, and_ln61_reg_984, and_ln77_reg_1158, icmp_ln92_reg_1168, icmp_ln104_reg_1192, grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out, ap_CS_fsm_state45, agg_result_1_2_0_reg_287)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (((((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158)) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln61_reg_984) and (ap_const_lv1_1 = and_ln77_reg_1158))) or ((icmp_ln104_reg_1192 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))) or ((icmp_ln92_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_1158) and (icmp_ln61_reg_970 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8 <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_c_num_load_218_out;
        else 
            ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8 <= agg_result_1_2_0_reg_287;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4_assign_proc : process(icmp_ln92_reg_1168, ap_CS_fsm_state43, icmp_ln104_fu_820_p2, base_0_lcssa_i2628_reg_234, base_fu_798_p2)
    begin
        if (((icmp_ln104_fu_820_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1168 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4 <= base_fu_798_p2;
        else 
            ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4 <= base_0_lcssa_i2628_reg_234;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state45, ap_phi_mux_agg_result_01_0_phi_fu_306_p8, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ap_return_0 <= ap_phi_mux_agg_result_01_0_phi_fu_306_p8;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8, ap_CS_fsm_state45, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ap_return_1 <= ap_phi_mux_agg_result_1_0_0_phi_fu_261_p8;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state45, ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ap_return_2 <= ap_phi_mux_agg_result_1_1_0_phi_fu_276_p8;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state45, ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ap_return_3 <= ap_phi_mux_agg_result_1_2_0_phi_fu_291_p8;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    b_1_address0_assign_proc : process(ap_CS_fsm_state1, b_1_addr_5_reg_949, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln215_fu_614_p2, ap_CS_fsm_state17, grp_p_mul_fu_318_num_b_address0, zext_ln61_3_fu_519_p1, zext_ln216_1_fu_609_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln215_fu_614_p2 = ap_const_lv1_0))) then 
            b_1_address0 <= zext_ln216_1_fu_609_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            b_1_address0 <= b_1_addr_5_reg_949;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            b_1_address0 <= zext_ln61_3_fu_519_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_1_address0 <= grp_p_mul_fu_318_num_b_address0;
        else 
            b_1_address0 <= "XXXXXX";
        end if; 
    end process;


    b_1_address1_assign_proc : process(b_1_addr_7_reg_965, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_p_mul_fu_318_num_b_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            b_1_address1 <= b_1_addr_7_reg_965;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_1_address1 <= grp_p_mul_fu_318_num_b_address1;
        else 
            b_1_address1 <= "XXXXXX";
        end if; 
    end process;


    b_1_address2_assign_proc : process(b_1_addr_6_reg_960, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_p_mul_fu_318_num_b_address2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            b_1_address2 <= b_1_addr_6_reg_960;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_1_address2 <= grp_p_mul_fu_318_num_b_address2;
        else 
            b_1_address2 <= "XXXXXX";
        end if; 
    end process;

    b_1_address3 <= b_1_addr_reg_954;

    b_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln215_fu_614_p2, ap_CS_fsm_state17, grp_p_mul_fu_318_num_b_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln215_fu_614_p2 = ap_const_lv1_0)))) then 
            b_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_1_ce0 <= grp_p_mul_fu_318_num_b_ce0;
        else 
            b_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    b_1_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_p_mul_fu_318_num_b_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            b_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_1_ce1 <= grp_p_mul_fu_318_num_b_ce1;
        else 
            b_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    b_1_ce2_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_p_mul_fu_318_num_b_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            b_1_ce2 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_1_ce2 <= grp_p_mul_fu_318_num_b_ce2;
        else 
            b_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    b_1_ce3_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            b_1_ce3 <= ap_const_logic_1;
        else 
            b_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_798_p2 <= std_logic_vector(unsigned(sub_ln92_fu_793_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln216_2_fu_651_p1 <= xor_ln216_reg_1068;
    bitcast_ln216_fu_641_p1 <= b_1_q0;
    bitcast_ln61_fu_552_p1 <= b_1_q0;
    bitcast_ln77_fu_718_p1 <= reg_451;
    c_p_2_fu_637_p2 <= std_logic_vector(unsigned(this_p_read) - unsigned(b_p_read));
    empty_37_fu_763_p1 <= grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out(2 - 1 downto 0);

    grp_fu_1201_ce_assign_proc : process(ap_CS_fsm_state17, grp_p_mul_fu_318_grp_fu_1201_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1201_ce <= grp_p_mul_fu_318_grp_fu_1201_p_ce;
        else 
            grp_fu_1201_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1205_ce_assign_proc : process(ap_CS_fsm_state17, grp_p_mul_fu_318_grp_fu_1205_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1205_ce <= grp_p_mul_fu_318_grp_fu_1205_p_ce;
        else 
            grp_fu_1205_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1209_ce_assign_proc : process(ap_CS_fsm_state17, grp_p_mul_fu_318_grp_fu_1209_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1209_ce <= grp_p_mul_fu_318_grp_fu_1209_p_ce;
        else 
            grp_fu_1209_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1213_ce_assign_proc : process(ap_CS_fsm_state17, grp_p_mul_fu_318_grp_fu_1213_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1213_ce <= grp_p_mul_fu_318_grp_fu_1213_p_ce;
        else 
            grp_fu_1213_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1217_ce_assign_proc : process(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_ce, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_1217_ce <= grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_ce;
        else 
            grp_fu_1217_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_12725_p_ce <= grp_fu_1201_ce;
    grp_fu_12725_p_din0 <= grp_p_mul_fu_318_grp_fu_1201_p_din0;
    grp_fu_12725_p_din1 <= grp_p_mul_fu_318_grp_fu_1201_p_din1;
    grp_fu_12725_p_opcode <= ap_const_lv2_0;
    grp_fu_12729_p_ce <= grp_fu_1213_ce;
    grp_fu_12729_p_din0 <= grp_p_mul_fu_318_grp_fu_1213_p_din0;
    grp_fu_12729_p_din1 <= grp_p_mul_fu_318_grp_fu_1213_p_din1;
    grp_fu_12733_p_ce <= ap_const_logic_1;
    grp_fu_12733_p_din0 <= grp_fu_404_p0;
    grp_fu_12733_p_din1 <= ap_const_lv32_0;
    grp_fu_12733_p_opcode <= ap_const_lv5_1;

    grp_fu_380_ce_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22, grp_p_mul_fu_318_ap_done, grp_p_mul_161_fu_327_ap_done, ap_CS_fsm_state25, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or ((grp_p_mul_fu_318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            grp_fu_380_ce <= ap_const_logic_1;
        else 
            grp_fu_380_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_380_p0_assign_proc : process(reg_444, reg_460, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_380_p0 <= reg_460;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_380_p0 <= reg_444;
        else 
            grp_fu_380_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_380_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, eps_0_2_reg_1127, grp_p_mul_fu_318_ap_return_0, ap_CS_fsm_state25, grp_p_mul_161_fu_3810_p_dout0_0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_380_p1 <= eps_0_2_reg_1127;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_380_p1 <= grp_p_mul_161_fu_3810_p_dout0_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_380_p1 <= grp_p_mul_fu_318_ap_return_0;
        else 
            grp_fu_380_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_384_ce_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22, grp_p_mul_fu_318_ap_done, grp_p_mul_161_fu_327_ap_done, ap_CS_fsm_state25, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or ((grp_p_mul_fu_318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            grp_fu_384_ce <= ap_const_logic_1;
        else 
            grp_fu_384_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_384_p0_assign_proc : process(reg_466, b_1_load_7_reg_1019, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_384_p0 <= reg_466;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_384_p0 <= b_1_load_7_reg_1019;
        else 
            grp_fu_384_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_384_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, eps_1_2_reg_1132, grp_p_mul_fu_318_ap_return_1, ap_CS_fsm_state25, grp_p_mul_161_fu_3810_p_dout0_1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_384_p1 <= eps_1_2_reg_1132;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_384_p1 <= grp_p_mul_161_fu_3810_p_dout0_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_384_p1 <= grp_p_mul_fu_318_ap_return_1;
        else 
            grp_fu_384_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_388_ce_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22, grp_p_mul_fu_318_ap_done, grp_p_mul_161_fu_327_ap_done, ap_CS_fsm_state25, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or ((grp_p_mul_fu_318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((grp_p_mul_161_fu_327_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            grp_fu_388_ce <= ap_const_logic_1;
        else 
            grp_fu_388_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_388_p0_assign_proc : process(reg_472, b_1_load_8_reg_1024, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_388_p0 <= reg_472;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_388_p0 <= b_1_load_8_reg_1024;
        else 
            grp_fu_388_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_388_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, eps_2_2_reg_1137, grp_p_mul_fu_318_ap_return_2, ap_CS_fsm_state25, grp_p_mul_161_fu_3810_p_dout0_2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_388_p1 <= eps_2_2_reg_1137;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_388_p1 <= grp_p_mul_161_fu_3810_p_dout0_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_388_p1 <= grp_p_mul_fu_318_ap_return_2;
        else 
            grp_fu_388_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_392_p0_assign_proc : process(reg_460, bitcast_ln216_2_fu_651_p1, ap_CS_fsm_state7, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_392_p0 <= reg_460;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_392_p0 <= bitcast_ln216_2_fu_651_p1;
        else 
            grp_fu_392_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_404_p0_assign_proc : process(b_1_q0, ap_CS_fsm_state2, reg_451, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_fu_404_p0 <= reg_451;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_404_p0 <= b_1_q0;
        else 
            grp_fu_404_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_4183_p_ce <= grp_fu_380_ce;
    grp_fu_4183_p_din0 <= grp_fu_380_p0;
    grp_fu_4183_p_din1 <= grp_fu_380_p1;
    grp_fu_4183_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4190_p_ce <= grp_fu_384_ce;
    grp_fu_4190_p_din0 <= grp_fu_384_p0;
    grp_fu_4190_p_din1 <= grp_fu_384_p1;
    grp_fu_4190_p_opcode <= ap_const_lv2_0;
    grp_fu_4194_p_ce <= grp_fu_388_ce;
    grp_fu_4194_p_din0 <= grp_fu_388_p0;
    grp_fu_4194_p_din1 <= grp_fu_388_p1;
    grp_fu_4194_p_opcode <= ap_const_lv2_0;
    grp_fu_4198_p_ce <= grp_fu_1205_ce;
    grp_fu_4198_p_din0 <= grp_p_mul_fu_318_grp_fu_1205_p_din0;
    grp_fu_4198_p_din1 <= grp_p_mul_fu_318_grp_fu_1205_p_din1;
    grp_fu_4204_p_ce <= grp_fu_1209_ce;
    grp_fu_4204_p_din0 <= grp_p_mul_fu_318_grp_fu_1209_p_din0;
    grp_fu_4204_p_din1 <= grp_p_mul_fu_318_grp_fu_1209_p_din1;
    grp_fu_4211_p_ce <= ap_const_logic_1;
    grp_fu_4211_p_din0 <= grp_fu_392_p0;
    grp_fu_4211_p_din1 <= normalizer_reg_1029;
    grp_fu_4215_p_ce <= ap_const_logic_1;
    grp_fu_4215_p_din0 <= reg_466;
    grp_fu_4215_p_din1 <= normalizer_reg_1029;
    grp_fu_4219_p_ce <= ap_const_logic_1;
    grp_fu_4219_p_din0 <= reg_472;
    grp_fu_4219_p_din1 <= normalizer_reg_1029;
    grp_fu_4235_p_ce <= grp_fu_1217_ce;
    grp_fu_4235_p_din0 <= grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din0;
    grp_fu_4235_p_din1 <= grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_din1;
    grp_fu_4235_p_opcode <= grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_grp_fu_1217_p_opcode;
    grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start <= grp_operator_1_1_Pipeline_VITIS_LOOP_104_3_fu_364_ap_start_reg;
    grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start <= grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_ap_start_reg;
    grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start <= grp_operator_1_1_Pipeline_VITIS_LOOP_92_2_fu_352_ap_start_reg;
    grp_p_mul_161_fu_327_ap_done <= grp_p_mul_161_fu_3810_p_done;
    grp_p_mul_161_fu_327_ap_ready <= grp_p_mul_161_fu_3810_p_ready;

    grp_p_mul_161_fu_327_num_a_0_read_assign_proc : process(eps_0_reg_1078, eps_tmp_0_reg_1109, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_p_mul_161_fu_327_num_a_0_read <= eps_tmp_0_reg_1109;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_p_mul_161_fu_327_num_a_0_read <= eps_0_reg_1078;
        else 
            grp_p_mul_161_fu_327_num_a_0_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_327_num_a_1_read_assign_proc : process(eps_1_reg_1085, ap_CS_fsm_state21, eps_tmp_1_reg_1115, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_p_mul_161_fu_327_num_a_1_read <= eps_tmp_1_reg_1115;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_p_mul_161_fu_327_num_a_1_read <= eps_1_reg_1085;
        else 
            grp_p_mul_161_fu_327_num_a_1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_327_num_a_2_read_assign_proc : process(eps_2_reg_1092, ap_CS_fsm_state21, eps_tmp_2_reg_1121, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_p_mul_161_fu_327_num_a_2_read <= eps_tmp_2_reg_1121;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_p_mul_161_fu_327_num_a_2_read <= eps_2_reg_1092;
        else 
            grp_p_mul_161_fu_327_num_a_2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_327_num_res_0_read_assign_proc : process(eps_0_reg_1078, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_p_mul_161_fu_327_num_res_0_read <= eps_0_reg_1078;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_p_mul_161_fu_327_num_res_0_read <= ap_const_lv32_0;
        else 
            grp_p_mul_161_fu_327_num_res_0_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_327_num_res_1_read_assign_proc : process(eps_1_reg_1085, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_p_mul_161_fu_327_num_res_1_read <= eps_1_reg_1085;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_p_mul_161_fu_327_num_res_1_read <= ap_const_lv32_0;
        else 
            grp_p_mul_161_fu_327_num_res_1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_327_num_res_2_read_assign_proc : process(eps_2_reg_1092, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_p_mul_161_fu_327_num_res_2_read <= eps_2_reg_1092;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_p_mul_161_fu_327_num_res_2_read <= ap_const_lv32_0;
        else 
            grp_p_mul_161_fu_327_num_res_2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_p_mul_161_fu_3810_p_din1 <= grp_p_mul_161_fu_327_num_a_0_read;
    grp_p_mul_161_fu_3810_p_din2 <= grp_p_mul_161_fu_327_num_a_1_read;
    grp_p_mul_161_fu_3810_p_din3 <= grp_p_mul_161_fu_327_num_a_2_read;
    grp_p_mul_161_fu_3810_p_din4 <= ap_const_lv32_0;
    grp_p_mul_161_fu_3810_p_din5 <= den_norm_173_load_reg_1099;
    grp_p_mul_161_fu_3810_p_din6 <= den_norm_274_load_reg_1104;
    grp_p_mul_161_fu_3810_p_din7 <= grp_p_mul_161_fu_327_num_res_0_read;
    grp_p_mul_161_fu_3810_p_din8 <= grp_p_mul_161_fu_327_num_res_1_read;
    grp_p_mul_161_fu_3810_p_din9 <= grp_p_mul_161_fu_327_num_res_2_read;
    grp_p_mul_161_fu_3810_p_start <= grp_p_mul_161_fu_327_ap_start_reg;
    grp_p_mul_fu_318_ap_start <= grp_p_mul_fu_318_ap_start_reg;
    icmp_ln104_3_fu_830_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_820_p2 <= "1" when (base_fu_798_p2 = ap_const_lv2_3) else "0";
    icmp_ln215_fu_614_p2 <= "1" when (i_fu_106 = ap_const_lv2_3) else "0";
    icmp_ln216_fu_620_p2 <= "1" when (i_fu_106 = ap_const_lv2_1) else "0";
    icmp_ln61_5_fu_570_p2 <= "0" when (tmp_s_fu_556_p4 = ap_const_lv8_FF) else "1";
    icmp_ln61_6_fu_576_p2 <= "1" when (trunc_ln61_fu_566_p1 = ap_const_lv23_0) else "0";
    icmp_ln61_fu_546_p2 <= "1" when (this_p_read = ap_const_lv32_0) else "0";
    icmp_ln77_3_fu_742_p2 <= "1" when (trunc_ln77_fu_732_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_736_p2 <= "0" when (tmp_57_fu_722_p4 = ap_const_lv8_FF) else "1";
    icmp_ln92_fu_768_p2 <= "1" when (unsigned(grp_operator_1_1_Pipeline_VITIS_LOOP_84_1_fu_344_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln61_fu_582_p2 <= (icmp_ln61_6_reg_979 or icmp_ln61_5_reg_974);
    or_ln77_fu_748_p2 <= (icmp_ln77_fu_736_p2 or icmp_ln77_3_fu_742_p2);
    select_ln104_fu_842_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_3_fu_830_p2(0) = '1') else 
        add_ln104_fu_836_p2;
    select_ln216_5_fu_662_p3 <= 
        reg_451 when (icmp_ln216_reg_1044(0) = '1') else 
        den_norm_1_018_fu_118;
    select_ln216_6_fu_669_p3 <= 
        den_norm_274_fu_114 when (icmp_ln216_reg_1044(0) = '1') else 
        reg_451;
    select_ln216_7_fu_676_p3 <= 
        reg_451 when (icmp_ln216_reg_1044(0) = '1') else 
        den_norm_173_fu_110;
    select_ln216_fu_655_p3 <= 
        den_norm_2_019_fu_122 when (icmp_ln216_reg_1044(0) = '1') else 
        reg_451;
        sext_ln100_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln100_fu_805_p2),32));

    sub_ln277_fu_490_p2 <= std_logic_vector(unsigned(tmp_46_fu_482_p3) - unsigned(zext_ln277_fu_478_p1));
    sub_ln61_fu_513_p2 <= std_logic_vector(unsigned(tmp_47_fu_505_p3) - unsigned(zext_ln61_fu_501_p1));
    sub_ln92_fu_793_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_37_reg_1162));
    tmp_46_fu_482_p3 <= (b_1_offset & ap_const_lv2_0);
    tmp_47_fu_505_p3 <= (this_1_offset & ap_const_lv2_0);
    tmp_57_fu_722_p4 <= bitcast_ln77_fu_718_p1(30 downto 23);
    tmp_63_fu_815_p2 <= std_logic_vector(signed(sext_ln100_fu_811_p1) + signed(c_p_2_reg_1062));
    tmp_s_fu_556_p4 <= bitcast_ln61_fu_552_p1(30 downto 23);
    trunc_ln61_fu_566_p1 <= bitcast_ln61_fu_552_p1(23 - 1 downto 0);
    trunc_ln77_fu_732_p1 <= bitcast_ln77_fu_718_p1(23 - 1 downto 0);
    xor_ln100_fu_805_p2 <= (sub_ln92_fu_793_p2 xor ap_const_lv2_2);
    xor_ln216_fu_645_p2 <= (bitcast_ln216_fu_641_p1 xor ap_const_lv32_80000000);
    xor_ln92_fu_774_p2 <= (empty_37_fu_763_p1 xor ap_const_lv2_3);
    zext_ln104_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i2628_phi_fu_238_p4),3));
    zext_ln216_1_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln216_fu_604_p2),64));
    zext_ln216_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_106),6));
    zext_ln270_1_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln270_1_fu_535_p2),64));
    zext_ln270_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln270_fu_524_p2),64));
    zext_ln277_1_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln277_fu_490_p2),64));
    zext_ln277_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_1_offset),6));
    zext_ln61_3_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln61_fu_513_p2),64));
    zext_ln61_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_1_offset),6));
end behav;
