m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/quartus_prj/simulation/modelsim
T_opt
!s110 1616548692
VR[Gdenog=SEig<@>S;W^63
04 12 4 work tb_mycounter fast 0
=1-e86a6488740b-605a9354-19a-2d2c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.6d;65
vmycounter
Z2 !s110 1616548691
!i10b 1
!s100 a=4CFJW9<mSO[A_1jKOlf0
INIWSUO__X6aB5P=^@=F?01
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1616548411
8D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/rtl/mycounter.v
FD:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/rtl/mycounter.v
L0 1
Z4 OL;L;10.6d;65
r1
!s85 0
31
Z5 !s108 1616548691.000000
!s107 D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/rtl/mycounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/rtl|D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/rtl/mycounter.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_mycounter
R2
!i10b 1
!s100 N4K:F[`T1Df5g`aU=V^`o0
IB>f5]Cc`QdFl@kX2HY?e:2
R3
R0
w1616548613
8D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/quartus_prj/../sim/tb_mycounter.v
FD:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/quartus_prj/../sim/tb_mycounter.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/quartus_prj/../sim/tb_mycounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/quartus_prj/../sim|D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/quartus_prj/../sim/tb_mycounter.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/17_MyCounter/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
