-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_v_tpg is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    fid_in : IN STD_LOGIC;
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC;
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    fid : OUT STD_LOGIC;
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_v_tpg is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "design_1_v_tpg_0_0_v_tpg,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.829583,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=2792,HLS_SYN_LUT=5334,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv29_1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal height : STD_LOGIC_VECTOR (15 downto 0);
    signal width : STD_LOGIC_VECTOR (15 downto 0);
    signal field_id : STD_LOGIC_VECTOR (15 downto 0);
    signal bckgndId : STD_LOGIC_VECTOR (7 downto 0);
    signal ovrlayId : STD_LOGIC_VECTOR (7 downto 0);
    signal maskId : STD_LOGIC_VECTOR (7 downto 0);
    signal motionSpeed : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormat : STD_LOGIC_VECTOR (7 downto 0);
    signal crossHairX : STD_LOGIC_VECTOR (15 downto 0);
    signal crossHairY : STD_LOGIC_VECTOR (15 downto 0);
    signal ZplateHorContStart : STD_LOGIC_VECTOR (15 downto 0);
    signal ZplateHorContDelta : STD_LOGIC_VECTOR (15 downto 0);
    signal ZplateVerContStart : STD_LOGIC_VECTOR (15 downto 0);
    signal ZplateVerContDelta : STD_LOGIC_VECTOR (15 downto 0);
    signal boxSize : STD_LOGIC_VECTOR (15 downto 0);
    signal boxColorR : STD_LOGIC_VECTOR (15 downto 0);
    signal boxColorG : STD_LOGIC_VECTOR (15 downto 0);
    signal boxColorB : STD_LOGIC_VECTOR (15 downto 0);
    signal dpDynamicRange : STD_LOGIC_VECTOR (7 downto 0);
    signal dpYUVCoef : STD_LOGIC_VECTOR (7 downto 0);
    signal bck_motion_en : STD_LOGIC_VECTOR (15 downto 0);
    signal count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal s : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal icmp_ln455_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln455_reg_579 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln457_fu_521_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_fid_in : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_fid : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_ap_start : STD_LOGIC;
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID : STD_LOGIC;
    signal grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TREADY : STD_LOGIC;
    signal grp_v_tpgHlsDataFlow_fu_315_fid_ap_vld : STD_LOGIC;
    signal grp_v_tpgHlsDataFlow_fu_315_ap_done : STD_LOGIC;
    signal grp_v_tpgHlsDataFlow_fu_315_ap_ready : STD_LOGIC;
    signal grp_v_tpgHlsDataFlow_fu_315_ap_idle : STD_LOGIC;
    signal grp_v_tpgHlsDataFlow_fu_315_ap_continue : STD_LOGIC;
    signal grp_reg_unsigned_short_s_fu_505_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal count_new_0_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln458_fu_527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_tpgHlsDataFlow_fu_315_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_ready : STD_LOGIC;
    signal ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done : STD_LOGIC := '0';
    signal select_ln460_fu_559_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_537_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal icmp_ln460_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln462_fu_553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal regslice_both_m_axis_video_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal m_axis_video_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_video_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_v_tpgHlsDataFlow IS
    port (
        height : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (15 downto 0);
        field_id : IN STD_LOGIC_VECTOR (15 downto 0);
        fid_in : IN STD_LOGIC_VECTOR (0 downto 0);
        bckgndId : IN STD_LOGIC_VECTOR (7 downto 0);
        motionSpeed : IN STD_LOGIC_VECTOR (7 downto 0);
        colorFormat : IN STD_LOGIC_VECTOR (7 downto 0);
        ZplateHorContStart : IN STD_LOGIC_VECTOR (15 downto 0);
        ZplateHorContDelta : IN STD_LOGIC_VECTOR (15 downto 0);
        ZplateVerContStart : IN STD_LOGIC_VECTOR (15 downto 0);
        ZplateVerContDelta : IN STD_LOGIC_VECTOR (15 downto 0);
        dpDynamicRange : IN STD_LOGIC_VECTOR (7 downto 0);
        dpYUVCoef : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        fid : OUT STD_LOGIC_VECTOR (0 downto 0);
        s : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        height_ap_vld : IN STD_LOGIC;
        width_ap_vld : IN STD_LOGIC;
        bckgndId_ap_vld : IN STD_LOGIC;
        ZplateHorContStart_ap_vld : IN STD_LOGIC;
        ZplateHorContDelta_ap_vld : IN STD_LOGIC;
        ZplateVerContStart_ap_vld : IN STD_LOGIC;
        ZplateVerContDelta_ap_vld : IN STD_LOGIC;
        dpDynamicRange_ap_vld : IN STD_LOGIC;
        dpYUVCoef_ap_vld : IN STD_LOGIC;
        motionSpeed_ap_vld : IN STD_LOGIC;
        colorFormat_ap_vld : IN STD_LOGIC;
        s_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        m_axis_video_TVALID : OUT STD_LOGIC;
        m_axis_video_TREADY : IN STD_LOGIC;
        fid_in_ap_vld : IN STD_LOGIC;
        fid_ap_vld : OUT STD_LOGIC;
        field_id_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_reg_unsigned_short_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_tpg_0_0_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        height : OUT STD_LOGIC_VECTOR (15 downto 0);
        width : OUT STD_LOGIC_VECTOR (15 downto 0);
        bckgndId : OUT STD_LOGIC_VECTOR (7 downto 0);
        ovrlayId : OUT STD_LOGIC_VECTOR (7 downto 0);
        maskId : OUT STD_LOGIC_VECTOR (7 downto 0);
        motionSpeed : OUT STD_LOGIC_VECTOR (7 downto 0);
        colorFormat : OUT STD_LOGIC_VECTOR (7 downto 0);
        crossHairX : OUT STD_LOGIC_VECTOR (15 downto 0);
        crossHairY : OUT STD_LOGIC_VECTOR (15 downto 0);
        ZplateHorContStart : OUT STD_LOGIC_VECTOR (15 downto 0);
        ZplateHorContDelta : OUT STD_LOGIC_VECTOR (15 downto 0);
        ZplateVerContStart : OUT STD_LOGIC_VECTOR (15 downto 0);
        ZplateVerContDelta : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxSize : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxColorR : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxColorG : OUT STD_LOGIC_VECTOR (15 downto 0);
        boxColorB : OUT STD_LOGIC_VECTOR (15 downto 0);
        dpDynamicRange : OUT STD_LOGIC_VECTOR (7 downto 0);
        dpYUVCoef : OUT STD_LOGIC_VECTOR (7 downto 0);
        field_id : OUT STD_LOGIC_VECTOR (15 downto 0);
        bck_motion_en : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_v_tpgHlsDataFlow_fu_315 : component design_1_v_tpg_0_0_v_tpgHlsDataFlow
    port map (
        height => height,
        width => width,
        field_id => field_id,
        fid_in => grp_v_tpgHlsDataFlow_fu_315_fid_in,
        bckgndId => bckgndId,
        motionSpeed => motionSpeed,
        colorFormat => colorFormat,
        ZplateHorContStart => ZplateHorContStart,
        ZplateHorContDelta => ZplateHorContDelta,
        ZplateVerContStart => ZplateVerContStart,
        ZplateVerContDelta => ZplateVerContDelta,
        dpDynamicRange => dpDynamicRange,
        dpYUVCoef => dpYUVCoef,
        m_axis_video_TDATA => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TDATA,
        m_axis_video_TKEEP => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TKEEP,
        m_axis_video_TSTRB => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TSTRB,
        m_axis_video_TUSER => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER,
        m_axis_video_TLAST => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TLAST,
        m_axis_video_TID => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TID,
        m_axis_video_TDEST => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TDEST,
        fid => grp_v_tpgHlsDataFlow_fu_315_fid,
        s => s,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        height_ap_vld => ap_const_logic_1,
        width_ap_vld => ap_const_logic_1,
        bckgndId_ap_vld => ap_const_logic_1,
        ZplateHorContStart_ap_vld => ap_const_logic_1,
        ZplateHorContDelta_ap_vld => ap_const_logic_1,
        ZplateVerContStart_ap_vld => ap_const_logic_1,
        ZplateVerContDelta_ap_vld => ap_const_logic_1,
        dpDynamicRange_ap_vld => ap_const_logic_1,
        dpYUVCoef_ap_vld => ap_const_logic_1,
        motionSpeed_ap_vld => ap_const_logic_1,
        colorFormat_ap_vld => ap_const_logic_1,
        s_ap_vld => ap_const_logic_1,
        ap_start => grp_v_tpgHlsDataFlow_fu_315_ap_start,
        m_axis_video_TVALID => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        m_axis_video_TREADY => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TREADY,
        fid_in_ap_vld => ap_const_logic_1,
        fid_ap_vld => grp_v_tpgHlsDataFlow_fu_315_fid_ap_vld,
        field_id_ap_vld => ap_const_logic_1,
        ap_done => grp_v_tpgHlsDataFlow_fu_315_ap_done,
        ap_ready => grp_v_tpgHlsDataFlow_fu_315_ap_ready,
        ap_idle => grp_v_tpgHlsDataFlow_fu_315_ap_idle,
        ap_continue => grp_v_tpgHlsDataFlow_fu_315_ap_continue);

    grp_reg_unsigned_short_s_fu_505 : component design_1_v_tpg_0_0_reg_unsigned_short_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        d => bck_motion_en,
        ap_return => grp_reg_unsigned_short_s_fu_505_ap_return);

    CTRL_s_axi_U : component design_1_v_tpg_0_0_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        height => height,
        width => width,
        bckgndId => bckgndId,
        ovrlayId => ovrlayId,
        maskId => maskId,
        motionSpeed => motionSpeed,
        colorFormat => colorFormat,
        crossHairX => crossHairX,
        crossHairY => crossHairY,
        ZplateHorContStart => ZplateHorContStart,
        ZplateHorContDelta => ZplateHorContDelta,
        ZplateVerContStart => ZplateVerContStart,
        ZplateVerContDelta => ZplateVerContDelta,
        boxSize => boxSize,
        boxColorR => boxColorR,
        boxColorG => boxColorG,
        boxColorB => boxColorB,
        dpDynamicRange => dpDynamicRange,
        dpYUVCoef => dpYUVCoef,
        field_id => field_id,
        bck_motion_en => bck_motion_en,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_m_axis_video_V_data_V_U : component design_1_v_tpg_0_0_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TDATA,
        vld_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        ack_in => m_axis_video_TREADY_int_regslice,
        data_out => m_axis_video_TDATA,
        vld_out => regslice_both_m_axis_video_V_data_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_data_V_U_apdone_blk);

    regslice_both_m_axis_video_V_keep_V_U : component design_1_v_tpg_0_0_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TKEEP,
        vld_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_video_TKEEP,
        vld_out => regslice_both_m_axis_video_V_keep_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_video_V_strb_V_U : component design_1_v_tpg_0_0_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TSTRB,
        vld_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_video_TSTRB,
        vld_out => regslice_both_m_axis_video_V_strb_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_video_V_user_V_U : component design_1_v_tpg_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TUSER,
        vld_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_user_V_U_ack_in_dummy,
        data_out => m_axis_video_TUSER,
        vld_out => regslice_both_m_axis_video_V_user_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_user_V_U_apdone_blk);

    regslice_both_m_axis_video_V_last_V_U : component design_1_v_tpg_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TLAST,
        vld_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_last_V_U_ack_in_dummy,
        data_out => m_axis_video_TLAST,
        vld_out => regslice_both_m_axis_video_V_last_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_last_V_U_apdone_blk);

    regslice_both_m_axis_video_V_id_V_U : component design_1_v_tpg_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TID,
        vld_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_id_V_U_ack_in_dummy,
        data_out => m_axis_video_TID,
        vld_out => regslice_both_m_axis_video_V_id_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_id_V_U_apdone_blk);

    regslice_both_m_axis_video_V_dest_V_U : component design_1_v_tpg_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TDEST,
        vld_in => grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_video_TDEST,
        vld_out => regslice_both_m_axis_video_V_dest_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
                    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done <= ap_const_logic_0;
                elsif ((grp_v_tpgHlsDataFlow_fu_315_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
                    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready <= ap_const_logic_0;
                elsif ((grp_v_tpgHlsDataFlow_fu_315_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_v_tpgHlsDataFlow_fu_315_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_ready = ap_const_logic_0)))) then 
                    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_v_tpgHlsDataFlow_fu_315_ap_ready = ap_const_logic_1)) then 
                    grp_v_tpgHlsDataFlow_fu_315_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_new_0_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln455_fu_511_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                if ((icmp_ln458_fu_527_p2 = ap_const_lv1_0)) then 
                    count_new_0_reg_304 <= add_ln457_fu_521_p2;
                elsif ((icmp_ln458_fu_527_p2 = ap_const_lv1_1)) then 
                    count_new_0_reg_304 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln455_reg_579 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                count <= count_new_0_reg_304;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln455_reg_579 <= icmp_ln455_fu_511_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln455_fu_511_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln458_fu_527_p2 = ap_const_lv1_1))) then
                s <= select_ln460_fu_559_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_CS_fsm_state5, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln457_fu_521_p2 <= std_logic_vector(unsigned(count) + unsigned(ap_const_lv32_1));
    add_ln462_fu_553_p2 <= std_logic_vector(unsigned(s) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_ready, ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_ready and ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state5, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_done <= (grp_v_tpgHlsDataFlow_fu_315_ap_done or ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_done);
    ap_sync_grp_v_tpgHlsDataFlow_fu_315_ap_ready <= (grp_v_tpgHlsDataFlow_fu_315_ap_ready or ap_sync_reg_grp_v_tpgHlsDataFlow_fu_315_ap_ready);
    fid <= grp_v_tpgHlsDataFlow_fu_315_fid(0);

    grp_v_tpgHlsDataFlow_fu_315_ap_continue_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
            grp_v_tpgHlsDataFlow_fu_315_ap_continue <= ap_const_logic_1;
        else 
            grp_v_tpgHlsDataFlow_fu_315_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_v_tpgHlsDataFlow_fu_315_ap_start <= grp_v_tpgHlsDataFlow_fu_315_ap_start_reg;
    grp_v_tpgHlsDataFlow_fu_315_fid_in <= (0=>fid_in, others=>'-');
    grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TREADY <= (m_axis_video_TREADY_int_regslice and ap_CS_fsm_state4);
    icmp_ln455_fu_511_p2 <= "1" when (grp_reg_unsigned_short_s_fu_505_ap_return = ap_const_lv16_1) else "0";
    icmp_ln458_fu_527_p2 <= "1" when (add_ln457_fu_521_p2 = ap_const_lv32_A) else "0";
    icmp_ln460_fu_547_p2 <= "1" when (signed(tmp_1_fu_537_p4) < signed(ap_const_lv29_1)) else "0";
    m_axis_video_TVALID <= regslice_both_m_axis_video_V_data_V_U_vld_out;
    m_axis_video_TVALID_int_regslice <= grp_v_tpgHlsDataFlow_fu_315_m_axis_video_TVALID;
    select_ln460_fu_559_p3 <= 
        add_ln462_fu_553_p2 when (icmp_ln460_fu_547_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_1_fu_537_p4 <= s(31 downto 3);
end behav;
