5 14 101 5 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (unary3.vcd) 2 -o (unary3.cdd) 2 -v (unary3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 unary3.v 10 37 1
2 1 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 79 0 80 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffff 0 0 0 0
1 b 2 13 107000b 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 13 107000e 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.u$0 "main.u$0" 0 unary3.v 15 28 1
2 2 16 50008 1 0 21004 0 0 1 16 0 0
2 3 16 10001 0 1 1410 0 0 1 1 b
2 4 16 10008 1 37 16 2 3
2 5 17 c000f 1 0 21004 0 0 1 16 0 0
2 6 17 80008 0 1 1410 0 0 1 1 c
2 7 17 8000f 1 37 16 5 6
2 8 18 90009 1 0 1008 0 0 32 48 5 0
2 9 18 80009 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 19 c0025 1 0 61008 0 0 80 16 ffff 0 ffff 0 ffff 0
2 11 19 80008 0 1 1410 0 0 80 1 a
2 12 19 80025 1 37 1a 10 11
2 13 20 d000d 1 1 1018 0 0 80 1 a
2 14 20 c000c 1 1f 1024 13 0 1 18 0 1 1 0 0 0
2 15 20 80008 0 1 1410 0 0 1 1 b
2 16 20 8000d 1 37 36 14 15
2 17 21 70007 1 1 1018 0 0 80 1 a
2 18 21 50006 1 22 1028 17 0 1 18 0 1 0 1 0 0
2 19 21 10001 0 1 1410 0 0 1 1 c
2 20 21 10007 1 37 3a 18 19
2 21 22 20002 1 0 1008 0 0 32 48 5 0
2 22 22 10002 2 2c 900a 21 0 32 18 0 ffffffff 0 0 0 0
2 23 23 9000c 1 0 21000 0 0 1 16 0 1
2 24 23 30004 1 0 1408 0 0 32 48 14 0
2 25 23 10005 0 23 1410 0 24 1 18 0 1 0 0 0 0 a
2 26 23 1000c 1 37 12 23 25
2 27 24 60006 1 1 1000 0 0 80 1 a
2 28 24 50005 1 1f 1000 27 0 1 18 0 1 0 0 0 0
2 29 24 10001 0 1 1410 0 0 1 1 b
2 30 24 10006 1 37 12 28 29
2 31 25 70007 1 1 1000 0 0 80 1 a
2 32 25 50006 1 22 1000 31 0 1 18 0 1 0 0 0 0
2 33 25 10001 0 1 1410 0 0 1 1 c
2 34 25 10007 1 37 12 32 33
2 35 26 20002 1 0 1008 0 0 32 48 5 0
2 36 26 10002 2 2c 900a 35 0 32 18 0 ffffffff 0 0 0 0
2 37 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 37 0 0 0
4 36 0 37 0
4 34 0 36 36
4 30 0 34 34
4 26 0 30 30
4 22 0 26 0
4 20 0 22 22
4 16 0 20 20
4 12 0 16 16
4 9 0 12 0
4 7 0 9 9
4 4 11 7 7
3 1 main.u$1 "main.u$1" 0 unary3.v 30 35 1
