# FPGA Accelerator for 1-D Convolution
#1-D Time-Domain Convolution Accelerator on Zynq 7000 SoCâ€™s Programmable logic. Used a smart Buffer to avoid redundant reads to the memory. 
#Achieved a maximum Speedup of 16x when compared to the CPU implementation.
