// Seed: 3929605764
macromodule module_0 ();
  logic id_1;
  ;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1
);
  logic id_3;
  logic id_4 = 1;
  assign id_1 = -1;
  logic id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output supply0 id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_6;
  ;
endmodule
