	; Module start
	.compiler_version	"TASKING SmartCode v10.1r1 - TriCore C compiler Build 21121068 SN-09461304"
	.compiler_invocation	"ctc --dep-file=geth_dma_a.d --fp-model=c,l,n,r,S,T,z --user-mode=hypervisor -D__CPU__=tc49x -D__CPU_TC49X__ --core=tc1.8 --iso=99 -D__CPU__=tc49x -DIFX_PIN_PACKAGE_BGA292_COM -DCONFIG_DUT_BOARD -DCONFIG_BOARD_ETH_ENABLE -DCONFIG_BOARD_GETH_ENABLE -DCONFIG_BOARD_SERIALIO_ENABLE -DCONFIG_BOARD_LED_ENABLE -DIFX_SOLUTION_DESIGNER_GETH_ENABLE -DIFX_SOLUTION_DESIGNER_LETH_ENABLE -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Configurations -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ipc -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ipc\\\\Common -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ipc\\\\Tricore -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ipc\\\\Tricore\\\\ipc -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ipc\\\\Tricore\\\\ipc\\\\inc -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Platform -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Platform\\\\Tricore\\\\Compilers -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Sfr -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Sfr\\\\TC4DA -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Sfr\\\\TC4DA\\\\_Reg -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ssw -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ssw\\\\TC4DA -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Infra\\\\Ssw\\\\TC4DA\\\\Tricore -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\If -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\If\\\\Ccu6If -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\StdIf -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Bsp -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Comm -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\General -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Math -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Time -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\Service\\\\CpuGeneric\\\\_Utilities -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Ap -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Ap\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Asclin -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Asclin\\\\Asc -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Asclin\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Clock -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Clock\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Egtm -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Egtm\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Port -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Port\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Src -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\Src\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\_Impl -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\CpuGeneric\\\\_PinMap -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Cpu -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Cpu\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Cpu\\\\Trap -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Geth -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Geth\\\\Eth -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Geth\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Hsphy -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Hsphy\\\\Hsphy -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Hsphy\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Smu -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Smu\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Stm -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Stm\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Stm\\\\Timer -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Wtu -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Wtu\\\\Std -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\_Impl -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\_Lib -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\_Lib\\\\DataHandling -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\_PinMap -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Board -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\SolutionDesigner -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\geth -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\hsphy -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\led -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\serialio -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\simio -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\stm -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING) -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Infra -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Infra\\\\Platform -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Infra\\\\Platform\\\\Tricore -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Infra\\\\Platform\\\\Tricore\\\\Compilers -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Infra\\\\Sfr -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Infra\\\\Sfr\\\\TC37A -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Infra\\\\Sfr\\\\TC37A\\\\_Reg -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Service -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Service\\\\CpuGeneric -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Service\\\\CpuGeneric\\\\StdIf -IC:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\TriCore Debug (TASKING)\\\\Test_Jig\\\\Gigabit_Ethernet\\\\Components\\\\phy\\\\Service\\\\CpuGeneric\\\\_Utilities -g2 -t4 --language=+volatile -N0 -O0 -Y0 -Z0 --compact-max-size=200 --misrac-version=2004 -o Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.src ../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c"
	.compiler_name		"ctc"
	;source	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c'

	
$TC18
	
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_TX_DESC_TYPE_LIST',data,rom,cluster('GETH_DMA_TX_DESC_TYPE_LIST')
	.sect	'.rodata.geth_dma_a.GETH_DMA_TX_DESC_TYPE_LIST'
	.global	GETH_DMA_TX_DESC_TYPE_LIST
GETH_DMA_TX_DESC_TYPE_LIST:	.type	object
	.size	GETH_DMA_TX_DESC_TYPE_LIST,8
	.space	8
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_RX_DESC_TYPE_LIST',data,rom,cluster('GETH_DMA_RX_DESC_TYPE_LIST')
	.sect	'.rodata.geth_dma_a.GETH_DMA_RX_DESC_TYPE_LIST'
	.global	GETH_DMA_RX_DESC_TYPE_LIST
GETH_DMA_RX_DESC_TYPE_LIST:	.type	object
	.size	GETH_DMA_RX_DESC_TYPE_LIST,8
	.space	8
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_TS_EN',data,rom,cluster('GETH_DMA_TS_EN')
	.sect	'.rodata.geth_dma_a.GETH_DMA_TS_EN'
	.global	GETH_DMA_TS_EN
GETH_DMA_TS_EN:	.type	object
	.size	GETH_DMA_TS_EN,8
	.space	8
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_INT_TIE',data,rom,cluster('GETH_DMA_INT_TIE')
	.sect	'.rodata.geth_dma_a.GETH_DMA_INT_TIE'
	.global	GETH_DMA_INT_TIE
GETH_DMA_INT_TIE:	.type	object
	.size	GETH_DMA_INT_TIE,8
	.byte	1
	.space	7
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_INT_RIE',data,rom,cluster('GETH_DMA_INT_RIE')
	.sect	'.rodata.geth_dma_a.GETH_DMA_INT_RIE'
	.global	GETH_DMA_INT_RIE
GETH_DMA_INT_RIE:	.type	object
	.size	GETH_DMA_INT_RIE,8
	.byte	1
	.space	7
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_TXCH_EN',data,rom,cluster('GETH_DMA_TXCH_EN')
	.sect	'.rodata.geth_dma_a.GETH_DMA_TXCH_EN'
	.global	GETH_DMA_TXCH_EN
GETH_DMA_TXCH_EN:	.type	object
	.size	GETH_DMA_TXCH_EN,8
	.byte	1
	.space	7
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_RXCH_EN',data,rom,cluster('GETH_DMA_RXCH_EN')
	.sect	'.rodata.geth_dma_a.GETH_DMA_RXCH_EN'
	.global	GETH_DMA_RXCH_EN
GETH_DMA_RXCH_EN:	.type	object
	.size	GETH_DMA_RXCH_EN,8
	.byte	1
	.space	7
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_TX_TDES2_VTIR',data,rom,cluster('GETH_DMA_TX_TDES2_VTIR')
	.sect	'.rodata.geth_dma_a.GETH_DMA_TX_TDES2_VTIR'
	.global	GETH_DMA_TX_TDES2_VTIR
GETH_DMA_TX_TDES2_VTIR:	.type	object
	.size	GETH_DMA_TX_TDES2_VTIR,8
	.space	8
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_TX_CDES3_VT',data,rom,cluster('GETH_DMA_TX_CDES3_VT')
	.sect	'.rodata.geth_dma_a.GETH_DMA_TX_CDES3_VT'
	.global	GETH_DMA_TX_CDES3_VT
	.align	2
GETH_DMA_TX_CDES3_VT:	.type	object
	.size	GETH_DMA_TX_CDES3_VT,16
	.space	16
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_TX_BUFFER_SIZE',data,rom,cluster('GETH_DMA_TX_BUFFER_SIZE')
	.sect	'.rodata.geth_dma_a.GETH_DMA_TX_BUFFER_SIZE'
	.global	GETH_DMA_TX_BUFFER_SIZE
	.align	2
GETH_DMA_TX_BUFFER_SIZE:	.type	object
	.size	GETH_DMA_TX_BUFFER_SIZE,16
	.half	1518,1518,1518,1518
	.half	1518,1518,1518,1518
	.sdecl	'.rodata.geth_dma_a.GETH_DMA_RX_BUFFER_SIZE',data,rom,cluster('GETH_DMA_RX_BUFFER_SIZE')
	.sect	'.rodata.geth_dma_a.GETH_DMA_RX_BUFFER_SIZE'
	.global	GETH_DMA_RX_BUFFER_SIZE
	.align	2
GETH_DMA_RX_BUFFER_SIZE:	.type	object
	.size	GETH_DMA_RX_BUFFER_SIZE,16
	.half	1550,1518,1518,1518
	.half	1518,1518,1518,1518
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	801
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1
	.word	.L5
	.byte	2
	.byte	'unsigned int',0,4,7,3
	.word	217
	.byte	4
	.word	217
	.byte	5
	.byte	'__cmpswapw',0
	.word	233
	.byte	1,1,1,1,6
	.byte	'p',0
	.word	238
	.byte	6
	.byte	'value',0
	.word	217
	.byte	6
	.byte	'compare',0
	.word	217
	.byte	0,2
	.byte	'int',0,4,5,7
	.word	295
	.byte	8
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,9
	.word	302
	.byte	0,2
	.byte	'short int',0,2,5,10
	.byte	'__wchar_t',0,1,1,1
	.word	344
	.byte	10
	.byte	'__size_t',0,1,1,1
	.word	217
	.byte	10
	.byte	'__ptrdiff_t',0,1,1,1
	.word	295
	.byte	11,1,4
	.word	412
	.byte	10
	.byte	'__codeptr',0,1,1,1
	.word	414
	.byte	2
	.byte	'unsigned char',0,1,8,10
	.byte	'uint8',0,2,107,23
	.word	437
	.byte	2
	.byte	'unsigned short int',0,2,7,10
	.byte	'uint16',0,2,111,24
	.word	468
	.byte	2
	.byte	'unsigned long int',0,4,7,10
	.byte	'uint32',0,2,115,23
	.word	505
	.byte	2
	.byte	'unsigned long long int',0,8,7,10
	.byte	'uint64',0,2,120,28
	.word	541
	.byte	10
	.byte	'sint16',0,2,128,1,15
	.word	344
	.byte	2
	.byte	'long int',0,4,5,10
	.byte	'sint32',0,2,133,1,14
	.word	598
	.byte	2
	.byte	'long long int',0,8,5,10
	.byte	'sint64',0,2,140,1,19
	.word	626
	.byte	2
	.byte	'float',0,4,4,10
	.byte	'float32',0,2,169,1,15
	.word	659
	.byte	12
	.byte	'void',0,4
	.word	685
	.byte	10
	.byte	'pvoid',0,3,79,24
	.word	691
	.byte	10
	.byte	'Ifx_TickTime',0,3,101,16
	.word	626
	.byte	13,8
	.word	437
	.byte	14,7,0
.L28:
	.byte	7
	.word	731
.L29:
	.byte	7
	.word	731
.L30:
	.byte	7
	.word	731
.L31:
	.byte	7
	.word	731
.L32:
	.byte	7
	.word	731
.L33:
	.byte	7
	.word	731
.L34:
	.byte	7
	.word	731
.L35:
	.byte	7
	.word	731
	.byte	13,16
	.word	468
	.byte	14,7,0
.L36:
	.byte	7
	.word	780
.L37:
	.byte	7
	.word	780
.L38:
	.byte	7
	.word	780
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,53,0,73,19,0,0,4,15,0,73,19
	.byte	0,0,5,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,6,5,0,3,8,73,19,0,0,7,38,0,73,19,0,0,8,46,1,3,8,54,15
	.byte	39,12,63,12,60,12,0,0,9,5,0,73,19,0,0,10,22,0,3,8,58,15,59,15,57,15,73,19,0,0,11,21,0,54,15,0,0,12,59
	.byte	0,3,8,0,0,13,1,1,11,15,73,19,0,0,14,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L40-.L39
.L39:
	.half	3
	.word	.L42-.L41
.L41:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\\\Users\\\\KumarDharani\\\\Documents\\\\Aurix_Projects\\\\Projects\\\\TC4D7_GigEth_TestJig\\\\Libraries\\\\iLLD\\\\TC4DA\\\\Tricore\\\\Cpu\\\\Std',0
	.byte	0
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0,0
.L42:
.L40:
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_TX_DESC_TYPE_LIST')
	.sect	'.debug_info'
.L6:
	.word	257
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_TX_DESC_TYPE_LIST',0,1,47,13
	.word	.L28
	.byte	1,5,3
	.word	GETH_DMA_TX_DESC_TYPE_LIST
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_TX_DESC_TYPE_LIST')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_RX_DESC_TYPE_LIST')
	.sect	'.debug_info'
.L8:
	.word	257
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_RX_DESC_TYPE_LIST',0,1,49,13
	.word	.L29
	.byte	1,5,3
	.word	GETH_DMA_RX_DESC_TYPE_LIST
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_RX_DESC_TYPE_LIST')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_TS_EN')
	.sect	'.debug_info'
.L10:
	.word	245
	.half	3
	.word	.L11
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_TS_EN',0,1,51,13
	.word	.L30
	.byte	1,5,3
	.word	GETH_DMA_TS_EN
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_TS_EN')
	.sect	'.debug_abbrev'
.L11:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_INT_TIE')
	.sect	'.debug_info'
.L12:
	.word	247
	.half	3
	.word	.L13
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_INT_TIE',0,1,53,13
	.word	.L31
	.byte	1,5,3
	.word	GETH_DMA_INT_TIE
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_INT_TIE')
	.sect	'.debug_abbrev'
.L13:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_INT_RIE')
	.sect	'.debug_info'
.L14:
	.word	247
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_INT_RIE',0,1,55,13
	.word	.L32
	.byte	1,5,3
	.word	GETH_DMA_INT_RIE
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_INT_RIE')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_TXCH_EN')
	.sect	'.debug_info'
.L16:
	.word	247
	.half	3
	.word	.L17
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_TXCH_EN',0,1,57,13
	.word	.L33
	.byte	1,5,3
	.word	GETH_DMA_TXCH_EN
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_TXCH_EN')
	.sect	'.debug_abbrev'
.L17:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_RXCH_EN')
	.sect	'.debug_info'
.L18:
	.word	247
	.half	3
	.word	.L19
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_RXCH_EN',0,1,59,13
	.word	.L34
	.byte	1,5,3
	.word	GETH_DMA_RXCH_EN
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_RXCH_EN')
	.sect	'.debug_abbrev'
.L19:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_TX_TDES2_VTIR')
	.sect	'.debug_info'
.L20:
	.word	253
	.half	3
	.word	.L21
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_TX_TDES2_VTIR',0,1,61,13
	.word	.L35
	.byte	1,5,3
	.word	GETH_DMA_TX_TDES2_VTIR
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_TX_TDES2_VTIR')
	.sect	'.debug_abbrev'
.L21:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_TX_CDES3_VT')
	.sect	'.debug_info'
.L22:
	.word	251
	.half	3
	.word	.L23
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_TX_CDES3_VT',0,1,63,14
	.word	.L36
	.byte	1,5,3
	.word	GETH_DMA_TX_CDES3_VT
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_TX_CDES3_VT')
	.sect	'.debug_abbrev'
.L23:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_TX_BUFFER_SIZE')
	.sect	'.debug_info'
.L24:
	.word	254
	.half	3
	.word	.L25
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_TX_BUFFER_SIZE',0,1,65,14
	.word	.L37
	.byte	1,5,3
	.word	GETH_DMA_TX_BUFFER_SIZE
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_TX_BUFFER_SIZE')
	.sect	'.debug_abbrev'
.L25:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GETH_DMA_RX_BUFFER_SIZE')
	.sect	'.debug_info'
.L26:
	.word	254
	.half	3
	.word	.L27
	.byte	4,1
	.byte	'../Test_Jig/Gigabit_Ethernet/Components/SolutionDesigner/geth_dma_a.c',0
	.byte	'TASKING TriCore C compiler',0
	.byte	'C:\\Users\\KumarDharani\\Documents\\Aurix_Projects\\Projects\\TC4D7_GigEth_TestJig\\TriCore Debug (TASKING)\\',0
	.byte	12,1,2
	.word	.L2
	.byte	3
	.byte	'GETH_DMA_RX_BUFFER_SIZE',0,1,67,14
	.word	.L38
	.byte	1,5,3
	.word	GETH_DMA_RX_BUFFER_SIZE
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GETH_DMA_RX_BUFFER_SIZE')
	.sect	'.debug_abbrev'
.L27:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	; Module end
