[2025-09-16 18:29:47] START suite=gap trace=bc-0
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-0.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4586548 heartbeat IPC: 2.18 cumulative IPC: 2.18 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6981680 heartbeat IPC: 4.175 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 31 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6981680 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 31 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6981680 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 54263558 heartbeat IPC: 0.2115 cumulative IPC: 0.2115 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 102315393 heartbeat IPC: 0.2081 cumulative IPC: 0.2098 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 150517398 heartbeat IPC: 0.2075 cumulative IPC: 0.209 (Simulation time: 00 hr 13 min 47 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 198764378 heartbeat IPC: 0.2073 cumulative IPC: 0.2086 (Simulation time: 00 hr 17 min 46 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 247210268 heartbeat IPC: 0.2064 cumulative IPC: 0.2081 (Simulation time: 00 hr 22 min 00 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 295190038 heartbeat IPC: 0.2084 cumulative IPC: 0.2082 (Simulation time: 00 hr 26 min 04 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 343366561 heartbeat IPC: 0.2076 cumulative IPC: 0.2081 (Simulation time: 00 hr 30 min 09 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 391210017 heartbeat IPC: 0.209 cumulative IPC: 0.2082 (Simulation time: 00 hr 34 min 08 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 438664198 heartbeat IPC: 0.2107 cumulative IPC: 0.2085 (Simulation time: 00 hr 38 min 17 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 478765464 cumulative IPC: 0.2089 (Simulation time: 00 hr 42 min 16 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 478765464 cumulative IPC: 0.2089 (Simulation time: 00 hr 42 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-0.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2089 instructions: 100000002 cycles: 478765464
CPU 0 Branch Prediction Accuracy: 84.93% MPKI: 28.68 Average ROB Occupancy at Mispredict: 24.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.68
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 460
LQ_STALL: 0
SQ_STALL: 498426


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 39
REPLAY_LOAD: 54.2
NON_REPLAY_LOAD: 55.5

== Total ==
ADDR_TRANS: 78
REPLAY_LOAD: 271
NON_REPLAY_LOAD: 111

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 5
NON_REPLAY_LOAD: 2

cpu0->cpu0_STLB TOTAL        ACCESS:    3206649 HIT:    1782085 MISS:    1424564 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3206649 HIT:    1782085 MISS:    1424564 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 83.01 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   12945658 HIT:    3673819 MISS:    9271839 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8493990 HIT:     789366 MISS:    7704624 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      36683 HIT:       5907 MISS:      30776 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2478431 HIT:    2478281 MISS:        150 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1936554 HIT:     400265 MISS:    1536289 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     185288 HIT:     185288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     185288 HIT:     185288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33445997 HIT:   22148404 MISS:   11297593 MSHR_MERGE:     830369
cpu0->cpu0_L1D LOAD         ACCESS:   25591091 HIT:   16387153 MISS:    9203938 MSHR_MERGE:     709951
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5013105 HIT:    4930237 MISS:      82868 MSHR_MERGE:      46185
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2841801 HIT:     831014 MISS:    2010787 MSHR_MERGE:      74233
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 87.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     170018 HIT:     170018 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     170018 HIT:     170018 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30520097 HIT:   26331782 MISS:    4188315 MSHR_MERGE:     981666
cpu0->cpu0_DTLB LOAD         ACCESS:   30520097 HIT:   26331782 MISS:    4188315 MSHR_MERGE:     981666
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 40.82 cycles
cpu0->LLC TOTAL        ACCESS:   11699299 HIT:    6218745 MISS:    5480554 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    7704624 HIT:    2595500 MISS:    5109124 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30776 HIT:        992 MISS:      29784 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2427610 HIT:    2427464 MISS:        146 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1536289 HIT:    1194789 MISS:     341500 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      89570
  ROW_BUFFER_MISS:    5390699
  AVG DBUS CONGESTED CYCLE: 7.766
Channel 0 WQ ROW_BUFFER_HIT:     581637
  ROW_BUFFER_MISS:    1489367
  FULL:          0
Channel 0 REFRESHES ISSUED:      39897

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        19235       430832       903346      1345468
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          144       218525       833549       608130
  STLB miss resolved @ L2C                0          347        44215       133120       258232
  STLB miss resolved @ LLC                0          675       100823       445762       706211
  STLB miss resolved @ MEM                0          236        97212       254232       232255

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:12:03] END   suite=gap trace=bc-0 (rc=0)
