Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 16:45:34 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Uart/U_Uart_rx/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.541        0.000                      0                   43        0.185        0.000                      0                   43        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.541        0.000                      0                   43        0.185        0.000                      0                   43        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.890ns (25.586%)  route 2.588ns (74.414%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557     5.078    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.238     6.835    U_Uart/U_Uart_rx/w_tick
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.959 r  U_Uart/U_Uart_rx/rx_data_next_reg[7]_i_2/O
                         net (fo=12, routed)          0.759     7.718    U_Uart/U_Uart_rx/rx_data_next_reg[7]_i_2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.842 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.591     8.433    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X58Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.557 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.557    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X58Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDCE (Setup_fdce_C_D)        0.029    15.098    U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.090ns (33.892%)  route 2.126ns (66.108%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557     5.078    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.144     6.740    U_Uart/U_UART_TX/w_tick
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.117     6.857 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.441     7.298    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.331     7.629 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.541     8.170    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  U_Uart/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.294    U_Uart/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029    15.102    U_Uart/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.090ns (33.924%)  route 2.123ns (66.076%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557     5.078    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.144     6.740    U_Uart/U_UART_TX/w_tick
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.117     6.857 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.441     7.298    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.331     7.629 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.538     8.167    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.291 r  U_Uart/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.291    U_Uart/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.104    U_Uart/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.090ns (33.925%)  route 2.123ns (66.075%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557     5.078    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.144     6.740    U_Uart/U_UART_TX/w_tick
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.117     6.857 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.441     7.298    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.331     7.629 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.538     8.167    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.291 r  U_Uart/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.291    U_Uart/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.104    U_Uart/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.890ns (27.747%)  route 2.318ns (72.253%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557     5.078    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.238     6.835    U_Uart/U_Uart_rx/w_tick
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.959 r  U_Uart/U_Uart_rx/rx_data_next_reg[7]_i_2/O
                         net (fo=12, routed)          0.759     7.718    U_Uart/U_Uart_rx/rx_data_next_reg[7]_i_2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.842 r  U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.320     8.162    U_Uart/U_Uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  U_Uart/U_Uart_rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.286    U_Uart/U_Uart_rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X62Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.031    15.101    U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 1.090ns (34.981%)  route 2.026ns (65.019%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557     5.078    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Uart/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           1.144     6.740    U_Uart/U_UART_TX/w_tick
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.117     6.857 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.439     7.296    U_Uart/U_UART_TX/bit_count_reg[1]_i_2_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.331     7.627 r  U_Uart/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=1, routed)           0.444     8.070    U_Uart/U_UART_TX/bit_count_next
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.194 r  U_Uart/U_UART_TX/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.194    U_Uart/U_UART_TX/bit_count_reg[2]_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.032    15.105    U_Uart/U_UART_TX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.890ns (30.868%)  route 1.993ns (69.132%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.554     5.075    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.911     6.505    U_Uart/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.629 r  U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.445     7.074    U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.637     7.835    U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2_n_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.959 r  U_Uart/U_BAUD_Tick_Gen/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.959    U_Uart/U_BAUD_Tick_Gen/count_next[2]
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.439    14.780    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                         clock pessimism              0.295    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X56Y22         FDCE (Setup_fdce_C_D)        0.077    15.117    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.916ns (31.486%)  route 1.993ns (68.514%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.554     5.075    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.911     6.505    U_Uart/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.629 r  U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.445     7.074    U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.637     7.835    U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.150     7.985 r  U_Uart/U_BAUD_Tick_Gen/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.985    U_Uart/U_BAUD_Tick_Gen/count_next[3]
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.439    14.780    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/C
                         clock pessimism              0.295    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X56Y22         FDCE (Setup_fdce_C_D)        0.118    15.158    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.890ns (32.075%)  route 1.885ns (67.925%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.554     5.075    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.911     6.505    U_Uart/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.629 r  U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.445     7.074    U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.528     7.726    U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.850 r  U_Uart/U_BAUD_Tick_Gen/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.850    U_Uart/U_BAUD_Tick_Gen/count_next[4]
    SLICE_X57Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.439    14.780    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.029    15.047    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.890ns (32.520%)  route 1.847ns (67.480%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.554     5.075    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.911     6.505    U_Uart/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.629 r  U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.445     7.074    U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_2_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.198 r  U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.490     7.688    U_Uart/U_BAUD_Tick_Gen/count_reg[8]_i_2_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.812 r  U_Uart/U_BAUD_Tick_Gen/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.812    U_Uart/U_BAUD_Tick_Gen/count_next[5]
    SLICE_X57Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.439    14.780    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.031    15.049    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.441    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.132     1.714    U_Uart/U_BAUD_Tick_Gen/count_reg[7]
    SLICE_X56Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  U_Uart/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.759    U_Uart/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.952    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.574    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.441    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.136     1.718    U_Uart/U_BAUD_Tick_Gen/count_reg[7]
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  U_Uart/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    U_Uart/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.952    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.121     1.575    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_Uart/U_UART_TX/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_UART_TX/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.099%)  route 0.109ns (36.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_Uart/U_UART_TX/bit_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.109     1.716    U_Uart/U_UART_TX/bit_count_reg_reg[1]_0[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  U_Uart/U_UART_TX/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    U_Uart/U_UART_TX/bit_count_reg[1]_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_Uart/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  U_Uart/U_UART_TX/bit_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.091     1.570    U_Uart/U_UART_TX/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.644%)  route 0.121ns (39.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.121     1.728    U_Uart/U_Uart_rx/state[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  U_Uart/U_Uart_rx/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    U_Uart/U_Uart_rx/bit_count_reg[1]_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  U_Uart/U_Uart_rx/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  U_Uart/U_Uart_rx/bit_count_reg_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.092     1.571    U_Uart/U_Uart_rx/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.638%)  route 0.133ns (41.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.133     1.739    U_Uart/U_Uart_rx/state[1]
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.048     1.787 r  U_Uart/U_Uart_rx/tick_count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    U_Uart/U_Uart_rx/tick_count_reg[2]_i_1__0_n_0
    SLICE_X59Y23         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.849     1.976    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.107     1.585    U_Uart/U_Uart_rx/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.056%)  route 0.124ns (39.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.124     1.731    U_Uart/U_Uart_rx/state[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  U_Uart/U_Uart_rx/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    U_Uart/U_Uart_rx/bit_count_reg[2]_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  U_Uart/U_Uart_rx/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  U_Uart/U_Uart_rx/bit_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.092     1.571    U_Uart/U_Uart_rx/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.250%)  route 0.133ns (41.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Uart/U_Uart_rx/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.133     1.739    U_Uart/U_Uart_rx/state[1]
    SLICE_X59Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  U_Uart/U_Uart_rx/tick_count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    U_Uart/U_Uart_rx/tick_count_reg[1]_i_1__0_n_0
    SLICE_X59Y23         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.849     1.976    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    U_Uart/U_Uart_rx/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.332%)  route 0.137ns (39.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.441    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.137     1.743    U_Uart/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  U_Uart/U_BAUD_Tick_Gen/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_Uart/U_BAUD_Tick_Gen/count_next[4]
    SLICE_X57Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.951    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y22         FDCE (Hold_fdce_C_D)         0.091     1.545    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_Uart/U_Uart_rx/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Uart_rx/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.271%)  route 0.163ns (46.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.581     1.464    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  U_Uart/U_Uart_rx/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_Uart/U_Uart_rx/tick_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.163     1.768    U_Uart/U_Uart_rx/tick_count_reg[3]
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  U_Uart/U_Uart_rx/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_Uart/U_Uart_rx/rx_done_next
    SLICE_X61Y23         FDCE                                         r  U_Uart/U_Uart_rx/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.849     1.976    U_Uart/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_Uart/U_Uart_rx/rx_done_reg_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    U_Uart/U_Uart_rx/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_Uart/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.189ns (45.907%)  route 0.223ns (54.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.439    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=9, routed)           0.223     1.803    U_Uart/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.048     1.851 r  U_Uart/U_BAUD_Tick_Gen/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_Uart/U_BAUD_Tick_Gen/count_next[3]
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.951    U_Uart/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.131     1.604    U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_UART_TX/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_UART_TX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_Uart/U_UART_TX/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   U_Uart/U_BAUD_Tick_Gen/count_reg_reg[9]/C



