<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>NAP Responder Module</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part3.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part5.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark3">&zwnj;</a>NAP Responder Module</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">NAP responders are used to transfer data between the GDDR6 memory and the AXI memory channel logic in the fabric. The design makes use of all eight GDDR6 subsystems; however not all channels for each GDDR6 subsystem are used. The design uses the 2D NoC interface for channel 1 of all of the subsystems. Each GDDR6 interface has a corresponding AXI memory channel logic block which serves as a data generator and checker in the design. Each of the NAPs can be bound to any arbitrary location in simulation and during placement in ACE. This flexibility enables testing scenarios where the GDDR6 subsystems can handle transactions from any NAP located in the fabric.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part5.htm">NAP Locations</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part3.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part5.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
