Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  7 00:19:51 2024
| Host         : else running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 260
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning  | LUT drives async reset alert                                     | 45         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain                  | 14         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree               | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks                   | 3          |
| TIMING-7  | Warning  | No common node between related clocks                            | 3          |
| TIMING-9  | Warning  | Unknown CDC Logic                                                | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 32         |
| TIMING-18 | Warning  | Missing input or output delay                                    | 6          |
| TIMING-20 | Warning  | Non-clocked latch                                                | 137        |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin                        | 1          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                                | 16         |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net fpga_clk_50mhz_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): fpga_clk_50mhz_IBUF_inst/O, fpga_rst_n_cnt_reg[1]/C, fpga_rst_n_cnt_reg[2]/C, fpga_rst_n_cnt_reg[4]/C, fpga_rst_n_cnt_reg[5]/C, fpga_rst_n_cnt_reg[3]/C, fpga_rst_n_cnt_reg[6]/C, fpga_rst_n_cnt_reg[0]/C, u_clock_and_reset/fpga_clk_50mhz, fpga_rst_n_cnt_reg[7]/C, u_ddr_to_eth_send/clk, u_udp_protocol_stack/app_tx_clk, u_udp_protocol_stack/app_rx_clk, u_user_rw_req_generate/fpga_clk_50mhz, u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz (the first 15 of 18 listed)
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell u_zc_ddr_clk_gen/u_serdes_dq0_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_ddr_mig/u_zc_ddr3_phy/u_dly_ref/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6/RST, u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7/RST (the first 15 of 19066 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_C/CLR, u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X9Y20 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X8Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X7Y23 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X7Y21 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X10Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X8Y22 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X9Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X11Y24 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4] in site SLICE_X9Y22 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X9Y27 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X8Y26 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X7Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X1Y20 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X8Y3 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m is defined downstream of clock fpga_clk_50mhz and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out_50m_ethernet_mmcm and fpga_clk_50mhz are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out_50m_ethernet_mmcm] -to [get_clocks fpga_clk_50mhz]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out_50m_ethernet_mmcm and phy_rgmii_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out_50m_ethernet_mmcm] -to [get_clocks phy_rgmii_rx_clk]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks fpga_clk_50mhz and clk_out_50m_ethernet_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks fpga_clk_50mhz] -to [get_clocks clk_out_50m_ethernet_mmcm]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out_50m_ethernet_mmcm and fpga_clk_50mhz are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out_50m_ethernet_mmcm] -to [get_clocks fpga_clk_50mhz]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out_50m_ethernet_mmcm and phy_rgmii_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out_50m_ethernet_mmcm] -to [get_clocks phy_rgmii_rx_clk]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks fpga_clk_50mhz and clk_out_50m_ethernet_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks fpga_clk_50mhz] -to [get_clocks clk_out_50m_ethernet_mmcm]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on phy_rgmii_rx_ctl relative to clock(s) phy_rgmii_rx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on phy_rgmii_rx_data[0] relative to clock(s) phy_rgmii_rx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on phy_rgmii_rx_data[1] relative to clock(s) phy_rgmii_rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on phy_rgmii_rx_data[2] relative to clock(s) phy_rgmii_rx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on phy_rgmii_rx_data[3] relative to clock(s) phy_rgmii_rx_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on phy_reset relative to clock(s) u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[0] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[1] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[2] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[3] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[4] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[5] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[6] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[7] cannot be properly analyzed as its control pin u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[0] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[10] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[11] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[12] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[13] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[1] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[2] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[3] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[4] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[5] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[6] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[7] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[8] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[9] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[0] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[1] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[2] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/cke_send_reg cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/cke_send_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[0] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[1] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[2] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/rst_n_send_reg cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/rst_n_send_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[0] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[1] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[2] cannot be properly analyzed as its control pin u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[14]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[25]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[0] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[10] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[11] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[12] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[13] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[14] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[15] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[16] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[17] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[18] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[19] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[1] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[20] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[21] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[22] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[23] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[24] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[25] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[26] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[27] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[28] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[29] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[2] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[30] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[31] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[3] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[4] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[5] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[6] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[7] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[8] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[9] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_addr_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[0] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[1] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[2] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[3] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[4] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[5] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[6] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[7] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_ar_length_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[14]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[25]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[0] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[10] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[11] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[12] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[13] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[14] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[15] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[16] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[17] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[18] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[19] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[1] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[20] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[21] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[22] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[23] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[24] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[25] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[26] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[27] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[28] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[29] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[2] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[30] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[31] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[3] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[4] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[5] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[6] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[7] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[8] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[9] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awaddr_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[0] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[1] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[2] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[3] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[4] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[5] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[6] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[7] cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_awlength_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC cannot be properly analyzed as its control pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m is created on an inappropriate internal pin u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


