// Seed: 199609591
module module_0 (
    input  wire id_0,
    input  tri0 id_1
    , id_5,
    input  wor  id_2,
    output wor  id_3
);
  always @(negedge id_5 or posedge 1) begin : LABEL_0
    force id_3 = -1;
  end
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd30
) (
    input wand _id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wand id_4
);
  logic id_6;
  ;
  wire [id_0  +  -1  /  -1 : id_0] id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2
  );
  wire id_8;
  ;
endmodule
