Active-HDL 13.0.375.8320 2023-07-02 03:15:52

Elaboration top modules:
VHDL Configuration            testbench_for_pc_regester


---------------------------------------------------------------------------------------------------------------------
Entity         | Architecture    | Library                  | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------------------
pc_regester_tb | TB_ARCHITECTURE | Design1_LOAD_SUM_SUB_JNZ |      | 13.0.375.8320 (Windows64) | -O3
PC_Regester    | PC_Regester     | Design1_LOAD_SUM_SUB_JNZ |      | 13.0.375.8320 (Windows64) | -O3
---------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------
VHDL Configuration               | Library                  | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------------------
testbench_for_pc_regester        | Design1_LOAD_SUM_SUB_JNZ |      | 13.0.375.8320 (Windows64) | -O3
---------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------
VHDL Package                     | Library                  | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------------------
standard                         | std                      |      |                           | <unavailable>
TEXTIO                           | std                      |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                   | ieee                     |      | 13.0.375.8320 (Windows64) |  -2008
std_logic_arith                  | ieee                     |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED               | ieee                     |      | 13.0.375.8320 (Windows64) | <unavailable>
---------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------
Library                          | Comment
---------------------------------------------------------------------------------------------------------------------
Design1_LOAD_SUM_SUB_JNZ         | None
ieee                             | Standard IEEE packages library
std                              | Standard VHDL library
---------------------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_pc_regester

