Cycle 1
sub:IF
Cycle 2
sub:ID
beq:IF
Cycle 3
sub:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
beq:ID
add:IF
Cycle 4
sub:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
beq:EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
add:ID
lw:IF
Cycle 0
sub:WB
add:EX
lw:ID
add:IF
Cycle 0
beq:MEM
add:MEM
lw:EX
add:ID
Cycle 0
beq:WB
lw:MEM
add:EX
Cycle 0
add:WB
add:MEM
Cycle 0
lw:WB
Cycle 0
add:WB
