

Implementation tool: Xilinx Vivado v.2023.2
Project:             sum_matrix
Solution:            solution1
Device target:       xc7a200t-fbg484-3
Report date:         Mon Jan 06 15:47:12 -03 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2584
FF:            3827
DSP:              8
BRAM:             3
URAM:             0
LATCH:            0
SRL:            395
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.910
Timing met
