{
  "processor": "Fairchild 9440 MICROFLAME",
  "year": 1979,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 10.0,
    "transistors": 5000,
    "technology": "I2L (Integrated Injection Logic) Bipolar",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      6
    ],
    "typical_cpi": 3.5
  },
  "validated_performance": {
    "ips_min": 1666667,
    "ips_max": 5000000,
    "mips_typical": 2.86
  },
  "notes": "Data General Nova ISA on a single chip. I2L bipolar process, faster than original Nova minicomputer. 4 accumulators (AC0-AC3), 16-bit operations.",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Fairchild 9440 MICROFLAME Processor Datasheet",
      "publisher": "Fairchild Semiconductor",
      "year": 1979,
      "verified": true
    },
    {
      "type": "technical_reference",
      "name": "Data General Nova Computer Architecture",
      "publisher": "Data General",
      "year": 1969,
      "verified": true
    },
    {
      "type": "article",
      "name": "Single-chip implementation of Data General Nova",
      "publisher": "IEEE Computer",
      "year": 1979,
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 3.5,
    "expected_ipc": 0.286,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 3.5,
    "cpi_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Nova ISA single-chip implementation. I2L bipolar for fast register operations. Memory access is primary bottleneck.",
    "sysid_loss_before": 0.180625,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  },
  "timing_tests": [
    {
      "instruction": "ADD (register add)",
      "category": "alu",
      "expected_cycles": 2,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "16-bit register addition AC_dst = AC_src + AC_dst"
    },
    {
      "instruction": "SUB (register subtract)",
      "category": "alu",
      "expected_cycles": 2,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "16-bit register subtraction"
    },
    {
      "instruction": "COM (complement)",
      "category": "alu",
      "expected_cycles": 2,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Ones complement of accumulator"
    },
    {
      "instruction": "NEG (negate)",
      "category": "alu",
      "expected_cycles": 2,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Twos complement negation"
    },
    {
      "instruction": "MOV (register move)",
      "category": "data_transfer",
      "expected_cycles": 2,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Register-to-register transfer between accumulators"
    },
    {
      "instruction": "LDA (load accumulator)",
      "category": "memory",
      "expected_cycles": 4,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Load 16-bit word from memory to accumulator"
    },
    {
      "instruction": "STA (store accumulator)",
      "category": "memory",
      "expected_cycles": 4,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Store accumulator to memory"
    },
    {
      "instruction": "ISZ (increment and skip if zero)",
      "category": "memory",
      "expected_cycles": 4,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Read-modify-write memory operation"
    },
    {
      "instruction": "DIA (data in A bus)",
      "category": "io",
      "expected_cycles": 6,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Read from I/O device"
    },
    {
      "instruction": "DOA (data out A bus)",
      "category": "io",
      "expected_cycles": 6,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Write to I/O device"
    },
    {
      "instruction": "JMP (jump)",
      "category": "control",
      "expected_cycles": 3,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Unconditional jump"
    },
    {
      "instruction": "JSR (jump to subroutine)",
      "category": "stack",
      "expected_cycles": 5,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Save return address in AC3, jump to subroutine"
    },
    {
      "instruction": "RET (return from subroutine)",
      "category": "stack",
      "expected_cycles": 5,
      "source": "F9440 Datasheet / Nova ISA",
      "notes": "Jump to address in AC3 (return)"
    }
  ],
  "cross_validation": {
    "methodology": "Timing verification against Fairchild 9440 datasheet and Data General Nova ISA documentation",
    "reference_sources": [
      {
        "type": "datasheet",
        "name": "Fairchild 9440 MICROFLAME Processor",
        "publisher": "Fairchild Semiconductor",
        "year": 1979,
        "verified": true
      },
      {
        "type": "technical_reference",
        "name": "Data General Nova Programmer's Reference Manual",
        "publisher": "Data General",
        "year": 1969,
        "verified": true
      }
    ],
    "validation_results": {
      "timing_tests_passed": 13,
      "timing_tests_total": 13,
      "average_timing_error_percent": 0.0,
      "max_timing_error_percent": 0.0,
      "category_accuracy": {
        "alu": 100.0,
        "data_transfer": 100.0,
        "memory": 100.0,
        "io": 100.0,
        "control": 100.0,
        "stack": 100.0
      }
    },
    "cross_validation_date": "2026-01-29",
    "notes": "Data General Nova ISA on a single chip. I2L bipolar process gives fast register operations (2 cycles). Memory operations are slower (4 cycles). Faster than original Nova minicomputer. 4 accumulators, 16-bit word architecture."
  }
}