Saved contents of this file to cpu0_log.14.6 during revup to EDK 14.7.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Fri May 09 16:46:57 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pld
ma.srcs/sources_1/edk/ -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst
cpu0.mhs 

Parse
F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pld
ma.srcs/sources_1/edk/cpu0/cpu0.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 195 - Copying (BBD-specified) netlist
files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 217 - Copying (BBD-specified) netlist
files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 51 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi_gp0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 158 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi_hp0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 166 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:sys_reset_n -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 174 - Copying cache implementation
netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 184 - Copying cache implementation
netlist
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 195 - Copying cache implementation
netlist
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 217 - Copying cache implementation
netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pldma_mwr_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinx14.7/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<C:/xilinx14.7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 217 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/xilinx14.7/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<C:/xilinx14.7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/xilinx14.7/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<C:/xilinx14.7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\xilinx14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pl
dma.srcs/sources_1/edk/cpu0/implementation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_
wrapper.ngc" ...
Loading design module
"F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pl
dma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/fifo_16384x32_819
2x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pld
ma.srcs\sources_1\edk\cpu0\cpu0.mhs line 217 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/xilinx14.7/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<C:/xilinx14.7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\xilinx14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"F:/ZYNQ/ZingNano/Zingnano_test/SNOWLeo_Sdr_Demo/SNOWLeo_Sdr_Demo0509_14.7rls/pl
dma.srcs/sources_1/edk/cpu0/implementation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_
wrapper.ngc" ...
Loading design module
"F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pl
dma.srcs\sources_1\edk\cpu0\implementation\pldma_mrd_0_wrapper/fifo_8192x64_1638
4x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 76.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/xilinx14.7/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<C:/xilinx14.7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinx14.7/14.7/ISE_DS/EDK/data/TextEditor.cfg>

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\xilinx14.7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/xilinx14.7/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	F:\ZYNQ\ZingNano\Zingnano_test\SNOWLeo_Sdr_Demo\SNOWLeo_Sdr_Demo0509_14.7rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver axivdma 4.06.a for instance axi_vdma_0
axi_vdma_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0
  (0x43000000-0x4300ffff) axi_vdma_0	axi_gp0
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI_LITE to axi_gp0
INFO:EDK - Connect clock port s_axi_lite_aclk to processing_system7_0_FCLK_CLK2
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Connect bus interface M_AXI_MM2S to axi_hp0
INFO:EDK - Connect clock port m_axi_mm2s_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Set master of S_AXI_HP0 in processing_system7_0 to axi_vdma_0.M_AXI_MM2S
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_vdma_0
Assigned Driver generic 1.00.a for instance axi_hdmi_tx_16b_0
axi_hdmi_tx_16b_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral axi_hdmi_tx_16b_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x41200fff) axi_gpio_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0
  (0x43000000-0x4300ffff) axi_vdma_0	axi_gp0
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_gp0
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi_gp0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK2
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_hdmi_tx_16b_0
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: pldma_mrd_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: pldma_mwr_0, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
axi_gpio_0 has been deleted from the project
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
Make instance axi_hdmi_tx_16b_0 port hdmi_data external with net as port name
Instance axi_hdmi_tx_16b_0 port hdmi_data connector undefined, using axi_hdmi_tx_16b_0_hdmi_data
Make instance axi_hdmi_tx_16b_0 port hdmi_clk external with net as port name
Instance axi_hdmi_tx_16b_0 port hdmi_clk connector undefined, using axi_hdmi_tx_16b_0_hdmi_clk
Make instance axi_hdmi_tx_16b_0 port hdmi_vsync external with net as port name
Instance axi_hdmi_tx_16b_0 port hdmi_vsync connector undefined, using axi_hdmi_tx_16b_0_hdmi_vsync
Make instance axi_hdmi_tx_16b_0 port hdmi_hsync external with net as port name
Instance axi_hdmi_tx_16b_0 port hdmi_hsync connector undefined, using axi_hdmi_tx_16b_0_hdmi_hsync
Make instance axi_hdmi_tx_16b_0 port hdmi_data_e external with net as port name
Instance axi_hdmi_tx_16b_0 port hdmi_data_e connector undefined, using axi_hdmi_tx_16b_0_hdmi_data_e
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
Overriding Xilinx file <TextEditor.cfg> with local file <H:/IDE14_7/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
The project's MHS file has changed on disk.
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:3830 - CLK S_AXI_HP2_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 3 master(s) : 2 slave(s) 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
ERROR:EDK:4055 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1bffffff -  For the current memory size of 0x1c000000, memory size is not of size 2^N! - J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs line 55 
ERROR:EDK:3830 - CLK S_AXI_HP2_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 3 master(s) : 2 slave(s) 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
ERROR:EDK:4055 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x17ffffff -  For the current memory size of 0x18000000, memory size is not of size 2^N! - J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs line 55 
ERROR:EDK:3830 - CLK S_AXI_HP2_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 3 master(s) : 2 slave(s) 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:3830 - CLK S_AXI_HP2_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 3 master(s) : 2 slave(s) 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 3 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_hp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
The project's MHS file has changed on disk.
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 3 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_hp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Assigned Driver generic 1.00.a for instance axi_interconnect_0
axi_interconnect_0 has been added to the project
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_hp2 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_hp2, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_hp2 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_hp2, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_hp2 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_hp2, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_hp2 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_hp2, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_hp2 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_hp2, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_hp2: Port 
WARNING:EDK -  INTERCONNECT_ACLK is not connected to the same clock source as 
WARNING:EDK -  any SI or MI slot. Your configuration may have unnecessary clock 
WARNING:EDK -  conversion(s). Typically, best throughput is achieved by 
WARNING:EDK -  connecting INTERCONNECT_ACLK to the same clock source as the 
WARNING:EDK -  fastest performance-critical MI slot (connected slave).

WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_hp2 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4073 - INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_tdata, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TDATA - 64 bit-width connector assigned to 32 bit-width port - J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs line 240 
ERROR:EDK:4073 - INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - 8 bit-width connector assigned to 4 bit-width port - J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs line 240 
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4073 - INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_tdata, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TDATA - 64 bit-width connector assigned to 32 bit-width port - J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs line 240 
ERROR:EDK:4073 - INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - 8 bit-width connector assigned to 4 bit-width port - J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs line 240 
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...
ERROR:EDK - C_MM2S_LINEBUFFER_THRESH (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 

C_MM2S_LINEBUFFER_THRESH can have values according to the following table:

	TDATA WIDTH			VALID THRESH VALUES


	8				1,2,3,....	LINEBUFFER_DEPTH
	16				2,4,6,.....	LINEBUFFER_DEPTH
	24,32				4,8,12,.....	LINEBUFFER_DEPTH
	40 to 64			8,16,24,....	LINEBUFFER_DEPTH
	72 to 128			16,32,48,....	LINEBUFFER_DEPTH
	136 to 256			32,64,96,....	LINEBUFFER_DEPTH
	264 to 512			64,128,192.....	LINEBUFFER_DEPTH
	520 to 1024			128,256,384,....LINEBUFFER_DEPTH

 

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
The project's MHS file has changed on disk.

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Thu May 15 16:09:57 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle default -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle default -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/ -toplevel no -ti
cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Copying cache implementation netlist
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying cache implementation netlist
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/cpu0/implementat
ion/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/cpu0/implementat
ion/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/cpu0/implementat
ion/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\implementat
ion\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/cpu0/implementat
ion/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\implementat
ion\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/cpu0/implementat
ion/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7/pldma.srcs/sources_1/edk/cpu0/implementat
ion/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1241.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting External port : I2C0_SCL 
Deleting Internal port processing_system7_0:I2C0_SCL 
Deleting External port : I2C0_SDA 
Deleting Internal port processing_system7_0:I2C0_SDA 
Make instance processing_system7_0 port I2C1_SDA external with net as port name
Instance processing_system7_0 port I2C1_SDA connector undefined, using processing_system7_0_I2C1_SDA
Make instance processing_system7_0 port I2C1_SCL external with net as port name
Instance processing_system7_0 port I2C1_SCL connector undefined, using processing_system7_0_I2C1_SCL

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <H:/IDE14_7/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed May 21 13:29:24 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1206.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed May 21 14:52:02 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed May 21 14:52:27 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<11>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <H:/IDE14_7/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed May 21 16:24:59 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Copying cache implementation netlist
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Copying cache implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 148.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed May 21 16:57:15 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed May 21 16:57:44 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<11>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

********************************************************************************
At Local date and time: Wed May 21 17:49:33 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed May 21 17:50:16 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1178.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

********************************************************************************
At Local date and time: Wed May 21 21:12:59 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed May 21 21:13:24 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1205.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 22 10:51:23 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu May 22 10:52:34 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu May 22 10:54:16 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<11>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Thu May 22 15:40:12 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu May 22 15:41:52 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1059 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/verilog/user_logic.v" Line 40: r is an unknown type
ERROR:HDLCompiler:598 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/verilog/user_logic.v" Line 30: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\synth
   esis\cpu0_pldma_mrd_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<11>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <H:/IDE14_7/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu May 22 15:54:44 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<11>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Thu May 22 16:38:54 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu May 22 16:39:12 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<8>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Thu May 22 17:24:30 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu May 22 17:24:38 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<8>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Thu May 22 17:56:18 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu May 22 17:56:23 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "bus2ip_mstrd_d<63>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 22 21:22:08 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu May 22 21:22:17 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mwr_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mwr_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "bus2ip_mstrd_d<63>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mwr_0_wrapper.blc for details.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Thu May 22 21:53:11 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Copying cache implementation netlist
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Copying cache implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 130.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 22 23:28:24 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

********************************************************************************
At Local date and time: Thu May 22 23:29:13 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1473.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

********************************************************************************
At Local date and time: Fri May 23 00:52:52 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Fri May 23 00:53:23 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_ngc/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1255.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_ngc\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat May 24 19:31:01 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sat May 24 19:31:14 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
ERROR:NgdBuild:76 - File
   "J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\implementation\pldma_mrd_0_wrapper/user_logic.ngc" cannot be merged into block
   "pldma_mrd_0/USER_LOGIC_I" (TYPE="user_logic") because one or more pins on
   the block, including pin "Bus2IP_RdCE<7>", were not found in the file. 
   Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\imple
   mentation\cpu0_pldma_mrd_0_wrapper.blc for details.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

********************************************************************************
At Local date and time: Mon May 26 11:25:58 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon May 26 11:26:04 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 251: Syntax error near ")".
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 260: <user_slv_num_reg> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 288: <ipif_ard_num_ce_array> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 290: <ipif_ard_num_ce_array> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 303: <ipif_ard_num_ce_array> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 304: <ipif_ard_num_ce_array> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 339: <user_num_reg> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 340: <user_num_reg> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 437: <ipif_ard_num_ce_array> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 568: <user_num_reg> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 633: <user_num_reg> is not declared.
ERROR:HDLCompiler:69 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 634: <user_num_reg> is not declared.
ERROR:HDLCompiler:854 - "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/pcores/pldma_mrd_v2_00_a/hdl/vhdl/pldma_mrd.vhd" Line 233: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\synth
   esis\cpu0_pldma_mrd_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <H:/IDE14_7/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

********************************************************************************
At Local date and time: Mon May 26 12:13:32 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon May 26 12:13:38 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 171 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1200.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <H:/IDE14_7/14.7/ISE_DS/EDK/data/TextEditor.cfg>

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: rd_fifo_cnt, CONNECTOR: pldma_mrd_0_rd_fifo_cnt - floating connection - J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs line 235 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
The project's MHS file has changed on disk.

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\data\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon May 26 14:36:07 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon May 26 14:36:20 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 196 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 218 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 186 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 196 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 261 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 282 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 178 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 196 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 218 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 238 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 282 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1282.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui

********************************************************************************
At Local date and time: Mon May 26 16:00:56 2014
 make -f cpu0.make netlistclean started...
rm -f implementation/cpu0.ngc
rm -f implementation/cpu0_processing_system7_0_wrapper.ngc implementation/cpu0_axi_gp0_wrapper.ngc implementation/cpu0_axi_hp0_wrapper.ngc implementation/cpu0_sys_reset_n_wrapper.ngc implementation/cpu0_pldma_mwr_0_wrapper.ngc implementation/cpu0_pldma_mrd_0_wrapper.ngc implementation/cpu0_axi_vdma_0_wrapper.ngc implementation/cpu0_axi_hdmi_tx_16b_0_wrapper.ngc implementation/cpu0_axi_hp2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/cpu0.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon May 26 16:01:11 2014
 make -f cpu0.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/  -toplevel no -ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs

Command Line: platgen -p xc7z010clg400-1 -lang verilog -intstyle pa -lp
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/ -toplevel no
-ti cpu0_i -msg __xps/ise/xmsgprops.lst cpu0.mhs 

Parse
J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/cpu0.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_gp0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp0 - 2 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_hp2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\da
   ta\axi_vdma_v2_1_0.mpd line 212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_gp0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_hp2; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_gp0.
INFO: No asynchronous clock conversions in axi_interconnect axi_hp0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_hp2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:pldma_mwr INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 196 - Copying (BBD-specified) netlist files.
IPNAME:pldma_mrd INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 218 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sys_reset_n -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 186 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 196 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 261 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 282 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:cpu0_axi_gp0_wrapper INSTANCE:axi_gp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_gp0_wrapper.ngc
../cpu0_axi_gp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_gp0_wrapper/cpu0_axi_gp0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_gp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_gp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp0_wrapper INSTANCE:axi_hp0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 178 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp0_wrapper.ngc
../cpu0_axi_hp0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp0_wrapper/cpu0_axi_hp0_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../cpu0_axi_hp0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mwr_0_wrapper INSTANCE:pldma_mwr_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 196 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mwr_0_wrapper.ngc
../cpu0_pldma_mwr_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mwr_0_wrapper/cpu0_pldma_mwr_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mwr_0_wrapper/fifo_16384x32_8192x64.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mwr_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mwr_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_pldma_mrd_0_wrapper INSTANCE:pldma_mrd_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 218 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_pldma_mrd_0_wrapper.ngc
../cpu0_pldma_mrd_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/pldma_mrd_0_wrapper/cpu0_pldma_mrd_0_wrapper.ngc" ...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/user_logic.ngc"...
Loading design module
"J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\impleme
ntation\pldma_mrd_0_wrapper/fifo_8192x64_16384x32.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_pldma_mrd_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_pldma_mrd_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 238 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_vdma_0_wrapper.ngc
../cpu0_axi_vdma_0_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_vdma_0_wrapper/cpu0_axi_vdma_0_wrapper.ngc" ...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../cpu0_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../cpu0_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:cpu0_axi_hp2_wrapper INSTANCE:axi_hp2 -
J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\cpu0.mhs
line 282 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. cpu0_axi_hp2_wrapper.ngc
../cpu0_axi_hp2_wrapper

Reading NGO file
"J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/impleme
ntation/axi_hp2_wrapper/cpu0_axi_hp2_wrapper.ngc" ...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../cpu0_axi_hp2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../cpu0_axi_hp2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../cpu0_axi_hp2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/cpu0.ucf file.

Rebuilding cache ...

Total run time: 1273.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "cpu0_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <H:/IDE14_7/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <H:/IDE14_7/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.filters
Done writing Tab View settings to:
	J:\zing_pro\snowleo\SnowLeo_SDR_v14_7_rls\pldma.srcs\sources_1\edk\cpu0\etc\cpu0.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_
   v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_gp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_hp2 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   H:\IDE14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1
   _06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the value
   of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40420000-0x4042ffff) axi_hdmi_tx_16b_0	axi_gp0
  (0x40430000-0x4043ffff) axi_vdma_0	axi_gp0
  (0x41210000-0x4121ffff) pldma_mwr_0	axi_gp0
  (0x41220000-0x4122ffff) pldma_mrd_0	axi_gp0

Checking platform address map ...
