lbl_80340DE8:
/* 80340DE8 00000000  7C 08 02 A6 */	mflr r0
/* 80340DEC 00000004  90 01 00 04 */	stw r0, 4(r1)
/* 80340DF0 00000008  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 80340DF4 0000000C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80340DF8 00000010  7C 7F 1B 78 */	mr r31, r3
/* 80340DFC 00000014  93 C1 00 10 */	stw r30, 0x10(r1)
/* 80340E00 00000018  3B C4 00 00 */	addi r30, r4, 0
/* 80340E04 0000001C  A0 03 02 C8 */	lhz r0, 0x2c8(r3)
/* 80340E08 00000020  2C 00 00 03 */	cmpwi r0, 3
/* 80340E0C 00000024  41 82 01 80 */	beq lbl_80340F8C
/* 80340E10 00000028  40 80 00 14 */	bge lbl_80340E24
/* 80340E14 0000002C  2C 00 00 01 */	cmpwi r0, 1
/* 80340E18 00000030  41 82 00 18 */	beq lbl_80340E30
/* 80340E1C 00000034  40 80 01 64 */	bge lbl_80340F80
/* 80340E20 00000038  48 00 01 6C */	b lbl_80340F8C
lbl_80340E24:
/* 80340E24 00000000  2C 00 00 05 */	cmpwi r0, 5
/* 80340E28 00000004  40 80 01 64 */	bge lbl_80340F8C
/* 80340E2C 00000008  48 00 00 7C */	b lbl_80340EA8
lbl_80340E30:
/* 80340E30 00000000  7F E3 FB 78 */	mr r3, r31
/* 80340E34 00000004  4B FF FF 11 */	bl UnsetRun
/* 80340E38 00000008  93 DF 02 D0 */	stw r30, 0x2d0(r31)
/* 80340E3C 0000000C  3C 60 80 45 */	lis r3, RunQueue@ha
/* 80340E40 00000010  38 03 BB 78 */	addi r0, r3, RunQueue@l
/* 80340E44 00000014  80 7F 02 D0 */	lwz r3, 0x2d0(r31)
/* 80340E48 00000018  54 63 18 38 */	slwi r3, r3, 3
/* 80340E4C 0000001C  7C 00 1A 14 */	add r0, r0, r3
/* 80340E50 00000020  90 1F 02 DC */	stw r0, 0x2dc(r31)
/* 80340E54 00000024  80 9F 02 DC */	lwz r4, 0x2dc(r31)
/* 80340E58 00000028  80 64 00 04 */	lwz r3, 4(r4)
/* 80340E5C 0000002C  28 03 00 00 */	cmplwi r3, 0
/* 80340E60 00000030  40 82 00 0C */	bne lbl_80340E6C
/* 80340E64 00000034  93 E4 00 00 */	stw r31, 0(r4)
/* 80340E68 00000038  48 00 00 08 */	b lbl_80340E70
lbl_80340E6C:
/* 80340E6C 00000000  93 E3 02 E0 */	stw r31, 0x2e0(r3)
lbl_80340E70:
/* 80340E70 00000000  90 7F 02 E4 */	stw r3, 0x2e4(r31)
/* 80340E74 00000004  38 00 00 00 */	li r0, 0
/* 80340E78 00000008  38 60 00 01 */	li r3, 1
/* 80340E7C 0000000C  90 1F 02 E0 */	stw r0, 0x2e0(r31)
/* 80340E80 00000010  80 9F 02 DC */	lwz r4, 0x2dc(r31)
/* 80340E84 00000014  93 E4 00 04 */	stw r31, 4(r4)
/* 80340E88 00000018  80 1F 02 D0 */	lwz r0, 0x2d0(r31)
/* 80340E8C 0000001C  80 8D 91 40 */	lwz r4, RunQueueBits(r13)
/* 80340E90 00000020  20 00 00 1F */	subfic r0, r0, 0x1f
/* 80340E94 00000024  7C 60 00 30 */	slw r0, r3, r0
/* 80340E98 00000028  7C 80 03 78 */	or r0, r4, r0
/* 80340E9C 0000002C  90 0D 91 40 */	stw r0, RunQueueBits(r13)
/* 80340EA0 00000030  90 6D 91 44 */	stw r3, RunQueueHint(r13)
/* 80340EA4 00000034  48 00 00 E8 */	b lbl_80340F8C
lbl_80340EA8:
/* 80340EA8 00000000  80 9F 02 E0 */	lwz r4, 0x2e0(r31)
/* 80340EAC 00000004  80 BF 02 E4 */	lwz r5, 0x2e4(r31)
/* 80340EB0 00000008  28 04 00 00 */	cmplwi r4, 0
/* 80340EB4 0000000C  40 82 00 10 */	bne lbl_80340EC4
/* 80340EB8 00000010  80 7F 02 DC */	lwz r3, 0x2dc(r31)
/* 80340EBC 00000014  90 A3 00 04 */	stw r5, 4(r3)
/* 80340EC0 00000018  48 00 00 08 */	b lbl_80340EC8
lbl_80340EC4:
/* 80340EC4 00000000  90 A4 02 E4 */	stw r5, 0x2e4(r4)
lbl_80340EC8:
/* 80340EC8 00000000  28 05 00 00 */	cmplwi r5, 0
/* 80340ECC 00000004  40 82 00 10 */	bne lbl_80340EDC
/* 80340ED0 00000008  80 7F 02 DC */	lwz r3, 0x2dc(r31)
/* 80340ED4 0000000C  90 83 00 00 */	stw r4, 0(r3)
/* 80340ED8 00000010  48 00 00 08 */	b lbl_80340EE0
lbl_80340EDC:
/* 80340EDC 00000000  90 85 02 E0 */	stw r4, 0x2e0(r5)
lbl_80340EE0:
/* 80340EE0 00000000  93 DF 02 D0 */	stw r30, 0x2d0(r31)
/* 80340EE4 00000004  80 9F 02 DC */	lwz r4, 0x2dc(r31)
/* 80340EE8 00000008  80 A4 00 00 */	lwz r5, 0(r4)
/* 80340EEC 0000000C  48 00 00 08 */	b lbl_80340EF4
lbl_80340EF0:
/* 80340EF0 00000000  80 A5 02 E0 */	lwz r5, 0x2e0(r5)
lbl_80340EF4:
/* 80340EF4 00000000  28 05 00 00 */	cmplwi r5, 0
/* 80340EF8 00000004  41 82 00 14 */	beq lbl_80340F0C
/* 80340EFC 00000008  80 65 02 D0 */	lwz r3, 0x2d0(r5)
/* 80340F00 0000000C  80 1F 02 D0 */	lwz r0, 0x2d0(r31)
/* 80340F04 00000010  7C 03 00 00 */	cmpw r3, r0
/* 80340F08 00000014  40 81 FF E8 */	ble lbl_80340EF0
lbl_80340F0C:
/* 80340F0C 00000000  28 05 00 00 */	cmplwi r5, 0
/* 80340F10 00000004  40 82 00 34 */	bne lbl_80340F44
/* 80340F14 00000008  80 64 00 04 */	lwz r3, 4(r4)
/* 80340F18 0000000C  28 03 00 00 */	cmplwi r3, 0
/* 80340F1C 00000010  40 82 00 0C */	bne lbl_80340F28
/* 80340F20 00000014  93 E4 00 00 */	stw r31, 0(r4)
/* 80340F24 00000018  48 00 00 08 */	b lbl_80340F2C
lbl_80340F28:
/* 80340F28 00000000  93 E3 02 E0 */	stw r31, 0x2e0(r3)
lbl_80340F2C:
/* 80340F2C 00000000  90 7F 02 E4 */	stw r3, 0x2e4(r31)
/* 80340F30 00000004  38 00 00 00 */	li r0, 0
/* 80340F34 00000008  90 1F 02 E0 */	stw r0, 0x2e0(r31)
/* 80340F38 0000000C  80 7F 02 DC */	lwz r3, 0x2dc(r31)
/* 80340F3C 00000010  93 E3 00 04 */	stw r31, 4(r3)
/* 80340F40 00000014  48 00 00 2C */	b lbl_80340F6C
lbl_80340F44:
/* 80340F44 00000000  90 BF 02 E0 */	stw r5, 0x2e0(r31)
/* 80340F48 00000004  80 65 02 E4 */	lwz r3, 0x2e4(r5)
/* 80340F4C 00000008  93 E5 02 E4 */	stw r31, 0x2e4(r5)
/* 80340F50 0000000C  28 03 00 00 */	cmplwi r3, 0
/* 80340F54 00000010  90 7F 02 E4 */	stw r3, 0x2e4(r31)
/* 80340F58 00000014  40 82 00 10 */	bne lbl_80340F68
/* 80340F5C 00000018  80 7F 02 DC */	lwz r3, 0x2dc(r31)
/* 80340F60 0000001C  93 E3 00 00 */	stw r31, 0(r3)
/* 80340F64 00000020  48 00 00 08 */	b lbl_80340F6C
lbl_80340F68:
/* 80340F68 00000000  93 E3 02 E0 */	stw r31, 0x2e0(r3)
lbl_80340F6C:
/* 80340F6C 00000000  80 7F 02 F0 */	lwz r3, 0x2f0(r31)
/* 80340F70 00000004  28 03 00 00 */	cmplwi r3, 0
/* 80340F74 00000008  41 82 00 18 */	beq lbl_80340F8C
/* 80340F78 0000000C  80 63 00 08 */	lwz r3, 8(r3)
/* 80340F7C 00000010  48 00 00 14 */	b lbl_80340F90
lbl_80340F80:
/* 80340F80 00000000  38 00 00 01 */	li r0, 1
/* 80340F84 00000004  90 0D 91 44 */	stw r0, RunQueueHint(r13)
/* 80340F88 00000008  93 DF 02 D0 */	stw r30, 0x2d0(r31)
lbl_80340F8C:
/* 80340F8C 00000000  38 60 00 00 */	li r3, 0
lbl_80340F90:
/* 80340F90 00000000  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 80340F94 00000004  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 80340F98 00000008  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 80340F9C 0000000C  38 21 00 18 */	addi r1, r1, 0x18
/* 80340FA0 00000010  7C 08 03 A6 */	mtlr r0
/* 80340FA4 00000014  4E 80 00 20 */	blr 
