{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 13:29:49 2019 " "Info: Processing started: Wed Oct 16 13:29:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projeto1 -c projeto1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projeto1 -c projeto1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst\|pixel_row\[7\] " "Info: Detected ripple clock \"VGA_SYNC:inst\|pixel_row\[7\]\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst\|pixel_row\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst\|pixel_column\[8\] " "Info: Detected ripple clock \"VGA_SYNC:inst\|pixel_column\[8\]\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst\|pixel_column\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst\|video_on_v " "Info: Detected ripple clock \"VGA_SYNC:inst\|video_on_v\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst\|video_on_v" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst\|pixel_row\[8\] " "Info: Detected ripple clock \"VGA_SYNC:inst\|pixel_row\[8\]\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst\|pixel_row\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst\|pixel_column\[9\] " "Info: Detected ripple clock \"VGA_SYNC:inst\|pixel_column\[9\]\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst\|pixel_column\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst\|video_on_h " "Info: Detected ripple clock \"VGA_SYNC:inst\|video_on_h\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst\|video_on_h" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst2~0 " "Info: Detected gated clock \"inst2~0\" as buffer" {  } { { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst2 " "Info: Detected gated clock \"inst2\" as buffer" {  } { { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 memory mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|ram_block1a4 register VGA_SYNC:inst\|green_out 27.372 ns " "Info: Slack time is 27.372 ns for clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source memory \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|ram_block1a4\" and destination register \"VGA_SYNC:inst\|green_out\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "79.19 MHz 12.628 ns " "Info: Fmax is 79.19 MHz (period= 12.628 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "33.448 ns + Largest memory register " "Info: + Largest memory to register requirement is 33.448 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.581 ns " "Info: + Latch edge is 37.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.356 ns + Largest " "Info: + Largest clock skew is -6.356 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.531 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.602 ns) 2.531 ns VGA_SYNC:inst\|green_out 3 REG LCFF_X37_Y14_N21 1 " "Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.531 ns; Loc. = LCFF_X37_Y14_N21; Fanout = 1; REG Node = 'VGA_SYNC:inst\|green_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|green_out } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.79 % ) " "Info: Total cell delay = 0.602 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.929 ns ( 76.21 % ) " "Info: Total interconnect delay = 1.929 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|green_out {} } { 0.000ns 0.929ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 8.887 ns - Longest memory " "Info: - Longest clock path from clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source memory is 8.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.879 ns) 2.807 ns VGA_SYNC:inst\|video_on_v 3 REG LCFF_X36_Y14_N7 1 " "Info: 3: + IC(0.999 ns) + CELL(0.879 ns) = 2.807 ns; Loc. = LCFF_X36_Y14_N7; Fanout = 1; REG Node = 'VGA_SYNC:inst\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.516 ns) 4.212 ns inst2~0 4 COMB LCCOMB_X38_Y14_N2 2 " "Info: 4: + IC(0.889 ns) + CELL(0.516 ns) = 4.212 ns; Loc. = LCCOMB_X38_Y14_N2; Fanout = 2; COMB Node = 'inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { VGA_SYNC:inst|video_on_v inst2~0 } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.521 ns) 5.042 ns inst2 5 COMB LCCOMB_X38_Y14_N4 1 " "Info: 5: + IC(0.309 ns) + CELL(0.521 ns) = 5.042 ns; Loc. = LCCOMB_X38_Y14_N4; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~0 inst2 } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.000 ns) 7.258 ns inst2~clkctrl 6 COMB CLKCTRL_G12 110 " "Info: 6: + IC(2.216 ns) + CELL(0.000 ns) = 7.258 ns; Loc. = CLKCTRL_G12; Fanout = 110; COMB Node = 'inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.724 ns) 8.887 ns mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|ram_block1a4 7 MEM M4K_X17_Y17 1 " "Info: 7: + IC(0.905 ns) + CELL(0.724 ns) = 8.887 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.640 ns ( 29.71 % ) " "Info: Total cell delay = 2.640 ns ( 29.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.247 ns ( 70.29 % ) " "Info: Total interconnect delay = 6.247 ns ( 70.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.905ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|green_out {} } { 0.000ns 0.929ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.905ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns - " "Info: - Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 118 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|green_out {} } { 0.000ns 0.929ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.905ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.076 ns - Longest memory register " "Info: - Longest memory to register delay is 6.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|ram_block1a4 1 MEM M4K_X17_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.521 ns) 3.182 ns mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|mux_iib:mux2\|_~0 2 COMB LCCOMB_X37_Y14_N18 1 " "Info: 2: + IC(2.563 ns) + CELL(0.521 ns) = 3.182 ns; Loc. = LCCOMB_X37_Y14_N18; Fanout = 1; COMB Node = 'mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|mux_iib:mux2\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.084 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~0 } "NODE_NAME" } } { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.999 ns mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|mux_iib:mux2\|_~1 3 COMB LCCOMB_X37_Y14_N10 1 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.999 ns; Loc. = LCCOMB_X37_Y14_N10; Fanout = 1; COMB Node = 'mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|mux_iib:mux2\|_~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~0 mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~1 } "NODE_NAME" } } { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.544 ns) 5.355 ns inst5~0 4 COMB LCCOMB_X37_Y14_N4 3 " "Info: 4: + IC(0.812 ns) + CELL(0.544 ns) = 5.355 ns; Loc. = LCCOMB_X37_Y14_N4; Fanout = 3; COMB Node = 'inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~1 inst5~0 } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 200 368 432 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.413 ns) 6.076 ns VGA_SYNC:inst\|green_out 5 REG LCFF_X37_Y14_N21 1 " "Info: 5: + IC(0.308 ns) + CELL(0.413 ns) = 6.076 ns; Loc. = LCFF_X37_Y14_N21; Fanout = 1; REG Node = 'VGA_SYNC:inst\|green_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { inst5~0 VGA_SYNC:inst|green_out } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.097 ns ( 34.51 % ) " "Info: Total cell delay = 2.097 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.979 ns ( 65.49 % ) " "Info: Total interconnect delay = 3.979 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~0 mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~1 inst5~0 VGA_SYNC:inst|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~0 {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~1 {} inst5~0 {} VGA_SYNC:inst|green_out {} } { 0.000ns 2.563ns 0.296ns 0.812ns 0.308ns } { 0.098ns 0.521ns 0.521ns 0.544ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|green_out {} } { 0.000ns 0.929ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.887 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.905ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~0 mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~1 inst5~0 VGA_SYNC:inst|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~0 {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|mux_iib:mux2|_~1 {} inst5~0 {} VGA_SYNC:inst|green_out {} } { 0.000ns 2.563ns 0.296ns 0.812ns 0.308ns } { 0.098ns 0.521ns 0.521ns 0.544ns 0.413ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register VGA_SYNC:inst\|pixel_row\[6\] register mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\] -5.643 ns " "Info: Minimum slack time is -5.643 ns for clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"VGA_SYNC:inst\|pixel_row\[6\]\" and destination register \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.679 ns + Shortest register register " "Info: + Shortest register to register delay is 0.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst\|pixel_row\[6\] 1 REG LCFF_X42_Y14_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y14_N3; Fanout = 9; REG Node = 'VGA_SYNC:inst\|pixel_row\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_row[6] } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.178 ns) 0.583 ns mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\]~feeder 2 COMB LCCOMB_X42_Y14_N12 1 " "Info: 2: + IC(0.405 ns) + CELL(0.178 ns) = 0.583 ns; Loc. = LCCOMB_X42_Y14_N12; Fanout = 1; COMB Node = 'mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { VGA_SYNC:inst|pixel_row[6] mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]~feeder } "NODE_NAME" } } { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.679 ns mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\] 3 REG LCFF_X42_Y14_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.679 ns; Loc. = LCFF_X42_Y14_N13; Fanout = 1; REG Node = 'mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]~feeder mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 40.35 % ) " "Info: Total cell delay = 0.274 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.405 ns ( 59.65 % ) " "Info: Total interconnect delay = 0.405 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { VGA_SYNC:inst|pixel_row[6] mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]~feeder mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { VGA_SYNC:inst|pixel_row[6] {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]~feeder {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] {} } { 0.000ns 0.405ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.322 ns - Smallest register register " "Info: - Smallest register to register requirement is 6.322 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.313 ns + Smallest " "Info: + Smallest clock skew is 6.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 8.845 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 8.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.879 ns) 2.807 ns VGA_SYNC:inst\|video_on_v 3 REG LCFF_X36_Y14_N7 1 " "Info: 3: + IC(0.999 ns) + CELL(0.879 ns) = 2.807 ns; Loc. = LCFF_X36_Y14_N7; Fanout = 1; REG Node = 'VGA_SYNC:inst\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.516 ns) 4.212 ns inst2~0 4 COMB LCCOMB_X38_Y14_N2 2 " "Info: 4: + IC(0.889 ns) + CELL(0.516 ns) = 4.212 ns; Loc. = LCCOMB_X38_Y14_N2; Fanout = 2; COMB Node = 'inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { VGA_SYNC:inst|video_on_v inst2~0 } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.521 ns) 5.042 ns inst2 5 COMB LCCOMB_X38_Y14_N4 1 " "Info: 5: + IC(0.309 ns) + CELL(0.521 ns) = 5.042 ns; Loc. = LCCOMB_X38_Y14_N4; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~0 inst2 } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.000 ns) 7.258 ns inst2~clkctrl 6 COMB CLKCTRL_G12 110 " "Info: 6: + IC(2.216 ns) + CELL(0.000 ns) = 7.258 ns; Loc. = CLKCTRL_G12; Fanout = 110; COMB Node = 'inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { inst2 inst2~clkctrl } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 448 232 296 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 8.845 ns mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\] 7 REG LCFF_X42_Y14_N13 1 " "Info: 7: + IC(0.985 ns) + CELL(0.602 ns) = 8.845 ns; Loc. = LCFF_X42_Y14_N13; Fanout = 1; REG Node = 'mem:inst1\|altsyncram:altsyncram_component\|altsyncram_q771:auto_generated\|address_reg_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 28.47 % ) " "Info: Total cell delay = 2.518 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.327 ns ( 71.53 % ) " "Info: Total interconnect delay = 6.327 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.532 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.532 ns VGA_SYNC:inst\|pixel_row\[6\] 3 REG LCFF_X42_Y14_N3 9 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X42_Y14_N3; Fanout = 9; REG Node = 'VGA_SYNC:inst\|pixel_row\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|pixel_row[6] } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.78 % ) " "Info: Total cell delay = 0.602 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.930 ns ( 76.22 % ) " "Info: Total interconnect delay = 1.930 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|pixel_row[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|pixel_row[6] {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|pixel_row[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|pixel_row[6] {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/altsyncram_q771.tdf" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/db/altsyncram_q771.tdf" 38 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|pixel_row[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|pixel_row[6] {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { VGA_SYNC:inst|pixel_row[6] mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]~feeder mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { VGA_SYNC:inst|pixel_row[6] {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]~feeder {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] {} } { 0.000ns 0.405ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|video_on_v inst2~0 inst2 inst2~clkctrl mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.845 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|video_on_v {} inst2~0 {} inst2 {} inst2~clkctrl {} mem:inst1|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2] {} } { 0.000ns 0.929ns 0.999ns 0.889ns 0.309ns 2.216ns 0.985ns } { 0.000ns 0.000ns 0.879ns 0.516ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|pixel_row[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|pixel_row[6] {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 390 " "Warning: Can't achieve minimum setup and hold requirement VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 along 390 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[3\] VGA_SYNC:inst\|red_out 6.792 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[3\]\" through register \"VGA_SYNC:inst\|red_out\" is 6.792 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 144 48 216 160 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.531 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.602 ns) 2.531 ns VGA_SYNC:inst\|red_out 3 REG LCFF_X37_Y14_N5 1 " "Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.531 ns; Loc. = LCFF_X37_Y14_N5; Fanout = 1; REG Node = 'VGA_SYNC:inst\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|red_out } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.79 % ) " "Info: Total cell delay = 0.602 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.929 ns ( 76.21 % ) " "Info: Total interconnect delay = 1.929 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|red_out {} } { 0.000ns 0.929ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.403 ns + Longest register pin " "Info: + Longest register to pin delay is 6.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst\|red_out 1 REG LCFF_X37_Y14_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y14_N5; Fanout = 1; REG Node = 'VGA_SYNC:inst\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|red_out } "NODE_NAME" } } { "VGA_SYNC.vhd" "" { Text "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/VGA_SYNC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.427 ns) + CELL(2.976 ns) 6.403 ns VGA_R\[3\] 2 PIN PIN_B7 0 " "Info: 2: + IC(3.427 ns) + CELL(2.976 ns) = 6.403 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'VGA_R\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { VGA_SYNC:inst|red_out VGA_R[3] } "NODE_NAME" } } { "projeto1.bdf" "" { Schematic "C:/Users/joaoh/Documents/Git/sistemas-digitais/projeto1/projeto1.bdf" { { 144 1000 1176 160 "VGA_R\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 46.48 % ) " "Info: Total cell delay = 2.976 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.427 ns ( 53.52 % ) " "Info: Total interconnect delay = 3.427 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { VGA_SYNC:inst|red_out VGA_R[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.403 ns" { VGA_SYNC:inst|red_out {} VGA_R[3] {} } { 0.000ns 3.427ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.531 ns" { VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst|red_out {} } { 0.000ns 0.929ns 1.000ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { VGA_SYNC:inst|red_out VGA_R[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.403 ns" { VGA_SYNC:inst|red_out {} VGA_R[3] {} } { 0.000ns 3.427ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 13:29:50 2019 " "Info: Processing ended: Wed Oct 16 13:29:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
