
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24379 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.633 ; gain = 0.000 ; free physical = 952 ; free virtual = 4443
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element v002_m2_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element v003_a_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element v004_b_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element v005_c_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element v006_i_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element v007_j_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element opt_temp_000_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element opt_temp_001_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element opt_temp_002_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element opt_temp_003_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element var3_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element var4_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element var5_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element var6_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element var7_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element var8_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element var9_reg was removed.  [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'main' (1#1) [/home/ew98f/Vivado_projects_and_input/Vivado_projects/Downloads/2022-12-15-14-46-57_f_c_p7_loop1_ocbe2_ocie3/main_parcs.vhd:104]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[31]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[30]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[29]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[28]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[27]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[26]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[25]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[24]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[23]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[22]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[21]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[20]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[19]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[18]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[17]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[16]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[15]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[14]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[13]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[12]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[11]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[10]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[9]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[8]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[7]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[6]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[5]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[4]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[3]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[2]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[1]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.074 ; gain = 26.441 ; free physical = 947 ; free virtual = 4439
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.074 ; gain = 26.441 ; free physical = 948 ; free virtual = 4440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.074 ; gain = 26.441 ; free physical = 948 ; free virtual = 4440
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'start_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'results_read_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_IBUF'. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.srcs/constrs_1/new/v2018_ocbe2_ocie3_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.113 ; gain = 0.000 ; free physical = 694 ; free virtual = 4187
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1921.113 ; gain = 0.000 ; free physical = 694 ; free virtual = 4187
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.113 ; gain = 0.000 ; free physical = 694 ; free virtual = 4187
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.113 ; gain = 0.000 ; free physical = 694 ; free virtual = 4187
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 756 ; free virtual = 4249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 756 ; free virtual = 4249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 756 ; free virtual = 4249
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
INFO: [Synth 8-5544] ROM "var2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempint000" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "index000" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 state_0 |                     000000000001 |                             1011
                 state_1 |                     000000000010 |                             1010
                 state_2 |                     000000000100 |                             1001
                 state_3 |                     000000001000 |                             1000
                 state_4 |                     000000010000 |                             0111
                 state_5 |                     000000100000 |                             0110
                 state_6 |                     000001000000 |                             0101
                 state_7 |                     000010000000 |                             0100
                 state_8 |                     000100000000 |                             0011
                 state_9 |                     001000000000 |                             0010
                state_10 |                     010000000000 |                             0001
                state_11 |                     100000000000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 756 ; free virtual = 4250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[31]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[30]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[29]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[28]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[27]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[26]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[25]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[24]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[23]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[22]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[21]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[20]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[19]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[18]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[17]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[16]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[15]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[14]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[13]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[12]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[11]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[10]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[9]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[8]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[7]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[6]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[5]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[4]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[3]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[2]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[1]
WARNING: [Synth 8-3331] design main has unconnected port p01_argc[0]
INFO: [Synth 8-3886] merging instance 'tempint001_reg[0]' (FDRE) to 'tempint001_reg[1]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[1]' (FDRE) to 'tempint001_reg[2]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[2]' (FDRE) to 'tempint001_reg[3]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[3]' (FDRE) to 'tempint001_reg[5]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[5]' (FDRE) to 'tempint001_reg[6]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[6]' (FDRE) to 'tempint001_reg[7]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[7]' (FDRE) to 'tempint001_reg[8]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[8]' (FDRE) to 'tempint001_reg[9]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[9]' (FDRE) to 'tempint001_reg[10]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[10]' (FDRE) to 'tempint001_reg[11]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[11]' (FDRE) to 'tempint001_reg[12]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[12]' (FDRE) to 'tempint001_reg[13]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[13]' (FDRE) to 'tempint001_reg[14]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[14]' (FDRE) to 'tempint001_reg[15]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[15]' (FDRE) to 'tempint001_reg[16]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[16]' (FDRE) to 'tempint001_reg[17]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[17]' (FDRE) to 'tempint001_reg[18]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[18]' (FDRE) to 'tempint001_reg[19]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[19]' (FDRE) to 'tempint001_reg[20]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[20]' (FDRE) to 'tempint001_reg[21]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[21]' (FDRE) to 'tempint001_reg[22]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[22]' (FDRE) to 'tempint001_reg[23]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[23]' (FDRE) to 'tempint001_reg[24]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[24]' (FDRE) to 'tempint001_reg[25]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[25]' (FDRE) to 'tempint001_reg[26]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[26]' (FDRE) to 'tempint001_reg[27]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[27]' (FDRE) to 'tempint001_reg[28]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[28]' (FDRE) to 'tempint001_reg[29]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[29]' (FDRE) to 'tempint001_reg[30]'
INFO: [Synth 8-3886] merging instance 'tempint001_reg[30]' (FDRE) to 'tempint001_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tempint001_reg[31] )
INFO: [Synth 8-3886] merging instance 'tempint000_reg[0]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[1]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[2]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[3]' (FDRE) to 'tempint000_reg[5]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[4]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[6]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[7]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[8]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[9]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[10]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[11]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[12]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[13]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[14]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[15]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[16]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[17]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[18]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[19]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[20]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[21]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[22]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[23]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[24]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[25]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[26]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[27]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[28]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[29]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3886] merging instance 'tempint000_reg[30]' (FDRE) to 'tempint000_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tempint000_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (our_main_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 739 ; free virtual = 4234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 629 ; free virtual = 4125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     1|
|4     |LUT2   |    99|
|5     |LUT3   |    12|
|6     |LUT4   |     2|
|7     |LUT5   |     1|
|8     |LUT6   |     3|
|9     |FDRE   |    81|
|10    |FDSE   |     1|
|11    |IBUF   |     4|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   232|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.113 ; gain = 361.480 ; free physical = 611 ; free virtual = 4106
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1921.113 ; gain = 26.441 ; free physical = 661 ; free virtual = 4156
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1921.121 ; gain = 361.480 ; free physical = 661 ; free virtual = 4156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.121 ; gain = 0.000 ; free physical = 619 ; free virtual = 4114
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 85 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1921.121 ; gain = 361.547 ; free physical = 647 ; free virtual = 4142
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.121 ; gain = 0.000 ; free physical = 647 ; free virtual = 4142
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_ocbe2_ocie3_zedboard/v2018_ocbe2_ocie3_zedboard.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 18:41:16 2023...
