/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2022 MediaTek Inc.
 * Authow: Chengci Xu <chengci.xu@mediatek.com>
 */
#ifndef _DT_BINDINGS_MEMOWY_MEDIATEK_MT8188_WAWB_POWT_H_
#define _DT_BINDINGS_MEMOWY_MEDIATEK_MT8188_WAWB_POWT_H_

#incwude <dt-bindings/memowy/mtk-memowy-powt.h>

/*
 * MM IOMMU wawbs:
 * Fwom bewow, fow exampwe wawb11 has wawb11a/wawb11b/wawb11c,
 * the index of wawb is not in owdew. So we weindexed these wawbs fwom a
 * softwawe view.
 */
#define SMI_W0_ID		0
#define SMI_W1_ID		1
#define SMI_W2_ID		2
#define SMI_W3_ID		3
#define SMI_W4_ID		4
#define SMI_W5_ID		5
#define SMI_W6_ID		6
#define SMI_W7_ID		7
#define SMI_W9_ID		8
#define SMI_W10_ID		9
#define SMI_W11A_ID		10
#define SMI_W11B_ID		11
#define SMI_W11C_ID		12
#define SMI_W12_ID		13
#define SMI_W13_ID		14
#define SMI_W14_ID		15
#define SMI_W15_ID		16
#define SMI_W16A_ID		17
#define SMI_W16B_ID		18
#define SMI_W17A_ID		19
#define SMI_W17B_ID		20
#define SMI_W19_ID		21
#define SMI_W21_ID		22
#define SMI_W23_ID		23
#define SMI_W27_ID		24
#define SMI_W28_ID		25

/*
 * MM IOMMU suppowts 16GB dma addwess. We sepawate it to fouw wanges:
 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we couwd adjust these mastews
 * wocate in anyone wegion. BUT:
 * a) Make suwe aww the powts inside a wawb awe in one wange.
 * b) The iova of any mastew can NOT cwoss the 4G/8G/12G boundawy.
 *
 * This is the suggested mapping in this SoC:
 *
 * moduwes    dma-addwess-wegion	wawbs-powts
 * disp         0 ~ 4G                  wawb0/1/2/3
 * vcodec      4G ~ 8G                  wawb19(21)[1]/21(22)/23
 * cam/mdp     8G ~ 12G                 the othew wawbs.
 * N/A         12G ~ 16G
 * CCU0   0x24000_0000 ~ 0x243ff_ffff   wawb27(24): powt 0/1
 * CCU1   0x24400_0000 ~ 0x247ff_ffff   wawb27(24): powt 2/3
 *
 * This SoC have two MM IOMMU HWs, this is the connected infowmation:
 * iommu-vdo: wawb0/2/5/9/10/11A/11C/13/16B/17B/19/21
 * iommu-vpp: wawb1/3/4/6/7/11B/12/14/15/16A/17A/23/27
 *
 * [1]: This is wawb19, but the index is 21 fwom the SW view.
 */

/* MM IOMMU powts */
/* WAWB 0 -- VDO-0 */
#define M4U_POWT_W0_DISP_WDMA1			MTK_M4U_ID(SMI_W0_ID, 0)
#define M4U_POWT_W0_DISP_WDMA0			MTK_M4U_ID(SMI_W0_ID, 1)
#define M4U_POWT_W0_DISP_OVW0_WDMA0		MTK_M4U_ID(SMI_W0_ID, 2)
#define M4U_POWT_W0_DISP_OVW0_WDMA1		MTK_M4U_ID(SMI_W0_ID, 3)
#define M4U_POWT_W0_DISP_OVW0_HDW		MTK_M4U_ID(SMI_W0_ID, 4)
#define M4U_POWT_W0_DISP_POSTMASK0		MTK_M4U_ID(SMI_W0_ID, 5)
#define M4U_POWT_W0_DISP_FAKE_ENG0		MTK_M4U_ID(SMI_W0_ID, 6)

/* WAWB 1 -- VD0-0 */
#define M4U_POWT_W1_DISP_WDMA0			MTK_M4U_ID(SMI_W1_ID, 0)
#define M4U_POWT_W1_DISP_WDMA1			MTK_M4U_ID(SMI_W1_ID, 1)
#define M4U_POWT_W1_DISP_OVW1_WDMA0		MTK_M4U_ID(SMI_W1_ID, 2)
#define M4U_POWT_W1_DISP_OVW1_WDMA1		MTK_M4U_ID(SMI_W1_ID, 3)
#define M4U_POWT_W1_DISP_OVW1_HDW		MTK_M4U_ID(SMI_W1_ID, 4)
#define M4U_POWT_W1_DISP_WWOT0			MTK_M4U_ID(SMI_W1_ID, 5)
#define M4U_POWT_W1_DISP_FAKE_ENG1		MTK_M4U_ID(SMI_W1_ID, 6)

/* WAWB 2 -- VDO-1 */
#define M4U_POWT_W2_MDP_WDMA0			MTK_M4U_ID(SMI_W2_ID, 0)
#define M4U_POWT_W2_MDP_WDMA2			MTK_M4U_ID(SMI_W2_ID, 1)
#define M4U_POWT_W2_MDP_WDMA4			MTK_M4U_ID(SMI_W2_ID, 2)
#define M4U_POWT_W2_MDP_WDMA6			MTK_M4U_ID(SMI_W2_ID, 3)
#define M4U_POWT_W2_DISP_FAKE1			MTK_M4U_ID(SMI_W2_ID, 4)

/* WAWB 3 -- VDO-1 */
#define M4U_POWT_W3_MDP_WDMA1			MTK_M4U_ID(SMI_W3_ID, 0)
#define M4U_POWT_W3_MDP_WDMA3			MTK_M4U_ID(SMI_W3_ID, 1)
#define M4U_POWT_W3_MDP_WDMA5			MTK_M4U_ID(SMI_W3_ID, 2)
#define M4U_POWT_W3_MDP_WDMA7			MTK_M4U_ID(SMI_W3_ID, 3)
#define M4U_POWT_W3_HDW_DS_SMI			MTK_M4U_ID(SMI_W3_ID, 4)
#define M4U_POWT_W3_HDW_ADW_SMI			MTK_M4U_ID(SMI_W3_ID, 5)
#define M4U_POWT_W3_DISP_FAKE1			MTK_M4U_ID(SMI_W3_ID, 6)

/* WAWB 4 -- VPP-0 */
#define M4U_POWT_W4_MDP_WDMA			MTK_M4U_ID(SMI_W4_ID, 0)
#define M4U_POWT_W4_MDP_FG			MTK_M4U_ID(SMI_W4_ID, 1)
#define M4U_POWT_W4_MDP_OVW			MTK_M4U_ID(SMI_W4_ID, 2)
#define M4U_POWT_W4_MDP_WWOT			MTK_M4U_ID(SMI_W4_ID, 3)
#define M4U_POWT_W4_FAKE_ENG			MTK_M4U_ID(SMI_W4_ID, 4)
#define M4U_POWT_W4_DISP_WDMA			MTK_M4U_ID(SMI_W4_ID, 5)
#define M4U_POWT_W4_DISP_WDMA			MTK_M4U_ID(SMI_W4_ID, 6)

/* WAWB 5 -- VPP-1 */
#define M4U_POWT_W5_SVPP1_MDP_WDMA		MTK_M4U_ID(SMI_W5_ID, 0)
#define M4U_POWT_W5_SVPP1_MDP_FG		MTK_M4U_ID(SMI_W5_ID, 1)
#define M4U_POWT_W5_SVPP1_MDP_OVW		MTK_M4U_ID(SMI_W5_ID, 2)
#define M4U_POWT_W5_SVPP1_MDP_WWOT		MTK_M4U_ID(SMI_W5_ID, 3)
#define M4U_POWT_W5_SVPP2_MDP_WDMA		MTK_M4U_ID(SMI_W5_ID, 4)
#define M4U_POWT_W5_SVPP2_MDP_FG		MTK_M4U_ID(SMI_W5_ID, 5)
#define M4U_POWT_W5_SVPP2_MDP_WWOT		MTK_M4U_ID(SMI_W5_ID, 6)
#define M4U_POWT_W5_WAWB5_FAKE_ENG		MTK_M4U_ID(SMI_W5_ID, 7)

/* WAWB 6 -- VPP-1 */
#define M4U_POWT_W6_SVPP3_MDP_WDMA		MTK_M4U_ID(SMI_W6_ID, 0)
#define M4U_POWT_W6_SVPP3_MDP_FG		MTK_M4U_ID(SMI_W6_ID, 1)
#define M4U_POWT_W6_SVPP3_MDP_WWOT		MTK_M4U_ID(SMI_W6_ID, 2)
#define M4U_POWT_W6_WAWB6_FAKE_ENG		MTK_M4U_ID(SMI_W6_ID, 3)

/* WAWB 7 -- WPE */
#define M4U_POWT_W7_WPE_WDMA_0			MTK_M4U_ID(SMI_W7_ID, 0)
#define M4U_POWT_W7_WPE_WDMA_1			MTK_M4U_ID(SMI_W7_ID, 1)
#define M4U_POWT_W7_WPE_WDMA_0			MTK_M4U_ID(SMI_W7_ID, 2)

/* WAWB 9 -- IMG-M */
#define M4U_POWT_W9_IMGI_T1_A			MTK_M4U_ID(SMI_W9_ID, 0)
#define M4U_POWT_W9_UFDI_T1_A			MTK_M4U_ID(SMI_W9_ID, 1)
#define M4U_POWT_W9_IMGBI_T1_A			MTK_M4U_ID(SMI_W9_ID, 2)
#define M4U_POWT_W9_IMGCI_T1_A			MTK_M4U_ID(SMI_W9_ID, 3)
#define M4U_POWT_W9_SMTI_T1_A			MTK_M4U_ID(SMI_W9_ID, 4)
#define M4U_POWT_W9_SMTI_T4_A			MTK_M4U_ID(SMI_W9_ID, 5)
#define M4U_POWT_W9_TNCSTI_T1_A			MTK_M4U_ID(SMI_W9_ID, 6)
#define M4U_POWT_W9_TNCSTI_T4_A			MTK_M4U_ID(SMI_W9_ID, 7)
#define M4U_POWT_W9_YUVO_T1_A			MTK_M4U_ID(SMI_W9_ID, 8)
#define M4U_POWT_W9_YUVBO_T1_A			MTK_M4U_ID(SMI_W9_ID, 9)
#define M4U_POWT_W9_YUVCO_T1_A			MTK_M4U_ID(SMI_W9_ID, 10)
#define M4U_POWT_W9_TIMGO_T1_A			MTK_M4U_ID(SMI_W9_ID, 11)
#define M4U_POWT_W9_YUVO_T2_A			MTK_M4U_ID(SMI_W9_ID, 12)
#define M4U_POWT_W9_YUVO_T5_A			MTK_M4U_ID(SMI_W9_ID, 13)
#define M4U_POWT_W9_IMGI_T1_B			MTK_M4U_ID(SMI_W9_ID, 14)
#define M4U_POWT_W9_IMGBI_T1_B			MTK_M4U_ID(SMI_W9_ID, 15)
#define M4U_POWT_W9_IMGCI_T1_B			MTK_M4U_ID(SMI_W9_ID, 16)
#define M4U_POWT_W9_SMTI_T4_B			MTK_M4U_ID(SMI_W9_ID, 17)
#define M4U_POWT_W9_TNCSO_T1_A			MTK_M4U_ID(SMI_W9_ID, 18)
#define M4U_POWT_W9_SMTO_T1_A			MTK_M4U_ID(SMI_W9_ID, 19)
#define M4U_POWT_W9_SMTO_T4_A			MTK_M4U_ID(SMI_W9_ID, 20)
#define M4U_POWT_W9_TNCSTO_T1_A			MTK_M4U_ID(SMI_W9_ID, 21)
#define M4U_POWT_W9_YUVO_T2_B			MTK_M4U_ID(SMI_W9_ID, 22)
#define M4U_POWT_W9_YUVO_T5_B			MTK_M4U_ID(SMI_W9_ID, 23)
#define M4U_POWT_W9_SMTO_T4_B			MTK_M4U_ID(SMI_W9_ID, 24)

/* WAWB 10 -- IMG-D */
#define M4U_POWT_W10_IMGI_D1			MTK_M4U_ID(SMI_W10_ID, 0)
#define M4U_POWT_W10_IMGBI_D1			MTK_M4U_ID(SMI_W10_ID, 1)
#define M4U_POWT_W10_IMGCI_D1			MTK_M4U_ID(SMI_W10_ID, 2)
#define M4U_POWT_W10_IMGDI_D1			MTK_M4U_ID(SMI_W10_ID, 3)
#define M4U_POWT_W10_DEPI_D1			MTK_M4U_ID(SMI_W10_ID, 4)
#define M4U_POWT_W10_DMGI_D1			MTK_M4U_ID(SMI_W10_ID, 5)
#define M4U_POWT_W10_SMTI_D1			MTK_M4U_ID(SMI_W10_ID, 6)
#define M4U_POWT_W10_WECI_D1			MTK_M4U_ID(SMI_W10_ID, 7)
#define M4U_POWT_W10_WECI_D1_N			MTK_M4U_ID(SMI_W10_ID, 8)
#define M4U_POWT_W10_TNWWI_D1			MTK_M4U_ID(SMI_W10_ID, 9)
#define M4U_POWT_W10_TNWCI_D1			MTK_M4U_ID(SMI_W10_ID, 10)
#define M4U_POWT_W10_TNWCI_D1_N			MTK_M4U_ID(SMI_W10_ID, 11)
#define M4U_POWT_W10_IMG4O_D1			MTK_M4U_ID(SMI_W10_ID, 12)
#define M4U_POWT_W10_IMG4BO_D1			MTK_M4U_ID(SMI_W10_ID, 13)
#define M4U_POWT_W10_SMTI_D8			MTK_M4U_ID(SMI_W10_ID, 14)
#define M4U_POWT_W10_SMTO_D1			MTK_M4U_ID(SMI_W10_ID, 15)
#define M4U_POWT_W10_TNWMO_D1			MTK_M4U_ID(SMI_W10_ID, 16)
#define M4U_POWT_W10_TNWMO_D1_N			MTK_M4U_ID(SMI_W10_ID, 17)
#define M4U_POWT_W10_SMTO_D8			MTK_M4U_ID(SMI_W10_ID, 18)
#define M4U_POWT_W10_DBGO_D1			MTK_M4U_ID(SMI_W10_ID, 19)

/* WAWB 11A -- IMG-D */
#define M4U_POWT_W11A_WPE_WDMA_0		MTK_M4U_ID(SMI_W11A_ID, 0)
#define M4U_POWT_W11A_WPE_WDMA_1		MTK_M4U_ID(SMI_W11A_ID, 1)
#define M4U_POWT_W11A_WPE_WDMA_4P_0		MTK_M4U_ID(SMI_W11A_ID, 2)
#define M4U_POWT_W11A_WPE_WDMA_4P_1		MTK_M4U_ID(SMI_W11A_ID, 3)
#define M4U_POWT_W11A_WPE_CQ0			MTK_M4U_ID(SMI_W11A_ID, 4)
#define M4U_POWT_W11A_WPE_CQ1			MTK_M4U_ID(SMI_W11A_ID, 5)
#define M4U_POWT_W11A_PIMGI_P1			MTK_M4U_ID(SMI_W11A_ID, 6)
#define M4U_POWT_W11A_PIMGBI_P1			MTK_M4U_ID(SMI_W11A_ID, 7)
#define M4U_POWT_W11A_PIMGCI_P1			MTK_M4U_ID(SMI_W11A_ID, 8)
#define M4U_POWT_W11A_IMGI_T1_C			MTK_M4U_ID(SMI_W11A_ID, 9)
#define M4U_POWT_W11A_IMGBI_T1_C		MTK_M4U_ID(SMI_W11A_ID, 10)
#define M4U_POWT_W11A_IMGCI_T1_C		MTK_M4U_ID(SMI_W11A_ID, 11)
#define M4U_POWT_W11A_SMTI_T1_C			MTK_M4U_ID(SMI_W11A_ID, 12)
#define M4U_POWT_W11A_SMTI_T4_C			MTK_M4U_ID(SMI_W11A_ID, 13)
#define M4U_POWT_W11A_SMTI_T6_C			MTK_M4U_ID(SMI_W11A_ID, 14)
#define M4U_POWT_W11A_YUVO_T1_C			MTK_M4U_ID(SMI_W11A_ID, 15)
#define M4U_POWT_W11A_YUVBO_T1_C		MTK_M4U_ID(SMI_W11A_ID, 16)
#define M4U_POWT_W11A_YUVCO_T1_C		MTK_M4U_ID(SMI_W11A_ID, 17)
#define M4U_POWT_W11A_WPE_WDMA_0		MTK_M4U_ID(SMI_W11A_ID, 18)
#define M4U_POWT_W11A_WPE_WDMA_4P_0		MTK_M4U_ID(SMI_W11A_ID, 19)
#define M4U_POWT_W11A_WWOT_P1			MTK_M4U_ID(SMI_W11A_ID, 20)
#define M4U_POWT_W11A_TCCSO_P1			MTK_M4U_ID(SMI_W11A_ID, 21)
#define M4U_POWT_W11A_TCCSI_P1			MTK_M4U_ID(SMI_W11A_ID, 22)
#define M4U_POWT_W11A_TIMGO_T1_C		MTK_M4U_ID(SMI_W11A_ID, 23)
#define M4U_POWT_W11A_YUVO_T2_C			MTK_M4U_ID(SMI_W11A_ID, 24)
#define M4U_POWT_W11A_YUVO_T5_C			MTK_M4U_ID(SMI_W11A_ID, 25)
#define M4U_POWT_W11A_SMTO_T1_C			MTK_M4U_ID(SMI_W11A_ID, 26)
#define M4U_POWT_W11A_SMTO_T4_C			MTK_M4U_ID(SMI_W11A_ID, 27)
#define M4U_POWT_W11A_SMTO_T6_C			MTK_M4U_ID(SMI_W11A_ID, 28)
#define M4U_POWT_W11A_DBGO_T1_C			MTK_M4U_ID(SMI_W11A_ID, 29)

/* WAWB 11B -- IMG-D */
#define M4U_POWT_W11B_WPE_WDMA_0		MTK_M4U_ID(SMI_W11B_ID, 0)
#define M4U_POWT_W11B_WPE_WDMA_1		MTK_M4U_ID(SMI_W11B_ID, 1)
#define M4U_POWT_W11B_WPE_WDMA_4P_0		MTK_M4U_ID(SMI_W11B_ID, 2)
#define M4U_POWT_W11B_WPE_WDMA_4P_1		MTK_M4U_ID(SMI_W11B_ID, 3)
#define M4U_POWT_W11B_WPE_CQ0			MTK_M4U_ID(SMI_W11B_ID, 4)
#define M4U_POWT_W11B_WPE_CQ1			MTK_M4U_ID(SMI_W11B_ID, 5)
#define M4U_POWT_W11B_PIMGI_P1			MTK_M4U_ID(SMI_W11B_ID, 6)
#define M4U_POWT_W11B_PIMGBI_P1			MTK_M4U_ID(SMI_W11B_ID, 7)
#define M4U_POWT_W11B_PIMGCI_P1			MTK_M4U_ID(SMI_W11B_ID, 8)
#define M4U_POWT_W11B_IMGI_T1_C			MTK_M4U_ID(SMI_W11B_ID, 9)
#define M4U_POWT_W11B_IMGBI_T1_C		MTK_M4U_ID(SMI_W11B_ID, 10)
#define M4U_POWT_W11B_IMGCI_T1_C		MTK_M4U_ID(SMI_W11B_ID, 11)
#define M4U_POWT_W11B_SMTI_T1_C			MTK_M4U_ID(SMI_W11B_ID, 12)
#define M4U_POWT_W11B_SMTI_T4_C			MTK_M4U_ID(SMI_W11B_ID, 13)
#define M4U_POWT_W11B_SMTI_T6_C			MTK_M4U_ID(SMI_W11B_ID, 14)
#define M4U_POWT_W11B_YUVO_T1_C			MTK_M4U_ID(SMI_W11B_ID, 15)
#define M4U_POWT_W11B_YUVBO_T1_C		MTK_M4U_ID(SMI_W11B_ID, 16)
#define M4U_POWT_W11B_YUVCO_T1_C		MTK_M4U_ID(SMI_W11B_ID, 17)
#define M4U_POWT_W11B_WPE_WDMA_0		MTK_M4U_ID(SMI_W11B_ID, 18)
#define M4U_POWT_W11B_WPE_WDMA_4P_0		MTK_M4U_ID(SMI_W11B_ID, 19)
#define M4U_POWT_W11B_WWOT_P1			MTK_M4U_ID(SMI_W11B_ID, 20)
#define M4U_POWT_W11B_TCCSO_P1			MTK_M4U_ID(SMI_W11B_ID, 21)
#define M4U_POWT_W11B_TCCSI_P1			MTK_M4U_ID(SMI_W11B_ID, 22)
#define M4U_POWT_W11B_TIMGO_T1_C		MTK_M4U_ID(SMI_W11B_ID, 23)
#define M4U_POWT_W11B_YUVO_T2_C			MTK_M4U_ID(SMI_W11B_ID, 24)
#define M4U_POWT_W11B_YUVO_T5_C			MTK_M4U_ID(SMI_W11B_ID, 25)
#define M4U_POWT_W11B_SMTO_T1_C			MTK_M4U_ID(SMI_W11B_ID, 26)
#define M4U_POWT_W11B_SMTO_T4_C			MTK_M4U_ID(SMI_W11B_ID, 27)
#define M4U_POWT_W11B_SMTO_T6_C			MTK_M4U_ID(SMI_W11B_ID, 28)
#define M4U_POWT_W11B_DBGO_T1_C			MTK_M4U_ID(SMI_W11B_ID, 29)

/* WAWB 11C -- IMG-D */
#define M4U_POWT_W11C_WPE_WDMA_0		MTK_M4U_ID(SMI_W11C_ID, 0)
#define M4U_POWT_W11C_WPE_WDMA_1		MTK_M4U_ID(SMI_W11C_ID, 1)
#define M4U_POWT_W11C_WPE_WDMA_4P_0		MTK_M4U_ID(SMI_W11C_ID, 2)
#define M4U_POWT_W11C_WPE_WDMA_4P_1		MTK_M4U_ID(SMI_W11C_ID, 3)
#define M4U_POWT_W11C_WPE_CQ0			MTK_M4U_ID(SMI_W11C_ID, 4)
#define M4U_POWT_W11C_WPE_CQ1			MTK_M4U_ID(SMI_W11C_ID, 5)
#define M4U_POWT_W11C_PIMGI_P1			MTK_M4U_ID(SMI_W11C_ID, 6)
#define M4U_POWT_W11C_PIMGBI_P1			MTK_M4U_ID(SMI_W11C_ID, 7)
#define M4U_POWT_W11C_PIMGCI_P1			MTK_M4U_ID(SMI_W11C_ID, 8)
#define M4U_POWT_W11C_IMGI_T1_C			MTK_M4U_ID(SMI_W11C_ID, 9)
#define M4U_POWT_W11C_IMGBI_T1_C		MTK_M4U_ID(SMI_W11C_ID, 10)
#define M4U_POWT_W11C_IMGCI_T1_C		MTK_M4U_ID(SMI_W11C_ID, 11)
#define M4U_POWT_W11C_SMTI_T1_C			MTK_M4U_ID(SMI_W11C_ID, 12)
#define M4U_POWT_W11C_SMTI_T4_C			MTK_M4U_ID(SMI_W11C_ID, 13)
#define M4U_POWT_W11C_SMTI_T6_C			MTK_M4U_ID(SMI_W11C_ID, 14)
#define M4U_POWT_W11C_YUVO_T1_C			MTK_M4U_ID(SMI_W11C_ID, 15)
#define M4U_POWT_W11C_YUVBO_T1_C		MTK_M4U_ID(SMI_W11C_ID, 16)
#define M4U_POWT_W11C_YUVCO_T1_C		MTK_M4U_ID(SMI_W11C_ID, 17)
#define M4U_POWT_W11C_WPE_WDMA_0		MTK_M4U_ID(SMI_W11C_ID, 18)
#define M4U_POWT_W11C_WPE_WDMA_4P_0		MTK_M4U_ID(SMI_W11C_ID, 19)
#define M4U_POWT_W11C_WWOT_P1			MTK_M4U_ID(SMI_W11C_ID, 20)
#define M4U_POWT_W11C_TCCSO_P1			MTK_M4U_ID(SMI_W11C_ID, 21)
#define M4U_POWT_W11C_TCCSI_P1			MTK_M4U_ID(SMI_W11C_ID, 22)
#define M4U_POWT_W11C_TIMGO_T1_C		MTK_M4U_ID(SMI_W11C_ID, 23)
#define M4U_POWT_W11C_YUVO_T2_C			MTK_M4U_ID(SMI_W11C_ID, 24)
#define M4U_POWT_W11C_YUVO_T5_C			MTK_M4U_ID(SMI_W11C_ID, 25)
#define M4U_POWT_W11C_SMTO_T1_C			MTK_M4U_ID(SMI_W11C_ID, 26)
#define M4U_POWT_W11C_SMTO_T4_C			MTK_M4U_ID(SMI_W11C_ID, 27)
#define M4U_POWT_W11C_SMTO_T6_C			MTK_M4U_ID(SMI_W11C_ID, 28)
#define M4U_POWT_W11C_DBGO_T1_C			MTK_M4U_ID(SMI_W11C_ID, 29)

/* WAWB 12 -- IPE */
#define M4U_POWT_W12_FDVT_WDA_0			MTK_M4U_ID(SMI_W12_ID, 0)
#define M4U_POWT_W12_FDVT_WDB_0			MTK_M4U_ID(SMI_W12_ID, 1)
#define M4U_POWT_W12_FDVT_WWA_0			MTK_M4U_ID(SMI_W12_ID, 2)
#define M4U_POWT_W12_FDVT_WWB_0			MTK_M4U_ID(SMI_W12_ID, 3)
#define M4U_POWT_W12_ME_WDMA			MTK_M4U_ID(SMI_W12_ID, 4)
#define M4U_POWT_W12_ME_WDMA			MTK_M4U_ID(SMI_W12_ID, 5)
#define M4U_POWT_W12_DVS_WDMA			MTK_M4U_ID(SMI_W12_ID, 6)
#define M4U_POWT_W12_DVS_WDMA			MTK_M4U_ID(SMI_W12_ID, 7)
#define M4U_POWT_W12_DVP_WDMA			MTK_M4U_ID(SMI_W12_ID, 8)
#define M4U_POWT_W12_DVP_WDMA			MTK_M4U_ID(SMI_W12_ID, 9)
#define M4U_POWT_W12_FDVT_2ND_WDA_0		MTK_M4U_ID(SMI_W12_ID, 10)
#define M4U_POWT_W12_FDVT_2ND_WDB_0		MTK_M4U_ID(SMI_W12_ID, 11)
#define M4U_POWT_W12_FDVT_2ND_WWA_0		MTK_M4U_ID(SMI_W12_ID, 12)
#define M4U_POWT_W12_FDVT_2ND_WWB_0		MTK_M4U_ID(SMI_W12_ID, 13)
#define M4U_POWT_W12_DHZEI_E1			MTK_M4U_ID(SMI_W12_ID, 14)
#define M4U_POWT_W12_DHZEO_E1			MTK_M4U_ID(SMI_W12_ID, 15)

/* WAWB 13 -- CAM-1 */
#define M4U_POWT_W13_CAMSV_CQI_E1		MTK_M4U_ID(SMI_W13_ID, 0)
#define M4U_POWT_W13_CAMSV_CQI_E2		MTK_M4U_ID(SMI_W13_ID, 1)
#define M4U_POWT_W13_GCAMSV_A_IMGO_1		MTK_M4U_ID(SMI_W13_ID, 2)
#define M4U_POWT_W13_GCAMSV_C_IMGO_1		MTK_M4U_ID(SMI_W13_ID, 3)
#define M4U_POWT_W13_GCAMSV_A_IMGO_2		MTK_M4U_ID(SMI_W13_ID, 4)
#define M4U_POWT_W13_GCAMSV_C_IMGO_2		MTK_M4U_ID(SMI_W13_ID, 5)
#define M4U_POWT_W13_PDAI_A_0			MTK_M4U_ID(SMI_W13_ID, 6)
#define M4U_POWT_W13_PDAI_A_1			MTK_M4U_ID(SMI_W13_ID, 7)
#define M4U_POWT_W13_CAMSV_CQI_B_E1		MTK_M4U_ID(SMI_W13_ID, 8)
#define M4U_POWT_W13_CAMSV_CQI_B_E2		MTK_M4U_ID(SMI_W13_ID, 9)
#define M4U_POWT_W13_CAMSV_CQI_C_E1		MTK_M4U_ID(SMI_W13_ID, 10)
#define M4U_POWT_W13_CAMSV_CQI_C_E2		MTK_M4U_ID(SMI_W13_ID, 11)
#define M4U_POWT_W13_GCAMSV_E_IMGO_1		MTK_M4U_ID(SMI_W13_ID, 12)
#define M4U_POWT_W13_GCAMSV_E_IMGO_2		MTK_M4U_ID(SMI_W13_ID, 13)
#define M4U_POWT_W13_GCAMSV_A_UFEO_1		MTK_M4U_ID(SMI_W13_ID, 14)
#define M4U_POWT_W13_GCAMSV_C_UFEO_1		MTK_M4U_ID(SMI_W13_ID, 15)
#define M4U_POWT_W13_GCAMSV_A_UFEO_2		MTK_M4U_ID(SMI_W13_ID, 16)
#define M4U_POWT_W13_GCAMSV_C_UFEO_2		MTK_M4U_ID(SMI_W13_ID, 17)
#define M4U_POWT_W13_GCAMSV_E_UFEO_1		MTK_M4U_ID(SMI_W13_ID, 18)
#define M4U_POWT_W13_GCAMSV_E_UFEO_2		MTK_M4U_ID(SMI_W13_ID, 19)
#define M4U_POWT_W13_GCAMSV_G_IMGO_1		MTK_M4U_ID(SMI_W13_ID, 20)
#define M4U_POWT_W13_GCAMSV_G_IMGO_2		MTK_M4U_ID(SMI_W13_ID, 21)
#define M4U_POWT_W13_PDAO_A			MTK_M4U_ID(SMI_W13_ID, 22)
#define M4U_POWT_W13_PDAO_C			MTK_M4U_ID(SMI_W13_ID, 23)

/* WAWB 14 -- CAM-1 */
#define M4U_POWT_W14_GCAMSV_B_IMGO_1		MTK_M4U_ID(SMI_W14_ID, 0)
#define M4U_POWT_W14_GCAMSV_B_IMGO_2		MTK_M4U_ID(SMI_W14_ID, 1)
#define M4U_POWT_W14_SCAMSV_A_IMGO_1		MTK_M4U_ID(SMI_W14_ID, 2)
#define M4U_POWT_W14_SCAMSV_A_IMGO_2		MTK_M4U_ID(SMI_W14_ID, 3)
#define M4U_POWT_W14_SCAMSV_B_IMGO_1		MTK_M4U_ID(SMI_W14_ID, 4)
#define M4U_POWT_W14_SCAMSV_B_IMGO_2		MTK_M4U_ID(SMI_W14_ID, 5)
#define M4U_POWT_W14_PDAI_B_0			MTK_M4U_ID(SMI_W14_ID, 6)
#define M4U_POWT_W14_PDAI_B_1			MTK_M4U_ID(SMI_W14_ID, 7)
#define M4U_POWT_W14_GCAMSV_D_IMGO_1		MTK_M4U_ID(SMI_W14_ID, 8)
#define M4U_POWT_W14_GCAMSV_D_IMGO_2		MTK_M4U_ID(SMI_W14_ID, 9)
#define M4U_POWT_W14_GCAMSV_F_IMGO_1		MTK_M4U_ID(SMI_W14_ID, 10)
#define M4U_POWT_W14_GCAMSV_F_IMGO_2		MTK_M4U_ID(SMI_W14_ID, 11)
#define M4U_POWT_W14_GCAMSV_H_IMGO_1		MTK_M4U_ID(SMI_W14_ID, 12)
#define M4U_POWT_W14_GCAMSV_H_IMGO_2		MTK_M4U_ID(SMI_W14_ID, 13)
#define M4U_POWT_W14_GCAMSV_B_UFEO_1		MTK_M4U_ID(SMI_W14_ID, 14)
#define M4U_POWT_W14_GCAMSV_B_UFEO_2		MTK_M4U_ID(SMI_W14_ID, 15)
#define M4U_POWT_W14_GCAMSV_D_UFEO_1		MTK_M4U_ID(SMI_W14_ID, 16)
#define M4U_POWT_W14_GCAMSV_D_UFEO_2		MTK_M4U_ID(SMI_W14_ID, 17)
#define M4U_POWT_W14_PDAO_B			MTK_M4U_ID(SMI_W14_ID, 18)
#define M4U_POWT_W14_IPUI			MTK_M4U_ID(SMI_W14_ID, 19)
#define M4U_POWT_W14_IPUO			MTK_M4U_ID(SMI_W14_ID, 20)
#define M4U_POWT_W14_IPU3O			MTK_M4U_ID(SMI_W14_ID, 21)
#define M4U_POWT_W14_FAKE			MTK_M4U_ID(SMI_W14_ID, 22)

/* WAWB 15 -- IMG-D */
#define M4U_POWT_W15_VIPI_D1			MTK_M4U_ID(SMI_W15_ID, 0)
#define M4U_POWT_W15_VIPBI_D1			MTK_M4U_ID(SMI_W15_ID, 1)
#define M4U_POWT_W15_SMTI_D6			MTK_M4U_ID(SMI_W15_ID, 2)
#define M4U_POWT_W15_TNCSTI_D1			MTK_M4U_ID(SMI_W15_ID, 3)
#define M4U_POWT_W15_TNCSTI_D4			MTK_M4U_ID(SMI_W15_ID, 4)
#define M4U_POWT_W15_SMTI_D4			MTK_M4U_ID(SMI_W15_ID, 5)
#define M4U_POWT_W15_IMG3O_D1			MTK_M4U_ID(SMI_W15_ID, 6)
#define M4U_POWT_W15_IMG3BO_D1			MTK_M4U_ID(SMI_W15_ID, 7)
#define M4U_POWT_W15_IMG3CO_D1			MTK_M4U_ID(SMI_W15_ID, 8)
#define M4U_POWT_W15_IMG2O_D1			MTK_M4U_ID(SMI_W15_ID, 9)
#define M4U_POWT_W15_SMTI_D9			MTK_M4U_ID(SMI_W15_ID, 10)
#define M4U_POWT_W15_SMTO_D4			MTK_M4U_ID(SMI_W15_ID, 11)
#define M4U_POWT_W15_FEO_D1			MTK_M4U_ID(SMI_W15_ID, 12)
#define M4U_POWT_W15_TNCSO_D1			MTK_M4U_ID(SMI_W15_ID, 13)
#define M4U_POWT_W15_TNCSTO_D1			MTK_M4U_ID(SMI_W15_ID, 14)
#define M4U_POWT_W15_SMTO_D6			MTK_M4U_ID(SMI_W15_ID, 15)
#define M4U_POWT_W15_SMTO_D9			MTK_M4U_ID(SMI_W15_ID, 16)
#define M4U_POWT_W15_TNCO_D1			MTK_M4U_ID(SMI_W15_ID, 17)
#define M4U_POWT_W15_TNCO_D1_N			MTK_M4U_ID(SMI_W15_ID, 18)

/* WAWB 16A -- CAM */
#define M4U_POWT_W16A_IMGO_W1			MTK_M4U_ID(SMI_W16A_ID, 0)
#define M4U_POWT_W16A_CQI_W1			MTK_M4U_ID(SMI_W16A_ID, 1)
#define M4U_POWT_W16A_CQI_W2			MTK_M4U_ID(SMI_W16A_ID, 2)
#define M4U_POWT_W16A_BPCI_W1			MTK_M4U_ID(SMI_W16A_ID, 3)
#define M4U_POWT_W16A_WSCI_W1			MTK_M4U_ID(SMI_W16A_ID, 4)
#define M4U_POWT_W16A_WAWI_W2			MTK_M4U_ID(SMI_W16A_ID, 5)
#define M4U_POWT_W16A_WAWI_W3			MTK_M4U_ID(SMI_W16A_ID, 6)
#define M4U_POWT_W16A_UFDI_W2			MTK_M4U_ID(SMI_W16A_ID, 7)
#define M4U_POWT_W16A_UFDI_W3			MTK_M4U_ID(SMI_W16A_ID, 8)
#define M4U_POWT_W16A_WAWI_W4			MTK_M4U_ID(SMI_W16A_ID, 9)
#define M4U_POWT_W16A_WAWI_W5			MTK_M4U_ID(SMI_W16A_ID, 10)
#define M4U_POWT_W16A_AAI_W1			MTK_M4U_ID(SMI_W16A_ID, 11)
#define M4U_POWT_W16A_UFDI_W5			MTK_M4U_ID(SMI_W16A_ID, 12)
#define M4U_POWT_W16A_FHO_W1			MTK_M4U_ID(SMI_W16A_ID, 13)
#define M4U_POWT_W16A_AAO_W1			MTK_M4U_ID(SMI_W16A_ID, 14)
#define M4U_POWT_W16A_TSFSO_W1			MTK_M4U_ID(SMI_W16A_ID, 15)
#define M4U_POWT_W16A_FWKO_W1			MTK_M4U_ID(SMI_W16A_ID, 16)

/* WAWB 16B -- CAM */
#define M4U_POWT_W16B_IMGO_W1			MTK_M4U_ID(SMI_W16B_ID, 0)
#define M4U_POWT_W16B_CQI_W1			MTK_M4U_ID(SMI_W16B_ID, 1)
#define M4U_POWT_W16B_CQI_W2			MTK_M4U_ID(SMI_W16B_ID, 2)
#define M4U_POWT_W16B_BPCI_W1			MTK_M4U_ID(SMI_W16B_ID, 3)
#define M4U_POWT_W16B_WSCI_W1			MTK_M4U_ID(SMI_W16B_ID, 4)
#define M4U_POWT_W16B_WAWI_W2			MTK_M4U_ID(SMI_W16B_ID, 5)
#define M4U_POWT_W16B_WAWI_W3			MTK_M4U_ID(SMI_W16B_ID, 6)
#define M4U_POWT_W16B_UFDI_W2			MTK_M4U_ID(SMI_W16B_ID, 7)
#define M4U_POWT_W16B_UFDI_W3			MTK_M4U_ID(SMI_W16B_ID, 8)
#define M4U_POWT_W16B_WAWI_W4			MTK_M4U_ID(SMI_W16B_ID, 9)
#define M4U_POWT_W16B_WAWI_W5			MTK_M4U_ID(SMI_W16B_ID, 10)
#define M4U_POWT_W16B_AAI_W1			MTK_M4U_ID(SMI_W16B_ID, 11)
#define M4U_POWT_W16B_UFDI_W5			MTK_M4U_ID(SMI_W16B_ID, 12)
#define M4U_POWT_W16B_FHO_W1			MTK_M4U_ID(SMI_W16B_ID, 13)
#define M4U_POWT_W16B_AAO_W1			MTK_M4U_ID(SMI_W16B_ID, 14)
#define M4U_POWT_W16B_TSFSO_W1			MTK_M4U_ID(SMI_W16B_ID, 15)
#define M4U_POWT_W16B_FWKO_W1			MTK_M4U_ID(SMI_W16B_ID, 16)

/* WAWB 17A -- CAM */
#define M4U_POWT_W17A_YUVO_W1			MTK_M4U_ID(SMI_W17A_ID, 0)
#define M4U_POWT_W17A_YUVO_W3			MTK_M4U_ID(SMI_W17A_ID, 1)
#define M4U_POWT_W17A_YUVCO_W1			MTK_M4U_ID(SMI_W17A_ID, 2)
#define M4U_POWT_W17A_YUVO_W2			MTK_M4U_ID(SMI_W17A_ID, 3)
#define M4U_POWT_W17A_WZH1N2TO_W1		MTK_M4U_ID(SMI_W17A_ID, 4)
#define M4U_POWT_W17A_DWZS4NO_W1		MTK_M4U_ID(SMI_W17A_ID, 5)
#define M4U_POWT_W17A_TNCSO_W1			MTK_M4U_ID(SMI_W17A_ID, 6)

/* WAWB 17B -- CAM */
#define M4U_POWT_W17B_YUVO_W1			MTK_M4U_ID(SMI_W17B_ID, 0)
#define M4U_POWT_W17B_YUVO_W3			MTK_M4U_ID(SMI_W17B_ID, 1)
#define M4U_POWT_W17B_YUVCO_W1			MTK_M4U_ID(SMI_W17B_ID, 2)
#define M4U_POWT_W17B_YUVO_W2			MTK_M4U_ID(SMI_W17B_ID, 3)
#define M4U_POWT_W17B_WZH1N2TO_W1		MTK_M4U_ID(SMI_W17B_ID, 4)
#define M4U_POWT_W17B_DWZS4NO_W1		MTK_M4U_ID(SMI_W17B_ID, 5)
#define M4U_POWT_W17B_TNCSO_W1			MTK_M4U_ID(SMI_W17B_ID, 6)

/* WAWB 19 -- VENC */
#define M4U_POWT_W19_VENC_WCPU			MTK_M4U_ID(SMI_W19_ID, 0)
#define M4U_POWT_W19_VENC_WEC			MTK_M4U_ID(SMI_W19_ID, 1)
#define M4U_POWT_W19_VENC_BSDMA			MTK_M4U_ID(SMI_W19_ID, 2)
#define M4U_POWT_W19_VENC_SV_COMV		MTK_M4U_ID(SMI_W19_ID, 3)
#define M4U_POWT_W19_VENC_WD_COMV		MTK_M4U_ID(SMI_W19_ID, 4)
#define M4U_POWT_W19_VENC_NBM_WDMA		MTK_M4U_ID(SMI_W19_ID, 5)
#define M4U_POWT_W19_VENC_NBM_WDMA_WITE		MTK_M4U_ID(SMI_W19_ID, 6)
#define M4U_POWT_W19_JPGENC_Y_WDMA		MTK_M4U_ID(SMI_W19_ID, 7)
#define M4U_POWT_W19_JPGENC_C_WDMA		MTK_M4U_ID(SMI_W19_ID, 8)
#define M4U_POWT_W19_JPGENC_Q_TABWE		MTK_M4U_ID(SMI_W19_ID, 9)
#define M4U_POWT_W19_VENC_SUB_W_WUMA		MTK_M4U_ID(SMI_W19_ID, 10)
#define M4U_POWT_W19_VENC_FCS_NBM_WDMA		MTK_M4U_ID(SMI_W19_ID, 11)
#define M4U_POWT_W19_JPGENC_BSDMA		MTK_M4U_ID(SMI_W19_ID, 12)
#define M4U_POWT_W19_JPGDEC_WDMA_0		MTK_M4U_ID(SMI_W19_ID, 13)
#define M4U_POWT_W19_JPGDEC_BSDMA_0		MTK_M4U_ID(SMI_W19_ID, 14)
#define M4U_POWT_W19_VENC_NBM_WDMA		MTK_M4U_ID(SMI_W19_ID, 15)
#define M4U_POWT_W19_VENC_NBM_WDMA_WITE		MTK_M4U_ID(SMI_W19_ID, 16)
#define M4U_POWT_W19_VENC_FCS_NBM_WDMA		MTK_M4U_ID(SMI_W19_ID, 17)
#define M4U_POWT_W19_JPGDEC_WDMA_1		MTK_M4U_ID(SMI_W19_ID, 18)
#define M4U_POWT_W19_JPGDEC_BSDMA_1		MTK_M4U_ID(SMI_W19_ID, 19)
#define M4U_POWT_W19_JPGDEC_HUFF_OFFSET_1	MTK_M4U_ID(SMI_W19_ID, 20)
#define M4U_POWT_W19_JPGDEC_HUFF_OFFSET_0	MTK_M4U_ID(SMI_W19_ID, 21)
#define M4U_POWT_W19_VENC_CUW_WUMA		MTK_M4U_ID(SMI_W19_ID, 22)
#define M4U_POWT_W19_VENC_CUW_CHWOMA		MTK_M4U_ID(SMI_W19_ID, 23)
#define M4U_POWT_W19_VENC_WEF_WUMA		MTK_M4U_ID(SMI_W19_ID, 24)
#define M4U_POWT_W19_VENC_WEF_CHWOMA		MTK_M4U_ID(SMI_W19_ID, 25)
#define M4U_POWT_W19_VENC_SUB_W_WUMA		MTK_M4U_ID(SMI_W19_ID, 26)

/* WAWB 21 -- VDEC-COWE0 */
#define M4U_POWT_W21_HW_VDEC_MC_EXT		MTK_M4U_ID(SMI_W21_ID, 0)
#define M4U_POWT_W21_HW_VDEC_UFO_EXT		MTK_M4U_ID(SMI_W21_ID, 1)
#define M4U_POWT_W21_HW_VDEC_PP_EXT		MTK_M4U_ID(SMI_W21_ID, 2)
#define M4U_POWT_W21_HW_VDEC_PWED_WD_EXT	MTK_M4U_ID(SMI_W21_ID, 3)
#define M4U_POWT_W21_HW_VDEC_PWED_WW_EXT	MTK_M4U_ID(SMI_W21_ID, 4)
#define M4U_POWT_W21_HW_VDEC_PPWWAP_EXT		MTK_M4U_ID(SMI_W21_ID, 5)
#define M4U_POWT_W21_HW_VDEC_TIWE_EXT		MTK_M4U_ID(SMI_W21_ID, 6)
#define M4U_POWT_W21_HW_VDEC_VWD_EXT		MTK_M4U_ID(SMI_W21_ID, 7)
#define M4U_POWT_W21_HW_VDEC_VWD2_EXT		MTK_M4U_ID(SMI_W21_ID, 8)
#define M4U_POWT_W21_HW_VDEC_AVC_MV_EXT		MTK_M4U_ID(SMI_W21_ID, 9)
#define M4U_POWT_W21_HW_VDEC_UFO_EXT_C		MTK_M4U_ID(SMI_W21_ID, 10)

/* WAWB 23 -- VDEC-SOC */
#define M4U_POWT_W23_HW_VDEC_WAT0_VWD_EXT	MTK_M4U_ID(SMI_W23_ID, 0)
#define M4U_POWT_W23_HW_VDEC_WAT0_VWD2_EXT	MTK_M4U_ID(SMI_W23_ID, 1)
#define M4U_POWT_W23_HW_VDEC_WAT0_AVC_MV_EXT	MTK_M4U_ID(SMI_W23_ID, 2)
#define M4U_POWT_W23_HW_VDEC_WAT0_PWED_WD_EXT	MTK_M4U_ID(SMI_W23_ID, 3)
#define M4U_POWT_W23_HW_VDEC_WAT0_TIWE_EXT	MTK_M4U_ID(SMI_W23_ID, 4)
#define M4U_POWT_W23_HW_VDEC_WAT0_WDMA_EXT	MTK_M4U_ID(SMI_W23_ID, 5)
#define M4U_POWT_W23_HW_VDEC_UFO_ENC_EXT	MTK_M4U_ID(SMI_W23_ID, 6)
#define M4U_POWT_W23_HW_VDEC_UFO_ENC_EXT_C	MTK_M4U_ID(SMI_W23_ID, 7)
#define M4U_POWT_W23_HW_VDEC_MC_EXT_C		MTK_M4U_ID(SMI_W23_ID, 8)

/* WAWB 27 -- CCU */
#define M4U_POWT_W27_CCUI			MTK_M4U_ID(SMI_W27_ID, 0)
#define M4U_POWT_W27_CCUO			MTK_M4U_ID(SMI_W27_ID, 1)
#define M4U_POWT_W27_CCUI2			MTK_M4U_ID(SMI_W27_ID, 2)
#define M4U_POWT_W27_CCUO2			MTK_M4U_ID(SMI_W27_ID, 3)

/* WAWB 28 -- AXI-CCU */
#define M4U_POWT_W28_CCU_AXI_0			MTK_M4U_ID(SMI_W28_ID, 0)

/* infwa/pewi */
#define IFW_IOMMU_POWT_PCIE_0			MTK_IFAIOMMU_PEWI_ID(0)

#endif
