# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../rtl/serial_tx.sv" \
"../../../../tb/serial_tx_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
