|pavDOGFPGA
agb <= fpCompareLess:inst1.alb
z_i_clk => fpCompareLess:inst1.clock
z_i_clk => mymult1:inst15.clock
z_i_clk => memristor:inst.Clock
z_i_clk => mymult1:inst23.clock
z_i_clk => Clock1:inst18.inclk0
z_i_clk => divider2:inst24.clock
z_i_clk => add32:inst26.clock
z_i_clk => add32:inst11.clock
z_i_clk => divider2:inst13.clock
sel => muxMeUp:inst17.sel
sel => muxMeUp:inst7.sel
Reset => inst6.IN0
Clock1 <= Clock1:inst18.c1
Clock0 <= Clock1:inst18.c0


|pavDOGFPGA|fpCompareLess:inst1
clock => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.clock
dataa[0] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[0]
dataa[1] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[1]
dataa[2] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[2]
dataa[3] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[3]
dataa[4] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[4]
dataa[5] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[5]
dataa[6] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[6]
dataa[7] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[7]
dataa[8] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[8]
dataa[9] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[9]
dataa[10] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[10]
dataa[11] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[11]
dataa[12] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[12]
dataa[13] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[13]
dataa[14] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[14]
dataa[15] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[15]
dataa[16] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[16]
dataa[17] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[17]
dataa[18] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[18]
dataa[19] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[19]
dataa[20] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[20]
dataa[21] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[21]
dataa[22] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[22]
dataa[23] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[23]
dataa[24] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[24]
dataa[25] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[25]
dataa[26] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[26]
dataa[27] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[27]
dataa[28] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[28]
dataa[29] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[29]
dataa[30] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[30]
dataa[31] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[31]
datab[0] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[0]
datab[1] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[1]
datab[2] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[2]
datab[3] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[3]
datab[4] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[4]
datab[5] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[5]
datab[6] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[6]
datab[7] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[7]
datab[8] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[8]
datab[9] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[9]
datab[10] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[10]
datab[11] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[11]
datab[12] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[12]
datab[13] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[13]
datab[14] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[14]
datab[15] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[15]
datab[16] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[16]
datab[17] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[17]
datab[18] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[18]
datab[19] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[19]
datab[20] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[20]
datab[21] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[21]
datab[22] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[22]
datab[23] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[23]
datab[24] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[24]
datab[25] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[25]
datab[26] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[26]
datab[27] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[27]
datab[28] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[28]
datab[29] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[29]
datab[30] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[30]
datab[31] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[31]
alb <= fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.alb


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component
alb <= out_alb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clock => out_alb_w_dffe3.CLK
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => lpm_compare:cmpr4.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[1] => lpm_compare:cmpr4.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[2] => lpm_compare:cmpr4.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[3] => lpm_compare:cmpr4.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[4] => lpm_compare:cmpr4.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[5] => lpm_compare:cmpr4.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[6] => lpm_compare:cmpr4.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[7] => lpm_compare:cmpr3.dataa[0]
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[8] => lpm_compare:cmpr3.dataa[1]
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[9] => lpm_compare:cmpr3.dataa[2]
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[10] => lpm_compare:cmpr3.dataa[3]
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[11] => lpm_compare:cmpr3.dataa[4]
dataa[12] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[12] => lpm_compare:cmpr3.dataa[5]
dataa[13] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[13] => lpm_compare:cmpr3.dataa[6]
dataa[14] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[14] => lpm_compare:cmpr3.dataa[7]
dataa[15] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[15] => lpm_compare:cmpr2.dataa[0]
dataa[16] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[16] => lpm_compare:cmpr2.dataa[1]
dataa[17] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[17] => lpm_compare:cmpr2.dataa[2]
dataa[18] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[18] => lpm_compare:cmpr2.dataa[3]
dataa[19] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[19] => lpm_compare:cmpr2.dataa[4]
dataa[20] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[20] => lpm_compare:cmpr2.dataa[5]
dataa[21] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[21] => lpm_compare:cmpr2.dataa[6]
dataa[22] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[22] => lpm_compare:cmpr2.dataa[7]
dataa[23] => wire_w_lg_w_dataa_range11w17w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range11w12w[0].IN0
dataa[23] => lpm_compare:cmpr1.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range11w17w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range11w12w[0].IN1
dataa[24] => lpm_compare:cmpr1.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range21w27w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range21w22w[0].IN1
dataa[25] => lpm_compare:cmpr1.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range31w37w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range31w32w[0].IN1
dataa[26] => lpm_compare:cmpr1.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range41w47w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range41w42w[0].IN1
dataa[27] => lpm_compare:cmpr1.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range51w57w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range51w52w[0].IN1
dataa[28] => lpm_compare:cmpr1.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range61w67w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range61w62w[0].IN1
dataa[29] => lpm_compare:cmpr1.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range71w77w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range71w72w[0].IN1
dataa[30] => lpm_compare:cmpr1.dataa[7]
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => lpm_compare:cmpr4.datab[0]
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[1] => lpm_compare:cmpr4.datab[1]
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[2] => lpm_compare:cmpr4.datab[2]
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[3] => lpm_compare:cmpr4.datab[3]
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[4] => lpm_compare:cmpr4.datab[4]
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[5] => lpm_compare:cmpr4.datab[5]
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[6] => lpm_compare:cmpr4.datab[6]
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[7] => lpm_compare:cmpr3.datab[0]
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[8] => lpm_compare:cmpr3.datab[1]
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[9] => lpm_compare:cmpr3.datab[2]
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[10] => lpm_compare:cmpr3.datab[3]
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[11] => lpm_compare:cmpr3.datab[4]
datab[12] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[12] => lpm_compare:cmpr3.datab[5]
datab[13] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[13] => lpm_compare:cmpr3.datab[6]
datab[14] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[14] => lpm_compare:cmpr3.datab[7]
datab[15] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[0]
datab[16] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[1]
datab[17] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[2]
datab[18] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[3]
datab[19] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[4]
datab[20] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[5]
datab[21] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[6]
datab[22] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[7]
datab[23] => wire_w_lg_w_datab_range14w19w[0].IN0
datab[23] => wire_w_lg_w_datab_range14w15w[0].IN0
datab[23] => lpm_compare:cmpr1.datab[0]
datab[24] => wire_w_lg_w_datab_range14w19w[0].IN1
datab[24] => wire_w_lg_w_datab_range14w15w[0].IN1
datab[24] => lpm_compare:cmpr1.datab[1]
datab[25] => wire_w_lg_w_datab_range24w29w[0].IN1
datab[25] => wire_w_lg_w_datab_range24w25w[0].IN1
datab[25] => lpm_compare:cmpr1.datab[2]
datab[26] => wire_w_lg_w_datab_range34w39w[0].IN1
datab[26] => wire_w_lg_w_datab_range34w35w[0].IN1
datab[26] => lpm_compare:cmpr1.datab[3]
datab[27] => wire_w_lg_w_datab_range44w49w[0].IN1
datab[27] => wire_w_lg_w_datab_range44w45w[0].IN1
datab[27] => lpm_compare:cmpr1.datab[4]
datab[28] => wire_w_lg_w_datab_range54w59w[0].IN1
datab[28] => wire_w_lg_w_datab_range54w55w[0].IN1
datab[28] => lpm_compare:cmpr1.datab[5]
datab[29] => wire_w_lg_w_datab_range64w69w[0].IN1
datab[29] => wire_w_lg_w_datab_range64w65w[0].IN1
datab[29] => lpm_compare:cmpr1.datab[6]
datab[30] => wire_w_lg_w_datab_range74w79w[0].IN1
datab[30] => wire_w_lg_w_datab_range74w75w[0].IN1
datab[30] => lpm_compare:cmpr1.datab[7]
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr1
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr1|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr2
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr2|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr3
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr3|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr4
dataa[0] => cmpr_jci:auto_generated.dataa[0]
dataa[1] => cmpr_jci:auto_generated.dataa[1]
dataa[2] => cmpr_jci:auto_generated.dataa[2]
dataa[3] => cmpr_jci:auto_generated.dataa[3]
dataa[4] => cmpr_jci:auto_generated.dataa[4]
dataa[5] => cmpr_jci:auto_generated.dataa[5]
dataa[6] => cmpr_jci:auto_generated.dataa[6]
datab[0] => cmpr_jci:auto_generated.datab[0]
datab[1] => cmpr_jci:auto_generated.datab[1]
datab[2] => cmpr_jci:auto_generated.datab[2]
datab[3] => cmpr_jci:auto_generated.datab[3]
datab[4] => cmpr_jci:auto_generated.datab[4]
datab[5] => cmpr_jci:auto_generated.datab[5]
datab[6] => cmpr_jci:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_jci:auto_generated.aeb
agb <= cmpr_jci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr4|cmpr_jci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|pavDOGFPGA|mymult1:inst15
clock => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.clock
dataa[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[0]
dataa[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[1]
dataa[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[2]
dataa[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[3]
dataa[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[4]
dataa[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[5]
dataa[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[6]
dataa[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[7]
dataa[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[8]
dataa[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[9]
dataa[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[10]
dataa[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[11]
dataa[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[12]
dataa[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[13]
dataa[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[14]
dataa[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[15]
dataa[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[16]
dataa[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[17]
dataa[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[18]
dataa[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[19]
dataa[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[20]
dataa[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[21]
dataa[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[22]
dataa[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[23]
dataa[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[24]
dataa[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[25]
dataa[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[26]
dataa[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[27]
dataa[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[28]
dataa[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[29]
dataa[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[30]
dataa[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[31]
datab[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[0]
datab[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[1]
datab[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[2]
datab[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[3]
datab[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[4]
datab[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[5]
datab[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[6]
datab[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[7]
datab[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[8]
datab[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[9]
datab[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[10]
datab[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[11]
datab[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[12]
datab[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[13]
datab[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[14]
datab[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[15]
datab[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[16]
datab[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[17]
datab[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[18]
datab[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[19]
datab[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[20]
datab[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[21]
datab[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[22]
datab[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[23]
datab[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[24]
datab[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[25]
datab[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[26]
datab[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[27]
datab[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[28]
datab[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[29]
datab[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[30]
datab[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[31]
result[0] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[0]
result[1] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[1]
result[2] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[2]
result[3] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[3]
result[4] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[4]
result[5] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[5]
result[6] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[6]
result[7] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[7]
result[8] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[8]
result[9] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[9]
result[10] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[10]
result[11] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[11]
result[12] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[12]
result[13] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[13]
result[14] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[14]
result[15] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[15]
result[16] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[16]
result[17] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[17]
result[18] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[18]
result[19] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[19]
result[20] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[20]
result[21] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[21]
result[22] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[22]
result[23] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[23]
result[24] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[24]
result[25] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[25]
result[26] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[26]
result[27] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[27]
result[28] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[28]
result[29] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[29]
result[30] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[30]
result[31] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[31]


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|muxMeUp:inst17
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|muxMeUp:inst17|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|muxMeUp:inst17|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|memristor:inst
I[0] <= divider2:inst20.result[0]
I[1] <= divider2:inst20.result[1]
I[2] <= divider2:inst20.result[2]
I[3] <= divider2:inst20.result[3]
I[4] <= divider2:inst20.result[4]
I[5] <= divider2:inst20.result[5]
I[6] <= divider2:inst20.result[6]
I[7] <= divider2:inst20.result[7]
I[8] <= divider2:inst20.result[8]
I[9] <= divider2:inst20.result[9]
I[10] <= divider2:inst20.result[10]
I[11] <= divider2:inst20.result[11]
I[12] <= divider2:inst20.result[12]
I[13] <= divider2:inst20.result[13]
I[14] <= divider2:inst20.result[14]
I[15] <= divider2:inst20.result[15]
I[16] <= divider2:inst20.result[16]
I[17] <= divider2:inst20.result[17]
I[18] <= divider2:inst20.result[18]
I[19] <= divider2:inst20.result[19]
I[20] <= divider2:inst20.result[20]
I[21] <= divider2:inst20.result[21]
I[22] <= divider2:inst20.result[22]
I[23] <= divider2:inst20.result[23]
I[24] <= divider2:inst20.result[24]
I[25] <= divider2:inst20.result[25]
I[26] <= divider2:inst20.result[26]
I[27] <= divider2:inst20.result[27]
I[28] <= divider2:inst20.result[28]
I[29] <= divider2:inst20.result[29]
I[30] <= divider2:inst20.result[30]
I[31] <= divider2:inst20.result[31]
Clock => divider2:inst20.clock
Clock => SUB32:inst.clock
Clock => regy:inst11.clock
Clock => fpCompareGreat:inst16.clock
Clock => add32:inst10.clock
Clock => mymult1:inst3.clock
Clock => diff:inst2.clock
Clock => fpCompareLess:inst17.clock
Vte[0] => SUB32:inst.dataa[0]
Vte[1] => SUB32:inst.dataa[1]
Vte[2] => SUB32:inst.dataa[2]
Vte[3] => SUB32:inst.dataa[3]
Vte[4] => SUB32:inst.dataa[4]
Vte[5] => SUB32:inst.dataa[5]
Vte[6] => SUB32:inst.dataa[6]
Vte[7] => SUB32:inst.dataa[7]
Vte[8] => SUB32:inst.dataa[8]
Vte[9] => SUB32:inst.dataa[9]
Vte[10] => SUB32:inst.dataa[10]
Vte[11] => SUB32:inst.dataa[11]
Vte[12] => SUB32:inst.dataa[12]
Vte[13] => SUB32:inst.dataa[13]
Vte[14] => SUB32:inst.dataa[14]
Vte[15] => SUB32:inst.dataa[15]
Vte[16] => SUB32:inst.dataa[16]
Vte[17] => SUB32:inst.dataa[17]
Vte[18] => SUB32:inst.dataa[18]
Vte[19] => SUB32:inst.dataa[19]
Vte[20] => SUB32:inst.dataa[20]
Vte[21] => SUB32:inst.dataa[21]
Vte[22] => SUB32:inst.dataa[22]
Vte[23] => SUB32:inst.dataa[23]
Vte[24] => SUB32:inst.dataa[24]
Vte[25] => SUB32:inst.dataa[25]
Vte[26] => SUB32:inst.dataa[26]
Vte[27] => SUB32:inst.dataa[27]
Vte[28] => SUB32:inst.dataa[28]
Vte[29] => SUB32:inst.dataa[29]
Vte[30] => SUB32:inst.dataa[30]
Vte[31] => SUB32:inst.dataa[31]
Vbe[0] => SUB32:inst.datab[0]
Vbe[1] => SUB32:inst.datab[1]
Vbe[2] => SUB32:inst.datab[2]
Vbe[3] => SUB32:inst.datab[3]
Vbe[4] => SUB32:inst.datab[4]
Vbe[5] => SUB32:inst.datab[5]
Vbe[6] => SUB32:inst.datab[6]
Vbe[7] => SUB32:inst.datab[7]
Vbe[8] => SUB32:inst.datab[8]
Vbe[9] => SUB32:inst.datab[9]
Vbe[10] => SUB32:inst.datab[10]
Vbe[11] => SUB32:inst.datab[11]
Vbe[12] => SUB32:inst.datab[12]
Vbe[13] => SUB32:inst.datab[13]
Vbe[14] => SUB32:inst.datab[14]
Vbe[15] => SUB32:inst.datab[15]
Vbe[16] => SUB32:inst.datab[16]
Vbe[17] => SUB32:inst.datab[17]
Vbe[18] => SUB32:inst.datab[18]
Vbe[19] => SUB32:inst.datab[19]
Vbe[20] => SUB32:inst.datab[20]
Vbe[21] => SUB32:inst.datab[21]
Vbe[22] => SUB32:inst.datab[22]
Vbe[23] => SUB32:inst.datab[23]
Vbe[24] => SUB32:inst.datab[24]
Vbe[25] => SUB32:inst.datab[25]
Vbe[26] => SUB32:inst.datab[26]
Vbe[27] => SUB32:inst.datab[27]
Vbe[28] => SUB32:inst.datab[28]
Vbe[29] => SUB32:inst.datab[29]
Vbe[30] => SUB32:inst.datab[30]
Vbe[31] => SUB32:inst.datab[31]
Reset => muxMeUp:inst9.sel
Valid_Vte[0] => compEqual:inst13.dataa[0]
Valid_Vte[1] => compEqual:inst13.dataa[1]
Valid_Vbe[0] => compEqual:inst14.dataa[0]
Valid_Vbe[1] => compEqual:inst14.dataa[1]
R_init[0] => muxMeUp:inst9.data1x[0]
R_init[1] => muxMeUp:inst9.data1x[1]
R_init[2] => muxMeUp:inst9.data1x[2]
R_init[3] => muxMeUp:inst9.data1x[3]
R_init[4] => muxMeUp:inst9.data1x[4]
R_init[5] => muxMeUp:inst9.data1x[5]
R_init[6] => muxMeUp:inst9.data1x[6]
R_init[7] => muxMeUp:inst9.data1x[7]
R_init[8] => muxMeUp:inst9.data1x[8]
R_init[9] => muxMeUp:inst9.data1x[9]
R_init[10] => muxMeUp:inst9.data1x[10]
R_init[11] => muxMeUp:inst9.data1x[11]
R_init[12] => muxMeUp:inst9.data1x[12]
R_init[13] => muxMeUp:inst9.data1x[13]
R_init[14] => muxMeUp:inst9.data1x[14]
R_init[15] => muxMeUp:inst9.data1x[15]
R_init[16] => muxMeUp:inst9.data1x[16]
R_init[17] => muxMeUp:inst9.data1x[17]
R_init[18] => muxMeUp:inst9.data1x[18]
R_init[19] => muxMeUp:inst9.data1x[19]
R_init[20] => muxMeUp:inst9.data1x[20]
R_init[21] => muxMeUp:inst9.data1x[21]
R_init[22] => muxMeUp:inst9.data1x[22]
R_init[23] => muxMeUp:inst9.data1x[23]
R_init[24] => muxMeUp:inst9.data1x[24]
R_init[25] => muxMeUp:inst9.data1x[25]
R_init[26] => muxMeUp:inst9.data1x[26]
R_init[27] => muxMeUp:inst9.data1x[27]
R_init[28] => muxMeUp:inst9.data1x[28]
R_init[29] => muxMeUp:inst9.data1x[29]
R_init[30] => muxMeUp:inst9.data1x[30]
R_init[31] => muxMeUp:inst9.data1x[31]
R[0] <= regy:inst11.q[0]
R[1] <= regy:inst11.q[1]
R[2] <= regy:inst11.q[2]
R[3] <= regy:inst11.q[3]
R[4] <= regy:inst11.q[4]
R[5] <= regy:inst11.q[5]
R[6] <= regy:inst11.q[6]
R[7] <= regy:inst11.q[7]
R[8] <= regy:inst11.q[8]
R[9] <= regy:inst11.q[9]
R[10] <= regy:inst11.q[10]
R[11] <= regy:inst11.q[11]
R[12] <= regy:inst11.q[12]
R[13] <= regy:inst11.q[13]
R[14] <= regy:inst11.q[14]
R[15] <= regy:inst11.q[15]
R[16] <= regy:inst11.q[16]
R[17] <= regy:inst11.q[17]
R[18] <= regy:inst11.q[18]
R[19] <= regy:inst11.q[19]
R[20] <= regy:inst11.q[20]
R[21] <= regy:inst11.q[21]
R[22] <= regy:inst11.q[22]
R[23] <= regy:inst11.q[23]
R[24] <= regy:inst11.q[24]
R[25] <= regy:inst11.q[25]
R[26] <= regy:inst11.q[26]
R[27] <= regy:inst11.q[27]
R[28] <= regy:inst11.q[28]
R[29] <= regy:inst11.q[29]
R[30] <= regy:inst11.q[30]
R[31] <= regy:inst11.q[31]


|pavDOGFPGA|memristor:inst|divider2:inst20
clock => divider2_altfp_div_ach:divider2_altfp_div_ach_component.clock
dataa[0] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[0]
dataa[1] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[1]
dataa[2] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[2]
dataa[3] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[3]
dataa[4] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[4]
dataa[5] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[5]
dataa[6] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[6]
dataa[7] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[7]
dataa[8] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[8]
dataa[9] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[9]
dataa[10] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[10]
dataa[11] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[11]
dataa[12] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[12]
dataa[13] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[13]
dataa[14] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[14]
dataa[15] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[15]
dataa[16] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[16]
dataa[17] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[17]
dataa[18] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[18]
dataa[19] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[19]
dataa[20] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[20]
dataa[21] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[21]
dataa[22] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[22]
dataa[23] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[23]
dataa[24] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[24]
dataa[25] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[25]
dataa[26] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[26]
dataa[27] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[27]
dataa[28] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[28]
dataa[29] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[29]
dataa[30] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[30]
dataa[31] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[31]
datab[0] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[0]
datab[1] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[1]
datab[2] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[2]
datab[3] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[3]
datab[4] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[4]
datab[5] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[5]
datab[6] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[6]
datab[7] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[7]
datab[8] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[8]
datab[9] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[9]
datab[10] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[10]
datab[11] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[11]
datab[12] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[12]
datab[13] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[13]
datab[14] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[14]
datab[15] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[15]
datab[16] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[16]
datab[17] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[17]
datab[18] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[18]
datab[19] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[19]
datab[20] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[20]
datab[21] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[21]
datab[22] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[22]
datab[23] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[23]
datab[24] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[24]
datab[25] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[25]
datab[26] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[26]
datab[27] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[27]
datab[28] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[28]
datab[29] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[29]
datab[30] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[30]
datab[31] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[31]
result[0] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[0]
result[1] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[1]
result[2] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[2]
result[3] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[3]
result[4] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[4]
result[5] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[5]
result[6] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[6]
result[7] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[7]
result[8] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[8]
result[9] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[9]
result[10] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[10]
result[11] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[11]
result[12] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[12]
result[13] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[13]
result[14] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[14]
result[15] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[15]
result[16] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[16]
result[17] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[17]
result[18] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[18]
result[19] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[19]
result[20] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[20]
result[21] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[21]
result[22] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[22]
result[23] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[23]
result[24] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[24]
result[25] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[25]
result[26] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[26]
result[27] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[27]
result[28] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[28]
result[29] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[29]
result[30] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[30]
result[31] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[31]


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component
clock => divider2_altfp_div_pst_22f:altfp_div_pst1.clock
dataa[0] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[0]
dataa[1] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[1]
dataa[2] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[2]
dataa[3] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[3]
dataa[4] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[4]
dataa[5] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[5]
dataa[6] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[6]
dataa[7] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[7]
dataa[8] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[8]
dataa[9] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[9]
dataa[10] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[10]
dataa[11] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[11]
dataa[12] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[12]
dataa[13] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[13]
dataa[14] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[14]
dataa[15] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[15]
dataa[16] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[16]
dataa[17] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[17]
dataa[18] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[18]
dataa[19] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[19]
dataa[20] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[20]
dataa[21] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[21]
dataa[22] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[22]
dataa[23] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[23]
dataa[24] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[24]
dataa[25] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[25]
dataa[26] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[26]
dataa[27] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[27]
dataa[28] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[28]
dataa[29] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[29]
dataa[30] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[30]
dataa[31] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[31]
datab[0] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[0]
datab[1] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[1]
datab[2] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[2]
datab[3] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[3]
datab[4] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[4]
datab[5] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[5]
datab[6] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[6]
datab[7] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[7]
datab[8] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[8]
datab[9] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[9]
datab[10] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[10]
datab[11] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[11]
datab[12] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[12]
datab[13] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[13]
datab[14] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[14]
datab[15] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[15]
datab[16] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[16]
datab[17] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[17]
datab[18] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[18]
datab[19] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[19]
datab[20] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[20]
datab[21] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[21]
datab[22] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[22]
datab[23] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[23]
datab[24] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[24]
datab[25] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[25]
datab[26] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[26]
datab[27] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[27]
datab[28] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[28]
datab[29] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[29]
datab[30] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[30]
datab[31] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[31]
result[0] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[0]
result[1] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[1]
result[2] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[2]
result[3] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[3]
result[4] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[4]
result[5] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[5]
result[6] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[6]
result[7] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[7]
result[8] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[8]
result[9] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[9]
result[10] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[10]
result[11] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[11]
result[12] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[12]
result[13] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[13]
result[14] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[14]
result[15] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[15]
result[16] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[16]
result[17] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[17]
result[18] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[18]
result[19] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[19]
result[20] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[20]
result[21] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[21]
result[22] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[22]
result[23] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[23]
result[24] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[24]
result[25] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[25]
result[26] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[26]
result[27] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[27]
result[28] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[28]
result[29] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[29]
result[30] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[30]
result[31] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[31]


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1
aclr => lpm_add_sub:bias_addition.aclr
aclr => sign_pipe_dffe_5.ACLR
aclr => sign_pipe_dffe_4.ACLR
aclr => sign_pipe_dffe_3.ACLR
aclr => sign_pipe_dffe_2.ACLR
aclr => sign_pipe_dffe_1.ACLR
aclr => sign_pipe_dffe_0.ACLR
aclr => remainder_j_dffe_1[15].ACLR
aclr => remainder_j_dffe_1[16].ACLR
aclr => remainder_j_dffe_1[17].ACLR
aclr => remainder_j_dffe_1[18].ACLR
aclr => remainder_j_dffe_1[19].ACLR
aclr => remainder_j_dffe_1[20].ACLR
aclr => remainder_j_dffe_1[21].ACLR
aclr => remainder_j_dffe_1[22].ACLR
aclr => remainder_j_dffe_1[23].ACLR
aclr => remainder_j_dffe_1[24].ACLR
aclr => remainder_j_dffe_1[25].ACLR
aclr => remainder_j_dffe_1[26].ACLR
aclr => remainder_j_dffe_1[27].ACLR
aclr => remainder_j_dffe_1[28].ACLR
aclr => remainder_j_dffe_1[29].ACLR
aclr => remainder_j_dffe_1[30].ACLR
aclr => remainder_j_dffe_1[31].ACLR
aclr => remainder_j_dffe_1[32].ACLR
aclr => remainder_j_dffe_1[33].ACLR
aclr => remainder_j_dffe_1[34].ACLR
aclr => remainder_j_dffe_1[35].ACLR
aclr => remainder_j_dffe_1[36].ACLR
aclr => remainder_j_dffe_1[37].ACLR
aclr => remainder_j_dffe_1[38].ACLR
aclr => remainder_j_dffe_1[39].ACLR
aclr => remainder_j_dffe_1[40].ACLR
aclr => remainder_j_dffe_1[41].ACLR
aclr => remainder_j_dffe_1[42].ACLR
aclr => remainder_j_dffe_1[43].ACLR
aclr => remainder_j_dffe_1[44].ACLR
aclr => remainder_j_dffe_1[45].ACLR
aclr => remainder_j_dffe_1[46].ACLR
aclr => remainder_j_dffe_1[47].ACLR
aclr => remainder_j_dffe_1[48].ACLR
aclr => remainder_j_dffe_1[49].ACLR
aclr => remainder_j_dffe_0[15].ACLR
aclr => remainder_j_dffe_0[16].ACLR
aclr => remainder_j_dffe_0[17].ACLR
aclr => remainder_j_dffe_0[18].ACLR
aclr => remainder_j_dffe_0[19].ACLR
aclr => remainder_j_dffe_0[20].ACLR
aclr => remainder_j_dffe_0[21].ACLR
aclr => remainder_j_dffe_0[22].ACLR
aclr => remainder_j_dffe_0[23].ACLR
aclr => remainder_j_dffe_0[24].ACLR
aclr => remainder_j_dffe_0[25].ACLR
aclr => remainder_j_dffe_0[26].ACLR
aclr => remainder_j_dffe_0[27].ACLR
aclr => remainder_j_dffe_0[28].ACLR
aclr => remainder_j_dffe_0[29].ACLR
aclr => remainder_j_dffe_0[30].ACLR
aclr => remainder_j_dffe_0[31].ACLR
aclr => remainder_j_dffe_0[32].ACLR
aclr => remainder_j_dffe_0[33].ACLR
aclr => remainder_j_dffe_0[34].ACLR
aclr => remainder_j_dffe_0[35].ACLR
aclr => remainder_j_dffe_0[36].ACLR
aclr => remainder_j_dffe_0[37].ACLR
aclr => remainder_j_dffe_0[38].ACLR
aclr => remainder_j_dffe_0[39].ACLR
aclr => remainder_j_dffe_0[40].ACLR
aclr => remainder_j_dffe_0[41].ACLR
aclr => remainder_j_dffe_0[42].ACLR
aclr => remainder_j_dffe_0[43].ACLR
aclr => remainder_j_dffe_0[44].ACLR
aclr => remainder_j_dffe_0[45].ACLR
aclr => remainder_j_dffe_0[46].ACLR
aclr => remainder_j_dffe_0[47].ACLR
aclr => remainder_j_dffe_0[48].ACLR
aclr => remainder_j_dffe_0[49].ACLR
aclr => quotient_k_dffe_0[0].ACLR
aclr => quotient_k_dffe_0[1].ACLR
aclr => quotient_k_dffe_0[2].ACLR
aclr => quotient_k_dffe_0[3].ACLR
aclr => quotient_k_dffe_0[4].ACLR
aclr => quotient_k_dffe_0[5].ACLR
aclr => quotient_k_dffe_0[6].ACLR
aclr => quotient_k_dffe_0[7].ACLR
aclr => quotient_k_dffe_0[8].ACLR
aclr => quotient_k_dffe_0[9].ACLR
aclr => quotient_k_dffe_0[10].ACLR
aclr => quotient_k_dffe_0[11].ACLR
aclr => quotient_k_dffe_0[12].ACLR
aclr => quotient_k_dffe_0[13].ACLR
aclr => quotient_k_dffe_0[14].ACLR
aclr => quotient_k_dffe_0[15].ACLR
aclr => quotient_k_dffe_0[16].ACLR
aclr => quotient_j_dffe[0].ACLR
aclr => quotient_j_dffe[1].ACLR
aclr => quotient_j_dffe[2].ACLR
aclr => quotient_j_dffe[3].ACLR
aclr => quotient_j_dffe[4].ACLR
aclr => quotient_j_dffe[5].ACLR
aclr => quotient_j_dffe[6].ACLR
aclr => quotient_j_dffe[7].ACLR
aclr => quotient_j_dffe[8].ACLR
aclr => quotient_j_dffe[9].ACLR
aclr => quotient_j_dffe[10].ACLR
aclr => quotient_j_dffe[11].ACLR
aclr => quotient_j_dffe[12].ACLR
aclr => quotient_j_dffe[13].ACLR
aclr => quotient_j_dffe[14].ACLR
aclr => quotient_j_dffe[15].ACLR
aclr => quotient_j_dffe[16].ACLR
aclr => over_under_dffe_2.ACLR
aclr => over_under_dffe_1.ACLR
aclr => over_under_dffe_0.ACLR
aclr => nan_pipe_dffe_4.ACLR
aclr => nan_pipe_dffe_3.ACLR
aclr => nan_pipe_dffe_2.ACLR
aclr => nan_pipe_dffe_1.ACLR
aclr => nan_pipe_dffe_0.ACLR
aclr => man_result_dffe[0].ACLR
aclr => man_result_dffe[1].ACLR
aclr => man_result_dffe[2].ACLR
aclr => man_result_dffe[3].ACLR
aclr => man_result_dffe[4].ACLR
aclr => man_result_dffe[5].ACLR
aclr => man_result_dffe[6].ACLR
aclr => man_result_dffe[7].ACLR
aclr => man_result_dffe[8].ACLR
aclr => man_result_dffe[9].ACLR
aclr => man_result_dffe[10].ACLR
aclr => man_result_dffe[11].ACLR
aclr => man_result_dffe[12].ACLR
aclr => man_result_dffe[13].ACLR
aclr => man_result_dffe[14].ACLR
aclr => man_result_dffe[15].ACLR
aclr => man_result_dffe[16].ACLR
aclr => man_result_dffe[17].ACLR
aclr => man_result_dffe[18].ACLR
aclr => man_result_dffe[19].ACLR
aclr => man_result_dffe[20].ACLR
aclr => man_result_dffe[21].ACLR
aclr => man_result_dffe[22].ACLR
aclr => man_b_dffe1_dffe1[0].ACLR
aclr => man_b_dffe1_dffe1[1].ACLR
aclr => man_b_dffe1_dffe1[2].ACLR
aclr => man_b_dffe1_dffe1[3].ACLR
aclr => man_b_dffe1_dffe1[4].ACLR
aclr => man_b_dffe1_dffe1[5].ACLR
aclr => man_b_dffe1_dffe1[6].ACLR
aclr => man_b_dffe1_dffe1[7].ACLR
aclr => man_b_dffe1_dffe1[8].ACLR
aclr => man_b_dffe1_dffe1[9].ACLR
aclr => man_b_dffe1_dffe1[10].ACLR
aclr => man_b_dffe1_dffe1[11].ACLR
aclr => man_b_dffe1_dffe1[12].ACLR
aclr => man_b_dffe1_dffe1[13].ACLR
aclr => man_b_dffe1_dffe1[14].ACLR
aclr => man_b_dffe1_dffe1[15].ACLR
aclr => man_b_dffe1_dffe1[16].ACLR
aclr => man_b_dffe1_dffe1[17].ACLR
aclr => man_b_dffe1_dffe1[18].ACLR
aclr => man_b_dffe1_dffe1[19].ACLR
aclr => man_b_dffe1_dffe1[20].ACLR
aclr => man_b_dffe1_dffe1[21].ACLR
aclr => man_b_dffe1_dffe1[22].ACLR
aclr => man_a_dffe1_dffe1[0].ACLR
aclr => man_a_dffe1_dffe1[1].ACLR
aclr => man_a_dffe1_dffe1[2].ACLR
aclr => man_a_dffe1_dffe1[3].ACLR
aclr => man_a_dffe1_dffe1[4].ACLR
aclr => man_a_dffe1_dffe1[5].ACLR
aclr => man_a_dffe1_dffe1[6].ACLR
aclr => man_a_dffe1_dffe1[7].ACLR
aclr => man_a_dffe1_dffe1[8].ACLR
aclr => man_a_dffe1_dffe1[9].ACLR
aclr => man_a_dffe1_dffe1[10].ACLR
aclr => man_a_dffe1_dffe1[11].ACLR
aclr => man_a_dffe1_dffe1[12].ACLR
aclr => man_a_dffe1_dffe1[13].ACLR
aclr => man_a_dffe1_dffe1[14].ACLR
aclr => man_a_dffe1_dffe1[15].ACLR
aclr => man_a_dffe1_dffe1[16].ACLR
aclr => man_a_dffe1_dffe1[17].ACLR
aclr => man_a_dffe1_dffe1[18].ACLR
aclr => man_a_dffe1_dffe1[19].ACLR
aclr => man_a_dffe1_dffe1[20].ACLR
aclr => man_a_dffe1_dffe1[21].ACLR
aclr => man_a_dffe1_dffe1[22].ACLR
aclr => frac_a_smaller_dffe1.ACLR
aclr => exp_result_dffe_3[0].ACLR
aclr => exp_result_dffe_3[1].ACLR
aclr => exp_result_dffe_3[2].ACLR
aclr => exp_result_dffe_3[3].ACLR
aclr => exp_result_dffe_3[4].ACLR
aclr => exp_result_dffe_3[5].ACLR
aclr => exp_result_dffe_3[6].ACLR
aclr => exp_result_dffe_3[7].ACLR
aclr => exp_result_dffe_2[0].ACLR
aclr => exp_result_dffe_2[1].ACLR
aclr => exp_result_dffe_2[2].ACLR
aclr => exp_result_dffe_2[3].ACLR
aclr => exp_result_dffe_2[4].ACLR
aclr => exp_result_dffe_2[5].ACLR
aclr => exp_result_dffe_2[6].ACLR
aclr => exp_result_dffe_2[7].ACLR
aclr => exp_result_dffe_1[0].ACLR
aclr => exp_result_dffe_1[1].ACLR
aclr => exp_result_dffe_1[2].ACLR
aclr => exp_result_dffe_1[3].ACLR
aclr => exp_result_dffe_1[4].ACLR
aclr => exp_result_dffe_1[5].ACLR
aclr => exp_result_dffe_1[6].ACLR
aclr => exp_result_dffe_1[7].ACLR
aclr => exp_result_dffe_0[0].ACLR
aclr => exp_result_dffe_0[1].ACLR
aclr => exp_result_dffe_0[2].ACLR
aclr => exp_result_dffe_0[3].ACLR
aclr => exp_result_dffe_0[4].ACLR
aclr => exp_result_dffe_0[5].ACLR
aclr => exp_result_dffe_0[6].ACLR
aclr => exp_result_dffe_0[7].ACLR
aclr => e1_dffe_1[0].ACLR
aclr => e1_dffe_1[1].ACLR
aclr => e1_dffe_1[2].ACLR
aclr => e1_dffe_1[3].ACLR
aclr => e1_dffe_1[4].ACLR
aclr => e1_dffe_1[5].ACLR
aclr => e1_dffe_1[6].ACLR
aclr => e1_dffe_1[7].ACLR
aclr => e1_dffe_1[8].ACLR
aclr => e1_dffe_1[9].ACLR
aclr => e1_dffe_1[10].ACLR
aclr => e1_dffe_1[11].ACLR
aclr => e1_dffe_1[12].ACLR
aclr => e1_dffe_1[13].ACLR
aclr => e1_dffe_1[14].ACLR
aclr => e1_dffe_1[15].ACLR
aclr => e1_dffe_1[16].ACLR
aclr => e1_dffe_0[0].ACLR
aclr => e1_dffe_0[1].ACLR
aclr => e1_dffe_0[2].ACLR
aclr => e1_dffe_0[3].ACLR
aclr => e1_dffe_0[4].ACLR
aclr => e1_dffe_0[5].ACLR
aclr => e1_dffe_0[6].ACLR
aclr => e1_dffe_0[7].ACLR
aclr => e1_dffe_0[8].ACLR
aclr => e1_dffe_0[9].ACLR
aclr => e1_dffe_0[10].ACLR
aclr => e1_dffe_0[11].ACLR
aclr => e1_dffe_0[12].ACLR
aclr => e1_dffe_0[13].ACLR
aclr => e1_dffe_0[14].ACLR
aclr => e1_dffe_0[15].ACLR
aclr => e1_dffe_0[16].ACLR
aclr => divbyzero_pipe_dffe_4.ACLR
aclr => divbyzero_pipe_dffe_3.ACLR
aclr => divbyzero_pipe_dffe_2.ACLR
aclr => divbyzero_pipe_dffe_1.ACLR
aclr => divbyzero_pipe_dffe_0.ACLR
aclr => both_exp_zeros_dffe.ACLR
aclr => b_is_infinity_dffe_4.ACLR
aclr => b_is_infinity_dffe_3.ACLR
aclr => b_is_infinity_dffe_2.ACLR
aclr => b_is_infinity_dffe_1.ACLR
aclr => b_is_infinity_dffe_0.ACLR
aclr => b1_dffe_0[0].ACLR
aclr => b1_dffe_0[1].ACLR
aclr => b1_dffe_0[2].ACLR
aclr => b1_dffe_0[3].ACLR
aclr => b1_dffe_0[4].ACLR
aclr => b1_dffe_0[5].ACLR
aclr => b1_dffe_0[6].ACLR
aclr => b1_dffe_0[7].ACLR
aclr => b1_dffe_0[8].ACLR
aclr => b1_dffe_0[9].ACLR
aclr => b1_dffe_0[10].ACLR
aclr => b1_dffe_0[11].ACLR
aclr => b1_dffe_0[12].ACLR
aclr => b1_dffe_0[13].ACLR
aclr => b1_dffe_0[14].ACLR
aclr => b1_dffe_0[15].ACLR
aclr => b1_dffe_0[16].ACLR
aclr => b1_dffe_0[17].ACLR
aclr => b1_dffe_0[18].ACLR
aclr => b1_dffe_0[19].ACLR
aclr => b1_dffe_0[20].ACLR
aclr => b1_dffe_0[21].ACLR
aclr => b1_dffe_0[22].ACLR
aclr => b1_dffe_0[23].ACLR
aclr => b1_dffe_0[24].ACLR
aclr => b1_dffe_0[25].ACLR
aclr => b1_dffe_0[26].ACLR
aclr => b1_dffe_0[27].ACLR
aclr => b1_dffe_0[28].ACLR
aclr => b1_dffe_0[29].ACLR
aclr => b1_dffe_0[30].ACLR
aclr => b1_dffe_0[31].ACLR
aclr => b1_dffe_0[32].ACLR
aclr => b1_dffe_0[33].ACLR
aclr => a_zero_b_not_dffe_4.ACLR
aclr => a_zero_b_not_dffe_3.ACLR
aclr => a_zero_b_not_dffe_2.ACLR
aclr => a_zero_b_not_dffe_1.ACLR
aclr => a_zero_b_not_dffe_0.ACLR
aclr => a_is_infinity_dffe_4.ACLR
aclr => a_is_infinity_dffe_3.ACLR
aclr => a_is_infinity_dffe_2.ACLR
aclr => a_is_infinity_dffe_1.ACLR
aclr => a_is_infinity_dffe_0.ACLR
aclr => lpm_add_sub:exp_sub.aclr
aclr => lpm_mult:a1_prod.aclr
aclr => lpm_mult:b1_prod.aclr
aclr => lpm_mult:q_partial_0.aclr
aclr => lpm_mult:q_partial_1.aclr
aclr => lpm_mult:remainder_mult_0.aclr
clk_en => altsyncram:altsyncram3.clocken0
clk_en => lpm_add_sub:bias_addition.clken
clk_en => lpm_add_sub:exp_sub.clken
clk_en => lpm_mult:a1_prod.clken
clk_en => lpm_mult:b1_prod.clken
clk_en => lpm_mult:q_partial_0.clken
clk_en => lpm_mult:q_partial_1.clken
clk_en => lpm_mult:remainder_mult_0.clken
clk_en => a_is_infinity_dffe_0.ENA
clk_en => a_is_infinity_dffe_1.ENA
clk_en => a_is_infinity_dffe_2.ENA
clk_en => a_is_infinity_dffe_3.ENA
clk_en => a_is_infinity_dffe_4.ENA
clk_en => a_zero_b_not_dffe_0.ENA
clk_en => a_zero_b_not_dffe_1.ENA
clk_en => a_zero_b_not_dffe_2.ENA
clk_en => a_zero_b_not_dffe_3.ENA
clk_en => a_zero_b_not_dffe_4.ENA
clk_en => b1_dffe_0[33].ENA
clk_en => b1_dffe_0[32].ENA
clk_en => b1_dffe_0[31].ENA
clk_en => b1_dffe_0[30].ENA
clk_en => b1_dffe_0[29].ENA
clk_en => b1_dffe_0[28].ENA
clk_en => b1_dffe_0[27].ENA
clk_en => b1_dffe_0[26].ENA
clk_en => b1_dffe_0[25].ENA
clk_en => b1_dffe_0[24].ENA
clk_en => b1_dffe_0[23].ENA
clk_en => b1_dffe_0[22].ENA
clk_en => b1_dffe_0[21].ENA
clk_en => b1_dffe_0[20].ENA
clk_en => b1_dffe_0[19].ENA
clk_en => b1_dffe_0[18].ENA
clk_en => b1_dffe_0[17].ENA
clk_en => b1_dffe_0[16].ENA
clk_en => b1_dffe_0[15].ENA
clk_en => b1_dffe_0[14].ENA
clk_en => b1_dffe_0[13].ENA
clk_en => b1_dffe_0[12].ENA
clk_en => b1_dffe_0[11].ENA
clk_en => b1_dffe_0[10].ENA
clk_en => b1_dffe_0[9].ENA
clk_en => b1_dffe_0[8].ENA
clk_en => b1_dffe_0[7].ENA
clk_en => b1_dffe_0[6].ENA
clk_en => b1_dffe_0[5].ENA
clk_en => b1_dffe_0[4].ENA
clk_en => b1_dffe_0[3].ENA
clk_en => b1_dffe_0[2].ENA
clk_en => b1_dffe_0[1].ENA
clk_en => b1_dffe_0[0].ENA
clk_en => b_is_infinity_dffe_0.ENA
clk_en => b_is_infinity_dffe_1.ENA
clk_en => b_is_infinity_dffe_2.ENA
clk_en => b_is_infinity_dffe_3.ENA
clk_en => b_is_infinity_dffe_4.ENA
clk_en => both_exp_zeros_dffe.ENA
clk_en => divbyzero_pipe_dffe_0.ENA
clk_en => divbyzero_pipe_dffe_1.ENA
clk_en => divbyzero_pipe_dffe_2.ENA
clk_en => divbyzero_pipe_dffe_3.ENA
clk_en => divbyzero_pipe_dffe_4.ENA
clk_en => e1_dffe_0[16].ENA
clk_en => e1_dffe_0[15].ENA
clk_en => e1_dffe_0[14].ENA
clk_en => e1_dffe_0[13].ENA
clk_en => e1_dffe_0[12].ENA
clk_en => e1_dffe_0[11].ENA
clk_en => e1_dffe_0[10].ENA
clk_en => e1_dffe_0[9].ENA
clk_en => e1_dffe_0[8].ENA
clk_en => e1_dffe_0[7].ENA
clk_en => e1_dffe_0[6].ENA
clk_en => e1_dffe_0[5].ENA
clk_en => e1_dffe_0[4].ENA
clk_en => e1_dffe_0[3].ENA
clk_en => e1_dffe_0[2].ENA
clk_en => e1_dffe_0[1].ENA
clk_en => e1_dffe_0[0].ENA
clk_en => e1_dffe_1[16].ENA
clk_en => e1_dffe_1[15].ENA
clk_en => e1_dffe_1[14].ENA
clk_en => e1_dffe_1[13].ENA
clk_en => e1_dffe_1[12].ENA
clk_en => e1_dffe_1[11].ENA
clk_en => e1_dffe_1[10].ENA
clk_en => e1_dffe_1[9].ENA
clk_en => e1_dffe_1[8].ENA
clk_en => e1_dffe_1[7].ENA
clk_en => e1_dffe_1[6].ENA
clk_en => e1_dffe_1[5].ENA
clk_en => e1_dffe_1[4].ENA
clk_en => e1_dffe_1[3].ENA
clk_en => e1_dffe_1[2].ENA
clk_en => e1_dffe_1[1].ENA
clk_en => e1_dffe_1[0].ENA
clk_en => exp_result_dffe_0[7].ENA
clk_en => exp_result_dffe_0[6].ENA
clk_en => exp_result_dffe_0[5].ENA
clk_en => exp_result_dffe_0[4].ENA
clk_en => exp_result_dffe_0[3].ENA
clk_en => exp_result_dffe_0[2].ENA
clk_en => exp_result_dffe_0[1].ENA
clk_en => exp_result_dffe_0[0].ENA
clk_en => exp_result_dffe_1[7].ENA
clk_en => exp_result_dffe_1[6].ENA
clk_en => exp_result_dffe_1[5].ENA
clk_en => exp_result_dffe_1[4].ENA
clk_en => exp_result_dffe_1[3].ENA
clk_en => exp_result_dffe_1[2].ENA
clk_en => exp_result_dffe_1[1].ENA
clk_en => exp_result_dffe_1[0].ENA
clk_en => exp_result_dffe_2[7].ENA
clk_en => exp_result_dffe_2[6].ENA
clk_en => exp_result_dffe_2[5].ENA
clk_en => exp_result_dffe_2[4].ENA
clk_en => exp_result_dffe_2[3].ENA
clk_en => exp_result_dffe_2[2].ENA
clk_en => exp_result_dffe_2[1].ENA
clk_en => exp_result_dffe_2[0].ENA
clk_en => exp_result_dffe_3[7].ENA
clk_en => exp_result_dffe_3[6].ENA
clk_en => exp_result_dffe_3[5].ENA
clk_en => exp_result_dffe_3[4].ENA
clk_en => exp_result_dffe_3[3].ENA
clk_en => exp_result_dffe_3[2].ENA
clk_en => exp_result_dffe_3[1].ENA
clk_en => exp_result_dffe_3[0].ENA
clk_en => frac_a_smaller_dffe1.ENA
clk_en => man_a_dffe1_dffe1[22].ENA
clk_en => man_a_dffe1_dffe1[21].ENA
clk_en => man_a_dffe1_dffe1[20].ENA
clk_en => man_a_dffe1_dffe1[19].ENA
clk_en => man_a_dffe1_dffe1[18].ENA
clk_en => man_a_dffe1_dffe1[17].ENA
clk_en => man_a_dffe1_dffe1[16].ENA
clk_en => man_a_dffe1_dffe1[15].ENA
clk_en => man_a_dffe1_dffe1[14].ENA
clk_en => man_a_dffe1_dffe1[13].ENA
clk_en => man_a_dffe1_dffe1[12].ENA
clk_en => man_a_dffe1_dffe1[11].ENA
clk_en => man_a_dffe1_dffe1[10].ENA
clk_en => man_a_dffe1_dffe1[9].ENA
clk_en => man_a_dffe1_dffe1[8].ENA
clk_en => man_a_dffe1_dffe1[7].ENA
clk_en => man_a_dffe1_dffe1[6].ENA
clk_en => man_a_dffe1_dffe1[5].ENA
clk_en => man_a_dffe1_dffe1[4].ENA
clk_en => man_a_dffe1_dffe1[3].ENA
clk_en => man_a_dffe1_dffe1[2].ENA
clk_en => man_a_dffe1_dffe1[1].ENA
clk_en => man_a_dffe1_dffe1[0].ENA
clk_en => man_b_dffe1_dffe1[22].ENA
clk_en => man_b_dffe1_dffe1[21].ENA
clk_en => man_b_dffe1_dffe1[20].ENA
clk_en => man_b_dffe1_dffe1[19].ENA
clk_en => man_b_dffe1_dffe1[18].ENA
clk_en => man_b_dffe1_dffe1[17].ENA
clk_en => man_b_dffe1_dffe1[16].ENA
clk_en => man_b_dffe1_dffe1[15].ENA
clk_en => man_b_dffe1_dffe1[14].ENA
clk_en => man_b_dffe1_dffe1[13].ENA
clk_en => man_b_dffe1_dffe1[12].ENA
clk_en => man_b_dffe1_dffe1[11].ENA
clk_en => man_b_dffe1_dffe1[10].ENA
clk_en => man_b_dffe1_dffe1[9].ENA
clk_en => man_b_dffe1_dffe1[8].ENA
clk_en => man_b_dffe1_dffe1[7].ENA
clk_en => man_b_dffe1_dffe1[6].ENA
clk_en => man_b_dffe1_dffe1[5].ENA
clk_en => man_b_dffe1_dffe1[4].ENA
clk_en => man_b_dffe1_dffe1[3].ENA
clk_en => man_b_dffe1_dffe1[2].ENA
clk_en => man_b_dffe1_dffe1[1].ENA
clk_en => man_b_dffe1_dffe1[0].ENA
clk_en => man_result_dffe[22].ENA
clk_en => man_result_dffe[21].ENA
clk_en => man_result_dffe[20].ENA
clk_en => man_result_dffe[19].ENA
clk_en => man_result_dffe[18].ENA
clk_en => man_result_dffe[17].ENA
clk_en => man_result_dffe[16].ENA
clk_en => man_result_dffe[15].ENA
clk_en => man_result_dffe[14].ENA
clk_en => man_result_dffe[13].ENA
clk_en => man_result_dffe[12].ENA
clk_en => man_result_dffe[11].ENA
clk_en => man_result_dffe[10].ENA
clk_en => man_result_dffe[9].ENA
clk_en => man_result_dffe[8].ENA
clk_en => man_result_dffe[7].ENA
clk_en => man_result_dffe[6].ENA
clk_en => man_result_dffe[5].ENA
clk_en => man_result_dffe[4].ENA
clk_en => man_result_dffe[3].ENA
clk_en => man_result_dffe[2].ENA
clk_en => man_result_dffe[1].ENA
clk_en => man_result_dffe[0].ENA
clk_en => nan_pipe_dffe_0.ENA
clk_en => nan_pipe_dffe_1.ENA
clk_en => nan_pipe_dffe_2.ENA
clk_en => nan_pipe_dffe_3.ENA
clk_en => nan_pipe_dffe_4.ENA
clk_en => over_under_dffe_0.ENA
clk_en => over_under_dffe_1.ENA
clk_en => over_under_dffe_2.ENA
clk_en => quotient_j_dffe[16].ENA
clk_en => quotient_j_dffe[15].ENA
clk_en => quotient_j_dffe[14].ENA
clk_en => quotient_j_dffe[13].ENA
clk_en => quotient_j_dffe[12].ENA
clk_en => quotient_j_dffe[11].ENA
clk_en => quotient_j_dffe[10].ENA
clk_en => quotient_j_dffe[9].ENA
clk_en => quotient_j_dffe[8].ENA
clk_en => quotient_j_dffe[7].ENA
clk_en => quotient_j_dffe[6].ENA
clk_en => quotient_j_dffe[5].ENA
clk_en => quotient_j_dffe[4].ENA
clk_en => quotient_j_dffe[3].ENA
clk_en => quotient_j_dffe[2].ENA
clk_en => quotient_j_dffe[1].ENA
clk_en => quotient_j_dffe[0].ENA
clk_en => quotient_k_dffe_0[16].ENA
clk_en => quotient_k_dffe_0[15].ENA
clk_en => quotient_k_dffe_0[14].ENA
clk_en => quotient_k_dffe_0[13].ENA
clk_en => quotient_k_dffe_0[12].ENA
clk_en => quotient_k_dffe_0[11].ENA
clk_en => quotient_k_dffe_0[10].ENA
clk_en => quotient_k_dffe_0[9].ENA
clk_en => quotient_k_dffe_0[8].ENA
clk_en => quotient_k_dffe_0[7].ENA
clk_en => quotient_k_dffe_0[6].ENA
clk_en => quotient_k_dffe_0[5].ENA
clk_en => quotient_k_dffe_0[4].ENA
clk_en => quotient_k_dffe_0[3].ENA
clk_en => quotient_k_dffe_0[2].ENA
clk_en => quotient_k_dffe_0[1].ENA
clk_en => quotient_k_dffe_0[0].ENA
clk_en => remainder_j_dffe_0[49].ENA
clk_en => remainder_j_dffe_0[48].ENA
clk_en => remainder_j_dffe_0[47].ENA
clk_en => remainder_j_dffe_0[46].ENA
clk_en => remainder_j_dffe_0[45].ENA
clk_en => remainder_j_dffe_0[44].ENA
clk_en => remainder_j_dffe_0[43].ENA
clk_en => remainder_j_dffe_0[42].ENA
clk_en => remainder_j_dffe_0[41].ENA
clk_en => remainder_j_dffe_0[40].ENA
clk_en => remainder_j_dffe_0[39].ENA
clk_en => remainder_j_dffe_0[38].ENA
clk_en => remainder_j_dffe_0[37].ENA
clk_en => remainder_j_dffe_0[36].ENA
clk_en => remainder_j_dffe_0[35].ENA
clk_en => remainder_j_dffe_0[34].ENA
clk_en => remainder_j_dffe_0[33].ENA
clk_en => remainder_j_dffe_0[32].ENA
clk_en => remainder_j_dffe_0[31].ENA
clk_en => remainder_j_dffe_0[30].ENA
clk_en => remainder_j_dffe_0[29].ENA
clk_en => remainder_j_dffe_0[28].ENA
clk_en => remainder_j_dffe_0[27].ENA
clk_en => remainder_j_dffe_0[26].ENA
clk_en => remainder_j_dffe_0[25].ENA
clk_en => remainder_j_dffe_0[24].ENA
clk_en => remainder_j_dffe_0[23].ENA
clk_en => remainder_j_dffe_0[22].ENA
clk_en => remainder_j_dffe_0[21].ENA
clk_en => remainder_j_dffe_0[20].ENA
clk_en => remainder_j_dffe_0[19].ENA
clk_en => remainder_j_dffe_0[18].ENA
clk_en => remainder_j_dffe_0[17].ENA
clk_en => remainder_j_dffe_0[16].ENA
clk_en => remainder_j_dffe_0[15].ENA
clk_en => remainder_j_dffe_1[49].ENA
clk_en => remainder_j_dffe_1[48].ENA
clk_en => remainder_j_dffe_1[47].ENA
clk_en => remainder_j_dffe_1[46].ENA
clk_en => remainder_j_dffe_1[45].ENA
clk_en => remainder_j_dffe_1[44].ENA
clk_en => remainder_j_dffe_1[43].ENA
clk_en => remainder_j_dffe_1[42].ENA
clk_en => remainder_j_dffe_1[41].ENA
clk_en => remainder_j_dffe_1[40].ENA
clk_en => remainder_j_dffe_1[39].ENA
clk_en => remainder_j_dffe_1[38].ENA
clk_en => remainder_j_dffe_1[37].ENA
clk_en => remainder_j_dffe_1[36].ENA
clk_en => remainder_j_dffe_1[35].ENA
clk_en => remainder_j_dffe_1[34].ENA
clk_en => remainder_j_dffe_1[33].ENA
clk_en => remainder_j_dffe_1[32].ENA
clk_en => remainder_j_dffe_1[31].ENA
clk_en => remainder_j_dffe_1[30].ENA
clk_en => remainder_j_dffe_1[29].ENA
clk_en => remainder_j_dffe_1[28].ENA
clk_en => remainder_j_dffe_1[27].ENA
clk_en => remainder_j_dffe_1[26].ENA
clk_en => remainder_j_dffe_1[25].ENA
clk_en => remainder_j_dffe_1[24].ENA
clk_en => remainder_j_dffe_1[23].ENA
clk_en => remainder_j_dffe_1[22].ENA
clk_en => remainder_j_dffe_1[21].ENA
clk_en => remainder_j_dffe_1[20].ENA
clk_en => remainder_j_dffe_1[19].ENA
clk_en => remainder_j_dffe_1[18].ENA
clk_en => remainder_j_dffe_1[17].ENA
clk_en => remainder_j_dffe_1[16].ENA
clk_en => remainder_j_dffe_1[15].ENA
clk_en => sign_pipe_dffe_0.ENA
clk_en => sign_pipe_dffe_1.ENA
clk_en => sign_pipe_dffe_2.ENA
clk_en => sign_pipe_dffe_3.ENA
clk_en => sign_pipe_dffe_4.ENA
clk_en => sign_pipe_dffe_5.ENA
clock => altsyncram:altsyncram3.clock0
clock => sign_pipe_dffe_5.CLK
clock => sign_pipe_dffe_4.CLK
clock => sign_pipe_dffe_3.CLK
clock => sign_pipe_dffe_2.CLK
clock => sign_pipe_dffe_1.CLK
clock => sign_pipe_dffe_0.CLK
clock => remainder_j_dffe_1[15].CLK
clock => remainder_j_dffe_1[16].CLK
clock => remainder_j_dffe_1[17].CLK
clock => remainder_j_dffe_1[18].CLK
clock => remainder_j_dffe_1[19].CLK
clock => remainder_j_dffe_1[20].CLK
clock => remainder_j_dffe_1[21].CLK
clock => remainder_j_dffe_1[22].CLK
clock => remainder_j_dffe_1[23].CLK
clock => remainder_j_dffe_1[24].CLK
clock => remainder_j_dffe_1[25].CLK
clock => remainder_j_dffe_1[26].CLK
clock => remainder_j_dffe_1[27].CLK
clock => remainder_j_dffe_1[28].CLK
clock => remainder_j_dffe_1[29].CLK
clock => remainder_j_dffe_1[30].CLK
clock => remainder_j_dffe_1[31].CLK
clock => remainder_j_dffe_1[32].CLK
clock => remainder_j_dffe_1[33].CLK
clock => remainder_j_dffe_1[34].CLK
clock => remainder_j_dffe_1[35].CLK
clock => remainder_j_dffe_1[36].CLK
clock => remainder_j_dffe_1[37].CLK
clock => remainder_j_dffe_1[38].CLK
clock => remainder_j_dffe_1[39].CLK
clock => remainder_j_dffe_1[40].CLK
clock => remainder_j_dffe_1[41].CLK
clock => remainder_j_dffe_1[42].CLK
clock => remainder_j_dffe_1[43].CLK
clock => remainder_j_dffe_1[44].CLK
clock => remainder_j_dffe_1[45].CLK
clock => remainder_j_dffe_1[46].CLK
clock => remainder_j_dffe_1[47].CLK
clock => remainder_j_dffe_1[48].CLK
clock => remainder_j_dffe_1[49].CLK
clock => remainder_j_dffe_0[15].CLK
clock => remainder_j_dffe_0[16].CLK
clock => remainder_j_dffe_0[17].CLK
clock => remainder_j_dffe_0[18].CLK
clock => remainder_j_dffe_0[19].CLK
clock => remainder_j_dffe_0[20].CLK
clock => remainder_j_dffe_0[21].CLK
clock => remainder_j_dffe_0[22].CLK
clock => remainder_j_dffe_0[23].CLK
clock => remainder_j_dffe_0[24].CLK
clock => remainder_j_dffe_0[25].CLK
clock => remainder_j_dffe_0[26].CLK
clock => remainder_j_dffe_0[27].CLK
clock => remainder_j_dffe_0[28].CLK
clock => remainder_j_dffe_0[29].CLK
clock => remainder_j_dffe_0[30].CLK
clock => remainder_j_dffe_0[31].CLK
clock => remainder_j_dffe_0[32].CLK
clock => remainder_j_dffe_0[33].CLK
clock => remainder_j_dffe_0[34].CLK
clock => remainder_j_dffe_0[35].CLK
clock => remainder_j_dffe_0[36].CLK
clock => remainder_j_dffe_0[37].CLK
clock => remainder_j_dffe_0[38].CLK
clock => remainder_j_dffe_0[39].CLK
clock => remainder_j_dffe_0[40].CLK
clock => remainder_j_dffe_0[41].CLK
clock => remainder_j_dffe_0[42].CLK
clock => remainder_j_dffe_0[43].CLK
clock => remainder_j_dffe_0[44].CLK
clock => remainder_j_dffe_0[45].CLK
clock => remainder_j_dffe_0[46].CLK
clock => remainder_j_dffe_0[47].CLK
clock => remainder_j_dffe_0[48].CLK
clock => remainder_j_dffe_0[49].CLK
clock => quotient_k_dffe_0[0].CLK
clock => quotient_k_dffe_0[1].CLK
clock => quotient_k_dffe_0[2].CLK
clock => quotient_k_dffe_0[3].CLK
clock => quotient_k_dffe_0[4].CLK
clock => quotient_k_dffe_0[5].CLK
clock => quotient_k_dffe_0[6].CLK
clock => quotient_k_dffe_0[7].CLK
clock => quotient_k_dffe_0[8].CLK
clock => quotient_k_dffe_0[9].CLK
clock => quotient_k_dffe_0[10].CLK
clock => quotient_k_dffe_0[11].CLK
clock => quotient_k_dffe_0[12].CLK
clock => quotient_k_dffe_0[13].CLK
clock => quotient_k_dffe_0[14].CLK
clock => quotient_k_dffe_0[15].CLK
clock => quotient_k_dffe_0[16].CLK
clock => quotient_j_dffe[0].CLK
clock => quotient_j_dffe[1].CLK
clock => quotient_j_dffe[2].CLK
clock => quotient_j_dffe[3].CLK
clock => quotient_j_dffe[4].CLK
clock => quotient_j_dffe[5].CLK
clock => quotient_j_dffe[6].CLK
clock => quotient_j_dffe[7].CLK
clock => quotient_j_dffe[8].CLK
clock => quotient_j_dffe[9].CLK
clock => quotient_j_dffe[10].CLK
clock => quotient_j_dffe[11].CLK
clock => quotient_j_dffe[12].CLK
clock => quotient_j_dffe[13].CLK
clock => quotient_j_dffe[14].CLK
clock => quotient_j_dffe[15].CLK
clock => quotient_j_dffe[16].CLK
clock => over_under_dffe_2.CLK
clock => over_under_dffe_1.CLK
clock => over_under_dffe_0.CLK
clock => nan_pipe_dffe_4.CLK
clock => nan_pipe_dffe_3.CLK
clock => nan_pipe_dffe_2.CLK
clock => nan_pipe_dffe_1.CLK
clock => nan_pipe_dffe_0.CLK
clock => man_result_dffe[0].CLK
clock => man_result_dffe[1].CLK
clock => man_result_dffe[2].CLK
clock => man_result_dffe[3].CLK
clock => man_result_dffe[4].CLK
clock => man_result_dffe[5].CLK
clock => man_result_dffe[6].CLK
clock => man_result_dffe[7].CLK
clock => man_result_dffe[8].CLK
clock => man_result_dffe[9].CLK
clock => man_result_dffe[10].CLK
clock => man_result_dffe[11].CLK
clock => man_result_dffe[12].CLK
clock => man_result_dffe[13].CLK
clock => man_result_dffe[14].CLK
clock => man_result_dffe[15].CLK
clock => man_result_dffe[16].CLK
clock => man_result_dffe[17].CLK
clock => man_result_dffe[18].CLK
clock => man_result_dffe[19].CLK
clock => man_result_dffe[20].CLK
clock => man_result_dffe[21].CLK
clock => man_result_dffe[22].CLK
clock => man_b_dffe1_dffe1[0].CLK
clock => man_b_dffe1_dffe1[1].CLK
clock => man_b_dffe1_dffe1[2].CLK
clock => man_b_dffe1_dffe1[3].CLK
clock => man_b_dffe1_dffe1[4].CLK
clock => man_b_dffe1_dffe1[5].CLK
clock => man_b_dffe1_dffe1[6].CLK
clock => man_b_dffe1_dffe1[7].CLK
clock => man_b_dffe1_dffe1[8].CLK
clock => man_b_dffe1_dffe1[9].CLK
clock => man_b_dffe1_dffe1[10].CLK
clock => man_b_dffe1_dffe1[11].CLK
clock => man_b_dffe1_dffe1[12].CLK
clock => man_b_dffe1_dffe1[13].CLK
clock => man_b_dffe1_dffe1[14].CLK
clock => man_b_dffe1_dffe1[15].CLK
clock => man_b_dffe1_dffe1[16].CLK
clock => man_b_dffe1_dffe1[17].CLK
clock => man_b_dffe1_dffe1[18].CLK
clock => man_b_dffe1_dffe1[19].CLK
clock => man_b_dffe1_dffe1[20].CLK
clock => man_b_dffe1_dffe1[21].CLK
clock => man_b_dffe1_dffe1[22].CLK
clock => man_a_dffe1_dffe1[0].CLK
clock => man_a_dffe1_dffe1[1].CLK
clock => man_a_dffe1_dffe1[2].CLK
clock => man_a_dffe1_dffe1[3].CLK
clock => man_a_dffe1_dffe1[4].CLK
clock => man_a_dffe1_dffe1[5].CLK
clock => man_a_dffe1_dffe1[6].CLK
clock => man_a_dffe1_dffe1[7].CLK
clock => man_a_dffe1_dffe1[8].CLK
clock => man_a_dffe1_dffe1[9].CLK
clock => man_a_dffe1_dffe1[10].CLK
clock => man_a_dffe1_dffe1[11].CLK
clock => man_a_dffe1_dffe1[12].CLK
clock => man_a_dffe1_dffe1[13].CLK
clock => man_a_dffe1_dffe1[14].CLK
clock => man_a_dffe1_dffe1[15].CLK
clock => man_a_dffe1_dffe1[16].CLK
clock => man_a_dffe1_dffe1[17].CLK
clock => man_a_dffe1_dffe1[18].CLK
clock => man_a_dffe1_dffe1[19].CLK
clock => man_a_dffe1_dffe1[20].CLK
clock => man_a_dffe1_dffe1[21].CLK
clock => man_a_dffe1_dffe1[22].CLK
clock => frac_a_smaller_dffe1.CLK
clock => exp_result_dffe_3[0].CLK
clock => exp_result_dffe_3[1].CLK
clock => exp_result_dffe_3[2].CLK
clock => exp_result_dffe_3[3].CLK
clock => exp_result_dffe_3[4].CLK
clock => exp_result_dffe_3[5].CLK
clock => exp_result_dffe_3[6].CLK
clock => exp_result_dffe_3[7].CLK
clock => exp_result_dffe_2[0].CLK
clock => exp_result_dffe_2[1].CLK
clock => exp_result_dffe_2[2].CLK
clock => exp_result_dffe_2[3].CLK
clock => exp_result_dffe_2[4].CLK
clock => exp_result_dffe_2[5].CLK
clock => exp_result_dffe_2[6].CLK
clock => exp_result_dffe_2[7].CLK
clock => exp_result_dffe_1[0].CLK
clock => exp_result_dffe_1[1].CLK
clock => exp_result_dffe_1[2].CLK
clock => exp_result_dffe_1[3].CLK
clock => exp_result_dffe_1[4].CLK
clock => exp_result_dffe_1[5].CLK
clock => exp_result_dffe_1[6].CLK
clock => exp_result_dffe_1[7].CLK
clock => exp_result_dffe_0[0].CLK
clock => exp_result_dffe_0[1].CLK
clock => exp_result_dffe_0[2].CLK
clock => exp_result_dffe_0[3].CLK
clock => exp_result_dffe_0[4].CLK
clock => exp_result_dffe_0[5].CLK
clock => exp_result_dffe_0[6].CLK
clock => exp_result_dffe_0[7].CLK
clock => e1_dffe_1[0].CLK
clock => e1_dffe_1[1].CLK
clock => e1_dffe_1[2].CLK
clock => e1_dffe_1[3].CLK
clock => e1_dffe_1[4].CLK
clock => e1_dffe_1[5].CLK
clock => e1_dffe_1[6].CLK
clock => e1_dffe_1[7].CLK
clock => e1_dffe_1[8].CLK
clock => e1_dffe_1[9].CLK
clock => e1_dffe_1[10].CLK
clock => e1_dffe_1[11].CLK
clock => e1_dffe_1[12].CLK
clock => e1_dffe_1[13].CLK
clock => e1_dffe_1[14].CLK
clock => e1_dffe_1[15].CLK
clock => e1_dffe_1[16].CLK
clock => e1_dffe_0[0].CLK
clock => e1_dffe_0[1].CLK
clock => e1_dffe_0[2].CLK
clock => e1_dffe_0[3].CLK
clock => e1_dffe_0[4].CLK
clock => e1_dffe_0[5].CLK
clock => e1_dffe_0[6].CLK
clock => e1_dffe_0[7].CLK
clock => e1_dffe_0[8].CLK
clock => e1_dffe_0[9].CLK
clock => e1_dffe_0[10].CLK
clock => e1_dffe_0[11].CLK
clock => e1_dffe_0[12].CLK
clock => e1_dffe_0[13].CLK
clock => e1_dffe_0[14].CLK
clock => e1_dffe_0[15].CLK
clock => e1_dffe_0[16].CLK
clock => divbyzero_pipe_dffe_4.CLK
clock => divbyzero_pipe_dffe_3.CLK
clock => divbyzero_pipe_dffe_2.CLK
clock => divbyzero_pipe_dffe_1.CLK
clock => divbyzero_pipe_dffe_0.CLK
clock => both_exp_zeros_dffe.CLK
clock => b_is_infinity_dffe_4.CLK
clock => b_is_infinity_dffe_3.CLK
clock => b_is_infinity_dffe_2.CLK
clock => b_is_infinity_dffe_1.CLK
clock => b_is_infinity_dffe_0.CLK
clock => b1_dffe_0[0].CLK
clock => b1_dffe_0[1].CLK
clock => b1_dffe_0[2].CLK
clock => b1_dffe_0[3].CLK
clock => b1_dffe_0[4].CLK
clock => b1_dffe_0[5].CLK
clock => b1_dffe_0[6].CLK
clock => b1_dffe_0[7].CLK
clock => b1_dffe_0[8].CLK
clock => b1_dffe_0[9].CLK
clock => b1_dffe_0[10].CLK
clock => b1_dffe_0[11].CLK
clock => b1_dffe_0[12].CLK
clock => b1_dffe_0[13].CLK
clock => b1_dffe_0[14].CLK
clock => b1_dffe_0[15].CLK
clock => b1_dffe_0[16].CLK
clock => b1_dffe_0[17].CLK
clock => b1_dffe_0[18].CLK
clock => b1_dffe_0[19].CLK
clock => b1_dffe_0[20].CLK
clock => b1_dffe_0[21].CLK
clock => b1_dffe_0[22].CLK
clock => b1_dffe_0[23].CLK
clock => b1_dffe_0[24].CLK
clock => b1_dffe_0[25].CLK
clock => b1_dffe_0[26].CLK
clock => b1_dffe_0[27].CLK
clock => b1_dffe_0[28].CLK
clock => b1_dffe_0[29].CLK
clock => b1_dffe_0[30].CLK
clock => b1_dffe_0[31].CLK
clock => b1_dffe_0[32].CLK
clock => b1_dffe_0[33].CLK
clock => a_zero_b_not_dffe_4.CLK
clock => a_zero_b_not_dffe_3.CLK
clock => a_zero_b_not_dffe_2.CLK
clock => a_zero_b_not_dffe_1.CLK
clock => a_zero_b_not_dffe_0.CLK
clock => a_is_infinity_dffe_4.CLK
clock => a_is_infinity_dffe_3.CLK
clock => a_is_infinity_dffe_2.CLK
clock => a_is_infinity_dffe_1.CLK
clock => a_is_infinity_dffe_0.CLK
clock => lpm_add_sub:bias_addition.clock
clock => lpm_add_sub:exp_sub.clock
clock => lpm_mult:a1_prod.clock
clock => lpm_mult:b1_prod.clock
clock => lpm_mult:q_partial_0.clock
clock => lpm_mult:q_partial_1.clock
clock => lpm_mult:remainder_mult_0.clock
dataa[0] => lpm_compare:cmpr2.dataa[0]
dataa[0] => wire_altfp_div_pst1_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => man_a_dffe1_dffe1[0].DATAIN
dataa[1] => lpm_compare:cmpr2.dataa[1]
dataa[1] => wire_altfp_div_pst1_w_lg_w_dataa_range87w88w[0].IN1
dataa[1] => man_a_dffe1_dffe1[1].DATAIN
dataa[2] => lpm_compare:cmpr2.dataa[2]
dataa[2] => wire_altfp_div_pst1_w_lg_w_dataa_range93w94w[0].IN1
dataa[2] => man_a_dffe1_dffe1[2].DATAIN
dataa[3] => lpm_compare:cmpr2.dataa[3]
dataa[3] => wire_altfp_div_pst1_w_lg_w_dataa_range99w100w[0].IN1
dataa[3] => man_a_dffe1_dffe1[3].DATAIN
dataa[4] => lpm_compare:cmpr2.dataa[4]
dataa[4] => wire_altfp_div_pst1_w_lg_w_dataa_range105w106w[0].IN1
dataa[4] => man_a_dffe1_dffe1[4].DATAIN
dataa[5] => lpm_compare:cmpr2.dataa[5]
dataa[5] => wire_altfp_div_pst1_w_lg_w_dataa_range111w112w[0].IN1
dataa[5] => man_a_dffe1_dffe1[5].DATAIN
dataa[6] => lpm_compare:cmpr2.dataa[6]
dataa[6] => wire_altfp_div_pst1_w_lg_w_dataa_range117w118w[0].IN1
dataa[6] => man_a_dffe1_dffe1[6].DATAIN
dataa[7] => lpm_compare:cmpr2.dataa[7]
dataa[7] => wire_altfp_div_pst1_w_lg_w_dataa_range123w124w[0].IN1
dataa[7] => man_a_dffe1_dffe1[7].DATAIN
dataa[8] => lpm_compare:cmpr2.dataa[8]
dataa[8] => wire_altfp_div_pst1_w_lg_w_dataa_range129w130w[0].IN1
dataa[8] => man_a_dffe1_dffe1[8].DATAIN
dataa[9] => lpm_compare:cmpr2.dataa[9]
dataa[9] => wire_altfp_div_pst1_w_lg_w_dataa_range135w136w[0].IN1
dataa[9] => man_a_dffe1_dffe1[9].DATAIN
dataa[10] => lpm_compare:cmpr2.dataa[10]
dataa[10] => wire_altfp_div_pst1_w_lg_w_dataa_range141w142w[0].IN1
dataa[10] => man_a_dffe1_dffe1[10].DATAIN
dataa[11] => lpm_compare:cmpr2.dataa[11]
dataa[11] => wire_altfp_div_pst1_w_lg_w_dataa_range147w148w[0].IN1
dataa[11] => man_a_dffe1_dffe1[11].DATAIN
dataa[12] => lpm_compare:cmpr2.dataa[12]
dataa[12] => wire_altfp_div_pst1_w_lg_w_dataa_range153w154w[0].IN1
dataa[12] => man_a_dffe1_dffe1[12].DATAIN
dataa[13] => lpm_compare:cmpr2.dataa[13]
dataa[13] => wire_altfp_div_pst1_w_lg_w_dataa_range159w160w[0].IN1
dataa[13] => man_a_dffe1_dffe1[13].DATAIN
dataa[14] => lpm_compare:cmpr2.dataa[14]
dataa[14] => wire_altfp_div_pst1_w_lg_w_dataa_range165w166w[0].IN1
dataa[14] => man_a_dffe1_dffe1[14].DATAIN
dataa[15] => lpm_compare:cmpr2.dataa[15]
dataa[15] => wire_altfp_div_pst1_w_lg_w_dataa_range171w172w[0].IN1
dataa[15] => man_a_dffe1_dffe1[15].DATAIN
dataa[16] => lpm_compare:cmpr2.dataa[16]
dataa[16] => wire_altfp_div_pst1_w_lg_w_dataa_range177w178w[0].IN1
dataa[16] => man_a_dffe1_dffe1[16].DATAIN
dataa[17] => lpm_compare:cmpr2.dataa[17]
dataa[17] => wire_altfp_div_pst1_w_lg_w_dataa_range183w184w[0].IN1
dataa[17] => man_a_dffe1_dffe1[17].DATAIN
dataa[18] => lpm_compare:cmpr2.dataa[18]
dataa[18] => wire_altfp_div_pst1_w_lg_w_dataa_range189w190w[0].IN1
dataa[18] => man_a_dffe1_dffe1[18].DATAIN
dataa[19] => lpm_compare:cmpr2.dataa[19]
dataa[19] => wire_altfp_div_pst1_w_lg_w_dataa_range195w196w[0].IN1
dataa[19] => man_a_dffe1_dffe1[19].DATAIN
dataa[20] => lpm_compare:cmpr2.dataa[20]
dataa[20] => wire_altfp_div_pst1_w_lg_w_dataa_range201w202w[0].IN1
dataa[20] => man_a_dffe1_dffe1[20].DATAIN
dataa[21] => lpm_compare:cmpr2.dataa[21]
dataa[21] => wire_altfp_div_pst1_w_lg_w_dataa_range207w208w[0].IN1
dataa[21] => man_a_dffe1_dffe1[21].DATAIN
dataa[22] => lpm_compare:cmpr2.dataa[22]
dataa[22] => wire_altfp_div_pst1_w_man_a_not_zero_w_range215w[0].IN1
dataa[22] => man_a_dffe1_dffe1[22].DATAIN
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w17w[0].IN0
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w12w[0].IN0
dataa[23] => lpm_add_sub:exp_sub.dataa[0]
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w17w[0].IN1
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w12w[0].IN1
dataa[24] => lpm_add_sub:exp_sub.dataa[1]
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w27w[0].IN1
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w22w[0].IN1
dataa[25] => lpm_add_sub:exp_sub.dataa[2]
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w37w[0].IN1
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w32w[0].IN1
dataa[26] => lpm_add_sub:exp_sub.dataa[3]
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w47w[0].IN1
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w42w[0].IN1
dataa[27] => lpm_add_sub:exp_sub.dataa[4]
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w57w[0].IN1
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w52w[0].IN1
dataa[28] => lpm_add_sub:exp_sub.dataa[5]
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w67w[0].IN1
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w62w[0].IN1
dataa[29] => lpm_add_sub:exp_sub.dataa[6]
dataa[30] => wire_altfp_div_pst1_w_exp_a_all_one_w_range78w[0].IN1
dataa[30] => wire_altfp_div_pst1_w_exp_a_not_zero_w_range73w[0].IN1
dataa[30] => lpm_add_sub:exp_sub.dataa[7]
dataa[31] => sign_pipe_dffe_0.IN0
datab[0] => lpm_compare:cmpr2.datab[0]
datab[0] => wire_altfp_div_pst1_w_lg_w_datab_range90w91w[0].IN0
datab[0] => man_b_dffe1_dffe1[0].DATAIN
datab[1] => lpm_compare:cmpr2.datab[1]
datab[1] => wire_altfp_div_pst1_w_lg_w_datab_range90w91w[0].IN1
datab[1] => man_b_dffe1_dffe1[1].DATAIN
datab[2] => lpm_compare:cmpr2.datab[2]
datab[2] => wire_altfp_div_pst1_w_lg_w_datab_range96w97w[0].IN1
datab[2] => man_b_dffe1_dffe1[2].DATAIN
datab[3] => lpm_compare:cmpr2.datab[3]
datab[3] => wire_altfp_div_pst1_w_lg_w_datab_range102w103w[0].IN1
datab[3] => man_b_dffe1_dffe1[3].DATAIN
datab[4] => lpm_compare:cmpr2.datab[4]
datab[4] => wire_altfp_div_pst1_w_lg_w_datab_range108w109w[0].IN1
datab[4] => man_b_dffe1_dffe1[4].DATAIN
datab[5] => lpm_compare:cmpr2.datab[5]
datab[5] => wire_altfp_div_pst1_w_lg_w_datab_range114w115w[0].IN1
datab[5] => man_b_dffe1_dffe1[5].DATAIN
datab[6] => lpm_compare:cmpr2.datab[6]
datab[6] => wire_altfp_div_pst1_w_lg_w_datab_range120w121w[0].IN1
datab[6] => man_b_dffe1_dffe1[6].DATAIN
datab[7] => lpm_compare:cmpr2.datab[7]
datab[7] => wire_altfp_div_pst1_w_lg_w_datab_range126w127w[0].IN1
datab[7] => man_b_dffe1_dffe1[7].DATAIN
datab[8] => lpm_compare:cmpr2.datab[8]
datab[8] => wire_altfp_div_pst1_w_lg_w_datab_range132w133w[0].IN1
datab[8] => man_b_dffe1_dffe1[8].DATAIN
datab[9] => lpm_compare:cmpr2.datab[9]
datab[9] => wire_altfp_div_pst1_w_lg_w_datab_range138w139w[0].IN1
datab[9] => man_b_dffe1_dffe1[9].DATAIN
datab[10] => lpm_compare:cmpr2.datab[10]
datab[10] => wire_altfp_div_pst1_w_lg_w_datab_range144w145w[0].IN1
datab[10] => man_b_dffe1_dffe1[10].DATAIN
datab[11] => lpm_compare:cmpr2.datab[11]
datab[11] => wire_altfp_div_pst1_w_lg_w_datab_range150w151w[0].IN1
datab[11] => man_b_dffe1_dffe1[11].DATAIN
datab[12] => lpm_compare:cmpr2.datab[12]
datab[12] => wire_altfp_div_pst1_w_lg_w_datab_range156w157w[0].IN1
datab[12] => man_b_dffe1_dffe1[12].DATAIN
datab[13] => lpm_compare:cmpr2.datab[13]
datab[13] => wire_altfp_div_pst1_w_lg_w_datab_range162w163w[0].IN1
datab[13] => man_b_dffe1_dffe1[13].DATAIN
datab[14] => altsyncram:altsyncram3.address_a[0]
datab[14] => wire_altfp_div_pst1_w_lg_w_datab_range168w169w[0].IN1
datab[14] => lpm_compare:cmpr2.datab[14]
datab[14] => man_b_dffe1_dffe1[14].DATAIN
datab[15] => altsyncram:altsyncram3.address_a[1]
datab[15] => wire_altfp_div_pst1_w_lg_w_datab_range174w175w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[15]
datab[15] => man_b_dffe1_dffe1[15].DATAIN
datab[16] => altsyncram:altsyncram3.address_a[2]
datab[16] => wire_altfp_div_pst1_w_lg_w_datab_range180w181w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[16]
datab[16] => man_b_dffe1_dffe1[16].DATAIN
datab[17] => altsyncram:altsyncram3.address_a[3]
datab[17] => wire_altfp_div_pst1_w_lg_w_datab_range186w187w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[17]
datab[17] => man_b_dffe1_dffe1[17].DATAIN
datab[18] => altsyncram:altsyncram3.address_a[4]
datab[18] => wire_altfp_div_pst1_w_lg_w_datab_range192w193w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[18]
datab[18] => man_b_dffe1_dffe1[18].DATAIN
datab[19] => altsyncram:altsyncram3.address_a[5]
datab[19] => wire_altfp_div_pst1_w_lg_w_datab_range198w199w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[19]
datab[19] => man_b_dffe1_dffe1[19].DATAIN
datab[20] => altsyncram:altsyncram3.address_a[6]
datab[20] => wire_altfp_div_pst1_w_lg_w_datab_range204w205w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[20]
datab[20] => man_b_dffe1_dffe1[20].DATAIN
datab[21] => altsyncram:altsyncram3.address_a[7]
datab[21] => wire_altfp_div_pst1_w_lg_w_datab_range210w211w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[21]
datab[21] => man_b_dffe1_dffe1[21].DATAIN
datab[22] => altsyncram:altsyncram3.address_a[8]
datab[22] => wire_altfp_div_pst1_w_man_b_not_zero_w_range218w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[22]
datab[22] => man_b_dffe1_dffe1[22].DATAIN
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w19w[0].IN0
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w15w[0].IN0
datab[23] => lpm_add_sub:exp_sub.datab[0]
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w19w[0].IN1
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w15w[0].IN1
datab[24] => lpm_add_sub:exp_sub.datab[1]
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w29w[0].IN1
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w25w[0].IN1
datab[25] => lpm_add_sub:exp_sub.datab[2]
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w39w[0].IN1
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w35w[0].IN1
datab[26] => lpm_add_sub:exp_sub.datab[3]
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w49w[0].IN1
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w45w[0].IN1
datab[27] => lpm_add_sub:exp_sub.datab[4]
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w59w[0].IN1
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w55w[0].IN1
datab[28] => lpm_add_sub:exp_sub.datab[5]
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w69w[0].IN1
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w65w[0].IN1
datab[29] => lpm_add_sub:exp_sub.datab[6]
datab[30] => wire_altfp_div_pst1_w_exp_b_all_one_w_range80w[0].IN1
datab[30] => wire_altfp_div_pst1_w_exp_b_not_zero_w_range76w[0].IN1
datab[30] => lpm_add_sub:exp_sub.datab[7]
datab[31] => sign_pipe_dffe_0.IN1
result[0] <= man_result_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_dffe_3[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_dffe_3[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_dffe_3[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_dffe_3[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_dffe_3[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_dffe_3[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_dffe_3[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_dffe_3[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0sk3:auto_generated.address_a[0]
address_a[1] => altsyncram_0sk3:auto_generated.address_a[1]
address_a[2] => altsyncram_0sk3:auto_generated.address_a[2]
address_a[3] => altsyncram_0sk3:auto_generated.address_a[3]
address_a[4] => altsyncram_0sk3:auto_generated.address_a[4]
address_a[5] => altsyncram_0sk3:auto_generated.address_a[5]
address_a[6] => altsyncram_0sk3:auto_generated.address_a[6]
address_a[7] => altsyncram_0sk3:auto_generated.address_a[7]
address_a[8] => altsyncram_0sk3:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0sk3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0sk3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0sk3:auto_generated.q_a[0]
q_a[1] <= altsyncram_0sk3:auto_generated.q_a[1]
q_a[2] <= altsyncram_0sk3:auto_generated.q_a[2]
q_a[3] <= altsyncram_0sk3:auto_generated.q_a[3]
q_a[4] <= altsyncram_0sk3:auto_generated.q_a[4]
q_a[5] <= altsyncram_0sk3:auto_generated.q_a[5]
q_a[6] <= altsyncram_0sk3:auto_generated.q_a[6]
q_a[7] <= altsyncram_0sk3:auto_generated.q_a[7]
q_a[8] <= altsyncram_0sk3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition
dataa[0] => add_sub_4pi:auto_generated.dataa[0]
dataa[1] => add_sub_4pi:auto_generated.dataa[1]
dataa[2] => add_sub_4pi:auto_generated.dataa[2]
dataa[3] => add_sub_4pi:auto_generated.dataa[3]
dataa[4] => add_sub_4pi:auto_generated.dataa[4]
dataa[5] => add_sub_4pi:auto_generated.dataa[5]
dataa[6] => add_sub_4pi:auto_generated.dataa[6]
dataa[7] => add_sub_4pi:auto_generated.dataa[7]
dataa[8] => add_sub_4pi:auto_generated.dataa[8]
datab[0] => add_sub_4pi:auto_generated.datab[0]
datab[1] => add_sub_4pi:auto_generated.datab[1]
datab[2] => add_sub_4pi:auto_generated.datab[2]
datab[3] => add_sub_4pi:auto_generated.datab[3]
datab[4] => add_sub_4pi:auto_generated.datab[4]
datab[5] => add_sub_4pi:auto_generated.datab[5]
datab[6] => add_sub_4pi:auto_generated.datab[6]
datab[7] => add_sub_4pi:auto_generated.datab[7]
datab[8] => add_sub_4pi:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_4pi:auto_generated.clock
aclr => add_sub_4pi:auto_generated.aclr
clken => add_sub_4pi:auto_generated.clken
result[0] <= add_sub_4pi:auto_generated.result[0]
result[1] <= add_sub_4pi:auto_generated.result[1]
result[2] <= add_sub_4pi:auto_generated.result[2]
result[3] <= add_sub_4pi:auto_generated.result[3]
result[4] <= add_sub_4pi:auto_generated.result[4]
result[5] <= add_sub_4pi:auto_generated.result[5]
result[6] <= add_sub_4pi:auto_generated.result[6]
result[7] <= add_sub_4pi:auto_generated.result[7]
result[8] <= add_sub_4pi:auto_generated.result[8]
cout <= <GND>
overflow <= add_sub_4pi:auto_generated.overflow


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_4pi:auto_generated
aclr => pipeline_dffe[8].IN0
aclr => overflow_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
datab[8] => _.IN1
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_hth:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process
dataa[0] => add_sub_sug:auto_generated.dataa[0]
dataa[1] => add_sub_sug:auto_generated.dataa[1]
dataa[2] => add_sub_sug:auto_generated.dataa[2]
dataa[3] => add_sub_sug:auto_generated.dataa[3]
dataa[4] => add_sub_sug:auto_generated.dataa[4]
dataa[5] => add_sub_sug:auto_generated.dataa[5]
dataa[6] => add_sub_sug:auto_generated.dataa[6]
dataa[7] => add_sub_sug:auto_generated.dataa[7]
dataa[8] => add_sub_sug:auto_generated.dataa[8]
dataa[9] => add_sub_sug:auto_generated.dataa[9]
dataa[10] => add_sub_sug:auto_generated.dataa[10]
dataa[11] => add_sub_sug:auto_generated.dataa[11]
dataa[12] => add_sub_sug:auto_generated.dataa[12]
dataa[13] => add_sub_sug:auto_generated.dataa[13]
dataa[14] => add_sub_sug:auto_generated.dataa[14]
dataa[15] => add_sub_sug:auto_generated.dataa[15]
dataa[16] => add_sub_sug:auto_generated.dataa[16]
dataa[17] => add_sub_sug:auto_generated.dataa[17]
dataa[18] => add_sub_sug:auto_generated.dataa[18]
dataa[19] => add_sub_sug:auto_generated.dataa[19]
dataa[20] => add_sub_sug:auto_generated.dataa[20]
dataa[21] => add_sub_sug:auto_generated.dataa[21]
dataa[22] => add_sub_sug:auto_generated.dataa[22]
dataa[23] => add_sub_sug:auto_generated.dataa[23]
dataa[24] => add_sub_sug:auto_generated.dataa[24]
dataa[25] => add_sub_sug:auto_generated.dataa[25]
dataa[26] => add_sub_sug:auto_generated.dataa[26]
dataa[27] => add_sub_sug:auto_generated.dataa[27]
dataa[28] => add_sub_sug:auto_generated.dataa[28]
dataa[29] => add_sub_sug:auto_generated.dataa[29]
dataa[30] => add_sub_sug:auto_generated.dataa[30]
datab[0] => add_sub_sug:auto_generated.datab[0]
datab[1] => add_sub_sug:auto_generated.datab[1]
datab[2] => add_sub_sug:auto_generated.datab[2]
datab[3] => add_sub_sug:auto_generated.datab[3]
datab[4] => add_sub_sug:auto_generated.datab[4]
datab[5] => add_sub_sug:auto_generated.datab[5]
datab[6] => add_sub_sug:auto_generated.datab[6]
datab[7] => add_sub_sug:auto_generated.datab[7]
datab[8] => add_sub_sug:auto_generated.datab[8]
datab[9] => add_sub_sug:auto_generated.datab[9]
datab[10] => add_sub_sug:auto_generated.datab[10]
datab[11] => add_sub_sug:auto_generated.datab[11]
datab[12] => add_sub_sug:auto_generated.datab[12]
datab[13] => add_sub_sug:auto_generated.datab[13]
datab[14] => add_sub_sug:auto_generated.datab[14]
datab[15] => add_sub_sug:auto_generated.datab[15]
datab[16] => add_sub_sug:auto_generated.datab[16]
datab[17] => add_sub_sug:auto_generated.datab[17]
datab[18] => add_sub_sug:auto_generated.datab[18]
datab[19] => add_sub_sug:auto_generated.datab[19]
datab[20] => add_sub_sug:auto_generated.datab[20]
datab[21] => add_sub_sug:auto_generated.datab[21]
datab[22] => add_sub_sug:auto_generated.datab[22]
datab[23] => add_sub_sug:auto_generated.datab[23]
datab[24] => add_sub_sug:auto_generated.datab[24]
datab[25] => add_sub_sug:auto_generated.datab[25]
datab[26] => add_sub_sug:auto_generated.datab[26]
datab[27] => add_sub_sug:auto_generated.datab[27]
datab[28] => add_sub_sug:auto_generated.datab[28]
datab[29] => add_sub_sug:auto_generated.datab[29]
datab[30] => add_sub_sug:auto_generated.datab[30]
cin => add_sub_sug:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sug:auto_generated.result[0]
result[1] <= add_sub_sug:auto_generated.result[1]
result[2] <= add_sub_sug:auto_generated.result[2]
result[3] <= add_sub_sug:auto_generated.result[3]
result[4] <= add_sub_sug:auto_generated.result[4]
result[5] <= add_sub_sug:auto_generated.result[5]
result[6] <= add_sub_sug:auto_generated.result[6]
result[7] <= add_sub_sug:auto_generated.result[7]
result[8] <= add_sub_sug:auto_generated.result[8]
result[9] <= add_sub_sug:auto_generated.result[9]
result[10] <= add_sub_sug:auto_generated.result[10]
result[11] <= add_sub_sug:auto_generated.result[11]
result[12] <= add_sub_sug:auto_generated.result[12]
result[13] <= add_sub_sug:auto_generated.result[13]
result[14] <= add_sub_sug:auto_generated.result[14]
result[15] <= add_sub_sug:auto_generated.result[15]
result[16] <= add_sub_sug:auto_generated.result[16]
result[17] <= add_sub_sug:auto_generated.result[17]
result[18] <= add_sub_sug:auto_generated.result[18]
result[19] <= add_sub_sug:auto_generated.result[19]
result[20] <= add_sub_sug:auto_generated.result[20]
result[21] <= add_sub_sug:auto_generated.result[21]
result[22] <= add_sub_sug:auto_generated.result[22]
result[23] <= add_sub_sug:auto_generated.result[23]
result[24] <= add_sub_sug:auto_generated.result[24]
result[25] <= add_sub_sug:auto_generated.result[25]
result[26] <= add_sub_sug:auto_generated.result[26]
result[27] <= add_sub_sug:auto_generated.result[27]
result[28] <= add_sub_sug:auto_generated.result[28]
result[29] <= add_sub_sug:auto_generated.result[29]
result[30] <= add_sub_sug:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_sug:auto_generated
cin => op_1.IN62
cin => op_1.IN63
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0
dataa[0] => add_sub_4lg:auto_generated.dataa[0]
dataa[1] => add_sub_4lg:auto_generated.dataa[1]
dataa[2] => add_sub_4lg:auto_generated.dataa[2]
dataa[3] => add_sub_4lg:auto_generated.dataa[3]
dataa[4] => add_sub_4lg:auto_generated.dataa[4]
dataa[5] => add_sub_4lg:auto_generated.dataa[5]
dataa[6] => add_sub_4lg:auto_generated.dataa[6]
dataa[7] => add_sub_4lg:auto_generated.dataa[7]
dataa[8] => add_sub_4lg:auto_generated.dataa[8]
dataa[9] => add_sub_4lg:auto_generated.dataa[9]
dataa[10] => add_sub_4lg:auto_generated.dataa[10]
dataa[11] => add_sub_4lg:auto_generated.dataa[11]
dataa[12] => add_sub_4lg:auto_generated.dataa[12]
dataa[13] => add_sub_4lg:auto_generated.dataa[13]
dataa[14] => add_sub_4lg:auto_generated.dataa[14]
dataa[15] => add_sub_4lg:auto_generated.dataa[15]
dataa[16] => add_sub_4lg:auto_generated.dataa[16]
dataa[17] => add_sub_4lg:auto_generated.dataa[17]
dataa[18] => add_sub_4lg:auto_generated.dataa[18]
dataa[19] => add_sub_4lg:auto_generated.dataa[19]
dataa[20] => add_sub_4lg:auto_generated.dataa[20]
dataa[21] => add_sub_4lg:auto_generated.dataa[21]
dataa[22] => add_sub_4lg:auto_generated.dataa[22]
dataa[23] => add_sub_4lg:auto_generated.dataa[23]
dataa[24] => add_sub_4lg:auto_generated.dataa[24]
dataa[25] => add_sub_4lg:auto_generated.dataa[25]
dataa[26] => add_sub_4lg:auto_generated.dataa[26]
dataa[27] => add_sub_4lg:auto_generated.dataa[27]
dataa[28] => add_sub_4lg:auto_generated.dataa[28]
dataa[29] => add_sub_4lg:auto_generated.dataa[29]
dataa[30] => add_sub_4lg:auto_generated.dataa[30]
dataa[31] => add_sub_4lg:auto_generated.dataa[31]
dataa[32] => add_sub_4lg:auto_generated.dataa[32]
dataa[33] => add_sub_4lg:auto_generated.dataa[33]
dataa[34] => add_sub_4lg:auto_generated.dataa[34]
dataa[35] => add_sub_4lg:auto_generated.dataa[35]
dataa[36] => add_sub_4lg:auto_generated.dataa[36]
dataa[37] => add_sub_4lg:auto_generated.dataa[37]
dataa[38] => add_sub_4lg:auto_generated.dataa[38]
dataa[39] => add_sub_4lg:auto_generated.dataa[39]
dataa[40] => add_sub_4lg:auto_generated.dataa[40]
dataa[41] => add_sub_4lg:auto_generated.dataa[41]
dataa[42] => add_sub_4lg:auto_generated.dataa[42]
dataa[43] => add_sub_4lg:auto_generated.dataa[43]
dataa[44] => add_sub_4lg:auto_generated.dataa[44]
dataa[45] => add_sub_4lg:auto_generated.dataa[45]
dataa[46] => add_sub_4lg:auto_generated.dataa[46]
dataa[47] => add_sub_4lg:auto_generated.dataa[47]
dataa[48] => add_sub_4lg:auto_generated.dataa[48]
dataa[49] => add_sub_4lg:auto_generated.dataa[49]
datab[0] => add_sub_4lg:auto_generated.datab[0]
datab[1] => add_sub_4lg:auto_generated.datab[1]
datab[2] => add_sub_4lg:auto_generated.datab[2]
datab[3] => add_sub_4lg:auto_generated.datab[3]
datab[4] => add_sub_4lg:auto_generated.datab[4]
datab[5] => add_sub_4lg:auto_generated.datab[5]
datab[6] => add_sub_4lg:auto_generated.datab[6]
datab[7] => add_sub_4lg:auto_generated.datab[7]
datab[8] => add_sub_4lg:auto_generated.datab[8]
datab[9] => add_sub_4lg:auto_generated.datab[9]
datab[10] => add_sub_4lg:auto_generated.datab[10]
datab[11] => add_sub_4lg:auto_generated.datab[11]
datab[12] => add_sub_4lg:auto_generated.datab[12]
datab[13] => add_sub_4lg:auto_generated.datab[13]
datab[14] => add_sub_4lg:auto_generated.datab[14]
datab[15] => add_sub_4lg:auto_generated.datab[15]
datab[16] => add_sub_4lg:auto_generated.datab[16]
datab[17] => add_sub_4lg:auto_generated.datab[17]
datab[18] => add_sub_4lg:auto_generated.datab[18]
datab[19] => add_sub_4lg:auto_generated.datab[19]
datab[20] => add_sub_4lg:auto_generated.datab[20]
datab[21] => add_sub_4lg:auto_generated.datab[21]
datab[22] => add_sub_4lg:auto_generated.datab[22]
datab[23] => add_sub_4lg:auto_generated.datab[23]
datab[24] => add_sub_4lg:auto_generated.datab[24]
datab[25] => add_sub_4lg:auto_generated.datab[25]
datab[26] => add_sub_4lg:auto_generated.datab[26]
datab[27] => add_sub_4lg:auto_generated.datab[27]
datab[28] => add_sub_4lg:auto_generated.datab[28]
datab[29] => add_sub_4lg:auto_generated.datab[29]
datab[30] => add_sub_4lg:auto_generated.datab[30]
datab[31] => add_sub_4lg:auto_generated.datab[31]
datab[32] => add_sub_4lg:auto_generated.datab[32]
datab[33] => add_sub_4lg:auto_generated.datab[33]
datab[34] => add_sub_4lg:auto_generated.datab[34]
datab[35] => add_sub_4lg:auto_generated.datab[35]
datab[36] => add_sub_4lg:auto_generated.datab[36]
datab[37] => add_sub_4lg:auto_generated.datab[37]
datab[38] => add_sub_4lg:auto_generated.datab[38]
datab[39] => add_sub_4lg:auto_generated.datab[39]
datab[40] => add_sub_4lg:auto_generated.datab[40]
datab[41] => add_sub_4lg:auto_generated.datab[41]
datab[42] => add_sub_4lg:auto_generated.datab[42]
datab[43] => add_sub_4lg:auto_generated.datab[43]
datab[44] => add_sub_4lg:auto_generated.datab[44]
datab[45] => add_sub_4lg:auto_generated.datab[45]
datab[46] => add_sub_4lg:auto_generated.datab[46]
datab[47] => add_sub_4lg:auto_generated.datab[47]
datab[48] => add_sub_4lg:auto_generated.datab[48]
datab[49] => add_sub_4lg:auto_generated.datab[49]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4lg:auto_generated.result[0]
result[1] <= add_sub_4lg:auto_generated.result[1]
result[2] <= add_sub_4lg:auto_generated.result[2]
result[3] <= add_sub_4lg:auto_generated.result[3]
result[4] <= add_sub_4lg:auto_generated.result[4]
result[5] <= add_sub_4lg:auto_generated.result[5]
result[6] <= add_sub_4lg:auto_generated.result[6]
result[7] <= add_sub_4lg:auto_generated.result[7]
result[8] <= add_sub_4lg:auto_generated.result[8]
result[9] <= add_sub_4lg:auto_generated.result[9]
result[10] <= add_sub_4lg:auto_generated.result[10]
result[11] <= add_sub_4lg:auto_generated.result[11]
result[12] <= add_sub_4lg:auto_generated.result[12]
result[13] <= add_sub_4lg:auto_generated.result[13]
result[14] <= add_sub_4lg:auto_generated.result[14]
result[15] <= add_sub_4lg:auto_generated.result[15]
result[16] <= add_sub_4lg:auto_generated.result[16]
result[17] <= add_sub_4lg:auto_generated.result[17]
result[18] <= add_sub_4lg:auto_generated.result[18]
result[19] <= add_sub_4lg:auto_generated.result[19]
result[20] <= add_sub_4lg:auto_generated.result[20]
result[21] <= add_sub_4lg:auto_generated.result[21]
result[22] <= add_sub_4lg:auto_generated.result[22]
result[23] <= add_sub_4lg:auto_generated.result[23]
result[24] <= add_sub_4lg:auto_generated.result[24]
result[25] <= add_sub_4lg:auto_generated.result[25]
result[26] <= add_sub_4lg:auto_generated.result[26]
result[27] <= add_sub_4lg:auto_generated.result[27]
result[28] <= add_sub_4lg:auto_generated.result[28]
result[29] <= add_sub_4lg:auto_generated.result[29]
result[30] <= add_sub_4lg:auto_generated.result[30]
result[31] <= add_sub_4lg:auto_generated.result[31]
result[32] <= add_sub_4lg:auto_generated.result[32]
result[33] <= add_sub_4lg:auto_generated.result[33]
result[34] <= add_sub_4lg:auto_generated.result[34]
result[35] <= add_sub_4lg:auto_generated.result[35]
result[36] <= add_sub_4lg:auto_generated.result[36]
result[37] <= add_sub_4lg:auto_generated.result[37]
result[38] <= add_sub_4lg:auto_generated.result[38]
result[39] <= add_sub_4lg:auto_generated.result[39]
result[40] <= add_sub_4lg:auto_generated.result[40]
result[41] <= add_sub_4lg:auto_generated.result[41]
result[42] <= add_sub_4lg:auto_generated.result[42]
result[43] <= add_sub_4lg:auto_generated.result[43]
result[44] <= add_sub_4lg:auto_generated.result[44]
result[45] <= add_sub_4lg:auto_generated.result[45]
result[46] <= add_sub_4lg:auto_generated.result[46]
result[47] <= add_sub_4lg:auto_generated.result[47]
result[48] <= add_sub_4lg:auto_generated.result[48]
result[49] <= add_sub_4lg:auto_generated.result[49]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_4lg:auto_generated
dataa[0] => op_1.IN99
dataa[1] => op_1.IN97
dataa[2] => op_1.IN95
dataa[3] => op_1.IN93
dataa[4] => op_1.IN91
dataa[5] => op_1.IN89
dataa[6] => op_1.IN87
dataa[7] => op_1.IN85
dataa[8] => op_1.IN83
dataa[9] => op_1.IN81
dataa[10] => op_1.IN79
dataa[11] => op_1.IN77
dataa[12] => op_1.IN75
dataa[13] => op_1.IN73
dataa[14] => op_1.IN71
dataa[15] => op_1.IN69
dataa[16] => op_1.IN67
dataa[17] => op_1.IN65
dataa[18] => op_1.IN63
dataa[19] => op_1.IN61
dataa[20] => op_1.IN59
dataa[21] => op_1.IN57
dataa[22] => op_1.IN55
dataa[23] => op_1.IN53
dataa[24] => op_1.IN51
dataa[25] => op_1.IN49
dataa[26] => op_1.IN47
dataa[27] => op_1.IN45
dataa[28] => op_1.IN43
dataa[29] => op_1.IN41
dataa[30] => op_1.IN39
dataa[31] => op_1.IN37
dataa[32] => op_1.IN35
dataa[33] => op_1.IN33
dataa[34] => op_1.IN31
dataa[35] => op_1.IN29
dataa[36] => op_1.IN27
dataa[37] => op_1.IN25
dataa[38] => op_1.IN23
dataa[39] => op_1.IN21
dataa[40] => op_1.IN19
dataa[41] => op_1.IN17
dataa[42] => op_1.IN15
dataa[43] => op_1.IN13
dataa[44] => op_1.IN11
dataa[45] => op_1.IN9
dataa[46] => op_1.IN7
dataa[47] => op_1.IN5
dataa[48] => op_1.IN3
dataa[49] => op_1.IN1
datab[0] => op_1.IN100
datab[1] => op_1.IN98
datab[2] => op_1.IN96
datab[3] => op_1.IN94
datab[4] => op_1.IN92
datab[5] => op_1.IN90
datab[6] => op_1.IN88
datab[7] => op_1.IN86
datab[8] => op_1.IN84
datab[9] => op_1.IN82
datab[10] => op_1.IN80
datab[11] => op_1.IN78
datab[12] => op_1.IN76
datab[13] => op_1.IN74
datab[14] => op_1.IN72
datab[15] => op_1.IN70
datab[16] => op_1.IN68
datab[17] => op_1.IN66
datab[18] => op_1.IN64
datab[19] => op_1.IN62
datab[20] => op_1.IN60
datab[21] => op_1.IN58
datab[22] => op_1.IN56
datab[23] => op_1.IN54
datab[24] => op_1.IN52
datab[25] => op_1.IN50
datab[26] => op_1.IN48
datab[27] => op_1.IN46
datab[28] => op_1.IN44
datab[29] => op_1.IN42
datab[30] => op_1.IN40
datab[31] => op_1.IN38
datab[32] => op_1.IN36
datab[33] => op_1.IN34
datab[34] => op_1.IN32
datab[35] => op_1.IN30
datab[36] => op_1.IN28
datab[37] => op_1.IN26
datab[38] => op_1.IN24
datab[39] => op_1.IN22
datab[40] => op_1.IN20
datab[41] => op_1.IN18
datab[42] => op_1.IN16
datab[43] => op_1.IN14
datab[44] => op_1.IN12
datab[45] => op_1.IN10
datab[46] => op_1.IN8
datab[47] => op_1.IN6
datab[48] => op_1.IN4
datab[49] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2
dataa[0] => cmpr_u3i:auto_generated.dataa[0]
dataa[1] => cmpr_u3i:auto_generated.dataa[1]
dataa[2] => cmpr_u3i:auto_generated.dataa[2]
dataa[3] => cmpr_u3i:auto_generated.dataa[3]
dataa[4] => cmpr_u3i:auto_generated.dataa[4]
dataa[5] => cmpr_u3i:auto_generated.dataa[5]
dataa[6] => cmpr_u3i:auto_generated.dataa[6]
dataa[7] => cmpr_u3i:auto_generated.dataa[7]
dataa[8] => cmpr_u3i:auto_generated.dataa[8]
dataa[9] => cmpr_u3i:auto_generated.dataa[9]
dataa[10] => cmpr_u3i:auto_generated.dataa[10]
dataa[11] => cmpr_u3i:auto_generated.dataa[11]
dataa[12] => cmpr_u3i:auto_generated.dataa[12]
dataa[13] => cmpr_u3i:auto_generated.dataa[13]
dataa[14] => cmpr_u3i:auto_generated.dataa[14]
dataa[15] => cmpr_u3i:auto_generated.dataa[15]
dataa[16] => cmpr_u3i:auto_generated.dataa[16]
dataa[17] => cmpr_u3i:auto_generated.dataa[17]
dataa[18] => cmpr_u3i:auto_generated.dataa[18]
dataa[19] => cmpr_u3i:auto_generated.dataa[19]
dataa[20] => cmpr_u3i:auto_generated.dataa[20]
dataa[21] => cmpr_u3i:auto_generated.dataa[21]
dataa[22] => cmpr_u3i:auto_generated.dataa[22]
datab[0] => cmpr_u3i:auto_generated.datab[0]
datab[1] => cmpr_u3i:auto_generated.datab[1]
datab[2] => cmpr_u3i:auto_generated.datab[2]
datab[3] => cmpr_u3i:auto_generated.datab[3]
datab[4] => cmpr_u3i:auto_generated.datab[4]
datab[5] => cmpr_u3i:auto_generated.datab[5]
datab[6] => cmpr_u3i:auto_generated.datab[6]
datab[7] => cmpr_u3i:auto_generated.datab[7]
datab[8] => cmpr_u3i:auto_generated.datab[8]
datab[9] => cmpr_u3i:auto_generated.datab[9]
datab[10] => cmpr_u3i:auto_generated.datab[10]
datab[11] => cmpr_u3i:auto_generated.datab[11]
datab[12] => cmpr_u3i:auto_generated.datab[12]
datab[13] => cmpr_u3i:auto_generated.datab[13]
datab[14] => cmpr_u3i:auto_generated.datab[14]
datab[15] => cmpr_u3i:auto_generated.datab[15]
datab[16] => cmpr_u3i:auto_generated.datab[16]
datab[17] => cmpr_u3i:auto_generated.datab[17]
datab[18] => cmpr_u3i:auto_generated.datab[18]
datab[19] => cmpr_u3i:auto_generated.datab[19]
datab[20] => cmpr_u3i:auto_generated.datab[20]
datab[21] => cmpr_u3i:auto_generated.datab[21]
datab[22] => cmpr_u3i:auto_generated.datab[22]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_u3i:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_u3i:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
dataa[22] => op_1.IN1
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
datab[22] => op_1.IN2


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod
dataa[0] => mult_cjt:auto_generated.dataa[0]
dataa[1] => mult_cjt:auto_generated.dataa[1]
dataa[2] => mult_cjt:auto_generated.dataa[2]
dataa[3] => mult_cjt:auto_generated.dataa[3]
dataa[4] => mult_cjt:auto_generated.dataa[4]
dataa[5] => mult_cjt:auto_generated.dataa[5]
dataa[6] => mult_cjt:auto_generated.dataa[6]
dataa[7] => mult_cjt:auto_generated.dataa[7]
dataa[8] => mult_cjt:auto_generated.dataa[8]
dataa[9] => mult_cjt:auto_generated.dataa[9]
dataa[10] => mult_cjt:auto_generated.dataa[10]
dataa[11] => mult_cjt:auto_generated.dataa[11]
dataa[12] => mult_cjt:auto_generated.dataa[12]
dataa[13] => mult_cjt:auto_generated.dataa[13]
dataa[14] => mult_cjt:auto_generated.dataa[14]
dataa[15] => mult_cjt:auto_generated.dataa[15]
dataa[16] => mult_cjt:auto_generated.dataa[16]
dataa[17] => mult_cjt:auto_generated.dataa[17]
dataa[18] => mult_cjt:auto_generated.dataa[18]
dataa[19] => mult_cjt:auto_generated.dataa[19]
dataa[20] => mult_cjt:auto_generated.dataa[20]
dataa[21] => mult_cjt:auto_generated.dataa[21]
dataa[22] => mult_cjt:auto_generated.dataa[22]
dataa[23] => mult_cjt:auto_generated.dataa[23]
dataa[24] => mult_cjt:auto_generated.dataa[24]
datab[0] => mult_cjt:auto_generated.datab[0]
datab[1] => mult_cjt:auto_generated.datab[1]
datab[2] => mult_cjt:auto_generated.datab[2]
datab[3] => mult_cjt:auto_generated.datab[3]
datab[4] => mult_cjt:auto_generated.datab[4]
datab[5] => mult_cjt:auto_generated.datab[5]
datab[6] => mult_cjt:auto_generated.datab[6]
datab[7] => mult_cjt:auto_generated.datab[7]
datab[8] => mult_cjt:auto_generated.datab[8]
datab[9] => mult_cjt:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_cjt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_cjt:auto_generated.clock
clken => mult_cjt:auto_generated.clken
result[0] <= mult_cjt:auto_generated.result[0]
result[1] <= mult_cjt:auto_generated.result[1]
result[2] <= mult_cjt:auto_generated.result[2]
result[3] <= mult_cjt:auto_generated.result[3]
result[4] <= mult_cjt:auto_generated.result[4]
result[5] <= mult_cjt:auto_generated.result[5]
result[6] <= mult_cjt:auto_generated.result[6]
result[7] <= mult_cjt:auto_generated.result[7]
result[8] <= mult_cjt:auto_generated.result[8]
result[9] <= mult_cjt:auto_generated.result[9]
result[10] <= mult_cjt:auto_generated.result[10]
result[11] <= mult_cjt:auto_generated.result[11]
result[12] <= mult_cjt:auto_generated.result[12]
result[13] <= mult_cjt:auto_generated.result[13]
result[14] <= mult_cjt:auto_generated.result[14]
result[15] <= mult_cjt:auto_generated.result[15]
result[16] <= mult_cjt:auto_generated.result[16]
result[17] <= mult_cjt:auto_generated.result[17]
result[18] <= mult_cjt:auto_generated.result[18]
result[19] <= mult_cjt:auto_generated.result[19]
result[20] <= mult_cjt:auto_generated.result[20]
result[21] <= mult_cjt:auto_generated.result[21]
result[22] <= mult_cjt:auto_generated.result[22]
result[23] <= mult_cjt:auto_generated.result[23]
result[24] <= mult_cjt:auto_generated.result[24]
result[25] <= mult_cjt:auto_generated.result[25]
result[26] <= mult_cjt:auto_generated.result[26]
result[27] <= mult_cjt:auto_generated.result[27]
result[28] <= mult_cjt:auto_generated.result[28]
result[29] <= mult_cjt:auto_generated.result[29]
result[30] <= mult_cjt:auto_generated.result[30]
result[31] <= mult_cjt:auto_generated.result[31]
result[32] <= mult_cjt:auto_generated.result[32]
result[33] <= mult_cjt:auto_generated.result[33]
result[34] <= mult_cjt:auto_generated.result[34]


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod
dataa[0] => mult_9jt:auto_generated.dataa[0]
dataa[1] => mult_9jt:auto_generated.dataa[1]
dataa[2] => mult_9jt:auto_generated.dataa[2]
dataa[3] => mult_9jt:auto_generated.dataa[3]
dataa[4] => mult_9jt:auto_generated.dataa[4]
dataa[5] => mult_9jt:auto_generated.dataa[5]
dataa[6] => mult_9jt:auto_generated.dataa[6]
dataa[7] => mult_9jt:auto_generated.dataa[7]
dataa[8] => mult_9jt:auto_generated.dataa[8]
dataa[9] => mult_9jt:auto_generated.dataa[9]
dataa[10] => mult_9jt:auto_generated.dataa[10]
dataa[11] => mult_9jt:auto_generated.dataa[11]
dataa[12] => mult_9jt:auto_generated.dataa[12]
dataa[13] => mult_9jt:auto_generated.dataa[13]
dataa[14] => mult_9jt:auto_generated.dataa[14]
dataa[15] => mult_9jt:auto_generated.dataa[15]
dataa[16] => mult_9jt:auto_generated.dataa[16]
dataa[17] => mult_9jt:auto_generated.dataa[17]
dataa[18] => mult_9jt:auto_generated.dataa[18]
dataa[19] => mult_9jt:auto_generated.dataa[19]
dataa[20] => mult_9jt:auto_generated.dataa[20]
dataa[21] => mult_9jt:auto_generated.dataa[21]
dataa[22] => mult_9jt:auto_generated.dataa[22]
dataa[23] => mult_9jt:auto_generated.dataa[23]
datab[0] => mult_9jt:auto_generated.datab[0]
datab[1] => mult_9jt:auto_generated.datab[1]
datab[2] => mult_9jt:auto_generated.datab[2]
datab[3] => mult_9jt:auto_generated.datab[3]
datab[4] => mult_9jt:auto_generated.datab[4]
datab[5] => mult_9jt:auto_generated.datab[5]
datab[6] => mult_9jt:auto_generated.datab[6]
datab[7] => mult_9jt:auto_generated.datab[7]
datab[8] => mult_9jt:auto_generated.datab[8]
datab[9] => mult_9jt:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_9jt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_9jt:auto_generated.clock
clken => mult_9jt:auto_generated.clken
result[0] <= mult_9jt:auto_generated.result[0]
result[1] <= mult_9jt:auto_generated.result[1]
result[2] <= mult_9jt:auto_generated.result[2]
result[3] <= mult_9jt:auto_generated.result[3]
result[4] <= mult_9jt:auto_generated.result[4]
result[5] <= mult_9jt:auto_generated.result[5]
result[6] <= mult_9jt:auto_generated.result[6]
result[7] <= mult_9jt:auto_generated.result[7]
result[8] <= mult_9jt:auto_generated.result[8]
result[9] <= mult_9jt:auto_generated.result[9]
result[10] <= mult_9jt:auto_generated.result[10]
result[11] <= mult_9jt:auto_generated.result[11]
result[12] <= mult_9jt:auto_generated.result[12]
result[13] <= mult_9jt:auto_generated.result[13]
result[14] <= mult_9jt:auto_generated.result[14]
result[15] <= mult_9jt:auto_generated.result[15]
result[16] <= mult_9jt:auto_generated.result[16]
result[17] <= mult_9jt:auto_generated.result[17]
result[18] <= mult_9jt:auto_generated.result[18]
result[19] <= mult_9jt:auto_generated.result[19]
result[20] <= mult_9jt:auto_generated.result[20]
result[21] <= mult_9jt:auto_generated.result[21]
result[22] <= mult_9jt:auto_generated.result[22]
result[23] <= mult_9jt:auto_generated.result[23]
result[24] <= mult_9jt:auto_generated.result[24]
result[25] <= mult_9jt:auto_generated.result[25]
result[26] <= mult_9jt:auto_generated.result[26]
result[27] <= mult_9jt:auto_generated.result[27]
result[28] <= mult_9jt:auto_generated.result[28]
result[29] <= mult_9jt:auto_generated.result[29]
result[30] <= mult_9jt:auto_generated.result[30]
result[31] <= mult_9jt:auto_generated.result[31]
result[32] <= mult_9jt:auto_generated.result[32]
result[33] <= mult_9jt:auto_generated.result[33]


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0
dataa[0] => mult_ijt:auto_generated.dataa[0]
dataa[1] => mult_ijt:auto_generated.dataa[1]
dataa[2] => mult_ijt:auto_generated.dataa[2]
dataa[3] => mult_ijt:auto_generated.dataa[3]
dataa[4] => mult_ijt:auto_generated.dataa[4]
dataa[5] => mult_ijt:auto_generated.dataa[5]
dataa[6] => mult_ijt:auto_generated.dataa[6]
dataa[7] => mult_ijt:auto_generated.dataa[7]
dataa[8] => mult_ijt:auto_generated.dataa[8]
dataa[9] => mult_ijt:auto_generated.dataa[9]
dataa[10] => mult_ijt:auto_generated.dataa[10]
dataa[11] => mult_ijt:auto_generated.dataa[11]
dataa[12] => mult_ijt:auto_generated.dataa[12]
dataa[13] => mult_ijt:auto_generated.dataa[13]
dataa[14] => mult_ijt:auto_generated.dataa[14]
dataa[15] => mult_ijt:auto_generated.dataa[15]
dataa[16] => mult_ijt:auto_generated.dataa[16]
datab[0] => mult_ijt:auto_generated.datab[0]
datab[1] => mult_ijt:auto_generated.datab[1]
datab[2] => mult_ijt:auto_generated.datab[2]
datab[3] => mult_ijt:auto_generated.datab[3]
datab[4] => mult_ijt:auto_generated.datab[4]
datab[5] => mult_ijt:auto_generated.datab[5]
datab[6] => mult_ijt:auto_generated.datab[6]
datab[7] => mult_ijt:auto_generated.datab[7]
datab[8] => mult_ijt:auto_generated.datab[8]
datab[9] => mult_ijt:auto_generated.datab[9]
datab[10] => mult_ijt:auto_generated.datab[10]
datab[11] => mult_ijt:auto_generated.datab[11]
datab[12] => mult_ijt:auto_generated.datab[12]
datab[13] => mult_ijt:auto_generated.datab[13]
datab[14] => mult_ijt:auto_generated.datab[14]
datab[15] => mult_ijt:auto_generated.datab[15]
datab[16] => mult_ijt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_ijt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_ijt:auto_generated.clock
clken => mult_ijt:auto_generated.clken
result[0] <= mult_ijt:auto_generated.result[0]
result[1] <= mult_ijt:auto_generated.result[1]
result[2] <= mult_ijt:auto_generated.result[2]
result[3] <= mult_ijt:auto_generated.result[3]
result[4] <= mult_ijt:auto_generated.result[4]
result[5] <= mult_ijt:auto_generated.result[5]
result[6] <= mult_ijt:auto_generated.result[6]
result[7] <= mult_ijt:auto_generated.result[7]
result[8] <= mult_ijt:auto_generated.result[8]
result[9] <= mult_ijt:auto_generated.result[9]
result[10] <= mult_ijt:auto_generated.result[10]
result[11] <= mult_ijt:auto_generated.result[11]
result[12] <= mult_ijt:auto_generated.result[12]
result[13] <= mult_ijt:auto_generated.result[13]
result[14] <= mult_ijt:auto_generated.result[14]
result[15] <= mult_ijt:auto_generated.result[15]
result[16] <= mult_ijt:auto_generated.result[16]
result[17] <= mult_ijt:auto_generated.result[17]
result[18] <= mult_ijt:auto_generated.result[18]
result[19] <= mult_ijt:auto_generated.result[19]
result[20] <= mult_ijt:auto_generated.result[20]
result[21] <= mult_ijt:auto_generated.result[21]
result[22] <= mult_ijt:auto_generated.result[22]
result[23] <= mult_ijt:auto_generated.result[23]
result[24] <= mult_ijt:auto_generated.result[24]
result[25] <= mult_ijt:auto_generated.result[25]
result[26] <= mult_ijt:auto_generated.result[26]
result[27] <= mult_ijt:auto_generated.result[27]
result[28] <= mult_ijt:auto_generated.result[28]
result[29] <= mult_ijt:auto_generated.result[29]
result[30] <= mult_ijt:auto_generated.result[30]
result[31] <= mult_ijt:auto_generated.result[31]
result[32] <= mult_ijt:auto_generated.result[32]
result[33] <= mult_ijt:auto_generated.result[33]


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1
dataa[0] => mult_ijt:auto_generated.dataa[0]
dataa[1] => mult_ijt:auto_generated.dataa[1]
dataa[2] => mult_ijt:auto_generated.dataa[2]
dataa[3] => mult_ijt:auto_generated.dataa[3]
dataa[4] => mult_ijt:auto_generated.dataa[4]
dataa[5] => mult_ijt:auto_generated.dataa[5]
dataa[6] => mult_ijt:auto_generated.dataa[6]
dataa[7] => mult_ijt:auto_generated.dataa[7]
dataa[8] => mult_ijt:auto_generated.dataa[8]
dataa[9] => mult_ijt:auto_generated.dataa[9]
dataa[10] => mult_ijt:auto_generated.dataa[10]
dataa[11] => mult_ijt:auto_generated.dataa[11]
dataa[12] => mult_ijt:auto_generated.dataa[12]
dataa[13] => mult_ijt:auto_generated.dataa[13]
dataa[14] => mult_ijt:auto_generated.dataa[14]
dataa[15] => mult_ijt:auto_generated.dataa[15]
dataa[16] => mult_ijt:auto_generated.dataa[16]
datab[0] => mult_ijt:auto_generated.datab[0]
datab[1] => mult_ijt:auto_generated.datab[1]
datab[2] => mult_ijt:auto_generated.datab[2]
datab[3] => mult_ijt:auto_generated.datab[3]
datab[4] => mult_ijt:auto_generated.datab[4]
datab[5] => mult_ijt:auto_generated.datab[5]
datab[6] => mult_ijt:auto_generated.datab[6]
datab[7] => mult_ijt:auto_generated.datab[7]
datab[8] => mult_ijt:auto_generated.datab[8]
datab[9] => mult_ijt:auto_generated.datab[9]
datab[10] => mult_ijt:auto_generated.datab[10]
datab[11] => mult_ijt:auto_generated.datab[11]
datab[12] => mult_ijt:auto_generated.datab[12]
datab[13] => mult_ijt:auto_generated.datab[13]
datab[14] => mult_ijt:auto_generated.datab[14]
datab[15] => mult_ijt:auto_generated.datab[15]
datab[16] => mult_ijt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_ijt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_ijt:auto_generated.clock
clken => mult_ijt:auto_generated.clken
result[0] <= mult_ijt:auto_generated.result[0]
result[1] <= mult_ijt:auto_generated.result[1]
result[2] <= mult_ijt:auto_generated.result[2]
result[3] <= mult_ijt:auto_generated.result[3]
result[4] <= mult_ijt:auto_generated.result[4]
result[5] <= mult_ijt:auto_generated.result[5]
result[6] <= mult_ijt:auto_generated.result[6]
result[7] <= mult_ijt:auto_generated.result[7]
result[8] <= mult_ijt:auto_generated.result[8]
result[9] <= mult_ijt:auto_generated.result[9]
result[10] <= mult_ijt:auto_generated.result[10]
result[11] <= mult_ijt:auto_generated.result[11]
result[12] <= mult_ijt:auto_generated.result[12]
result[13] <= mult_ijt:auto_generated.result[13]
result[14] <= mult_ijt:auto_generated.result[14]
result[15] <= mult_ijt:auto_generated.result[15]
result[16] <= mult_ijt:auto_generated.result[16]
result[17] <= mult_ijt:auto_generated.result[17]
result[18] <= mult_ijt:auto_generated.result[18]
result[19] <= mult_ijt:auto_generated.result[19]
result[20] <= mult_ijt:auto_generated.result[20]
result[21] <= mult_ijt:auto_generated.result[21]
result[22] <= mult_ijt:auto_generated.result[22]
result[23] <= mult_ijt:auto_generated.result[23]
result[24] <= mult_ijt:auto_generated.result[24]
result[25] <= mult_ijt:auto_generated.result[25]
result[26] <= mult_ijt:auto_generated.result[26]
result[27] <= mult_ijt:auto_generated.result[27]
result[28] <= mult_ijt:auto_generated.result[28]
result[29] <= mult_ijt:auto_generated.result[29]
result[30] <= mult_ijt:auto_generated.result[30]
result[31] <= mult_ijt:auto_generated.result[31]
result[32] <= mult_ijt:auto_generated.result[32]
result[33] <= mult_ijt:auto_generated.result[33]


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0
dataa[0] => mult_gjt:auto_generated.dataa[0]
dataa[1] => mult_gjt:auto_generated.dataa[1]
dataa[2] => mult_gjt:auto_generated.dataa[2]
dataa[3] => mult_gjt:auto_generated.dataa[3]
dataa[4] => mult_gjt:auto_generated.dataa[4]
dataa[5] => mult_gjt:auto_generated.dataa[5]
dataa[6] => mult_gjt:auto_generated.dataa[6]
dataa[7] => mult_gjt:auto_generated.dataa[7]
dataa[8] => mult_gjt:auto_generated.dataa[8]
dataa[9] => mult_gjt:auto_generated.dataa[9]
dataa[10] => mult_gjt:auto_generated.dataa[10]
dataa[11] => mult_gjt:auto_generated.dataa[11]
dataa[12] => mult_gjt:auto_generated.dataa[12]
dataa[13] => mult_gjt:auto_generated.dataa[13]
dataa[14] => mult_gjt:auto_generated.dataa[14]
dataa[15] => mult_gjt:auto_generated.dataa[15]
dataa[16] => mult_gjt:auto_generated.dataa[16]
dataa[17] => mult_gjt:auto_generated.dataa[17]
dataa[18] => mult_gjt:auto_generated.dataa[18]
dataa[19] => mult_gjt:auto_generated.dataa[19]
dataa[20] => mult_gjt:auto_generated.dataa[20]
dataa[21] => mult_gjt:auto_generated.dataa[21]
dataa[22] => mult_gjt:auto_generated.dataa[22]
dataa[23] => mult_gjt:auto_generated.dataa[23]
dataa[24] => mult_gjt:auto_generated.dataa[24]
dataa[25] => mult_gjt:auto_generated.dataa[25]
dataa[26] => mult_gjt:auto_generated.dataa[26]
dataa[27] => mult_gjt:auto_generated.dataa[27]
dataa[28] => mult_gjt:auto_generated.dataa[28]
dataa[29] => mult_gjt:auto_generated.dataa[29]
dataa[30] => mult_gjt:auto_generated.dataa[30]
dataa[31] => mult_gjt:auto_generated.dataa[31]
dataa[32] => mult_gjt:auto_generated.dataa[32]
dataa[33] => mult_gjt:auto_generated.dataa[33]
datab[0] => mult_gjt:auto_generated.datab[0]
datab[1] => mult_gjt:auto_generated.datab[1]
datab[2] => mult_gjt:auto_generated.datab[2]
datab[3] => mult_gjt:auto_generated.datab[3]
datab[4] => mult_gjt:auto_generated.datab[4]
datab[5] => mult_gjt:auto_generated.datab[5]
datab[6] => mult_gjt:auto_generated.datab[6]
datab[7] => mult_gjt:auto_generated.datab[7]
datab[8] => mult_gjt:auto_generated.datab[8]
datab[9] => mult_gjt:auto_generated.datab[9]
datab[10] => mult_gjt:auto_generated.datab[10]
datab[11] => mult_gjt:auto_generated.datab[11]
datab[12] => mult_gjt:auto_generated.datab[12]
datab[13] => mult_gjt:auto_generated.datab[13]
datab[14] => mult_gjt:auto_generated.datab[14]
datab[15] => mult_gjt:auto_generated.datab[15]
datab[16] => mult_gjt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_gjt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gjt:auto_generated.clock
clken => mult_gjt:auto_generated.clken
result[0] <= mult_gjt:auto_generated.result[0]
result[1] <= mult_gjt:auto_generated.result[1]
result[2] <= mult_gjt:auto_generated.result[2]
result[3] <= mult_gjt:auto_generated.result[3]
result[4] <= mult_gjt:auto_generated.result[4]
result[5] <= mult_gjt:auto_generated.result[5]
result[6] <= mult_gjt:auto_generated.result[6]
result[7] <= mult_gjt:auto_generated.result[7]
result[8] <= mult_gjt:auto_generated.result[8]
result[9] <= mult_gjt:auto_generated.result[9]
result[10] <= mult_gjt:auto_generated.result[10]
result[11] <= mult_gjt:auto_generated.result[11]
result[12] <= mult_gjt:auto_generated.result[12]
result[13] <= mult_gjt:auto_generated.result[13]
result[14] <= mult_gjt:auto_generated.result[14]
result[15] <= mult_gjt:auto_generated.result[15]
result[16] <= mult_gjt:auto_generated.result[16]
result[17] <= mult_gjt:auto_generated.result[17]
result[18] <= mult_gjt:auto_generated.result[18]
result[19] <= mult_gjt:auto_generated.result[19]
result[20] <= mult_gjt:auto_generated.result[20]
result[21] <= mult_gjt:auto_generated.result[21]
result[22] <= mult_gjt:auto_generated.result[22]
result[23] <= mult_gjt:auto_generated.result[23]
result[24] <= mult_gjt:auto_generated.result[24]
result[25] <= mult_gjt:auto_generated.result[25]
result[26] <= mult_gjt:auto_generated.result[26]
result[27] <= mult_gjt:auto_generated.result[27]
result[28] <= mult_gjt:auto_generated.result[28]
result[29] <= mult_gjt:auto_generated.result[29]
result[30] <= mult_gjt:auto_generated.result[30]
result[31] <= mult_gjt:auto_generated.result[31]
result[32] <= mult_gjt:auto_generated.result[32]
result[33] <= mult_gjt:auto_generated.result[33]
result[34] <= mult_gjt:auto_generated.result[34]
result[35] <= mult_gjt:auto_generated.result[35]
result[36] <= mult_gjt:auto_generated.result[36]
result[37] <= mult_gjt:auto_generated.result[37]
result[38] <= mult_gjt:auto_generated.result[38]
result[39] <= mult_gjt:auto_generated.result[39]
result[40] <= mult_gjt:auto_generated.result[40]
result[41] <= mult_gjt:auto_generated.result[41]
result[42] <= mult_gjt:auto_generated.result[42]
result[43] <= mult_gjt:auto_generated.result[43]
result[44] <= mult_gjt:auto_generated.result[44]
result[45] <= mult_gjt:auto_generated.result[45]
result[46] <= mult_gjt:auto_generated.result[46]
result[47] <= mult_gjt:auto_generated.result[47]
result[48] <= mult_gjt:auto_generated.result[48]
result[49] <= mult_gjt:auto_generated.result[49]
result[50] <= mult_gjt:auto_generated.result[50]


|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
dataa[27] => mac_mult3.DATAA9
dataa[28] => mac_mult3.DATAA10
dataa[29] => mac_mult3.DATAA11
dataa[30] => mac_mult3.DATAA12
dataa[31] => mac_mult3.DATAA13
dataa[32] => mac_mult3.DATAA14
dataa[33] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult3.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult3.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft8a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft8a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft8a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft8a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft8a[32].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst
clock => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.clock
dataa[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[0]
dataa[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[1]
dataa[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[2]
dataa[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[3]
dataa[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[4]
dataa[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[5]
dataa[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[6]
dataa[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[7]
dataa[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[8]
dataa[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[9]
dataa[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[10]
dataa[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[11]
dataa[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[12]
dataa[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[13]
dataa[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[14]
dataa[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[15]
dataa[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[16]
dataa[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[17]
dataa[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[18]
dataa[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[19]
dataa[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[20]
dataa[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[21]
dataa[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[22]
dataa[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[23]
dataa[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[24]
dataa[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[25]
dataa[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[26]
dataa[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[27]
dataa[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[28]
dataa[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[29]
dataa[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[30]
dataa[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[31]
datab[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[0]
datab[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[1]
datab[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[2]
datab[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[3]
datab[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[4]
datab[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[5]
datab[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[6]
datab[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[7]
datab[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[8]
datab[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[9]
datab[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[10]
datab[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[11]
datab[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[12]
datab[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[13]
datab[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[14]
datab[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[15]
datab[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[16]
datab[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[17]
datab[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[18]
datab[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[19]
datab[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[20]
datab[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[21]
datab[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[22]
datab[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[23]
datab[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[24]
datab[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[25]
datab[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[26]
datab[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[27]
datab[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[28]
datab[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[29]
datab[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[30]
datab[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[31]
result[0] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[0]
result[1] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[1]
result[2] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[2]
result[3] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[3]
result[4] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[4]
result[5] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[5]
result[6] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[6]
result[7] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[7]
result[8] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[8]
result[9] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[9]
result[10] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[10]
result[11] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[11]
result[12] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[12]
result[13] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[13]
result[14] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[14]
result[15] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[15]
result[16] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[16]
result[17] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[17]
result[18] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[18]
result[19] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[19]
result[20] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[20]
result[21] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[21]
result[22] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[22]
result[23] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[23]
result[24] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[24]
result[25] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[25]
result[26] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[26]
result[27] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[27]
result[28] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[28]
result[29] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[29]
result[30] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[30]
result[31] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[31]


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component
clock => SUB32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo338w339w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => datab_sign_dffe1.DATAIN
datab[31] => wire_w_lg_input_datab_infinite_dffe15_wo337w[0].IN1
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7
data[0] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|memristor:inst|regy:inst11
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q[0]
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q[1]
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q[2]
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q[3]
q[4] <= lpm_shiftreg:LPM_SHIFTREG_component.q[4]
q[5] <= lpm_shiftreg:LPM_SHIFTREG_component.q[5]
q[6] <= lpm_shiftreg:LPM_SHIFTREG_component.q[6]
q[7] <= lpm_shiftreg:LPM_SHIFTREG_component.q[7]
q[8] <= lpm_shiftreg:LPM_SHIFTREG_component.q[8]
q[9] <= lpm_shiftreg:LPM_SHIFTREG_component.q[9]
q[10] <= lpm_shiftreg:LPM_SHIFTREG_component.q[10]
q[11] <= lpm_shiftreg:LPM_SHIFTREG_component.q[11]
q[12] <= lpm_shiftreg:LPM_SHIFTREG_component.q[12]
q[13] <= lpm_shiftreg:LPM_SHIFTREG_component.q[13]
q[14] <= lpm_shiftreg:LPM_SHIFTREG_component.q[14]
q[15] <= lpm_shiftreg:LPM_SHIFTREG_component.q[15]
q[16] <= lpm_shiftreg:LPM_SHIFTREG_component.q[16]
q[17] <= lpm_shiftreg:LPM_SHIFTREG_component.q[17]
q[18] <= lpm_shiftreg:LPM_SHIFTREG_component.q[18]
q[19] <= lpm_shiftreg:LPM_SHIFTREG_component.q[19]
q[20] <= lpm_shiftreg:LPM_SHIFTREG_component.q[20]
q[21] <= lpm_shiftreg:LPM_SHIFTREG_component.q[21]
q[22] <= lpm_shiftreg:LPM_SHIFTREG_component.q[22]
q[23] <= lpm_shiftreg:LPM_SHIFTREG_component.q[23]
q[24] <= lpm_shiftreg:LPM_SHIFTREG_component.q[24]
q[25] <= lpm_shiftreg:LPM_SHIFTREG_component.q[25]
q[26] <= lpm_shiftreg:LPM_SHIFTREG_component.q[26]
q[27] <= lpm_shiftreg:LPM_SHIFTREG_component.q[27]
q[28] <= lpm_shiftreg:LPM_SHIFTREG_component.q[28]
q[29] <= lpm_shiftreg:LPM_SHIFTREG_component.q[29]
q[30] <= lpm_shiftreg:LPM_SHIFTREG_component.q[30]
q[31] <= lpm_shiftreg:LPM_SHIFTREG_component.q[31]


|pavDOGFPGA|memristor:inst|regy:inst11|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|muxMeUp:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst9|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|memristor:inst|muxMeUp:inst8
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst8|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst8|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|memristor:inst|compEqual:inst13
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|pavDOGFPGA|memristor:inst|compEqual:inst13|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_0cj:auto_generated.dataa[0]
dataa[1] => cmpr_0cj:auto_generated.dataa[1]
datab[0] => cmpr_0cj:auto_generated.datab[0]
datab[1] => cmpr_0cj:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_0cj:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|compEqual:inst13|lpm_compare:LPM_COMPARE_component|cmpr_0cj:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|pavDOGFPGA|memristor:inst|compEqual:inst14
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|pavDOGFPGA|memristor:inst|compEqual:inst14|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_0cj:auto_generated.dataa[0]
dataa[1] => cmpr_0cj:auto_generated.dataa[1]
datab[0] => cmpr_0cj:auto_generated.datab[0]
datab[1] => cmpr_0cj:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_0cj:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|compEqual:inst14|lpm_compare:LPM_COMPARE_component|cmpr_0cj:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|pavDOGFPGA|memristor:inst|muxMeUp:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst7|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16
clock => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.clock
dataa[0] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[0]
dataa[1] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[1]
dataa[2] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[2]
dataa[3] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[3]
dataa[4] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[4]
dataa[5] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[5]
dataa[6] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[6]
dataa[7] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[7]
dataa[8] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[8]
dataa[9] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[9]
dataa[10] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[10]
dataa[11] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[11]
dataa[12] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[12]
dataa[13] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[13]
dataa[14] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[14]
dataa[15] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[15]
dataa[16] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[16]
dataa[17] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[17]
dataa[18] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[18]
dataa[19] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[19]
dataa[20] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[20]
dataa[21] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[21]
dataa[22] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[22]
dataa[23] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[23]
dataa[24] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[24]
dataa[25] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[25]
dataa[26] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[26]
dataa[27] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[27]
dataa[28] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[28]
dataa[29] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[29]
dataa[30] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[30]
dataa[31] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.dataa[31]
datab[0] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[0]
datab[1] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[1]
datab[2] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[2]
datab[3] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[3]
datab[4] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[4]
datab[5] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[5]
datab[6] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[6]
datab[7] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[7]
datab[8] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[8]
datab[9] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[9]
datab[10] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[10]
datab[11] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[11]
datab[12] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[12]
datab[13] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[13]
datab[14] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[14]
datab[15] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[15]
datab[16] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[16]
datab[17] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[17]
datab[18] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[18]
datab[19] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[19]
datab[20] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[20]
datab[21] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[21]
datab[22] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[22]
datab[23] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[23]
datab[24] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[24]
datab[25] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[25]
datab[26] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[26]
datab[27] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[27]
datab[28] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[28]
datab[29] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[29]
datab[30] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[30]
datab[31] => fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.datab[31]
agb <= fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component.agb


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component
agb <= out_agb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clock => out_agb_w_dffe3.CLK
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => lpm_compare:cmpr4.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[1] => lpm_compare:cmpr4.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[2] => lpm_compare:cmpr4.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[3] => lpm_compare:cmpr4.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[4] => lpm_compare:cmpr4.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[5] => lpm_compare:cmpr4.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[6] => lpm_compare:cmpr4.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[7] => lpm_compare:cmpr3.dataa[0]
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[8] => lpm_compare:cmpr3.dataa[1]
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[9] => lpm_compare:cmpr3.dataa[2]
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[10] => lpm_compare:cmpr3.dataa[3]
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[11] => lpm_compare:cmpr3.dataa[4]
dataa[12] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[12] => lpm_compare:cmpr3.dataa[5]
dataa[13] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[13] => lpm_compare:cmpr3.dataa[6]
dataa[14] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[14] => lpm_compare:cmpr3.dataa[7]
dataa[15] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[15] => lpm_compare:cmpr2.dataa[0]
dataa[16] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[16] => lpm_compare:cmpr2.dataa[1]
dataa[17] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[17] => lpm_compare:cmpr2.dataa[2]
dataa[18] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[18] => lpm_compare:cmpr2.dataa[3]
dataa[19] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[19] => lpm_compare:cmpr2.dataa[4]
dataa[20] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[20] => lpm_compare:cmpr2.dataa[5]
dataa[21] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[21] => lpm_compare:cmpr2.dataa[6]
dataa[22] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[22] => lpm_compare:cmpr2.dataa[7]
dataa[23] => wire_w_lg_w_dataa_range11w17w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range11w12w[0].IN0
dataa[23] => lpm_compare:cmpr1.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range11w17w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range11w12w[0].IN1
dataa[24] => lpm_compare:cmpr1.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range21w27w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range21w22w[0].IN1
dataa[25] => lpm_compare:cmpr1.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range31w37w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range31w32w[0].IN1
dataa[26] => lpm_compare:cmpr1.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range41w47w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range41w42w[0].IN1
dataa[27] => lpm_compare:cmpr1.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range51w57w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range51w52w[0].IN1
dataa[28] => lpm_compare:cmpr1.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range61w67w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range61w62w[0].IN1
dataa[29] => lpm_compare:cmpr1.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range71w77w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range71w72w[0].IN1
dataa[30] => lpm_compare:cmpr1.dataa[7]
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => lpm_compare:cmpr4.datab[0]
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[1] => lpm_compare:cmpr4.datab[1]
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[2] => lpm_compare:cmpr4.datab[2]
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[3] => lpm_compare:cmpr4.datab[3]
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[4] => lpm_compare:cmpr4.datab[4]
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[5] => lpm_compare:cmpr4.datab[5]
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[6] => lpm_compare:cmpr4.datab[6]
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[7] => lpm_compare:cmpr3.datab[0]
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[8] => lpm_compare:cmpr3.datab[1]
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[9] => lpm_compare:cmpr3.datab[2]
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[10] => lpm_compare:cmpr3.datab[3]
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[11] => lpm_compare:cmpr3.datab[4]
datab[12] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[12] => lpm_compare:cmpr3.datab[5]
datab[13] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[13] => lpm_compare:cmpr3.datab[6]
datab[14] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[14] => lpm_compare:cmpr3.datab[7]
datab[15] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[0]
datab[16] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[1]
datab[17] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[2]
datab[18] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[3]
datab[19] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[4]
datab[20] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[5]
datab[21] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[6]
datab[22] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[7]
datab[23] => wire_w_lg_w_datab_range14w19w[0].IN0
datab[23] => wire_w_lg_w_datab_range14w15w[0].IN0
datab[23] => lpm_compare:cmpr1.datab[0]
datab[24] => wire_w_lg_w_datab_range14w19w[0].IN1
datab[24] => wire_w_lg_w_datab_range14w15w[0].IN1
datab[24] => lpm_compare:cmpr1.datab[1]
datab[25] => wire_w_lg_w_datab_range24w29w[0].IN1
datab[25] => wire_w_lg_w_datab_range24w25w[0].IN1
datab[25] => lpm_compare:cmpr1.datab[2]
datab[26] => wire_w_lg_w_datab_range34w39w[0].IN1
datab[26] => wire_w_lg_w_datab_range34w35w[0].IN1
datab[26] => lpm_compare:cmpr1.datab[3]
datab[27] => wire_w_lg_w_datab_range44w49w[0].IN1
datab[27] => wire_w_lg_w_datab_range44w45w[0].IN1
datab[27] => lpm_compare:cmpr1.datab[4]
datab[28] => wire_w_lg_w_datab_range54w59w[0].IN1
datab[28] => wire_w_lg_w_datab_range54w55w[0].IN1
datab[28] => lpm_compare:cmpr1.datab[5]
datab[29] => wire_w_lg_w_datab_range64w69w[0].IN1
datab[29] => wire_w_lg_w_datab_range64w65w[0].IN1
datab[29] => lpm_compare:cmpr1.datab[6]
datab[30] => wire_w_lg_w_datab_range74w79w[0].IN1
datab[30] => wire_w_lg_w_datab_range74w75w[0].IN1
datab[30] => lpm_compare:cmpr1.datab[7]
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr1
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr1|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr2
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr2|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr3
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr3|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr4
dataa[0] => cmpr_jci:auto_generated.dataa[0]
dataa[1] => cmpr_jci:auto_generated.dataa[1]
dataa[2] => cmpr_jci:auto_generated.dataa[2]
dataa[3] => cmpr_jci:auto_generated.dataa[3]
dataa[4] => cmpr_jci:auto_generated.dataa[4]
dataa[5] => cmpr_jci:auto_generated.dataa[5]
dataa[6] => cmpr_jci:auto_generated.dataa[6]
datab[0] => cmpr_jci:auto_generated.datab[0]
datab[1] => cmpr_jci:auto_generated.datab[1]
datab[2] => cmpr_jci:auto_generated.datab[2]
datab[3] => cmpr_jci:auto_generated.datab[3]
datab[4] => cmpr_jci:auto_generated.datab[4]
datab[5] => cmpr_jci:auto_generated.datab[5]
datab[6] => cmpr_jci:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_jci:auto_generated.aeb
agb <= cmpr_jci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component|lpm_compare:cmpr4|cmpr_jci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|pavDOGFPGA|memristor:inst|add32:inst10
clock => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.clock
dataa[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[0]
dataa[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[1]
dataa[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[2]
dataa[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[3]
dataa[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[4]
dataa[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[5]
dataa[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[6]
dataa[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[7]
dataa[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[8]
dataa[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[9]
dataa[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[10]
dataa[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[11]
dataa[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[12]
dataa[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[13]
dataa[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[14]
dataa[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[15]
dataa[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[16]
dataa[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[17]
dataa[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[18]
dataa[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[19]
dataa[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[20]
dataa[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[21]
dataa[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[22]
dataa[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[23]
dataa[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[24]
dataa[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[25]
dataa[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[26]
dataa[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[27]
dataa[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[28]
dataa[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[29]
dataa[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[30]
dataa[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[31]
datab[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[0]
datab[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[1]
datab[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[2]
datab[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[3]
datab[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[4]
datab[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[5]
datab[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[6]
datab[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[7]
datab[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[8]
datab[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[9]
datab[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[10]
datab[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[11]
datab[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[12]
datab[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[13]
datab[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[14]
datab[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[15]
datab[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[16]
datab[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[17]
datab[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[18]
datab[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[19]
datab[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[20]
datab[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[21]
datab[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[22]
datab[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[23]
datab[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[24]
datab[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[25]
datab[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[26]
datab[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[27]
datab[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[28]
datab[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[29]
datab[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[30]
datab[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[31]
result[0] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[0]
result[1] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[1]
result[2] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[2]
result[3] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[3]
result[4] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[4]
result[5] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[5]
result[6] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[6]
result[7] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[7]
result[8] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[8]
result[9] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[9]
result[10] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[10]
result[11] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[11]
result[12] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[12]
result[13] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[13]
result[14] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[14]
result[15] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[15]
result[16] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[16]
result[17] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[17]
result[18] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[18]
result[19] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[19]
result[20] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[20]
result[21] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[21]
result[22] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[22]
result[23] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[23]
result[24] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[24]
result[25] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[25]
result[26] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[26]
result[27] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[27]
result[28] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[28]
result[29] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[29]
result[30] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[30]
result[31] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[31]


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component
clock => add32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => add32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => add32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => add32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => add32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => add32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => add32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => add32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => add32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => add32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => add32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => add32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => add32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => add32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => add32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => add32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => add32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7
data[0] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => add32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => add32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => add32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => add32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => add32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => add32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => add32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => add32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => add32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => add32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => add32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => add32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => add32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => add32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => add32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => add32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => add32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => add32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => add32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => add32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => add32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => add32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => add32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => add32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => add32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => add32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => add32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => add32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => add32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => add32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => add32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => add32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => add32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => add32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => add32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => add32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => add32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => add32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|memristor:inst|mymult1:inst3
clock => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.clock
dataa[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[0]
dataa[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[1]
dataa[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[2]
dataa[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[3]
dataa[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[4]
dataa[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[5]
dataa[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[6]
dataa[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[7]
dataa[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[8]
dataa[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[9]
dataa[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[10]
dataa[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[11]
dataa[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[12]
dataa[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[13]
dataa[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[14]
dataa[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[15]
dataa[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[16]
dataa[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[17]
dataa[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[18]
dataa[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[19]
dataa[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[20]
dataa[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[21]
dataa[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[22]
dataa[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[23]
dataa[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[24]
dataa[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[25]
dataa[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[26]
dataa[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[27]
dataa[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[28]
dataa[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[29]
dataa[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[30]
dataa[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[31]
datab[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[0]
datab[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[1]
datab[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[2]
datab[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[3]
datab[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[4]
datab[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[5]
datab[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[6]
datab[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[7]
datab[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[8]
datab[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[9]
datab[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[10]
datab[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[11]
datab[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[12]
datab[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[13]
datab[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[14]
datab[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[15]
datab[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[16]
datab[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[17]
datab[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[18]
datab[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[19]
datab[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[20]
datab[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[21]
datab[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[22]
datab[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[23]
datab[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[24]
datab[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[25]
datab[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[26]
datab[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[27]
datab[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[28]
datab[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[29]
datab[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[30]
datab[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[31]
result[0] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[0]
result[1] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[1]
result[2] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[2]
result[3] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[3]
result[4] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[4]
result[5] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[5]
result[6] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[6]
result[7] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[7]
result[8] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[8]
result[9] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[9]
result[10] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[10]
result[11] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[11]
result[12] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[12]
result[13] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[13]
result[14] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[14]
result[15] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[15]
result[16] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[16]
result[17] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[17]
result[18] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[18]
result[19] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[19]
result[20] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[20]
result[21] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[21]
result[22] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[22]
result[23] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[23]
result[24] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[24]
result[25] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[25]
result[26] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[26]
result[27] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[27]
result[28] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[28]
result[29] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[29]
result[30] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[30]
result[31] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[31]


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2
diffOut[0] <= add32:inst7.result[0]
diffOut[1] <= add32:inst7.result[1]
diffOut[2] <= add32:inst7.result[2]
diffOut[3] <= add32:inst7.result[3]
diffOut[4] <= add32:inst7.result[4]
diffOut[5] <= add32:inst7.result[5]
diffOut[6] <= add32:inst7.result[6]
diffOut[7] <= add32:inst7.result[7]
diffOut[8] <= add32:inst7.result[8]
diffOut[9] <= add32:inst7.result[9]
diffOut[10] <= add32:inst7.result[10]
diffOut[11] <= add32:inst7.result[11]
diffOut[12] <= add32:inst7.result[12]
diffOut[13] <= add32:inst7.result[13]
diffOut[14] <= add32:inst7.result[14]
diffOut[15] <= add32:inst7.result[15]
diffOut[16] <= add32:inst7.result[16]
diffOut[17] <= add32:inst7.result[17]
diffOut[18] <= add32:inst7.result[18]
diffOut[19] <= add32:inst7.result[19]
diffOut[20] <= add32:inst7.result[20]
diffOut[21] <= add32:inst7.result[21]
diffOut[22] <= add32:inst7.result[22]
diffOut[23] <= add32:inst7.result[23]
diffOut[24] <= add32:inst7.result[24]
diffOut[25] <= add32:inst7.result[25]
diffOut[26] <= add32:inst7.result[26]
diffOut[27] <= add32:inst7.result[27]
diffOut[28] <= add32:inst7.result[28]
diffOut[29] <= add32:inst7.result[29]
diffOut[30] <= add32:inst7.result[30]
diffOut[31] <= add32:inst7.result[31]
clock => add32:inst7.clock
clock => mymult1:inst.clock
clock => mymult1:inst1.clock
clock => mymult1:inst2.clock
clock => SUB32:inst3.clock
clock => SUB32:inst5.clock
clock => add32:inst6.clock
clock => SUB32:inst4.clock
diffIn[0] => mymult1:inst.datab[0]
diffIn[0] => add32:inst6.dataa[0]
diffIn[0] => SUB32:inst4.dataa[0]
diffIn[1] => mymult1:inst.datab[1]
diffIn[1] => add32:inst6.dataa[1]
diffIn[1] => SUB32:inst4.dataa[1]
diffIn[2] => mymult1:inst.datab[2]
diffIn[2] => add32:inst6.dataa[2]
diffIn[2] => SUB32:inst4.dataa[2]
diffIn[3] => mymult1:inst.datab[3]
diffIn[3] => add32:inst6.dataa[3]
diffIn[3] => SUB32:inst4.dataa[3]
diffIn[4] => mymult1:inst.datab[4]
diffIn[4] => add32:inst6.dataa[4]
diffIn[4] => SUB32:inst4.dataa[4]
diffIn[5] => mymult1:inst.datab[5]
diffIn[5] => add32:inst6.dataa[5]
diffIn[5] => SUB32:inst4.dataa[5]
diffIn[6] => mymult1:inst.datab[6]
diffIn[6] => add32:inst6.dataa[6]
diffIn[6] => SUB32:inst4.dataa[6]
diffIn[7] => mymult1:inst.datab[7]
diffIn[7] => add32:inst6.dataa[7]
diffIn[7] => SUB32:inst4.dataa[7]
diffIn[8] => mymult1:inst.datab[8]
diffIn[8] => add32:inst6.dataa[8]
diffIn[8] => SUB32:inst4.dataa[8]
diffIn[9] => mymult1:inst.datab[9]
diffIn[9] => add32:inst6.dataa[9]
diffIn[9] => SUB32:inst4.dataa[9]
diffIn[10] => mymult1:inst.datab[10]
diffIn[10] => add32:inst6.dataa[10]
diffIn[10] => SUB32:inst4.dataa[10]
diffIn[11] => mymult1:inst.datab[11]
diffIn[11] => add32:inst6.dataa[11]
diffIn[11] => SUB32:inst4.dataa[11]
diffIn[12] => mymult1:inst.datab[12]
diffIn[12] => add32:inst6.dataa[12]
diffIn[12] => SUB32:inst4.dataa[12]
diffIn[13] => mymult1:inst.datab[13]
diffIn[13] => add32:inst6.dataa[13]
diffIn[13] => SUB32:inst4.dataa[13]
diffIn[14] => mymult1:inst.datab[14]
diffIn[14] => add32:inst6.dataa[14]
diffIn[14] => SUB32:inst4.dataa[14]
diffIn[15] => mymult1:inst.datab[15]
diffIn[15] => add32:inst6.dataa[15]
diffIn[15] => SUB32:inst4.dataa[15]
diffIn[16] => mymult1:inst.datab[16]
diffIn[16] => add32:inst6.dataa[16]
diffIn[16] => SUB32:inst4.dataa[16]
diffIn[17] => mymult1:inst.datab[17]
diffIn[17] => add32:inst6.dataa[17]
diffIn[17] => SUB32:inst4.dataa[17]
diffIn[18] => mymult1:inst.datab[18]
diffIn[18] => add32:inst6.dataa[18]
diffIn[18] => SUB32:inst4.dataa[18]
diffIn[19] => mymult1:inst.datab[19]
diffIn[19] => add32:inst6.dataa[19]
diffIn[19] => SUB32:inst4.dataa[19]
diffIn[20] => mymult1:inst.datab[20]
diffIn[20] => add32:inst6.dataa[20]
diffIn[20] => SUB32:inst4.dataa[20]
diffIn[21] => mymult1:inst.datab[21]
diffIn[21] => add32:inst6.dataa[21]
diffIn[21] => SUB32:inst4.dataa[21]
diffIn[22] => mymult1:inst.datab[22]
diffIn[22] => add32:inst6.dataa[22]
diffIn[22] => SUB32:inst4.dataa[22]
diffIn[23] => mymult1:inst.datab[23]
diffIn[23] => add32:inst6.dataa[23]
diffIn[23] => SUB32:inst4.dataa[23]
diffIn[24] => mymult1:inst.datab[24]
diffIn[24] => add32:inst6.dataa[24]
diffIn[24] => SUB32:inst4.dataa[24]
diffIn[25] => mymult1:inst.datab[25]
diffIn[25] => add32:inst6.dataa[25]
diffIn[25] => SUB32:inst4.dataa[25]
diffIn[26] => mymult1:inst.datab[26]
diffIn[26] => add32:inst6.dataa[26]
diffIn[26] => SUB32:inst4.dataa[26]
diffIn[27] => mymult1:inst.datab[27]
diffIn[27] => add32:inst6.dataa[27]
diffIn[27] => SUB32:inst4.dataa[27]
diffIn[28] => mymult1:inst.datab[28]
diffIn[28] => add32:inst6.dataa[28]
diffIn[28] => SUB32:inst4.dataa[28]
diffIn[29] => mymult1:inst.datab[29]
diffIn[29] => add32:inst6.dataa[29]
diffIn[29] => SUB32:inst4.dataa[29]
diffIn[30] => mymult1:inst.datab[30]
diffIn[30] => add32:inst6.dataa[30]
diffIn[30] => SUB32:inst4.dataa[30]
diffIn[31] => mymult1:inst.datab[31]
diffIn[31] => add32:inst6.dataa[31]
diffIn[31] => SUB32:inst4.dataa[31]


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7
clock => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.clock
dataa[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[0]
dataa[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[1]
dataa[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[2]
dataa[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[3]
dataa[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[4]
dataa[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[5]
dataa[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[6]
dataa[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[7]
dataa[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[8]
dataa[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[9]
dataa[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[10]
dataa[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[11]
dataa[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[12]
dataa[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[13]
dataa[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[14]
dataa[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[15]
dataa[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[16]
dataa[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[17]
dataa[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[18]
dataa[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[19]
dataa[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[20]
dataa[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[21]
dataa[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[22]
dataa[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[23]
dataa[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[24]
dataa[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[25]
dataa[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[26]
dataa[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[27]
dataa[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[28]
dataa[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[29]
dataa[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[30]
dataa[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[31]
datab[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[0]
datab[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[1]
datab[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[2]
datab[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[3]
datab[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[4]
datab[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[5]
datab[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[6]
datab[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[7]
datab[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[8]
datab[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[9]
datab[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[10]
datab[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[11]
datab[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[12]
datab[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[13]
datab[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[14]
datab[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[15]
datab[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[16]
datab[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[17]
datab[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[18]
datab[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[19]
datab[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[20]
datab[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[21]
datab[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[22]
datab[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[23]
datab[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[24]
datab[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[25]
datab[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[26]
datab[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[27]
datab[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[28]
datab[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[29]
datab[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[30]
datab[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[31]
result[0] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[0]
result[1] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[1]
result[2] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[2]
result[3] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[3]
result[4] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[4]
result[5] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[5]
result[6] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[6]
result[7] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[7]
result[8] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[8]
result[9] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[9]
result[10] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[10]
result[11] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[11]
result[12] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[12]
result[13] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[13]
result[14] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[14]
result[15] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[15]
result[16] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[16]
result[17] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[17]
result[18] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[18]
result[19] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[19]
result[20] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[20]
result[21] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[21]
result[22] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[22]
result[23] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[23]
result[24] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[24]
result[25] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[25]
result[26] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[26]
result[27] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[27]
result[28] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[28]
result[29] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[29]
result[30] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[30]
result[31] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component
clock => add32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => add32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => add32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => add32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => add32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => add32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => add32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => add32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => add32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => add32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => add32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => add32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => add32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => add32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => add32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => add32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => add32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7
data[0] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => add32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => add32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => add32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => add32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => add32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => add32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => add32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => add32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => add32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => add32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => add32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => add32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => add32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => add32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => add32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => add32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => add32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => add32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => add32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => add32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => add32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => add32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => add32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => add32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => add32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => add32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => add32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => add32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => add32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => add32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => add32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => add32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => add32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => add32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => add32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => add32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => add32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => add32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst
clock => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.clock
dataa[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[0]
dataa[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[1]
dataa[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[2]
dataa[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[3]
dataa[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[4]
dataa[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[5]
dataa[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[6]
dataa[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[7]
dataa[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[8]
dataa[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[9]
dataa[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[10]
dataa[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[11]
dataa[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[12]
dataa[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[13]
dataa[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[14]
dataa[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[15]
dataa[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[16]
dataa[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[17]
dataa[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[18]
dataa[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[19]
dataa[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[20]
dataa[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[21]
dataa[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[22]
dataa[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[23]
dataa[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[24]
dataa[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[25]
dataa[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[26]
dataa[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[27]
dataa[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[28]
dataa[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[29]
dataa[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[30]
dataa[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[31]
datab[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[0]
datab[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[1]
datab[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[2]
datab[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[3]
datab[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[4]
datab[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[5]
datab[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[6]
datab[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[7]
datab[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[8]
datab[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[9]
datab[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[10]
datab[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[11]
datab[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[12]
datab[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[13]
datab[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[14]
datab[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[15]
datab[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[16]
datab[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[17]
datab[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[18]
datab[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[19]
datab[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[20]
datab[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[21]
datab[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[22]
datab[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[23]
datab[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[24]
datab[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[25]
datab[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[26]
datab[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[27]
datab[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[28]
datab[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[29]
datab[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[30]
datab[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[31]
result[0] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[0]
result[1] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[1]
result[2] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[2]
result[3] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[3]
result[4] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[4]
result[5] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[5]
result[6] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[6]
result[7] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[7]
result[8] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[8]
result[9] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[9]
result[10] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[10]
result[11] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[11]
result[12] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[12]
result[13] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[13]
result[14] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[14]
result[15] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[15]
result[16] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[16]
result[17] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[17]
result[18] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[18]
result[19] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[19]
result[20] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[20]
result[21] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[21]
result[22] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[22]
result[23] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[23]
result[24] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[24]
result[25] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[25]
result[26] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[26]
result[27] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[27]
result[28] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[28]
result[29] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[29]
result[30] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[30]
result[31] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|beta:inst11
result[0] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[0]
result[1] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[1]
result[2] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[2]
result[3] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[3]
result[4] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[4]
result[5] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[5]
result[6] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[6]
result[7] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[7]
result[8] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[8]
result[9] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[9]
result[10] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[10]
result[11] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[11]
result[12] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[12]
result[13] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[13]
result[14] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[14]
result[15] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[15]
result[16] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[16]
result[17] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[17]
result[18] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[18]
result[19] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[19]
result[20] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[20]
result[21] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[21]
result[22] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[22]
result[23] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[23]
result[24] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[24]
result[25] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[25]
result[26] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[26]
result[27] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[27]
result[28] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[28]
result[29] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[29]
result[30] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[30]
result[31] <= beta_lpm_constant_t49:beta_lpm_constant_t49_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|beta:inst11|beta_lpm_constant_t49:beta_lpm_constant_t49_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <VCC>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <VCC>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1
clock => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.clock
dataa[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[0]
dataa[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[1]
dataa[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[2]
dataa[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[3]
dataa[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[4]
dataa[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[5]
dataa[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[6]
dataa[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[7]
dataa[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[8]
dataa[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[9]
dataa[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[10]
dataa[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[11]
dataa[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[12]
dataa[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[13]
dataa[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[14]
dataa[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[15]
dataa[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[16]
dataa[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[17]
dataa[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[18]
dataa[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[19]
dataa[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[20]
dataa[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[21]
dataa[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[22]
dataa[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[23]
dataa[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[24]
dataa[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[25]
dataa[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[26]
dataa[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[27]
dataa[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[28]
dataa[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[29]
dataa[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[30]
dataa[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[31]
datab[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[0]
datab[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[1]
datab[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[2]
datab[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[3]
datab[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[4]
datab[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[5]
datab[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[6]
datab[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[7]
datab[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[8]
datab[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[9]
datab[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[10]
datab[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[11]
datab[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[12]
datab[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[13]
datab[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[14]
datab[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[15]
datab[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[16]
datab[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[17]
datab[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[18]
datab[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[19]
datab[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[20]
datab[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[21]
datab[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[22]
datab[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[23]
datab[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[24]
datab[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[25]
datab[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[26]
datab[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[27]
datab[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[28]
datab[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[29]
datab[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[30]
datab[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[31]
result[0] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[0]
result[1] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[1]
result[2] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[2]
result[3] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[3]
result[4] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[4]
result[5] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[5]
result[6] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[6]
result[7] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[7]
result[8] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[8]
result[9] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[9]
result[10] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[10]
result[11] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[11]
result[12] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[12]
result[13] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[13]
result[14] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[14]
result[15] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[15]
result[16] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[16]
result[17] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[17]
result[18] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[18]
result[19] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[19]
result[20] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[20]
result[21] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[21]
result[22] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[22]
result[23] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[23]
result[24] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[24]
result[25] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[25]
result[26] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[26]
result[27] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[27]
result[28] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[28]
result[29] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[29]
result[30] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[30]
result[31] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2
clock => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.clock
dataa[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[0]
dataa[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[1]
dataa[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[2]
dataa[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[3]
dataa[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[4]
dataa[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[5]
dataa[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[6]
dataa[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[7]
dataa[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[8]
dataa[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[9]
dataa[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[10]
dataa[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[11]
dataa[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[12]
dataa[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[13]
dataa[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[14]
dataa[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[15]
dataa[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[16]
dataa[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[17]
dataa[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[18]
dataa[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[19]
dataa[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[20]
dataa[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[21]
dataa[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[22]
dataa[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[23]
dataa[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[24]
dataa[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[25]
dataa[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[26]
dataa[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[27]
dataa[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[28]
dataa[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[29]
dataa[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[30]
dataa[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[31]
datab[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[0]
datab[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[1]
datab[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[2]
datab[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[3]
datab[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[4]
datab[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[5]
datab[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[6]
datab[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[7]
datab[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[8]
datab[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[9]
datab[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[10]
datab[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[11]
datab[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[12]
datab[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[13]
datab[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[14]
datab[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[15]
datab[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[16]
datab[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[17]
datab[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[18]
datab[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[19]
datab[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[20]
datab[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[21]
datab[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[22]
datab[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[23]
datab[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[24]
datab[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[25]
datab[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[26]
datab[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[27]
datab[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[28]
datab[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[29]
datab[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[30]
datab[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[31]
result[0] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[0]
result[1] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[1]
result[2] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[2]
result[3] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[3]
result[4] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[4]
result[5] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[5]
result[6] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[6]
result[7] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[7]
result[8] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[8]
result[9] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[9]
result[10] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[10]
result[11] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[11]
result[12] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[12]
result[13] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[13]
result[14] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[14]
result[15] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[15]
result[16] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[16]
result[17] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[17]
result[18] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[18]
result[19] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[19]
result[20] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[20]
result[21] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[21]
result[22] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[22]
result[23] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[23]
result[24] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[24]
result[25] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[25]
result[26] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[26]
result[27] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[27]
result[28] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[28]
result[29] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[29]
result[30] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[30]
result[31] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3
clock => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.clock
dataa[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[0]
dataa[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[1]
dataa[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[2]
dataa[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[3]
dataa[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[4]
dataa[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[5]
dataa[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[6]
dataa[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[7]
dataa[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[8]
dataa[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[9]
dataa[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[10]
dataa[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[11]
dataa[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[12]
dataa[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[13]
dataa[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[14]
dataa[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[15]
dataa[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[16]
dataa[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[17]
dataa[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[18]
dataa[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[19]
dataa[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[20]
dataa[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[21]
dataa[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[22]
dataa[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[23]
dataa[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[24]
dataa[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[25]
dataa[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[26]
dataa[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[27]
dataa[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[28]
dataa[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[29]
dataa[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[30]
dataa[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[31]
datab[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[0]
datab[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[1]
datab[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[2]
datab[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[3]
datab[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[4]
datab[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[5]
datab[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[6]
datab[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[7]
datab[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[8]
datab[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[9]
datab[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[10]
datab[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[11]
datab[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[12]
datab[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[13]
datab[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[14]
datab[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[15]
datab[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[16]
datab[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[17]
datab[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[18]
datab[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[19]
datab[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[20]
datab[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[21]
datab[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[22]
datab[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[23]
datab[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[24]
datab[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[25]
datab[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[26]
datab[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[27]
datab[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[28]
datab[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[29]
datab[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[30]
datab[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[31]
result[0] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[0]
result[1] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[1]
result[2] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[2]
result[3] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[3]
result[4] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[4]
result[5] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[5]
result[6] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[6]
result[7] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[7]
result[8] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[8]
result[9] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[9]
result[10] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[10]
result[11] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[11]
result[12] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[12]
result[13] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[13]
result[14] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[14]
result[15] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[15]
result[16] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[16]
result[17] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[17]
result[18] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[18]
result[19] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[19]
result[20] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[20]
result[21] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[21]
result[22] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[22]
result[23] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[23]
result[24] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[24]
result[25] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[25]
result[26] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[26]
result[27] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[27]
result[28] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[28]
result[29] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[29]
result[30] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[30]
result[31] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component
clock => SUB32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo338w339w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => datab_sign_dffe1.DATAIN
datab[31] => wire_w_lg_input_datab_infinite_dffe15_wo337w[0].IN1
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7
data[0] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst3|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|memristor:inst|diff:inst2|alpha:inst10
result[0] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[0]
result[1] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[1]
result[2] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[2]
result[3] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[3]
result[4] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[4]
result[5] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[5]
result[6] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[6]
result[7] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[7]
result[8] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[8]
result[9] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[9]
result[10] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[10]
result[11] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[11]
result[12] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[12]
result[13] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[13]
result[14] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[14]
result[15] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[15]
result[16] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[16]
result[17] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[17]
result[18] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[18]
result[19] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[19]
result[20] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[20]
result[21] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[21]
result[22] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[22]
result[23] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[23]
result[24] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[24]
result[25] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[25]
result[26] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[26]
result[27] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[27]
result[28] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[28]
result[29] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[29]
result[30] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[30]
result[31] <= alpha_lpm_constant_p59:alpha_lpm_constant_p59_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|alpha:inst10|alpha_lpm_constant_p59:alpha_lpm_constant_p59_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <VCC>


|pavDOGFPGA|memristor:inst|diff:inst2|halfsies:inst12
result[0] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[0]
result[1] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[1]
result[2] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[2]
result[3] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[3]
result[4] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[4]
result[5] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[5]
result[6] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[6]
result[7] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[7]
result[8] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[8]
result[9] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[9]
result[10] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[10]
result[11] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[11]
result[12] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[12]
result[13] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[13]
result[14] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[14]
result[15] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[15]
result[16] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[16]
result[17] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[17]
result[18] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[18]
result[19] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[19]
result[20] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[20]
result[21] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[21]
result[22] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[22]
result[23] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[23]
result[24] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[24]
result[25] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[25]
result[26] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[26]
result[27] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[27]
result[28] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[28]
result[29] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[29]
result[30] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[30]
result[31] <= halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|halfsies:inst12|halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5
clock => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.clock
dataa[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[0]
dataa[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[1]
dataa[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[2]
dataa[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[3]
dataa[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[4]
dataa[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[5]
dataa[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[6]
dataa[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[7]
dataa[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[8]
dataa[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[9]
dataa[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[10]
dataa[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[11]
dataa[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[12]
dataa[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[13]
dataa[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[14]
dataa[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[15]
dataa[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[16]
dataa[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[17]
dataa[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[18]
dataa[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[19]
dataa[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[20]
dataa[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[21]
dataa[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[22]
dataa[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[23]
dataa[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[24]
dataa[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[25]
dataa[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[26]
dataa[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[27]
dataa[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[28]
dataa[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[29]
dataa[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[30]
dataa[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[31]
datab[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[0]
datab[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[1]
datab[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[2]
datab[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[3]
datab[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[4]
datab[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[5]
datab[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[6]
datab[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[7]
datab[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[8]
datab[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[9]
datab[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[10]
datab[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[11]
datab[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[12]
datab[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[13]
datab[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[14]
datab[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[15]
datab[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[16]
datab[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[17]
datab[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[18]
datab[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[19]
datab[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[20]
datab[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[21]
datab[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[22]
datab[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[23]
datab[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[24]
datab[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[25]
datab[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[26]
datab[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[27]
datab[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[28]
datab[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[29]
datab[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[30]
datab[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[31]
result[0] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[0]
result[1] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[1]
result[2] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[2]
result[3] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[3]
result[4] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[4]
result[5] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[5]
result[6] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[6]
result[7] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[7]
result[8] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[8]
result[9] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[9]
result[10] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[10]
result[11] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[11]
result[12] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[12]
result[13] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[13]
result[14] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[14]
result[15] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[15]
result[16] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[16]
result[17] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[17]
result[18] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[18]
result[19] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[19]
result[20] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[20]
result[21] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[21]
result[22] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[22]
result[23] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[23]
result[24] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[24]
result[25] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[25]
result[26] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[26]
result[27] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[27]
result[28] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[28]
result[29] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[29]
result[30] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[30]
result[31] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component
clock => SUB32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo338w339w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => datab_sign_dffe1.DATAIN
datab[31] => wire_w_lg_input_datab_infinite_dffe15_wo337w[0].IN1
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7
data[0] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|memristor:inst|diff:inst2|absolutely:inst8
data[0] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[0]
data[1] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[1]
data[2] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[2]
data[3] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[3]
data[4] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[4]
data[5] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[5]
data[6] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[6]
data[7] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[7]
data[8] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[8]
data[9] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[9]
data[10] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[10]
data[11] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[11]
data[12] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[12]
data[13] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[13]
data[14] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[14]
data[15] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[15]
data[16] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[16]
data[17] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[17]
data[18] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[18]
data[19] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[19]
data[20] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[20]
data[21] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[21]
data[22] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[22]
data[23] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[23]
data[24] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[24]
data[25] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[25]
data[26] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[26]
data[27] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[27]
data[28] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[28]
data[29] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[29]
data[30] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[30]
data[31] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[31]
result[0] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[0]
result[1] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[1]
result[2] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[2]
result[3] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[3]
result[4] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[4]
result[5] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[5]
result[6] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[6]
result[7] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[7]
result[8] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[8]
result[9] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[9]
result[10] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[10]
result[11] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[11]
result[12] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[12]
result[13] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[13]
result[14] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[14]
result[15] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[15]
result[16] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[16]
result[17] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[17]
result[18] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[18]
result[19] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[19]
result[20] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[20]
result[21] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[21]
result[22] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[22]
result[23] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[23]
result[24] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[24]
result[25] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[25]
result[26] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[26]
result[27] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[27]
result[28] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[28]
result[29] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[29]
result[30] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[30]
result[31] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|absolutely:inst8|absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
data[16] => result[16].DATAIN
data[17] => result[17].DATAIN
data[18] => result[18].DATAIN
data[19] => result[19].DATAIN
data[20] => result[20].DATAIN
data[21] => result[21].DATAIN
data[22] => result[22].DATAIN
data[23] => result[23].DATAIN
data[24] => result[24].DATAIN
data[25] => result[25].DATAIN
data[26] => result[26].DATAIN
data[27] => result[27].DATAIN
data[28] => result[28].DATAIN
data[29] => result[29].DATAIN
data[30] => result[30].DATAIN
data[31] => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6
clock => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.clock
dataa[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[0]
dataa[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[1]
dataa[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[2]
dataa[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[3]
dataa[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[4]
dataa[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[5]
dataa[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[6]
dataa[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[7]
dataa[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[8]
dataa[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[9]
dataa[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[10]
dataa[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[11]
dataa[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[12]
dataa[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[13]
dataa[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[14]
dataa[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[15]
dataa[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[16]
dataa[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[17]
dataa[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[18]
dataa[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[19]
dataa[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[20]
dataa[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[21]
dataa[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[22]
dataa[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[23]
dataa[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[24]
dataa[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[25]
dataa[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[26]
dataa[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[27]
dataa[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[28]
dataa[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[29]
dataa[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[30]
dataa[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[31]
datab[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[0]
datab[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[1]
datab[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[2]
datab[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[3]
datab[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[4]
datab[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[5]
datab[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[6]
datab[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[7]
datab[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[8]
datab[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[9]
datab[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[10]
datab[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[11]
datab[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[12]
datab[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[13]
datab[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[14]
datab[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[15]
datab[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[16]
datab[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[17]
datab[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[18]
datab[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[19]
datab[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[20]
datab[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[21]
datab[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[22]
datab[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[23]
datab[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[24]
datab[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[25]
datab[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[26]
datab[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[27]
datab[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[28]
datab[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[29]
datab[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[30]
datab[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[31]
result[0] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[0]
result[1] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[1]
result[2] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[2]
result[3] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[3]
result[4] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[4]
result[5] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[5]
result[6] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[6]
result[7] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[7]
result[8] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[8]
result[9] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[9]
result[10] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[10]
result[11] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[11]
result[12] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[12]
result[13] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[13]
result[14] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[14]
result[15] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[15]
result[16] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[16]
result[17] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[17]
result[18] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[18]
result[19] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[19]
result[20] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[20]
result[21] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[21]
result[22] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[22]
result[23] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[23]
result[24] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[24]
result[25] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[25]
result[26] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[26]
result[27] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[27]
result[28] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[28]
result[29] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[29]
result[30] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[30]
result[31] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component
clock => add32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => add32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => add32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => add32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => add32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => add32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => add32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => add32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => add32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => add32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => add32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => add32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => add32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => add32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => add32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => add32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => add32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7
data[0] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => add32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => add32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => add32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => add32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => add32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => add32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => add32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => add32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => add32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => add32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => add32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => add32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => add32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => add32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => add32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => add32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => add32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => add32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => add32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => add32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => add32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => add32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => add32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => add32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => add32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => add32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => add32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => add32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => add32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => add32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => add32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => add32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => add32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => add32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => add32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => add32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => add32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => add32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|memristor:inst|diff:inst2|threshold:inst13
result[0] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[0]
result[1] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[1]
result[2] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[2]
result[3] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[3]
result[4] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[4]
result[5] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[5]
result[6] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[6]
result[7] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[7]
result[8] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[8]
result[9] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[9]
result[10] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[10]
result[11] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[11]
result[12] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[12]
result[13] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[13]
result[14] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[14]
result[15] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[15]
result[16] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[16]
result[17] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[17]
result[18] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[18]
result[19] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[19]
result[20] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[20]
result[21] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[21]
result[22] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[22]
result[23] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[23]
result[24] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[24]
result[25] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[25]
result[26] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[26]
result[27] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[27]
result[28] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[28]
result[29] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[29]
result[30] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[30]
result[31] <= threshold_lpm_constant_549:threshold_lpm_constant_549_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|threshold:inst13|threshold_lpm_constant_549:threshold_lpm_constant_549_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <VCC>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|absolutely:inst9
data[0] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[0]
data[1] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[1]
data[2] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[2]
data[3] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[3]
data[4] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[4]
data[5] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[5]
data[6] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[6]
data[7] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[7]
data[8] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[8]
data[9] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[9]
data[10] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[10]
data[11] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[11]
data[12] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[12]
data[13] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[13]
data[14] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[14]
data[15] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[15]
data[16] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[16]
data[17] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[17]
data[18] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[18]
data[19] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[19]
data[20] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[20]
data[21] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[21]
data[22] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[22]
data[23] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[23]
data[24] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[24]
data[25] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[25]
data[26] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[26]
data[27] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[27]
data[28] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[28]
data[29] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[29]
data[30] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[30]
data[31] => absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.data[31]
result[0] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[0]
result[1] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[1]
result[2] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[2]
result[3] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[3]
result[4] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[4]
result[5] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[5]
result[6] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[6]
result[7] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[7]
result[8] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[8]
result[9] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[9]
result[10] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[10]
result[11] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[11]
result[12] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[12]
result[13] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[13]
result[14] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[14]
result[15] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[15]
result[16] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[16]
result[17] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[17]
result[18] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[18]
result[19] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[19]
result[20] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[20]
result[21] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[21]
result[22] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[22]
result[23] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[23]
result[24] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[24]
result[25] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[25]
result[26] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[26]
result[27] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[27]
result[28] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[28]
result[29] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[29]
result[30] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[30]
result[31] <= absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|absolutely:inst9|absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
data[16] => result[16].DATAIN
data[17] => result[17].DATAIN
data[18] => result[18].DATAIN
data[19] => result[19].DATAIN
data[20] => result[20].DATAIN
data[21] => result[21].DATAIN
data[22] => result[22].DATAIN
data[23] => result[23].DATAIN
data[24] => result[24].DATAIN
data[25] => result[25].DATAIN
data[26] => result[26].DATAIN
data[27] => result[27].DATAIN
data[28] => result[28].DATAIN
data[29] => result[29].DATAIN
data[30] => result[30].DATAIN
data[31] => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4
clock => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.clock
dataa[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[0]
dataa[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[1]
dataa[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[2]
dataa[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[3]
dataa[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[4]
dataa[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[5]
dataa[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[6]
dataa[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[7]
dataa[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[8]
dataa[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[9]
dataa[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[10]
dataa[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[11]
dataa[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[12]
dataa[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[13]
dataa[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[14]
dataa[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[15]
dataa[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[16]
dataa[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[17]
dataa[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[18]
dataa[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[19]
dataa[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[20]
dataa[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[21]
dataa[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[22]
dataa[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[23]
dataa[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[24]
dataa[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[25]
dataa[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[26]
dataa[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[27]
dataa[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[28]
dataa[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[29]
dataa[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[30]
dataa[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.dataa[31]
datab[0] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[0]
datab[1] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[1]
datab[2] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[2]
datab[3] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[3]
datab[4] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[4]
datab[5] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[5]
datab[6] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[6]
datab[7] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[7]
datab[8] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[8]
datab[9] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[9]
datab[10] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[10]
datab[11] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[11]
datab[12] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[12]
datab[13] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[13]
datab[14] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[14]
datab[15] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[15]
datab[16] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[16]
datab[17] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[17]
datab[18] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[18]
datab[19] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[19]
datab[20] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[20]
datab[21] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[21]
datab[22] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[22]
datab[23] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[23]
datab[24] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[24]
datab[25] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[25]
datab[26] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[26]
datab[27] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[27]
datab[28] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[28]
datab[29] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[29]
datab[30] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[30]
datab[31] => SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.datab[31]
result[0] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[0]
result[1] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[1]
result[2] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[2]
result[3] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[3]
result[4] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[4]
result[5] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[5]
result[6] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[6]
result[7] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[7]
result[8] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[8]
result[9] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[9]
result[10] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[10]
result[11] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[11]
result[12] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[12]
result[13] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[13]
result[14] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[14]
result[15] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[15]
result[16] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[16]
result[17] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[17]
result[18] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[18]
result[19] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[19]
result[20] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[20]
result[21] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[21]
result[22] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[22]
result[23] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[23]
result[24] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[24]
result[25] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[25]
result[26] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[26]
result[27] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[27]
result[28] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[28]
result[29] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[29]
result[30] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[30]
result[31] <= SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component.result[31]


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component
clock => SUB32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo338w339w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => datab_sign_dffe1.DATAIN
datab[31] => wire_w_lg_input_datab_infinite_dffe15_wo337w[0].IN1
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => SUB32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => SUB32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7
data[0] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => SUB32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_be8:altpriority_encoder10|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => SUB32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => SUB32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6v7:altpriority_encoder15|SUB32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_r08:altpriority_encoder7|SUB32_altpriority_encoder_bv7:altpriority_encoder9|SUB32_altpriority_encoder_6e8:altpriority_encoder16|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => SUB32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => SUB32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder19|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20
data[0] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => SUB32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => SUB32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder11|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => SUB32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => SUB32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|SUB32_altpriority_encoder_rf8:altpriority_encoder8|SUB32_altpriority_encoder_be8:altpriority_encoder20|SUB32_altpriority_encoder_6e8:altpriority_encoder12|SUB32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => SUB32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => SUB32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= SUB32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => SUB32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22
data[0] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => SUB32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => SUB32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= SUB32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => SUB32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30
data[0] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => SUB32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => SUB32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= SUB32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => SUB32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_qh8:altpriority_encoder31|SUB32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32
data[0] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => SUB32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => SUB32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= SUB32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_v28:altpriority_encoder30|SUB32_altpriority_encoder_q28:altpriority_encoder32|SUB32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|memristor:inst|deltaT:inst1
result[0] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[0]
result[1] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[1]
result[2] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[2]
result[3] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[3]
result[4] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[4]
result[5] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[5]
result[6] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[6]
result[7] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[7]
result[8] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[8]
result[9] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[9]
result[10] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[10]
result[11] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[11]
result[12] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[12]
result[13] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[13]
result[14] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[14]
result[15] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[15]
result[16] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[16]
result[17] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[17]
result[18] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[18]
result[19] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[19]
result[20] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[20]
result[21] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[21]
result[22] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[22]
result[23] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[23]
result[24] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[24]
result[25] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[25]
result[26] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[26]
result[27] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[27]
result[28] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[28]
result[29] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[29]
result[30] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[30]
result[31] <= deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component.result[31]


|pavDOGFPGA|memristor:inst|deltaT:inst1|deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <GND>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <GND>


|pavDOGFPGA|memristor:inst|rmax:inst5
result[0] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[0]
result[1] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[1]
result[2] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[2]
result[3] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[3]
result[4] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[4]
result[5] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[5]
result[6] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[6]
result[7] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[7]
result[8] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[8]
result[9] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[9]
result[10] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[10]
result[11] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[11]
result[12] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[12]
result[13] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[13]
result[14] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[14]
result[15] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[15]
result[16] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[16]
result[17] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[17]
result[18] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[18]
result[19] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[19]
result[20] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[20]
result[21] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[21]
result[22] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[22]
result[23] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[23]
result[24] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[24]
result[25] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[25]
result[26] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[26]
result[27] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[27]
result[28] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[28]
result[29] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[29]
result[30] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[30]
result[31] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[31]


|pavDOGFPGA|memristor:inst|rmax:inst5|rmax_lpm_constant_c39:rmax_lpm_constant_c39_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <VCC>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <VCC>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|pavDOGFPGA|memristor:inst|muxMeUp:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|memristor:inst|muxMeUp:inst6|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17
clock => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.clock
dataa[0] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[0]
dataa[1] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[1]
dataa[2] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[2]
dataa[3] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[3]
dataa[4] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[4]
dataa[5] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[5]
dataa[6] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[6]
dataa[7] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[7]
dataa[8] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[8]
dataa[9] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[9]
dataa[10] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[10]
dataa[11] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[11]
dataa[12] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[12]
dataa[13] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[13]
dataa[14] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[14]
dataa[15] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[15]
dataa[16] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[16]
dataa[17] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[17]
dataa[18] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[18]
dataa[19] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[19]
dataa[20] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[20]
dataa[21] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[21]
dataa[22] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[22]
dataa[23] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[23]
dataa[24] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[24]
dataa[25] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[25]
dataa[26] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[26]
dataa[27] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[27]
dataa[28] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[28]
dataa[29] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[29]
dataa[30] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[30]
dataa[31] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.dataa[31]
datab[0] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[0]
datab[1] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[1]
datab[2] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[2]
datab[3] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[3]
datab[4] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[4]
datab[5] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[5]
datab[6] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[6]
datab[7] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[7]
datab[8] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[8]
datab[9] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[9]
datab[10] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[10]
datab[11] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[11]
datab[12] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[12]
datab[13] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[13]
datab[14] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[14]
datab[15] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[15]
datab[16] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[16]
datab[17] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[17]
datab[18] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[18]
datab[19] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[19]
datab[20] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[20]
datab[21] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[21]
datab[22] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[22]
datab[23] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[23]
datab[24] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[24]
datab[25] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[25]
datab[26] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[26]
datab[27] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[27]
datab[28] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[28]
datab[29] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[29]
datab[30] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[30]
datab[31] => fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.datab[31]
alb <= fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component.alb


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component
alb <= out_alb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clock => out_alb_w_dffe3.CLK
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => lpm_compare:cmpr4.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[1] => lpm_compare:cmpr4.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[2] => lpm_compare:cmpr4.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[3] => lpm_compare:cmpr4.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[4] => lpm_compare:cmpr4.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[5] => lpm_compare:cmpr4.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[6] => lpm_compare:cmpr4.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[7] => lpm_compare:cmpr3.dataa[0]
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[8] => lpm_compare:cmpr3.dataa[1]
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[9] => lpm_compare:cmpr3.dataa[2]
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[10] => lpm_compare:cmpr3.dataa[3]
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[11] => lpm_compare:cmpr3.dataa[4]
dataa[12] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[12] => lpm_compare:cmpr3.dataa[5]
dataa[13] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[13] => lpm_compare:cmpr3.dataa[6]
dataa[14] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[14] => lpm_compare:cmpr3.dataa[7]
dataa[15] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[15] => lpm_compare:cmpr2.dataa[0]
dataa[16] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[16] => lpm_compare:cmpr2.dataa[1]
dataa[17] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[17] => lpm_compare:cmpr2.dataa[2]
dataa[18] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[18] => lpm_compare:cmpr2.dataa[3]
dataa[19] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[19] => lpm_compare:cmpr2.dataa[4]
dataa[20] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[20] => lpm_compare:cmpr2.dataa[5]
dataa[21] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[21] => lpm_compare:cmpr2.dataa[6]
dataa[22] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[22] => lpm_compare:cmpr2.dataa[7]
dataa[23] => wire_w_lg_w_dataa_range11w17w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range11w12w[0].IN0
dataa[23] => lpm_compare:cmpr1.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range11w17w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range11w12w[0].IN1
dataa[24] => lpm_compare:cmpr1.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range21w27w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range21w22w[0].IN1
dataa[25] => lpm_compare:cmpr1.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range31w37w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range31w32w[0].IN1
dataa[26] => lpm_compare:cmpr1.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range41w47w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range41w42w[0].IN1
dataa[27] => lpm_compare:cmpr1.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range51w57w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range51w52w[0].IN1
dataa[28] => lpm_compare:cmpr1.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range61w67w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range61w62w[0].IN1
dataa[29] => lpm_compare:cmpr1.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range71w77w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range71w72w[0].IN1
dataa[30] => lpm_compare:cmpr1.dataa[7]
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => lpm_compare:cmpr4.datab[0]
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[1] => lpm_compare:cmpr4.datab[1]
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[2] => lpm_compare:cmpr4.datab[2]
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[3] => lpm_compare:cmpr4.datab[3]
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[4] => lpm_compare:cmpr4.datab[4]
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[5] => lpm_compare:cmpr4.datab[5]
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[6] => lpm_compare:cmpr4.datab[6]
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[7] => lpm_compare:cmpr3.datab[0]
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[8] => lpm_compare:cmpr3.datab[1]
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[9] => lpm_compare:cmpr3.datab[2]
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[10] => lpm_compare:cmpr3.datab[3]
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[11] => lpm_compare:cmpr3.datab[4]
datab[12] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[12] => lpm_compare:cmpr3.datab[5]
datab[13] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[13] => lpm_compare:cmpr3.datab[6]
datab[14] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[14] => lpm_compare:cmpr3.datab[7]
datab[15] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[0]
datab[16] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[1]
datab[17] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[2]
datab[18] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[3]
datab[19] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[4]
datab[20] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[5]
datab[21] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[6]
datab[22] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[7]
datab[23] => wire_w_lg_w_datab_range14w19w[0].IN0
datab[23] => wire_w_lg_w_datab_range14w15w[0].IN0
datab[23] => lpm_compare:cmpr1.datab[0]
datab[24] => wire_w_lg_w_datab_range14w19w[0].IN1
datab[24] => wire_w_lg_w_datab_range14w15w[0].IN1
datab[24] => lpm_compare:cmpr1.datab[1]
datab[25] => wire_w_lg_w_datab_range24w29w[0].IN1
datab[25] => wire_w_lg_w_datab_range24w25w[0].IN1
datab[25] => lpm_compare:cmpr1.datab[2]
datab[26] => wire_w_lg_w_datab_range34w39w[0].IN1
datab[26] => wire_w_lg_w_datab_range34w35w[0].IN1
datab[26] => lpm_compare:cmpr1.datab[3]
datab[27] => wire_w_lg_w_datab_range44w49w[0].IN1
datab[27] => wire_w_lg_w_datab_range44w45w[0].IN1
datab[27] => lpm_compare:cmpr1.datab[4]
datab[28] => wire_w_lg_w_datab_range54w59w[0].IN1
datab[28] => wire_w_lg_w_datab_range54w55w[0].IN1
datab[28] => lpm_compare:cmpr1.datab[5]
datab[29] => wire_w_lg_w_datab_range64w69w[0].IN1
datab[29] => wire_w_lg_w_datab_range64w65w[0].IN1
datab[29] => lpm_compare:cmpr1.datab[6]
datab[30] => wire_w_lg_w_datab_range74w79w[0].IN1
datab[30] => wire_w_lg_w_datab_range74w75w[0].IN1
datab[30] => lpm_compare:cmpr1.datab[7]
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr1
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr1|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr2
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr2|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr3
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr3|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr4
dataa[0] => cmpr_jci:auto_generated.dataa[0]
dataa[1] => cmpr_jci:auto_generated.dataa[1]
dataa[2] => cmpr_jci:auto_generated.dataa[2]
dataa[3] => cmpr_jci:auto_generated.dataa[3]
dataa[4] => cmpr_jci:auto_generated.dataa[4]
dataa[5] => cmpr_jci:auto_generated.dataa[5]
dataa[6] => cmpr_jci:auto_generated.dataa[6]
datab[0] => cmpr_jci:auto_generated.datab[0]
datab[1] => cmpr_jci:auto_generated.datab[1]
datab[2] => cmpr_jci:auto_generated.datab[2]
datab[3] => cmpr_jci:auto_generated.datab[3]
datab[4] => cmpr_jci:auto_generated.datab[4]
datab[5] => cmpr_jci:auto_generated.datab[5]
datab[6] => cmpr_jci:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_jci:auto_generated.aeb
agb <= cmpr_jci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr4|cmpr_jci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|pavDOGFPGA|memristor:inst|rmin:inst4
result[0] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[0]
result[1] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[1]
result[2] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[2]
result[3] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[3]
result[4] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[4]
result[5] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[5]
result[6] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[6]
result[7] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[7]
result[8] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[8]
result[9] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[9]
result[10] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[10]
result[11] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[11]
result[12] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[12]
result[13] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[13]
result[14] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[14]
result[15] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[15]
result[16] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[16]
result[17] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[17]
result[18] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[18]
result[19] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[19]
result[20] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[20]
result[21] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[21]
result[22] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[22]
result[23] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[23]
result[24] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[24]
result[25] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[25]
result[26] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[26]
result[27] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[27]
result[28] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[28]
result[29] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[29]
result[30] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[30]
result[31] <= rmin_lpm_constant_139:rmin_lpm_constant_139_component.result[31]


|pavDOGFPGA|memristor:inst|rmin:inst4|rmin_lpm_constant_139:rmin_lpm_constant_139_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|pavDOGFPGA|rmax:inst8
result[0] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[0]
result[1] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[1]
result[2] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[2]
result[3] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[3]
result[4] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[4]
result[5] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[5]
result[6] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[6]
result[7] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[7]
result[8] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[8]
result[9] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[9]
result[10] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[10]
result[11] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[11]
result[12] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[12]
result[13] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[13]
result[14] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[14]
result[15] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[15]
result[16] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[16]
result[17] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[17]
result[18] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[18]
result[19] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[19]
result[20] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[20]
result[21] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[21]
result[22] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[22]
result[23] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[23]
result[24] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[24]
result[25] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[25]
result[26] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[26]
result[27] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[27]
result[28] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[28]
result[29] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[29]
result[30] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[30]
result[31] <= rmax_lpm_constant_c39:rmax_lpm_constant_c39_component.result[31]


|pavDOGFPGA|rmax:inst8|rmax_lpm_constant_c39:rmax_lpm_constant_c39_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <VCC>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <VCC>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|pavDOGFPGA|Vtebe:inst12
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]


|pavDOGFPGA|Vtebe:inst12|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>


|pavDOGFPGA|muxMeUp:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|muxMeUp:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|muxMeUp:inst7|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|mymult1:inst23
clock => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.clock
dataa[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[0]
dataa[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[1]
dataa[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[2]
dataa[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[3]
dataa[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[4]
dataa[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[5]
dataa[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[6]
dataa[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[7]
dataa[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[8]
dataa[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[9]
dataa[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[10]
dataa[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[11]
dataa[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[12]
dataa[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[13]
dataa[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[14]
dataa[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[15]
dataa[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[16]
dataa[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[17]
dataa[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[18]
dataa[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[19]
dataa[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[20]
dataa[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[21]
dataa[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[22]
dataa[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[23]
dataa[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[24]
dataa[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[25]
dataa[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[26]
dataa[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[27]
dataa[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[28]
dataa[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[29]
dataa[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[30]
dataa[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.dataa[31]
datab[0] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[0]
datab[1] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[1]
datab[2] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[2]
datab[3] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[3]
datab[4] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[4]
datab[5] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[5]
datab[6] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[6]
datab[7] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[7]
datab[8] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[8]
datab[9] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[9]
datab[10] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[10]
datab[11] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[11]
datab[12] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[12]
datab[13] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[13]
datab[14] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[14]
datab[15] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[15]
datab[16] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[16]
datab[17] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[17]
datab[18] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[18]
datab[19] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[19]
datab[20] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[20]
datab[21] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[21]
datab[22] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[22]
datab[23] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[23]
datab[24] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[24]
datab[25] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[25]
datab[26] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[26]
datab[27] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[27]
datab[28] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[28]
datab[29] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[29]
datab[30] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[30]
datab[31] => mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.datab[31]
result[0] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[0]
result[1] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[1]
result[2] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[2]
result[3] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[3]
result[4] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[4]
result[5] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[5]
result[6] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[6]
result[7] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[7]
result[8] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[8]
result[9] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[9]
result[10] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[10]
result[11] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[11]
result[12] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[12]
result[13] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[13]
result[14] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[14]
result[15] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[15]
result[16] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[16]
result[17] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[17]
result[18] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[18]
result[19] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[19]
result[20] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[20]
result[21] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[21]
result[22] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[22]
result[23] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[23]
result[24] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[24]
result[25] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[25]
result[26] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[26]
result[27] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[27]
result[28] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[28]
result[29] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[29]
result[30] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[30]
result[31] <= mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component.result[31]


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|muxMeUp:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|muxMeUp:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|muxMeUp:inst2|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|Clock1:inst18
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|pavDOGFPGA|Clock1:inst18|altpll:altpll_component
inclk[0] => Clock1_altpll2:auto_generated.inclk[0]
inclk[1] => Clock1_altpll2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pavDOGFPGA|Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|pavDOGFPGA|CLK2Const:inst10
result[0] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[0]
result[1] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[1]
result[2] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[2]
result[3] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[3]
result[4] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[4]
result[5] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[5]
result[6] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[6]
result[7] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[7]
result[8] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[8]
result[9] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[9]
result[10] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[10]
result[11] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[11]
result[12] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[12]
result[13] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[13]
result[14] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[14]
result[15] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[15]
result[16] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[16]
result[17] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[17]
result[18] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[18]
result[19] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[19]
result[20] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[20]
result[21] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[21]
result[22] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[22]
result[23] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[23]
result[24] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[24]
result[25] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[25]
result[26] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[26]
result[27] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[27]
result[28] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[28]
result[29] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[29]
result[30] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[30]
result[31] <= CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component.result[31]


|pavDOGFPGA|CLK2Const:inst10|CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <VCC>


|pavDOGFPGA|divider2:inst24
clock => divider2_altfp_div_ach:divider2_altfp_div_ach_component.clock
dataa[0] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[0]
dataa[1] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[1]
dataa[2] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[2]
dataa[3] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[3]
dataa[4] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[4]
dataa[5] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[5]
dataa[6] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[6]
dataa[7] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[7]
dataa[8] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[8]
dataa[9] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[9]
dataa[10] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[10]
dataa[11] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[11]
dataa[12] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[12]
dataa[13] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[13]
dataa[14] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[14]
dataa[15] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[15]
dataa[16] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[16]
dataa[17] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[17]
dataa[18] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[18]
dataa[19] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[19]
dataa[20] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[20]
dataa[21] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[21]
dataa[22] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[22]
dataa[23] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[23]
dataa[24] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[24]
dataa[25] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[25]
dataa[26] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[26]
dataa[27] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[27]
dataa[28] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[28]
dataa[29] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[29]
dataa[30] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[30]
dataa[31] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[31]
datab[0] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[0]
datab[1] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[1]
datab[2] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[2]
datab[3] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[3]
datab[4] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[4]
datab[5] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[5]
datab[6] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[6]
datab[7] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[7]
datab[8] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[8]
datab[9] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[9]
datab[10] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[10]
datab[11] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[11]
datab[12] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[12]
datab[13] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[13]
datab[14] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[14]
datab[15] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[15]
datab[16] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[16]
datab[17] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[17]
datab[18] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[18]
datab[19] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[19]
datab[20] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[20]
datab[21] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[21]
datab[22] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[22]
datab[23] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[23]
datab[24] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[24]
datab[25] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[25]
datab[26] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[26]
datab[27] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[27]
datab[28] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[28]
datab[29] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[29]
datab[30] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[30]
datab[31] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[31]
result[0] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[0]
result[1] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[1]
result[2] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[2]
result[3] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[3]
result[4] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[4]
result[5] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[5]
result[6] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[6]
result[7] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[7]
result[8] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[8]
result[9] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[9]
result[10] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[10]
result[11] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[11]
result[12] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[12]
result[13] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[13]
result[14] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[14]
result[15] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[15]
result[16] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[16]
result[17] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[17]
result[18] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[18]
result[19] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[19]
result[20] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[20]
result[21] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[21]
result[22] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[22]
result[23] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[23]
result[24] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[24]
result[25] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[25]
result[26] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[26]
result[27] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[27]
result[28] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[28]
result[29] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[29]
result[30] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[30]
result[31] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[31]


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component
clock => divider2_altfp_div_pst_22f:altfp_div_pst1.clock
dataa[0] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[0]
dataa[1] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[1]
dataa[2] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[2]
dataa[3] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[3]
dataa[4] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[4]
dataa[5] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[5]
dataa[6] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[6]
dataa[7] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[7]
dataa[8] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[8]
dataa[9] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[9]
dataa[10] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[10]
dataa[11] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[11]
dataa[12] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[12]
dataa[13] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[13]
dataa[14] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[14]
dataa[15] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[15]
dataa[16] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[16]
dataa[17] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[17]
dataa[18] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[18]
dataa[19] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[19]
dataa[20] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[20]
dataa[21] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[21]
dataa[22] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[22]
dataa[23] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[23]
dataa[24] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[24]
dataa[25] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[25]
dataa[26] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[26]
dataa[27] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[27]
dataa[28] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[28]
dataa[29] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[29]
dataa[30] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[30]
dataa[31] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[31]
datab[0] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[0]
datab[1] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[1]
datab[2] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[2]
datab[3] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[3]
datab[4] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[4]
datab[5] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[5]
datab[6] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[6]
datab[7] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[7]
datab[8] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[8]
datab[9] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[9]
datab[10] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[10]
datab[11] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[11]
datab[12] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[12]
datab[13] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[13]
datab[14] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[14]
datab[15] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[15]
datab[16] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[16]
datab[17] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[17]
datab[18] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[18]
datab[19] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[19]
datab[20] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[20]
datab[21] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[21]
datab[22] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[22]
datab[23] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[23]
datab[24] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[24]
datab[25] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[25]
datab[26] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[26]
datab[27] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[27]
datab[28] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[28]
datab[29] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[29]
datab[30] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[30]
datab[31] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[31]
result[0] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[0]
result[1] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[1]
result[2] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[2]
result[3] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[3]
result[4] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[4]
result[5] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[5]
result[6] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[6]
result[7] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[7]
result[8] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[8]
result[9] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[9]
result[10] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[10]
result[11] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[11]
result[12] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[12]
result[13] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[13]
result[14] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[14]
result[15] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[15]
result[16] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[16]
result[17] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[17]
result[18] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[18]
result[19] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[19]
result[20] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[20]
result[21] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[21]
result[22] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[22]
result[23] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[23]
result[24] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[24]
result[25] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[25]
result[26] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[26]
result[27] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[27]
result[28] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[28]
result[29] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[29]
result[30] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[30]
result[31] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[31]


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1
aclr => lpm_add_sub:bias_addition.aclr
aclr => sign_pipe_dffe_5.ACLR
aclr => sign_pipe_dffe_4.ACLR
aclr => sign_pipe_dffe_3.ACLR
aclr => sign_pipe_dffe_2.ACLR
aclr => sign_pipe_dffe_1.ACLR
aclr => sign_pipe_dffe_0.ACLR
aclr => remainder_j_dffe_1[15].ACLR
aclr => remainder_j_dffe_1[16].ACLR
aclr => remainder_j_dffe_1[17].ACLR
aclr => remainder_j_dffe_1[18].ACLR
aclr => remainder_j_dffe_1[19].ACLR
aclr => remainder_j_dffe_1[20].ACLR
aclr => remainder_j_dffe_1[21].ACLR
aclr => remainder_j_dffe_1[22].ACLR
aclr => remainder_j_dffe_1[23].ACLR
aclr => remainder_j_dffe_1[24].ACLR
aclr => remainder_j_dffe_1[25].ACLR
aclr => remainder_j_dffe_1[26].ACLR
aclr => remainder_j_dffe_1[27].ACLR
aclr => remainder_j_dffe_1[28].ACLR
aclr => remainder_j_dffe_1[29].ACLR
aclr => remainder_j_dffe_1[30].ACLR
aclr => remainder_j_dffe_1[31].ACLR
aclr => remainder_j_dffe_1[32].ACLR
aclr => remainder_j_dffe_1[33].ACLR
aclr => remainder_j_dffe_1[34].ACLR
aclr => remainder_j_dffe_1[35].ACLR
aclr => remainder_j_dffe_1[36].ACLR
aclr => remainder_j_dffe_1[37].ACLR
aclr => remainder_j_dffe_1[38].ACLR
aclr => remainder_j_dffe_1[39].ACLR
aclr => remainder_j_dffe_1[40].ACLR
aclr => remainder_j_dffe_1[41].ACLR
aclr => remainder_j_dffe_1[42].ACLR
aclr => remainder_j_dffe_1[43].ACLR
aclr => remainder_j_dffe_1[44].ACLR
aclr => remainder_j_dffe_1[45].ACLR
aclr => remainder_j_dffe_1[46].ACLR
aclr => remainder_j_dffe_1[47].ACLR
aclr => remainder_j_dffe_1[48].ACLR
aclr => remainder_j_dffe_1[49].ACLR
aclr => remainder_j_dffe_0[15].ACLR
aclr => remainder_j_dffe_0[16].ACLR
aclr => remainder_j_dffe_0[17].ACLR
aclr => remainder_j_dffe_0[18].ACLR
aclr => remainder_j_dffe_0[19].ACLR
aclr => remainder_j_dffe_0[20].ACLR
aclr => remainder_j_dffe_0[21].ACLR
aclr => remainder_j_dffe_0[22].ACLR
aclr => remainder_j_dffe_0[23].ACLR
aclr => remainder_j_dffe_0[24].ACLR
aclr => remainder_j_dffe_0[25].ACLR
aclr => remainder_j_dffe_0[26].ACLR
aclr => remainder_j_dffe_0[27].ACLR
aclr => remainder_j_dffe_0[28].ACLR
aclr => remainder_j_dffe_0[29].ACLR
aclr => remainder_j_dffe_0[30].ACLR
aclr => remainder_j_dffe_0[31].ACLR
aclr => remainder_j_dffe_0[32].ACLR
aclr => remainder_j_dffe_0[33].ACLR
aclr => remainder_j_dffe_0[34].ACLR
aclr => remainder_j_dffe_0[35].ACLR
aclr => remainder_j_dffe_0[36].ACLR
aclr => remainder_j_dffe_0[37].ACLR
aclr => remainder_j_dffe_0[38].ACLR
aclr => remainder_j_dffe_0[39].ACLR
aclr => remainder_j_dffe_0[40].ACLR
aclr => remainder_j_dffe_0[41].ACLR
aclr => remainder_j_dffe_0[42].ACLR
aclr => remainder_j_dffe_0[43].ACLR
aclr => remainder_j_dffe_0[44].ACLR
aclr => remainder_j_dffe_0[45].ACLR
aclr => remainder_j_dffe_0[46].ACLR
aclr => remainder_j_dffe_0[47].ACLR
aclr => remainder_j_dffe_0[48].ACLR
aclr => remainder_j_dffe_0[49].ACLR
aclr => quotient_k_dffe_0[0].ACLR
aclr => quotient_k_dffe_0[1].ACLR
aclr => quotient_k_dffe_0[2].ACLR
aclr => quotient_k_dffe_0[3].ACLR
aclr => quotient_k_dffe_0[4].ACLR
aclr => quotient_k_dffe_0[5].ACLR
aclr => quotient_k_dffe_0[6].ACLR
aclr => quotient_k_dffe_0[7].ACLR
aclr => quotient_k_dffe_0[8].ACLR
aclr => quotient_k_dffe_0[9].ACLR
aclr => quotient_k_dffe_0[10].ACLR
aclr => quotient_k_dffe_0[11].ACLR
aclr => quotient_k_dffe_0[12].ACLR
aclr => quotient_k_dffe_0[13].ACLR
aclr => quotient_k_dffe_0[14].ACLR
aclr => quotient_k_dffe_0[15].ACLR
aclr => quotient_k_dffe_0[16].ACLR
aclr => quotient_j_dffe[0].ACLR
aclr => quotient_j_dffe[1].ACLR
aclr => quotient_j_dffe[2].ACLR
aclr => quotient_j_dffe[3].ACLR
aclr => quotient_j_dffe[4].ACLR
aclr => quotient_j_dffe[5].ACLR
aclr => quotient_j_dffe[6].ACLR
aclr => quotient_j_dffe[7].ACLR
aclr => quotient_j_dffe[8].ACLR
aclr => quotient_j_dffe[9].ACLR
aclr => quotient_j_dffe[10].ACLR
aclr => quotient_j_dffe[11].ACLR
aclr => quotient_j_dffe[12].ACLR
aclr => quotient_j_dffe[13].ACLR
aclr => quotient_j_dffe[14].ACLR
aclr => quotient_j_dffe[15].ACLR
aclr => quotient_j_dffe[16].ACLR
aclr => over_under_dffe_2.ACLR
aclr => over_under_dffe_1.ACLR
aclr => over_under_dffe_0.ACLR
aclr => nan_pipe_dffe_4.ACLR
aclr => nan_pipe_dffe_3.ACLR
aclr => nan_pipe_dffe_2.ACLR
aclr => nan_pipe_dffe_1.ACLR
aclr => nan_pipe_dffe_0.ACLR
aclr => man_result_dffe[0].ACLR
aclr => man_result_dffe[1].ACLR
aclr => man_result_dffe[2].ACLR
aclr => man_result_dffe[3].ACLR
aclr => man_result_dffe[4].ACLR
aclr => man_result_dffe[5].ACLR
aclr => man_result_dffe[6].ACLR
aclr => man_result_dffe[7].ACLR
aclr => man_result_dffe[8].ACLR
aclr => man_result_dffe[9].ACLR
aclr => man_result_dffe[10].ACLR
aclr => man_result_dffe[11].ACLR
aclr => man_result_dffe[12].ACLR
aclr => man_result_dffe[13].ACLR
aclr => man_result_dffe[14].ACLR
aclr => man_result_dffe[15].ACLR
aclr => man_result_dffe[16].ACLR
aclr => man_result_dffe[17].ACLR
aclr => man_result_dffe[18].ACLR
aclr => man_result_dffe[19].ACLR
aclr => man_result_dffe[20].ACLR
aclr => man_result_dffe[21].ACLR
aclr => man_result_dffe[22].ACLR
aclr => man_b_dffe1_dffe1[0].ACLR
aclr => man_b_dffe1_dffe1[1].ACLR
aclr => man_b_dffe1_dffe1[2].ACLR
aclr => man_b_dffe1_dffe1[3].ACLR
aclr => man_b_dffe1_dffe1[4].ACLR
aclr => man_b_dffe1_dffe1[5].ACLR
aclr => man_b_dffe1_dffe1[6].ACLR
aclr => man_b_dffe1_dffe1[7].ACLR
aclr => man_b_dffe1_dffe1[8].ACLR
aclr => man_b_dffe1_dffe1[9].ACLR
aclr => man_b_dffe1_dffe1[10].ACLR
aclr => man_b_dffe1_dffe1[11].ACLR
aclr => man_b_dffe1_dffe1[12].ACLR
aclr => man_b_dffe1_dffe1[13].ACLR
aclr => man_b_dffe1_dffe1[14].ACLR
aclr => man_b_dffe1_dffe1[15].ACLR
aclr => man_b_dffe1_dffe1[16].ACLR
aclr => man_b_dffe1_dffe1[17].ACLR
aclr => man_b_dffe1_dffe1[18].ACLR
aclr => man_b_dffe1_dffe1[19].ACLR
aclr => man_b_dffe1_dffe1[20].ACLR
aclr => man_b_dffe1_dffe1[21].ACLR
aclr => man_b_dffe1_dffe1[22].ACLR
aclr => man_a_dffe1_dffe1[0].ACLR
aclr => man_a_dffe1_dffe1[1].ACLR
aclr => man_a_dffe1_dffe1[2].ACLR
aclr => man_a_dffe1_dffe1[3].ACLR
aclr => man_a_dffe1_dffe1[4].ACLR
aclr => man_a_dffe1_dffe1[5].ACLR
aclr => man_a_dffe1_dffe1[6].ACLR
aclr => man_a_dffe1_dffe1[7].ACLR
aclr => man_a_dffe1_dffe1[8].ACLR
aclr => man_a_dffe1_dffe1[9].ACLR
aclr => man_a_dffe1_dffe1[10].ACLR
aclr => man_a_dffe1_dffe1[11].ACLR
aclr => man_a_dffe1_dffe1[12].ACLR
aclr => man_a_dffe1_dffe1[13].ACLR
aclr => man_a_dffe1_dffe1[14].ACLR
aclr => man_a_dffe1_dffe1[15].ACLR
aclr => man_a_dffe1_dffe1[16].ACLR
aclr => man_a_dffe1_dffe1[17].ACLR
aclr => man_a_dffe1_dffe1[18].ACLR
aclr => man_a_dffe1_dffe1[19].ACLR
aclr => man_a_dffe1_dffe1[20].ACLR
aclr => man_a_dffe1_dffe1[21].ACLR
aclr => man_a_dffe1_dffe1[22].ACLR
aclr => frac_a_smaller_dffe1.ACLR
aclr => exp_result_dffe_3[0].ACLR
aclr => exp_result_dffe_3[1].ACLR
aclr => exp_result_dffe_3[2].ACLR
aclr => exp_result_dffe_3[3].ACLR
aclr => exp_result_dffe_3[4].ACLR
aclr => exp_result_dffe_3[5].ACLR
aclr => exp_result_dffe_3[6].ACLR
aclr => exp_result_dffe_3[7].ACLR
aclr => exp_result_dffe_2[0].ACLR
aclr => exp_result_dffe_2[1].ACLR
aclr => exp_result_dffe_2[2].ACLR
aclr => exp_result_dffe_2[3].ACLR
aclr => exp_result_dffe_2[4].ACLR
aclr => exp_result_dffe_2[5].ACLR
aclr => exp_result_dffe_2[6].ACLR
aclr => exp_result_dffe_2[7].ACLR
aclr => exp_result_dffe_1[0].ACLR
aclr => exp_result_dffe_1[1].ACLR
aclr => exp_result_dffe_1[2].ACLR
aclr => exp_result_dffe_1[3].ACLR
aclr => exp_result_dffe_1[4].ACLR
aclr => exp_result_dffe_1[5].ACLR
aclr => exp_result_dffe_1[6].ACLR
aclr => exp_result_dffe_1[7].ACLR
aclr => exp_result_dffe_0[0].ACLR
aclr => exp_result_dffe_0[1].ACLR
aclr => exp_result_dffe_0[2].ACLR
aclr => exp_result_dffe_0[3].ACLR
aclr => exp_result_dffe_0[4].ACLR
aclr => exp_result_dffe_0[5].ACLR
aclr => exp_result_dffe_0[6].ACLR
aclr => exp_result_dffe_0[7].ACLR
aclr => e1_dffe_1[0].ACLR
aclr => e1_dffe_1[1].ACLR
aclr => e1_dffe_1[2].ACLR
aclr => e1_dffe_1[3].ACLR
aclr => e1_dffe_1[4].ACLR
aclr => e1_dffe_1[5].ACLR
aclr => e1_dffe_1[6].ACLR
aclr => e1_dffe_1[7].ACLR
aclr => e1_dffe_1[8].ACLR
aclr => e1_dffe_1[9].ACLR
aclr => e1_dffe_1[10].ACLR
aclr => e1_dffe_1[11].ACLR
aclr => e1_dffe_1[12].ACLR
aclr => e1_dffe_1[13].ACLR
aclr => e1_dffe_1[14].ACLR
aclr => e1_dffe_1[15].ACLR
aclr => e1_dffe_1[16].ACLR
aclr => e1_dffe_0[0].ACLR
aclr => e1_dffe_0[1].ACLR
aclr => e1_dffe_0[2].ACLR
aclr => e1_dffe_0[3].ACLR
aclr => e1_dffe_0[4].ACLR
aclr => e1_dffe_0[5].ACLR
aclr => e1_dffe_0[6].ACLR
aclr => e1_dffe_0[7].ACLR
aclr => e1_dffe_0[8].ACLR
aclr => e1_dffe_0[9].ACLR
aclr => e1_dffe_0[10].ACLR
aclr => e1_dffe_0[11].ACLR
aclr => e1_dffe_0[12].ACLR
aclr => e1_dffe_0[13].ACLR
aclr => e1_dffe_0[14].ACLR
aclr => e1_dffe_0[15].ACLR
aclr => e1_dffe_0[16].ACLR
aclr => divbyzero_pipe_dffe_4.ACLR
aclr => divbyzero_pipe_dffe_3.ACLR
aclr => divbyzero_pipe_dffe_2.ACLR
aclr => divbyzero_pipe_dffe_1.ACLR
aclr => divbyzero_pipe_dffe_0.ACLR
aclr => both_exp_zeros_dffe.ACLR
aclr => b_is_infinity_dffe_4.ACLR
aclr => b_is_infinity_dffe_3.ACLR
aclr => b_is_infinity_dffe_2.ACLR
aclr => b_is_infinity_dffe_1.ACLR
aclr => b_is_infinity_dffe_0.ACLR
aclr => b1_dffe_0[0].ACLR
aclr => b1_dffe_0[1].ACLR
aclr => b1_dffe_0[2].ACLR
aclr => b1_dffe_0[3].ACLR
aclr => b1_dffe_0[4].ACLR
aclr => b1_dffe_0[5].ACLR
aclr => b1_dffe_0[6].ACLR
aclr => b1_dffe_0[7].ACLR
aclr => b1_dffe_0[8].ACLR
aclr => b1_dffe_0[9].ACLR
aclr => b1_dffe_0[10].ACLR
aclr => b1_dffe_0[11].ACLR
aclr => b1_dffe_0[12].ACLR
aclr => b1_dffe_0[13].ACLR
aclr => b1_dffe_0[14].ACLR
aclr => b1_dffe_0[15].ACLR
aclr => b1_dffe_0[16].ACLR
aclr => b1_dffe_0[17].ACLR
aclr => b1_dffe_0[18].ACLR
aclr => b1_dffe_0[19].ACLR
aclr => b1_dffe_0[20].ACLR
aclr => b1_dffe_0[21].ACLR
aclr => b1_dffe_0[22].ACLR
aclr => b1_dffe_0[23].ACLR
aclr => b1_dffe_0[24].ACLR
aclr => b1_dffe_0[25].ACLR
aclr => b1_dffe_0[26].ACLR
aclr => b1_dffe_0[27].ACLR
aclr => b1_dffe_0[28].ACLR
aclr => b1_dffe_0[29].ACLR
aclr => b1_dffe_0[30].ACLR
aclr => b1_dffe_0[31].ACLR
aclr => b1_dffe_0[32].ACLR
aclr => b1_dffe_0[33].ACLR
aclr => a_zero_b_not_dffe_4.ACLR
aclr => a_zero_b_not_dffe_3.ACLR
aclr => a_zero_b_not_dffe_2.ACLR
aclr => a_zero_b_not_dffe_1.ACLR
aclr => a_zero_b_not_dffe_0.ACLR
aclr => a_is_infinity_dffe_4.ACLR
aclr => a_is_infinity_dffe_3.ACLR
aclr => a_is_infinity_dffe_2.ACLR
aclr => a_is_infinity_dffe_1.ACLR
aclr => a_is_infinity_dffe_0.ACLR
aclr => lpm_add_sub:exp_sub.aclr
aclr => lpm_mult:a1_prod.aclr
aclr => lpm_mult:b1_prod.aclr
aclr => lpm_mult:q_partial_0.aclr
aclr => lpm_mult:q_partial_1.aclr
aclr => lpm_mult:remainder_mult_0.aclr
clk_en => altsyncram:altsyncram3.clocken0
clk_en => lpm_add_sub:bias_addition.clken
clk_en => lpm_add_sub:exp_sub.clken
clk_en => lpm_mult:a1_prod.clken
clk_en => lpm_mult:b1_prod.clken
clk_en => lpm_mult:q_partial_0.clken
clk_en => lpm_mult:q_partial_1.clken
clk_en => lpm_mult:remainder_mult_0.clken
clk_en => a_is_infinity_dffe_0.ENA
clk_en => a_is_infinity_dffe_1.ENA
clk_en => a_is_infinity_dffe_2.ENA
clk_en => a_is_infinity_dffe_3.ENA
clk_en => a_is_infinity_dffe_4.ENA
clk_en => a_zero_b_not_dffe_0.ENA
clk_en => a_zero_b_not_dffe_1.ENA
clk_en => a_zero_b_not_dffe_2.ENA
clk_en => a_zero_b_not_dffe_3.ENA
clk_en => a_zero_b_not_dffe_4.ENA
clk_en => b1_dffe_0[33].ENA
clk_en => b1_dffe_0[32].ENA
clk_en => b1_dffe_0[31].ENA
clk_en => b1_dffe_0[30].ENA
clk_en => b1_dffe_0[29].ENA
clk_en => b1_dffe_0[28].ENA
clk_en => b1_dffe_0[27].ENA
clk_en => b1_dffe_0[26].ENA
clk_en => b1_dffe_0[25].ENA
clk_en => b1_dffe_0[24].ENA
clk_en => b1_dffe_0[23].ENA
clk_en => b1_dffe_0[22].ENA
clk_en => b1_dffe_0[21].ENA
clk_en => b1_dffe_0[20].ENA
clk_en => b1_dffe_0[19].ENA
clk_en => b1_dffe_0[18].ENA
clk_en => b1_dffe_0[17].ENA
clk_en => b1_dffe_0[16].ENA
clk_en => b1_dffe_0[15].ENA
clk_en => b1_dffe_0[14].ENA
clk_en => b1_dffe_0[13].ENA
clk_en => b1_dffe_0[12].ENA
clk_en => b1_dffe_0[11].ENA
clk_en => b1_dffe_0[10].ENA
clk_en => b1_dffe_0[9].ENA
clk_en => b1_dffe_0[8].ENA
clk_en => b1_dffe_0[7].ENA
clk_en => b1_dffe_0[6].ENA
clk_en => b1_dffe_0[5].ENA
clk_en => b1_dffe_0[4].ENA
clk_en => b1_dffe_0[3].ENA
clk_en => b1_dffe_0[2].ENA
clk_en => b1_dffe_0[1].ENA
clk_en => b1_dffe_0[0].ENA
clk_en => b_is_infinity_dffe_0.ENA
clk_en => b_is_infinity_dffe_1.ENA
clk_en => b_is_infinity_dffe_2.ENA
clk_en => b_is_infinity_dffe_3.ENA
clk_en => b_is_infinity_dffe_4.ENA
clk_en => both_exp_zeros_dffe.ENA
clk_en => divbyzero_pipe_dffe_0.ENA
clk_en => divbyzero_pipe_dffe_1.ENA
clk_en => divbyzero_pipe_dffe_2.ENA
clk_en => divbyzero_pipe_dffe_3.ENA
clk_en => divbyzero_pipe_dffe_4.ENA
clk_en => e1_dffe_0[16].ENA
clk_en => e1_dffe_0[15].ENA
clk_en => e1_dffe_0[14].ENA
clk_en => e1_dffe_0[13].ENA
clk_en => e1_dffe_0[12].ENA
clk_en => e1_dffe_0[11].ENA
clk_en => e1_dffe_0[10].ENA
clk_en => e1_dffe_0[9].ENA
clk_en => e1_dffe_0[8].ENA
clk_en => e1_dffe_0[7].ENA
clk_en => e1_dffe_0[6].ENA
clk_en => e1_dffe_0[5].ENA
clk_en => e1_dffe_0[4].ENA
clk_en => e1_dffe_0[3].ENA
clk_en => e1_dffe_0[2].ENA
clk_en => e1_dffe_0[1].ENA
clk_en => e1_dffe_0[0].ENA
clk_en => e1_dffe_1[16].ENA
clk_en => e1_dffe_1[15].ENA
clk_en => e1_dffe_1[14].ENA
clk_en => e1_dffe_1[13].ENA
clk_en => e1_dffe_1[12].ENA
clk_en => e1_dffe_1[11].ENA
clk_en => e1_dffe_1[10].ENA
clk_en => e1_dffe_1[9].ENA
clk_en => e1_dffe_1[8].ENA
clk_en => e1_dffe_1[7].ENA
clk_en => e1_dffe_1[6].ENA
clk_en => e1_dffe_1[5].ENA
clk_en => e1_dffe_1[4].ENA
clk_en => e1_dffe_1[3].ENA
clk_en => e1_dffe_1[2].ENA
clk_en => e1_dffe_1[1].ENA
clk_en => e1_dffe_1[0].ENA
clk_en => exp_result_dffe_0[7].ENA
clk_en => exp_result_dffe_0[6].ENA
clk_en => exp_result_dffe_0[5].ENA
clk_en => exp_result_dffe_0[4].ENA
clk_en => exp_result_dffe_0[3].ENA
clk_en => exp_result_dffe_0[2].ENA
clk_en => exp_result_dffe_0[1].ENA
clk_en => exp_result_dffe_0[0].ENA
clk_en => exp_result_dffe_1[7].ENA
clk_en => exp_result_dffe_1[6].ENA
clk_en => exp_result_dffe_1[5].ENA
clk_en => exp_result_dffe_1[4].ENA
clk_en => exp_result_dffe_1[3].ENA
clk_en => exp_result_dffe_1[2].ENA
clk_en => exp_result_dffe_1[1].ENA
clk_en => exp_result_dffe_1[0].ENA
clk_en => exp_result_dffe_2[7].ENA
clk_en => exp_result_dffe_2[6].ENA
clk_en => exp_result_dffe_2[5].ENA
clk_en => exp_result_dffe_2[4].ENA
clk_en => exp_result_dffe_2[3].ENA
clk_en => exp_result_dffe_2[2].ENA
clk_en => exp_result_dffe_2[1].ENA
clk_en => exp_result_dffe_2[0].ENA
clk_en => exp_result_dffe_3[7].ENA
clk_en => exp_result_dffe_3[6].ENA
clk_en => exp_result_dffe_3[5].ENA
clk_en => exp_result_dffe_3[4].ENA
clk_en => exp_result_dffe_3[3].ENA
clk_en => exp_result_dffe_3[2].ENA
clk_en => exp_result_dffe_3[1].ENA
clk_en => exp_result_dffe_3[0].ENA
clk_en => frac_a_smaller_dffe1.ENA
clk_en => man_a_dffe1_dffe1[22].ENA
clk_en => man_a_dffe1_dffe1[21].ENA
clk_en => man_a_dffe1_dffe1[20].ENA
clk_en => man_a_dffe1_dffe1[19].ENA
clk_en => man_a_dffe1_dffe1[18].ENA
clk_en => man_a_dffe1_dffe1[17].ENA
clk_en => man_a_dffe1_dffe1[16].ENA
clk_en => man_a_dffe1_dffe1[15].ENA
clk_en => man_a_dffe1_dffe1[14].ENA
clk_en => man_a_dffe1_dffe1[13].ENA
clk_en => man_a_dffe1_dffe1[12].ENA
clk_en => man_a_dffe1_dffe1[11].ENA
clk_en => man_a_dffe1_dffe1[10].ENA
clk_en => man_a_dffe1_dffe1[9].ENA
clk_en => man_a_dffe1_dffe1[8].ENA
clk_en => man_a_dffe1_dffe1[7].ENA
clk_en => man_a_dffe1_dffe1[6].ENA
clk_en => man_a_dffe1_dffe1[5].ENA
clk_en => man_a_dffe1_dffe1[4].ENA
clk_en => man_a_dffe1_dffe1[3].ENA
clk_en => man_a_dffe1_dffe1[2].ENA
clk_en => man_a_dffe1_dffe1[1].ENA
clk_en => man_a_dffe1_dffe1[0].ENA
clk_en => man_b_dffe1_dffe1[22].ENA
clk_en => man_b_dffe1_dffe1[21].ENA
clk_en => man_b_dffe1_dffe1[20].ENA
clk_en => man_b_dffe1_dffe1[19].ENA
clk_en => man_b_dffe1_dffe1[18].ENA
clk_en => man_b_dffe1_dffe1[17].ENA
clk_en => man_b_dffe1_dffe1[16].ENA
clk_en => man_b_dffe1_dffe1[15].ENA
clk_en => man_b_dffe1_dffe1[14].ENA
clk_en => man_b_dffe1_dffe1[13].ENA
clk_en => man_b_dffe1_dffe1[12].ENA
clk_en => man_b_dffe1_dffe1[11].ENA
clk_en => man_b_dffe1_dffe1[10].ENA
clk_en => man_b_dffe1_dffe1[9].ENA
clk_en => man_b_dffe1_dffe1[8].ENA
clk_en => man_b_dffe1_dffe1[7].ENA
clk_en => man_b_dffe1_dffe1[6].ENA
clk_en => man_b_dffe1_dffe1[5].ENA
clk_en => man_b_dffe1_dffe1[4].ENA
clk_en => man_b_dffe1_dffe1[3].ENA
clk_en => man_b_dffe1_dffe1[2].ENA
clk_en => man_b_dffe1_dffe1[1].ENA
clk_en => man_b_dffe1_dffe1[0].ENA
clk_en => man_result_dffe[22].ENA
clk_en => man_result_dffe[21].ENA
clk_en => man_result_dffe[20].ENA
clk_en => man_result_dffe[19].ENA
clk_en => man_result_dffe[18].ENA
clk_en => man_result_dffe[17].ENA
clk_en => man_result_dffe[16].ENA
clk_en => man_result_dffe[15].ENA
clk_en => man_result_dffe[14].ENA
clk_en => man_result_dffe[13].ENA
clk_en => man_result_dffe[12].ENA
clk_en => man_result_dffe[11].ENA
clk_en => man_result_dffe[10].ENA
clk_en => man_result_dffe[9].ENA
clk_en => man_result_dffe[8].ENA
clk_en => man_result_dffe[7].ENA
clk_en => man_result_dffe[6].ENA
clk_en => man_result_dffe[5].ENA
clk_en => man_result_dffe[4].ENA
clk_en => man_result_dffe[3].ENA
clk_en => man_result_dffe[2].ENA
clk_en => man_result_dffe[1].ENA
clk_en => man_result_dffe[0].ENA
clk_en => nan_pipe_dffe_0.ENA
clk_en => nan_pipe_dffe_1.ENA
clk_en => nan_pipe_dffe_2.ENA
clk_en => nan_pipe_dffe_3.ENA
clk_en => nan_pipe_dffe_4.ENA
clk_en => over_under_dffe_0.ENA
clk_en => over_under_dffe_1.ENA
clk_en => over_under_dffe_2.ENA
clk_en => quotient_j_dffe[16].ENA
clk_en => quotient_j_dffe[15].ENA
clk_en => quotient_j_dffe[14].ENA
clk_en => quotient_j_dffe[13].ENA
clk_en => quotient_j_dffe[12].ENA
clk_en => quotient_j_dffe[11].ENA
clk_en => quotient_j_dffe[10].ENA
clk_en => quotient_j_dffe[9].ENA
clk_en => quotient_j_dffe[8].ENA
clk_en => quotient_j_dffe[7].ENA
clk_en => quotient_j_dffe[6].ENA
clk_en => quotient_j_dffe[5].ENA
clk_en => quotient_j_dffe[4].ENA
clk_en => quotient_j_dffe[3].ENA
clk_en => quotient_j_dffe[2].ENA
clk_en => quotient_j_dffe[1].ENA
clk_en => quotient_j_dffe[0].ENA
clk_en => quotient_k_dffe_0[16].ENA
clk_en => quotient_k_dffe_0[15].ENA
clk_en => quotient_k_dffe_0[14].ENA
clk_en => quotient_k_dffe_0[13].ENA
clk_en => quotient_k_dffe_0[12].ENA
clk_en => quotient_k_dffe_0[11].ENA
clk_en => quotient_k_dffe_0[10].ENA
clk_en => quotient_k_dffe_0[9].ENA
clk_en => quotient_k_dffe_0[8].ENA
clk_en => quotient_k_dffe_0[7].ENA
clk_en => quotient_k_dffe_0[6].ENA
clk_en => quotient_k_dffe_0[5].ENA
clk_en => quotient_k_dffe_0[4].ENA
clk_en => quotient_k_dffe_0[3].ENA
clk_en => quotient_k_dffe_0[2].ENA
clk_en => quotient_k_dffe_0[1].ENA
clk_en => quotient_k_dffe_0[0].ENA
clk_en => remainder_j_dffe_0[49].ENA
clk_en => remainder_j_dffe_0[48].ENA
clk_en => remainder_j_dffe_0[47].ENA
clk_en => remainder_j_dffe_0[46].ENA
clk_en => remainder_j_dffe_0[45].ENA
clk_en => remainder_j_dffe_0[44].ENA
clk_en => remainder_j_dffe_0[43].ENA
clk_en => remainder_j_dffe_0[42].ENA
clk_en => remainder_j_dffe_0[41].ENA
clk_en => remainder_j_dffe_0[40].ENA
clk_en => remainder_j_dffe_0[39].ENA
clk_en => remainder_j_dffe_0[38].ENA
clk_en => remainder_j_dffe_0[37].ENA
clk_en => remainder_j_dffe_0[36].ENA
clk_en => remainder_j_dffe_0[35].ENA
clk_en => remainder_j_dffe_0[34].ENA
clk_en => remainder_j_dffe_0[33].ENA
clk_en => remainder_j_dffe_0[32].ENA
clk_en => remainder_j_dffe_0[31].ENA
clk_en => remainder_j_dffe_0[30].ENA
clk_en => remainder_j_dffe_0[29].ENA
clk_en => remainder_j_dffe_0[28].ENA
clk_en => remainder_j_dffe_0[27].ENA
clk_en => remainder_j_dffe_0[26].ENA
clk_en => remainder_j_dffe_0[25].ENA
clk_en => remainder_j_dffe_0[24].ENA
clk_en => remainder_j_dffe_0[23].ENA
clk_en => remainder_j_dffe_0[22].ENA
clk_en => remainder_j_dffe_0[21].ENA
clk_en => remainder_j_dffe_0[20].ENA
clk_en => remainder_j_dffe_0[19].ENA
clk_en => remainder_j_dffe_0[18].ENA
clk_en => remainder_j_dffe_0[17].ENA
clk_en => remainder_j_dffe_0[16].ENA
clk_en => remainder_j_dffe_0[15].ENA
clk_en => remainder_j_dffe_1[49].ENA
clk_en => remainder_j_dffe_1[48].ENA
clk_en => remainder_j_dffe_1[47].ENA
clk_en => remainder_j_dffe_1[46].ENA
clk_en => remainder_j_dffe_1[45].ENA
clk_en => remainder_j_dffe_1[44].ENA
clk_en => remainder_j_dffe_1[43].ENA
clk_en => remainder_j_dffe_1[42].ENA
clk_en => remainder_j_dffe_1[41].ENA
clk_en => remainder_j_dffe_1[40].ENA
clk_en => remainder_j_dffe_1[39].ENA
clk_en => remainder_j_dffe_1[38].ENA
clk_en => remainder_j_dffe_1[37].ENA
clk_en => remainder_j_dffe_1[36].ENA
clk_en => remainder_j_dffe_1[35].ENA
clk_en => remainder_j_dffe_1[34].ENA
clk_en => remainder_j_dffe_1[33].ENA
clk_en => remainder_j_dffe_1[32].ENA
clk_en => remainder_j_dffe_1[31].ENA
clk_en => remainder_j_dffe_1[30].ENA
clk_en => remainder_j_dffe_1[29].ENA
clk_en => remainder_j_dffe_1[28].ENA
clk_en => remainder_j_dffe_1[27].ENA
clk_en => remainder_j_dffe_1[26].ENA
clk_en => remainder_j_dffe_1[25].ENA
clk_en => remainder_j_dffe_1[24].ENA
clk_en => remainder_j_dffe_1[23].ENA
clk_en => remainder_j_dffe_1[22].ENA
clk_en => remainder_j_dffe_1[21].ENA
clk_en => remainder_j_dffe_1[20].ENA
clk_en => remainder_j_dffe_1[19].ENA
clk_en => remainder_j_dffe_1[18].ENA
clk_en => remainder_j_dffe_1[17].ENA
clk_en => remainder_j_dffe_1[16].ENA
clk_en => remainder_j_dffe_1[15].ENA
clk_en => sign_pipe_dffe_0.ENA
clk_en => sign_pipe_dffe_1.ENA
clk_en => sign_pipe_dffe_2.ENA
clk_en => sign_pipe_dffe_3.ENA
clk_en => sign_pipe_dffe_4.ENA
clk_en => sign_pipe_dffe_5.ENA
clock => altsyncram:altsyncram3.clock0
clock => sign_pipe_dffe_5.CLK
clock => sign_pipe_dffe_4.CLK
clock => sign_pipe_dffe_3.CLK
clock => sign_pipe_dffe_2.CLK
clock => sign_pipe_dffe_1.CLK
clock => sign_pipe_dffe_0.CLK
clock => remainder_j_dffe_1[15].CLK
clock => remainder_j_dffe_1[16].CLK
clock => remainder_j_dffe_1[17].CLK
clock => remainder_j_dffe_1[18].CLK
clock => remainder_j_dffe_1[19].CLK
clock => remainder_j_dffe_1[20].CLK
clock => remainder_j_dffe_1[21].CLK
clock => remainder_j_dffe_1[22].CLK
clock => remainder_j_dffe_1[23].CLK
clock => remainder_j_dffe_1[24].CLK
clock => remainder_j_dffe_1[25].CLK
clock => remainder_j_dffe_1[26].CLK
clock => remainder_j_dffe_1[27].CLK
clock => remainder_j_dffe_1[28].CLK
clock => remainder_j_dffe_1[29].CLK
clock => remainder_j_dffe_1[30].CLK
clock => remainder_j_dffe_1[31].CLK
clock => remainder_j_dffe_1[32].CLK
clock => remainder_j_dffe_1[33].CLK
clock => remainder_j_dffe_1[34].CLK
clock => remainder_j_dffe_1[35].CLK
clock => remainder_j_dffe_1[36].CLK
clock => remainder_j_dffe_1[37].CLK
clock => remainder_j_dffe_1[38].CLK
clock => remainder_j_dffe_1[39].CLK
clock => remainder_j_dffe_1[40].CLK
clock => remainder_j_dffe_1[41].CLK
clock => remainder_j_dffe_1[42].CLK
clock => remainder_j_dffe_1[43].CLK
clock => remainder_j_dffe_1[44].CLK
clock => remainder_j_dffe_1[45].CLK
clock => remainder_j_dffe_1[46].CLK
clock => remainder_j_dffe_1[47].CLK
clock => remainder_j_dffe_1[48].CLK
clock => remainder_j_dffe_1[49].CLK
clock => remainder_j_dffe_0[15].CLK
clock => remainder_j_dffe_0[16].CLK
clock => remainder_j_dffe_0[17].CLK
clock => remainder_j_dffe_0[18].CLK
clock => remainder_j_dffe_0[19].CLK
clock => remainder_j_dffe_0[20].CLK
clock => remainder_j_dffe_0[21].CLK
clock => remainder_j_dffe_0[22].CLK
clock => remainder_j_dffe_0[23].CLK
clock => remainder_j_dffe_0[24].CLK
clock => remainder_j_dffe_0[25].CLK
clock => remainder_j_dffe_0[26].CLK
clock => remainder_j_dffe_0[27].CLK
clock => remainder_j_dffe_0[28].CLK
clock => remainder_j_dffe_0[29].CLK
clock => remainder_j_dffe_0[30].CLK
clock => remainder_j_dffe_0[31].CLK
clock => remainder_j_dffe_0[32].CLK
clock => remainder_j_dffe_0[33].CLK
clock => remainder_j_dffe_0[34].CLK
clock => remainder_j_dffe_0[35].CLK
clock => remainder_j_dffe_0[36].CLK
clock => remainder_j_dffe_0[37].CLK
clock => remainder_j_dffe_0[38].CLK
clock => remainder_j_dffe_0[39].CLK
clock => remainder_j_dffe_0[40].CLK
clock => remainder_j_dffe_0[41].CLK
clock => remainder_j_dffe_0[42].CLK
clock => remainder_j_dffe_0[43].CLK
clock => remainder_j_dffe_0[44].CLK
clock => remainder_j_dffe_0[45].CLK
clock => remainder_j_dffe_0[46].CLK
clock => remainder_j_dffe_0[47].CLK
clock => remainder_j_dffe_0[48].CLK
clock => remainder_j_dffe_0[49].CLK
clock => quotient_k_dffe_0[0].CLK
clock => quotient_k_dffe_0[1].CLK
clock => quotient_k_dffe_0[2].CLK
clock => quotient_k_dffe_0[3].CLK
clock => quotient_k_dffe_0[4].CLK
clock => quotient_k_dffe_0[5].CLK
clock => quotient_k_dffe_0[6].CLK
clock => quotient_k_dffe_0[7].CLK
clock => quotient_k_dffe_0[8].CLK
clock => quotient_k_dffe_0[9].CLK
clock => quotient_k_dffe_0[10].CLK
clock => quotient_k_dffe_0[11].CLK
clock => quotient_k_dffe_0[12].CLK
clock => quotient_k_dffe_0[13].CLK
clock => quotient_k_dffe_0[14].CLK
clock => quotient_k_dffe_0[15].CLK
clock => quotient_k_dffe_0[16].CLK
clock => quotient_j_dffe[0].CLK
clock => quotient_j_dffe[1].CLK
clock => quotient_j_dffe[2].CLK
clock => quotient_j_dffe[3].CLK
clock => quotient_j_dffe[4].CLK
clock => quotient_j_dffe[5].CLK
clock => quotient_j_dffe[6].CLK
clock => quotient_j_dffe[7].CLK
clock => quotient_j_dffe[8].CLK
clock => quotient_j_dffe[9].CLK
clock => quotient_j_dffe[10].CLK
clock => quotient_j_dffe[11].CLK
clock => quotient_j_dffe[12].CLK
clock => quotient_j_dffe[13].CLK
clock => quotient_j_dffe[14].CLK
clock => quotient_j_dffe[15].CLK
clock => quotient_j_dffe[16].CLK
clock => over_under_dffe_2.CLK
clock => over_under_dffe_1.CLK
clock => over_under_dffe_0.CLK
clock => nan_pipe_dffe_4.CLK
clock => nan_pipe_dffe_3.CLK
clock => nan_pipe_dffe_2.CLK
clock => nan_pipe_dffe_1.CLK
clock => nan_pipe_dffe_0.CLK
clock => man_result_dffe[0].CLK
clock => man_result_dffe[1].CLK
clock => man_result_dffe[2].CLK
clock => man_result_dffe[3].CLK
clock => man_result_dffe[4].CLK
clock => man_result_dffe[5].CLK
clock => man_result_dffe[6].CLK
clock => man_result_dffe[7].CLK
clock => man_result_dffe[8].CLK
clock => man_result_dffe[9].CLK
clock => man_result_dffe[10].CLK
clock => man_result_dffe[11].CLK
clock => man_result_dffe[12].CLK
clock => man_result_dffe[13].CLK
clock => man_result_dffe[14].CLK
clock => man_result_dffe[15].CLK
clock => man_result_dffe[16].CLK
clock => man_result_dffe[17].CLK
clock => man_result_dffe[18].CLK
clock => man_result_dffe[19].CLK
clock => man_result_dffe[20].CLK
clock => man_result_dffe[21].CLK
clock => man_result_dffe[22].CLK
clock => man_b_dffe1_dffe1[0].CLK
clock => man_b_dffe1_dffe1[1].CLK
clock => man_b_dffe1_dffe1[2].CLK
clock => man_b_dffe1_dffe1[3].CLK
clock => man_b_dffe1_dffe1[4].CLK
clock => man_b_dffe1_dffe1[5].CLK
clock => man_b_dffe1_dffe1[6].CLK
clock => man_b_dffe1_dffe1[7].CLK
clock => man_b_dffe1_dffe1[8].CLK
clock => man_b_dffe1_dffe1[9].CLK
clock => man_b_dffe1_dffe1[10].CLK
clock => man_b_dffe1_dffe1[11].CLK
clock => man_b_dffe1_dffe1[12].CLK
clock => man_b_dffe1_dffe1[13].CLK
clock => man_b_dffe1_dffe1[14].CLK
clock => man_b_dffe1_dffe1[15].CLK
clock => man_b_dffe1_dffe1[16].CLK
clock => man_b_dffe1_dffe1[17].CLK
clock => man_b_dffe1_dffe1[18].CLK
clock => man_b_dffe1_dffe1[19].CLK
clock => man_b_dffe1_dffe1[20].CLK
clock => man_b_dffe1_dffe1[21].CLK
clock => man_b_dffe1_dffe1[22].CLK
clock => man_a_dffe1_dffe1[0].CLK
clock => man_a_dffe1_dffe1[1].CLK
clock => man_a_dffe1_dffe1[2].CLK
clock => man_a_dffe1_dffe1[3].CLK
clock => man_a_dffe1_dffe1[4].CLK
clock => man_a_dffe1_dffe1[5].CLK
clock => man_a_dffe1_dffe1[6].CLK
clock => man_a_dffe1_dffe1[7].CLK
clock => man_a_dffe1_dffe1[8].CLK
clock => man_a_dffe1_dffe1[9].CLK
clock => man_a_dffe1_dffe1[10].CLK
clock => man_a_dffe1_dffe1[11].CLK
clock => man_a_dffe1_dffe1[12].CLK
clock => man_a_dffe1_dffe1[13].CLK
clock => man_a_dffe1_dffe1[14].CLK
clock => man_a_dffe1_dffe1[15].CLK
clock => man_a_dffe1_dffe1[16].CLK
clock => man_a_dffe1_dffe1[17].CLK
clock => man_a_dffe1_dffe1[18].CLK
clock => man_a_dffe1_dffe1[19].CLK
clock => man_a_dffe1_dffe1[20].CLK
clock => man_a_dffe1_dffe1[21].CLK
clock => man_a_dffe1_dffe1[22].CLK
clock => frac_a_smaller_dffe1.CLK
clock => exp_result_dffe_3[0].CLK
clock => exp_result_dffe_3[1].CLK
clock => exp_result_dffe_3[2].CLK
clock => exp_result_dffe_3[3].CLK
clock => exp_result_dffe_3[4].CLK
clock => exp_result_dffe_3[5].CLK
clock => exp_result_dffe_3[6].CLK
clock => exp_result_dffe_3[7].CLK
clock => exp_result_dffe_2[0].CLK
clock => exp_result_dffe_2[1].CLK
clock => exp_result_dffe_2[2].CLK
clock => exp_result_dffe_2[3].CLK
clock => exp_result_dffe_2[4].CLK
clock => exp_result_dffe_2[5].CLK
clock => exp_result_dffe_2[6].CLK
clock => exp_result_dffe_2[7].CLK
clock => exp_result_dffe_1[0].CLK
clock => exp_result_dffe_1[1].CLK
clock => exp_result_dffe_1[2].CLK
clock => exp_result_dffe_1[3].CLK
clock => exp_result_dffe_1[4].CLK
clock => exp_result_dffe_1[5].CLK
clock => exp_result_dffe_1[6].CLK
clock => exp_result_dffe_1[7].CLK
clock => exp_result_dffe_0[0].CLK
clock => exp_result_dffe_0[1].CLK
clock => exp_result_dffe_0[2].CLK
clock => exp_result_dffe_0[3].CLK
clock => exp_result_dffe_0[4].CLK
clock => exp_result_dffe_0[5].CLK
clock => exp_result_dffe_0[6].CLK
clock => exp_result_dffe_0[7].CLK
clock => e1_dffe_1[0].CLK
clock => e1_dffe_1[1].CLK
clock => e1_dffe_1[2].CLK
clock => e1_dffe_1[3].CLK
clock => e1_dffe_1[4].CLK
clock => e1_dffe_1[5].CLK
clock => e1_dffe_1[6].CLK
clock => e1_dffe_1[7].CLK
clock => e1_dffe_1[8].CLK
clock => e1_dffe_1[9].CLK
clock => e1_dffe_1[10].CLK
clock => e1_dffe_1[11].CLK
clock => e1_dffe_1[12].CLK
clock => e1_dffe_1[13].CLK
clock => e1_dffe_1[14].CLK
clock => e1_dffe_1[15].CLK
clock => e1_dffe_1[16].CLK
clock => e1_dffe_0[0].CLK
clock => e1_dffe_0[1].CLK
clock => e1_dffe_0[2].CLK
clock => e1_dffe_0[3].CLK
clock => e1_dffe_0[4].CLK
clock => e1_dffe_0[5].CLK
clock => e1_dffe_0[6].CLK
clock => e1_dffe_0[7].CLK
clock => e1_dffe_0[8].CLK
clock => e1_dffe_0[9].CLK
clock => e1_dffe_0[10].CLK
clock => e1_dffe_0[11].CLK
clock => e1_dffe_0[12].CLK
clock => e1_dffe_0[13].CLK
clock => e1_dffe_0[14].CLK
clock => e1_dffe_0[15].CLK
clock => e1_dffe_0[16].CLK
clock => divbyzero_pipe_dffe_4.CLK
clock => divbyzero_pipe_dffe_3.CLK
clock => divbyzero_pipe_dffe_2.CLK
clock => divbyzero_pipe_dffe_1.CLK
clock => divbyzero_pipe_dffe_0.CLK
clock => both_exp_zeros_dffe.CLK
clock => b_is_infinity_dffe_4.CLK
clock => b_is_infinity_dffe_3.CLK
clock => b_is_infinity_dffe_2.CLK
clock => b_is_infinity_dffe_1.CLK
clock => b_is_infinity_dffe_0.CLK
clock => b1_dffe_0[0].CLK
clock => b1_dffe_0[1].CLK
clock => b1_dffe_0[2].CLK
clock => b1_dffe_0[3].CLK
clock => b1_dffe_0[4].CLK
clock => b1_dffe_0[5].CLK
clock => b1_dffe_0[6].CLK
clock => b1_dffe_0[7].CLK
clock => b1_dffe_0[8].CLK
clock => b1_dffe_0[9].CLK
clock => b1_dffe_0[10].CLK
clock => b1_dffe_0[11].CLK
clock => b1_dffe_0[12].CLK
clock => b1_dffe_0[13].CLK
clock => b1_dffe_0[14].CLK
clock => b1_dffe_0[15].CLK
clock => b1_dffe_0[16].CLK
clock => b1_dffe_0[17].CLK
clock => b1_dffe_0[18].CLK
clock => b1_dffe_0[19].CLK
clock => b1_dffe_0[20].CLK
clock => b1_dffe_0[21].CLK
clock => b1_dffe_0[22].CLK
clock => b1_dffe_0[23].CLK
clock => b1_dffe_0[24].CLK
clock => b1_dffe_0[25].CLK
clock => b1_dffe_0[26].CLK
clock => b1_dffe_0[27].CLK
clock => b1_dffe_0[28].CLK
clock => b1_dffe_0[29].CLK
clock => b1_dffe_0[30].CLK
clock => b1_dffe_0[31].CLK
clock => b1_dffe_0[32].CLK
clock => b1_dffe_0[33].CLK
clock => a_zero_b_not_dffe_4.CLK
clock => a_zero_b_not_dffe_3.CLK
clock => a_zero_b_not_dffe_2.CLK
clock => a_zero_b_not_dffe_1.CLK
clock => a_zero_b_not_dffe_0.CLK
clock => a_is_infinity_dffe_4.CLK
clock => a_is_infinity_dffe_3.CLK
clock => a_is_infinity_dffe_2.CLK
clock => a_is_infinity_dffe_1.CLK
clock => a_is_infinity_dffe_0.CLK
clock => lpm_add_sub:bias_addition.clock
clock => lpm_add_sub:exp_sub.clock
clock => lpm_mult:a1_prod.clock
clock => lpm_mult:b1_prod.clock
clock => lpm_mult:q_partial_0.clock
clock => lpm_mult:q_partial_1.clock
clock => lpm_mult:remainder_mult_0.clock
dataa[0] => lpm_compare:cmpr2.dataa[0]
dataa[0] => wire_altfp_div_pst1_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => man_a_dffe1_dffe1[0].DATAIN
dataa[1] => lpm_compare:cmpr2.dataa[1]
dataa[1] => wire_altfp_div_pst1_w_lg_w_dataa_range87w88w[0].IN1
dataa[1] => man_a_dffe1_dffe1[1].DATAIN
dataa[2] => lpm_compare:cmpr2.dataa[2]
dataa[2] => wire_altfp_div_pst1_w_lg_w_dataa_range93w94w[0].IN1
dataa[2] => man_a_dffe1_dffe1[2].DATAIN
dataa[3] => lpm_compare:cmpr2.dataa[3]
dataa[3] => wire_altfp_div_pst1_w_lg_w_dataa_range99w100w[0].IN1
dataa[3] => man_a_dffe1_dffe1[3].DATAIN
dataa[4] => lpm_compare:cmpr2.dataa[4]
dataa[4] => wire_altfp_div_pst1_w_lg_w_dataa_range105w106w[0].IN1
dataa[4] => man_a_dffe1_dffe1[4].DATAIN
dataa[5] => lpm_compare:cmpr2.dataa[5]
dataa[5] => wire_altfp_div_pst1_w_lg_w_dataa_range111w112w[0].IN1
dataa[5] => man_a_dffe1_dffe1[5].DATAIN
dataa[6] => lpm_compare:cmpr2.dataa[6]
dataa[6] => wire_altfp_div_pst1_w_lg_w_dataa_range117w118w[0].IN1
dataa[6] => man_a_dffe1_dffe1[6].DATAIN
dataa[7] => lpm_compare:cmpr2.dataa[7]
dataa[7] => wire_altfp_div_pst1_w_lg_w_dataa_range123w124w[0].IN1
dataa[7] => man_a_dffe1_dffe1[7].DATAIN
dataa[8] => lpm_compare:cmpr2.dataa[8]
dataa[8] => wire_altfp_div_pst1_w_lg_w_dataa_range129w130w[0].IN1
dataa[8] => man_a_dffe1_dffe1[8].DATAIN
dataa[9] => lpm_compare:cmpr2.dataa[9]
dataa[9] => wire_altfp_div_pst1_w_lg_w_dataa_range135w136w[0].IN1
dataa[9] => man_a_dffe1_dffe1[9].DATAIN
dataa[10] => lpm_compare:cmpr2.dataa[10]
dataa[10] => wire_altfp_div_pst1_w_lg_w_dataa_range141w142w[0].IN1
dataa[10] => man_a_dffe1_dffe1[10].DATAIN
dataa[11] => lpm_compare:cmpr2.dataa[11]
dataa[11] => wire_altfp_div_pst1_w_lg_w_dataa_range147w148w[0].IN1
dataa[11] => man_a_dffe1_dffe1[11].DATAIN
dataa[12] => lpm_compare:cmpr2.dataa[12]
dataa[12] => wire_altfp_div_pst1_w_lg_w_dataa_range153w154w[0].IN1
dataa[12] => man_a_dffe1_dffe1[12].DATAIN
dataa[13] => lpm_compare:cmpr2.dataa[13]
dataa[13] => wire_altfp_div_pst1_w_lg_w_dataa_range159w160w[0].IN1
dataa[13] => man_a_dffe1_dffe1[13].DATAIN
dataa[14] => lpm_compare:cmpr2.dataa[14]
dataa[14] => wire_altfp_div_pst1_w_lg_w_dataa_range165w166w[0].IN1
dataa[14] => man_a_dffe1_dffe1[14].DATAIN
dataa[15] => lpm_compare:cmpr2.dataa[15]
dataa[15] => wire_altfp_div_pst1_w_lg_w_dataa_range171w172w[0].IN1
dataa[15] => man_a_dffe1_dffe1[15].DATAIN
dataa[16] => lpm_compare:cmpr2.dataa[16]
dataa[16] => wire_altfp_div_pst1_w_lg_w_dataa_range177w178w[0].IN1
dataa[16] => man_a_dffe1_dffe1[16].DATAIN
dataa[17] => lpm_compare:cmpr2.dataa[17]
dataa[17] => wire_altfp_div_pst1_w_lg_w_dataa_range183w184w[0].IN1
dataa[17] => man_a_dffe1_dffe1[17].DATAIN
dataa[18] => lpm_compare:cmpr2.dataa[18]
dataa[18] => wire_altfp_div_pst1_w_lg_w_dataa_range189w190w[0].IN1
dataa[18] => man_a_dffe1_dffe1[18].DATAIN
dataa[19] => lpm_compare:cmpr2.dataa[19]
dataa[19] => wire_altfp_div_pst1_w_lg_w_dataa_range195w196w[0].IN1
dataa[19] => man_a_dffe1_dffe1[19].DATAIN
dataa[20] => lpm_compare:cmpr2.dataa[20]
dataa[20] => wire_altfp_div_pst1_w_lg_w_dataa_range201w202w[0].IN1
dataa[20] => man_a_dffe1_dffe1[20].DATAIN
dataa[21] => lpm_compare:cmpr2.dataa[21]
dataa[21] => wire_altfp_div_pst1_w_lg_w_dataa_range207w208w[0].IN1
dataa[21] => man_a_dffe1_dffe1[21].DATAIN
dataa[22] => lpm_compare:cmpr2.dataa[22]
dataa[22] => wire_altfp_div_pst1_w_man_a_not_zero_w_range215w[0].IN1
dataa[22] => man_a_dffe1_dffe1[22].DATAIN
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w17w[0].IN0
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w12w[0].IN0
dataa[23] => lpm_add_sub:exp_sub.dataa[0]
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w17w[0].IN1
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w12w[0].IN1
dataa[24] => lpm_add_sub:exp_sub.dataa[1]
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w27w[0].IN1
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w22w[0].IN1
dataa[25] => lpm_add_sub:exp_sub.dataa[2]
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w37w[0].IN1
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w32w[0].IN1
dataa[26] => lpm_add_sub:exp_sub.dataa[3]
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w47w[0].IN1
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w42w[0].IN1
dataa[27] => lpm_add_sub:exp_sub.dataa[4]
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w57w[0].IN1
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w52w[0].IN1
dataa[28] => lpm_add_sub:exp_sub.dataa[5]
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w67w[0].IN1
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w62w[0].IN1
dataa[29] => lpm_add_sub:exp_sub.dataa[6]
dataa[30] => wire_altfp_div_pst1_w_exp_a_all_one_w_range78w[0].IN1
dataa[30] => wire_altfp_div_pst1_w_exp_a_not_zero_w_range73w[0].IN1
dataa[30] => lpm_add_sub:exp_sub.dataa[7]
dataa[31] => sign_pipe_dffe_0.IN0
datab[0] => lpm_compare:cmpr2.datab[0]
datab[0] => wire_altfp_div_pst1_w_lg_w_datab_range90w91w[0].IN0
datab[0] => man_b_dffe1_dffe1[0].DATAIN
datab[1] => lpm_compare:cmpr2.datab[1]
datab[1] => wire_altfp_div_pst1_w_lg_w_datab_range90w91w[0].IN1
datab[1] => man_b_dffe1_dffe1[1].DATAIN
datab[2] => lpm_compare:cmpr2.datab[2]
datab[2] => wire_altfp_div_pst1_w_lg_w_datab_range96w97w[0].IN1
datab[2] => man_b_dffe1_dffe1[2].DATAIN
datab[3] => lpm_compare:cmpr2.datab[3]
datab[3] => wire_altfp_div_pst1_w_lg_w_datab_range102w103w[0].IN1
datab[3] => man_b_dffe1_dffe1[3].DATAIN
datab[4] => lpm_compare:cmpr2.datab[4]
datab[4] => wire_altfp_div_pst1_w_lg_w_datab_range108w109w[0].IN1
datab[4] => man_b_dffe1_dffe1[4].DATAIN
datab[5] => lpm_compare:cmpr2.datab[5]
datab[5] => wire_altfp_div_pst1_w_lg_w_datab_range114w115w[0].IN1
datab[5] => man_b_dffe1_dffe1[5].DATAIN
datab[6] => lpm_compare:cmpr2.datab[6]
datab[6] => wire_altfp_div_pst1_w_lg_w_datab_range120w121w[0].IN1
datab[6] => man_b_dffe1_dffe1[6].DATAIN
datab[7] => lpm_compare:cmpr2.datab[7]
datab[7] => wire_altfp_div_pst1_w_lg_w_datab_range126w127w[0].IN1
datab[7] => man_b_dffe1_dffe1[7].DATAIN
datab[8] => lpm_compare:cmpr2.datab[8]
datab[8] => wire_altfp_div_pst1_w_lg_w_datab_range132w133w[0].IN1
datab[8] => man_b_dffe1_dffe1[8].DATAIN
datab[9] => lpm_compare:cmpr2.datab[9]
datab[9] => wire_altfp_div_pst1_w_lg_w_datab_range138w139w[0].IN1
datab[9] => man_b_dffe1_dffe1[9].DATAIN
datab[10] => lpm_compare:cmpr2.datab[10]
datab[10] => wire_altfp_div_pst1_w_lg_w_datab_range144w145w[0].IN1
datab[10] => man_b_dffe1_dffe1[10].DATAIN
datab[11] => lpm_compare:cmpr2.datab[11]
datab[11] => wire_altfp_div_pst1_w_lg_w_datab_range150w151w[0].IN1
datab[11] => man_b_dffe1_dffe1[11].DATAIN
datab[12] => lpm_compare:cmpr2.datab[12]
datab[12] => wire_altfp_div_pst1_w_lg_w_datab_range156w157w[0].IN1
datab[12] => man_b_dffe1_dffe1[12].DATAIN
datab[13] => lpm_compare:cmpr2.datab[13]
datab[13] => wire_altfp_div_pst1_w_lg_w_datab_range162w163w[0].IN1
datab[13] => man_b_dffe1_dffe1[13].DATAIN
datab[14] => altsyncram:altsyncram3.address_a[0]
datab[14] => wire_altfp_div_pst1_w_lg_w_datab_range168w169w[0].IN1
datab[14] => lpm_compare:cmpr2.datab[14]
datab[14] => man_b_dffe1_dffe1[14].DATAIN
datab[15] => altsyncram:altsyncram3.address_a[1]
datab[15] => wire_altfp_div_pst1_w_lg_w_datab_range174w175w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[15]
datab[15] => man_b_dffe1_dffe1[15].DATAIN
datab[16] => altsyncram:altsyncram3.address_a[2]
datab[16] => wire_altfp_div_pst1_w_lg_w_datab_range180w181w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[16]
datab[16] => man_b_dffe1_dffe1[16].DATAIN
datab[17] => altsyncram:altsyncram3.address_a[3]
datab[17] => wire_altfp_div_pst1_w_lg_w_datab_range186w187w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[17]
datab[17] => man_b_dffe1_dffe1[17].DATAIN
datab[18] => altsyncram:altsyncram3.address_a[4]
datab[18] => wire_altfp_div_pst1_w_lg_w_datab_range192w193w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[18]
datab[18] => man_b_dffe1_dffe1[18].DATAIN
datab[19] => altsyncram:altsyncram3.address_a[5]
datab[19] => wire_altfp_div_pst1_w_lg_w_datab_range198w199w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[19]
datab[19] => man_b_dffe1_dffe1[19].DATAIN
datab[20] => altsyncram:altsyncram3.address_a[6]
datab[20] => wire_altfp_div_pst1_w_lg_w_datab_range204w205w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[20]
datab[20] => man_b_dffe1_dffe1[20].DATAIN
datab[21] => altsyncram:altsyncram3.address_a[7]
datab[21] => wire_altfp_div_pst1_w_lg_w_datab_range210w211w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[21]
datab[21] => man_b_dffe1_dffe1[21].DATAIN
datab[22] => altsyncram:altsyncram3.address_a[8]
datab[22] => wire_altfp_div_pst1_w_man_b_not_zero_w_range218w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[22]
datab[22] => man_b_dffe1_dffe1[22].DATAIN
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w19w[0].IN0
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w15w[0].IN0
datab[23] => lpm_add_sub:exp_sub.datab[0]
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w19w[0].IN1
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w15w[0].IN1
datab[24] => lpm_add_sub:exp_sub.datab[1]
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w29w[0].IN1
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w25w[0].IN1
datab[25] => lpm_add_sub:exp_sub.datab[2]
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w39w[0].IN1
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w35w[0].IN1
datab[26] => lpm_add_sub:exp_sub.datab[3]
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w49w[0].IN1
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w45w[0].IN1
datab[27] => lpm_add_sub:exp_sub.datab[4]
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w59w[0].IN1
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w55w[0].IN1
datab[28] => lpm_add_sub:exp_sub.datab[5]
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w69w[0].IN1
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w65w[0].IN1
datab[29] => lpm_add_sub:exp_sub.datab[6]
datab[30] => wire_altfp_div_pst1_w_exp_b_all_one_w_range80w[0].IN1
datab[30] => wire_altfp_div_pst1_w_exp_b_not_zero_w_range76w[0].IN1
datab[30] => lpm_add_sub:exp_sub.datab[7]
datab[31] => sign_pipe_dffe_0.IN1
result[0] <= man_result_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_dffe_3[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_dffe_3[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_dffe_3[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_dffe_3[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_dffe_3[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_dffe_3[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_dffe_3[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_dffe_3[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0sk3:auto_generated.address_a[0]
address_a[1] => altsyncram_0sk3:auto_generated.address_a[1]
address_a[2] => altsyncram_0sk3:auto_generated.address_a[2]
address_a[3] => altsyncram_0sk3:auto_generated.address_a[3]
address_a[4] => altsyncram_0sk3:auto_generated.address_a[4]
address_a[5] => altsyncram_0sk3:auto_generated.address_a[5]
address_a[6] => altsyncram_0sk3:auto_generated.address_a[6]
address_a[7] => altsyncram_0sk3:auto_generated.address_a[7]
address_a[8] => altsyncram_0sk3:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0sk3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0sk3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0sk3:auto_generated.q_a[0]
q_a[1] <= altsyncram_0sk3:auto_generated.q_a[1]
q_a[2] <= altsyncram_0sk3:auto_generated.q_a[2]
q_a[3] <= altsyncram_0sk3:auto_generated.q_a[3]
q_a[4] <= altsyncram_0sk3:auto_generated.q_a[4]
q_a[5] <= altsyncram_0sk3:auto_generated.q_a[5]
q_a[6] <= altsyncram_0sk3:auto_generated.q_a[6]
q_a[7] <= altsyncram_0sk3:auto_generated.q_a[7]
q_a[8] <= altsyncram_0sk3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition
dataa[0] => add_sub_4pi:auto_generated.dataa[0]
dataa[1] => add_sub_4pi:auto_generated.dataa[1]
dataa[2] => add_sub_4pi:auto_generated.dataa[2]
dataa[3] => add_sub_4pi:auto_generated.dataa[3]
dataa[4] => add_sub_4pi:auto_generated.dataa[4]
dataa[5] => add_sub_4pi:auto_generated.dataa[5]
dataa[6] => add_sub_4pi:auto_generated.dataa[6]
dataa[7] => add_sub_4pi:auto_generated.dataa[7]
dataa[8] => add_sub_4pi:auto_generated.dataa[8]
datab[0] => add_sub_4pi:auto_generated.datab[0]
datab[1] => add_sub_4pi:auto_generated.datab[1]
datab[2] => add_sub_4pi:auto_generated.datab[2]
datab[3] => add_sub_4pi:auto_generated.datab[3]
datab[4] => add_sub_4pi:auto_generated.datab[4]
datab[5] => add_sub_4pi:auto_generated.datab[5]
datab[6] => add_sub_4pi:auto_generated.datab[6]
datab[7] => add_sub_4pi:auto_generated.datab[7]
datab[8] => add_sub_4pi:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_4pi:auto_generated.clock
aclr => add_sub_4pi:auto_generated.aclr
clken => add_sub_4pi:auto_generated.clken
result[0] <= add_sub_4pi:auto_generated.result[0]
result[1] <= add_sub_4pi:auto_generated.result[1]
result[2] <= add_sub_4pi:auto_generated.result[2]
result[3] <= add_sub_4pi:auto_generated.result[3]
result[4] <= add_sub_4pi:auto_generated.result[4]
result[5] <= add_sub_4pi:auto_generated.result[5]
result[6] <= add_sub_4pi:auto_generated.result[6]
result[7] <= add_sub_4pi:auto_generated.result[7]
result[8] <= add_sub_4pi:auto_generated.result[8]
cout <= <GND>
overflow <= add_sub_4pi:auto_generated.overflow


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_4pi:auto_generated
aclr => pipeline_dffe[8].IN0
aclr => overflow_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
datab[8] => _.IN1
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_hth:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process
dataa[0] => add_sub_sug:auto_generated.dataa[0]
dataa[1] => add_sub_sug:auto_generated.dataa[1]
dataa[2] => add_sub_sug:auto_generated.dataa[2]
dataa[3] => add_sub_sug:auto_generated.dataa[3]
dataa[4] => add_sub_sug:auto_generated.dataa[4]
dataa[5] => add_sub_sug:auto_generated.dataa[5]
dataa[6] => add_sub_sug:auto_generated.dataa[6]
dataa[7] => add_sub_sug:auto_generated.dataa[7]
dataa[8] => add_sub_sug:auto_generated.dataa[8]
dataa[9] => add_sub_sug:auto_generated.dataa[9]
dataa[10] => add_sub_sug:auto_generated.dataa[10]
dataa[11] => add_sub_sug:auto_generated.dataa[11]
dataa[12] => add_sub_sug:auto_generated.dataa[12]
dataa[13] => add_sub_sug:auto_generated.dataa[13]
dataa[14] => add_sub_sug:auto_generated.dataa[14]
dataa[15] => add_sub_sug:auto_generated.dataa[15]
dataa[16] => add_sub_sug:auto_generated.dataa[16]
dataa[17] => add_sub_sug:auto_generated.dataa[17]
dataa[18] => add_sub_sug:auto_generated.dataa[18]
dataa[19] => add_sub_sug:auto_generated.dataa[19]
dataa[20] => add_sub_sug:auto_generated.dataa[20]
dataa[21] => add_sub_sug:auto_generated.dataa[21]
dataa[22] => add_sub_sug:auto_generated.dataa[22]
dataa[23] => add_sub_sug:auto_generated.dataa[23]
dataa[24] => add_sub_sug:auto_generated.dataa[24]
dataa[25] => add_sub_sug:auto_generated.dataa[25]
dataa[26] => add_sub_sug:auto_generated.dataa[26]
dataa[27] => add_sub_sug:auto_generated.dataa[27]
dataa[28] => add_sub_sug:auto_generated.dataa[28]
dataa[29] => add_sub_sug:auto_generated.dataa[29]
dataa[30] => add_sub_sug:auto_generated.dataa[30]
datab[0] => add_sub_sug:auto_generated.datab[0]
datab[1] => add_sub_sug:auto_generated.datab[1]
datab[2] => add_sub_sug:auto_generated.datab[2]
datab[3] => add_sub_sug:auto_generated.datab[3]
datab[4] => add_sub_sug:auto_generated.datab[4]
datab[5] => add_sub_sug:auto_generated.datab[5]
datab[6] => add_sub_sug:auto_generated.datab[6]
datab[7] => add_sub_sug:auto_generated.datab[7]
datab[8] => add_sub_sug:auto_generated.datab[8]
datab[9] => add_sub_sug:auto_generated.datab[9]
datab[10] => add_sub_sug:auto_generated.datab[10]
datab[11] => add_sub_sug:auto_generated.datab[11]
datab[12] => add_sub_sug:auto_generated.datab[12]
datab[13] => add_sub_sug:auto_generated.datab[13]
datab[14] => add_sub_sug:auto_generated.datab[14]
datab[15] => add_sub_sug:auto_generated.datab[15]
datab[16] => add_sub_sug:auto_generated.datab[16]
datab[17] => add_sub_sug:auto_generated.datab[17]
datab[18] => add_sub_sug:auto_generated.datab[18]
datab[19] => add_sub_sug:auto_generated.datab[19]
datab[20] => add_sub_sug:auto_generated.datab[20]
datab[21] => add_sub_sug:auto_generated.datab[21]
datab[22] => add_sub_sug:auto_generated.datab[22]
datab[23] => add_sub_sug:auto_generated.datab[23]
datab[24] => add_sub_sug:auto_generated.datab[24]
datab[25] => add_sub_sug:auto_generated.datab[25]
datab[26] => add_sub_sug:auto_generated.datab[26]
datab[27] => add_sub_sug:auto_generated.datab[27]
datab[28] => add_sub_sug:auto_generated.datab[28]
datab[29] => add_sub_sug:auto_generated.datab[29]
datab[30] => add_sub_sug:auto_generated.datab[30]
cin => add_sub_sug:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sug:auto_generated.result[0]
result[1] <= add_sub_sug:auto_generated.result[1]
result[2] <= add_sub_sug:auto_generated.result[2]
result[3] <= add_sub_sug:auto_generated.result[3]
result[4] <= add_sub_sug:auto_generated.result[4]
result[5] <= add_sub_sug:auto_generated.result[5]
result[6] <= add_sub_sug:auto_generated.result[6]
result[7] <= add_sub_sug:auto_generated.result[7]
result[8] <= add_sub_sug:auto_generated.result[8]
result[9] <= add_sub_sug:auto_generated.result[9]
result[10] <= add_sub_sug:auto_generated.result[10]
result[11] <= add_sub_sug:auto_generated.result[11]
result[12] <= add_sub_sug:auto_generated.result[12]
result[13] <= add_sub_sug:auto_generated.result[13]
result[14] <= add_sub_sug:auto_generated.result[14]
result[15] <= add_sub_sug:auto_generated.result[15]
result[16] <= add_sub_sug:auto_generated.result[16]
result[17] <= add_sub_sug:auto_generated.result[17]
result[18] <= add_sub_sug:auto_generated.result[18]
result[19] <= add_sub_sug:auto_generated.result[19]
result[20] <= add_sub_sug:auto_generated.result[20]
result[21] <= add_sub_sug:auto_generated.result[21]
result[22] <= add_sub_sug:auto_generated.result[22]
result[23] <= add_sub_sug:auto_generated.result[23]
result[24] <= add_sub_sug:auto_generated.result[24]
result[25] <= add_sub_sug:auto_generated.result[25]
result[26] <= add_sub_sug:auto_generated.result[26]
result[27] <= add_sub_sug:auto_generated.result[27]
result[28] <= add_sub_sug:auto_generated.result[28]
result[29] <= add_sub_sug:auto_generated.result[29]
result[30] <= add_sub_sug:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_sug:auto_generated
cin => op_1.IN62
cin => op_1.IN63
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0
dataa[0] => add_sub_4lg:auto_generated.dataa[0]
dataa[1] => add_sub_4lg:auto_generated.dataa[1]
dataa[2] => add_sub_4lg:auto_generated.dataa[2]
dataa[3] => add_sub_4lg:auto_generated.dataa[3]
dataa[4] => add_sub_4lg:auto_generated.dataa[4]
dataa[5] => add_sub_4lg:auto_generated.dataa[5]
dataa[6] => add_sub_4lg:auto_generated.dataa[6]
dataa[7] => add_sub_4lg:auto_generated.dataa[7]
dataa[8] => add_sub_4lg:auto_generated.dataa[8]
dataa[9] => add_sub_4lg:auto_generated.dataa[9]
dataa[10] => add_sub_4lg:auto_generated.dataa[10]
dataa[11] => add_sub_4lg:auto_generated.dataa[11]
dataa[12] => add_sub_4lg:auto_generated.dataa[12]
dataa[13] => add_sub_4lg:auto_generated.dataa[13]
dataa[14] => add_sub_4lg:auto_generated.dataa[14]
dataa[15] => add_sub_4lg:auto_generated.dataa[15]
dataa[16] => add_sub_4lg:auto_generated.dataa[16]
dataa[17] => add_sub_4lg:auto_generated.dataa[17]
dataa[18] => add_sub_4lg:auto_generated.dataa[18]
dataa[19] => add_sub_4lg:auto_generated.dataa[19]
dataa[20] => add_sub_4lg:auto_generated.dataa[20]
dataa[21] => add_sub_4lg:auto_generated.dataa[21]
dataa[22] => add_sub_4lg:auto_generated.dataa[22]
dataa[23] => add_sub_4lg:auto_generated.dataa[23]
dataa[24] => add_sub_4lg:auto_generated.dataa[24]
dataa[25] => add_sub_4lg:auto_generated.dataa[25]
dataa[26] => add_sub_4lg:auto_generated.dataa[26]
dataa[27] => add_sub_4lg:auto_generated.dataa[27]
dataa[28] => add_sub_4lg:auto_generated.dataa[28]
dataa[29] => add_sub_4lg:auto_generated.dataa[29]
dataa[30] => add_sub_4lg:auto_generated.dataa[30]
dataa[31] => add_sub_4lg:auto_generated.dataa[31]
dataa[32] => add_sub_4lg:auto_generated.dataa[32]
dataa[33] => add_sub_4lg:auto_generated.dataa[33]
dataa[34] => add_sub_4lg:auto_generated.dataa[34]
dataa[35] => add_sub_4lg:auto_generated.dataa[35]
dataa[36] => add_sub_4lg:auto_generated.dataa[36]
dataa[37] => add_sub_4lg:auto_generated.dataa[37]
dataa[38] => add_sub_4lg:auto_generated.dataa[38]
dataa[39] => add_sub_4lg:auto_generated.dataa[39]
dataa[40] => add_sub_4lg:auto_generated.dataa[40]
dataa[41] => add_sub_4lg:auto_generated.dataa[41]
dataa[42] => add_sub_4lg:auto_generated.dataa[42]
dataa[43] => add_sub_4lg:auto_generated.dataa[43]
dataa[44] => add_sub_4lg:auto_generated.dataa[44]
dataa[45] => add_sub_4lg:auto_generated.dataa[45]
dataa[46] => add_sub_4lg:auto_generated.dataa[46]
dataa[47] => add_sub_4lg:auto_generated.dataa[47]
dataa[48] => add_sub_4lg:auto_generated.dataa[48]
dataa[49] => add_sub_4lg:auto_generated.dataa[49]
datab[0] => add_sub_4lg:auto_generated.datab[0]
datab[1] => add_sub_4lg:auto_generated.datab[1]
datab[2] => add_sub_4lg:auto_generated.datab[2]
datab[3] => add_sub_4lg:auto_generated.datab[3]
datab[4] => add_sub_4lg:auto_generated.datab[4]
datab[5] => add_sub_4lg:auto_generated.datab[5]
datab[6] => add_sub_4lg:auto_generated.datab[6]
datab[7] => add_sub_4lg:auto_generated.datab[7]
datab[8] => add_sub_4lg:auto_generated.datab[8]
datab[9] => add_sub_4lg:auto_generated.datab[9]
datab[10] => add_sub_4lg:auto_generated.datab[10]
datab[11] => add_sub_4lg:auto_generated.datab[11]
datab[12] => add_sub_4lg:auto_generated.datab[12]
datab[13] => add_sub_4lg:auto_generated.datab[13]
datab[14] => add_sub_4lg:auto_generated.datab[14]
datab[15] => add_sub_4lg:auto_generated.datab[15]
datab[16] => add_sub_4lg:auto_generated.datab[16]
datab[17] => add_sub_4lg:auto_generated.datab[17]
datab[18] => add_sub_4lg:auto_generated.datab[18]
datab[19] => add_sub_4lg:auto_generated.datab[19]
datab[20] => add_sub_4lg:auto_generated.datab[20]
datab[21] => add_sub_4lg:auto_generated.datab[21]
datab[22] => add_sub_4lg:auto_generated.datab[22]
datab[23] => add_sub_4lg:auto_generated.datab[23]
datab[24] => add_sub_4lg:auto_generated.datab[24]
datab[25] => add_sub_4lg:auto_generated.datab[25]
datab[26] => add_sub_4lg:auto_generated.datab[26]
datab[27] => add_sub_4lg:auto_generated.datab[27]
datab[28] => add_sub_4lg:auto_generated.datab[28]
datab[29] => add_sub_4lg:auto_generated.datab[29]
datab[30] => add_sub_4lg:auto_generated.datab[30]
datab[31] => add_sub_4lg:auto_generated.datab[31]
datab[32] => add_sub_4lg:auto_generated.datab[32]
datab[33] => add_sub_4lg:auto_generated.datab[33]
datab[34] => add_sub_4lg:auto_generated.datab[34]
datab[35] => add_sub_4lg:auto_generated.datab[35]
datab[36] => add_sub_4lg:auto_generated.datab[36]
datab[37] => add_sub_4lg:auto_generated.datab[37]
datab[38] => add_sub_4lg:auto_generated.datab[38]
datab[39] => add_sub_4lg:auto_generated.datab[39]
datab[40] => add_sub_4lg:auto_generated.datab[40]
datab[41] => add_sub_4lg:auto_generated.datab[41]
datab[42] => add_sub_4lg:auto_generated.datab[42]
datab[43] => add_sub_4lg:auto_generated.datab[43]
datab[44] => add_sub_4lg:auto_generated.datab[44]
datab[45] => add_sub_4lg:auto_generated.datab[45]
datab[46] => add_sub_4lg:auto_generated.datab[46]
datab[47] => add_sub_4lg:auto_generated.datab[47]
datab[48] => add_sub_4lg:auto_generated.datab[48]
datab[49] => add_sub_4lg:auto_generated.datab[49]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4lg:auto_generated.result[0]
result[1] <= add_sub_4lg:auto_generated.result[1]
result[2] <= add_sub_4lg:auto_generated.result[2]
result[3] <= add_sub_4lg:auto_generated.result[3]
result[4] <= add_sub_4lg:auto_generated.result[4]
result[5] <= add_sub_4lg:auto_generated.result[5]
result[6] <= add_sub_4lg:auto_generated.result[6]
result[7] <= add_sub_4lg:auto_generated.result[7]
result[8] <= add_sub_4lg:auto_generated.result[8]
result[9] <= add_sub_4lg:auto_generated.result[9]
result[10] <= add_sub_4lg:auto_generated.result[10]
result[11] <= add_sub_4lg:auto_generated.result[11]
result[12] <= add_sub_4lg:auto_generated.result[12]
result[13] <= add_sub_4lg:auto_generated.result[13]
result[14] <= add_sub_4lg:auto_generated.result[14]
result[15] <= add_sub_4lg:auto_generated.result[15]
result[16] <= add_sub_4lg:auto_generated.result[16]
result[17] <= add_sub_4lg:auto_generated.result[17]
result[18] <= add_sub_4lg:auto_generated.result[18]
result[19] <= add_sub_4lg:auto_generated.result[19]
result[20] <= add_sub_4lg:auto_generated.result[20]
result[21] <= add_sub_4lg:auto_generated.result[21]
result[22] <= add_sub_4lg:auto_generated.result[22]
result[23] <= add_sub_4lg:auto_generated.result[23]
result[24] <= add_sub_4lg:auto_generated.result[24]
result[25] <= add_sub_4lg:auto_generated.result[25]
result[26] <= add_sub_4lg:auto_generated.result[26]
result[27] <= add_sub_4lg:auto_generated.result[27]
result[28] <= add_sub_4lg:auto_generated.result[28]
result[29] <= add_sub_4lg:auto_generated.result[29]
result[30] <= add_sub_4lg:auto_generated.result[30]
result[31] <= add_sub_4lg:auto_generated.result[31]
result[32] <= add_sub_4lg:auto_generated.result[32]
result[33] <= add_sub_4lg:auto_generated.result[33]
result[34] <= add_sub_4lg:auto_generated.result[34]
result[35] <= add_sub_4lg:auto_generated.result[35]
result[36] <= add_sub_4lg:auto_generated.result[36]
result[37] <= add_sub_4lg:auto_generated.result[37]
result[38] <= add_sub_4lg:auto_generated.result[38]
result[39] <= add_sub_4lg:auto_generated.result[39]
result[40] <= add_sub_4lg:auto_generated.result[40]
result[41] <= add_sub_4lg:auto_generated.result[41]
result[42] <= add_sub_4lg:auto_generated.result[42]
result[43] <= add_sub_4lg:auto_generated.result[43]
result[44] <= add_sub_4lg:auto_generated.result[44]
result[45] <= add_sub_4lg:auto_generated.result[45]
result[46] <= add_sub_4lg:auto_generated.result[46]
result[47] <= add_sub_4lg:auto_generated.result[47]
result[48] <= add_sub_4lg:auto_generated.result[48]
result[49] <= add_sub_4lg:auto_generated.result[49]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_4lg:auto_generated
dataa[0] => op_1.IN99
dataa[1] => op_1.IN97
dataa[2] => op_1.IN95
dataa[3] => op_1.IN93
dataa[4] => op_1.IN91
dataa[5] => op_1.IN89
dataa[6] => op_1.IN87
dataa[7] => op_1.IN85
dataa[8] => op_1.IN83
dataa[9] => op_1.IN81
dataa[10] => op_1.IN79
dataa[11] => op_1.IN77
dataa[12] => op_1.IN75
dataa[13] => op_1.IN73
dataa[14] => op_1.IN71
dataa[15] => op_1.IN69
dataa[16] => op_1.IN67
dataa[17] => op_1.IN65
dataa[18] => op_1.IN63
dataa[19] => op_1.IN61
dataa[20] => op_1.IN59
dataa[21] => op_1.IN57
dataa[22] => op_1.IN55
dataa[23] => op_1.IN53
dataa[24] => op_1.IN51
dataa[25] => op_1.IN49
dataa[26] => op_1.IN47
dataa[27] => op_1.IN45
dataa[28] => op_1.IN43
dataa[29] => op_1.IN41
dataa[30] => op_1.IN39
dataa[31] => op_1.IN37
dataa[32] => op_1.IN35
dataa[33] => op_1.IN33
dataa[34] => op_1.IN31
dataa[35] => op_1.IN29
dataa[36] => op_1.IN27
dataa[37] => op_1.IN25
dataa[38] => op_1.IN23
dataa[39] => op_1.IN21
dataa[40] => op_1.IN19
dataa[41] => op_1.IN17
dataa[42] => op_1.IN15
dataa[43] => op_1.IN13
dataa[44] => op_1.IN11
dataa[45] => op_1.IN9
dataa[46] => op_1.IN7
dataa[47] => op_1.IN5
dataa[48] => op_1.IN3
dataa[49] => op_1.IN1
datab[0] => op_1.IN100
datab[1] => op_1.IN98
datab[2] => op_1.IN96
datab[3] => op_1.IN94
datab[4] => op_1.IN92
datab[5] => op_1.IN90
datab[6] => op_1.IN88
datab[7] => op_1.IN86
datab[8] => op_1.IN84
datab[9] => op_1.IN82
datab[10] => op_1.IN80
datab[11] => op_1.IN78
datab[12] => op_1.IN76
datab[13] => op_1.IN74
datab[14] => op_1.IN72
datab[15] => op_1.IN70
datab[16] => op_1.IN68
datab[17] => op_1.IN66
datab[18] => op_1.IN64
datab[19] => op_1.IN62
datab[20] => op_1.IN60
datab[21] => op_1.IN58
datab[22] => op_1.IN56
datab[23] => op_1.IN54
datab[24] => op_1.IN52
datab[25] => op_1.IN50
datab[26] => op_1.IN48
datab[27] => op_1.IN46
datab[28] => op_1.IN44
datab[29] => op_1.IN42
datab[30] => op_1.IN40
datab[31] => op_1.IN38
datab[32] => op_1.IN36
datab[33] => op_1.IN34
datab[34] => op_1.IN32
datab[35] => op_1.IN30
datab[36] => op_1.IN28
datab[37] => op_1.IN26
datab[38] => op_1.IN24
datab[39] => op_1.IN22
datab[40] => op_1.IN20
datab[41] => op_1.IN18
datab[42] => op_1.IN16
datab[43] => op_1.IN14
datab[44] => op_1.IN12
datab[45] => op_1.IN10
datab[46] => op_1.IN8
datab[47] => op_1.IN6
datab[48] => op_1.IN4
datab[49] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2
dataa[0] => cmpr_u3i:auto_generated.dataa[0]
dataa[1] => cmpr_u3i:auto_generated.dataa[1]
dataa[2] => cmpr_u3i:auto_generated.dataa[2]
dataa[3] => cmpr_u3i:auto_generated.dataa[3]
dataa[4] => cmpr_u3i:auto_generated.dataa[4]
dataa[5] => cmpr_u3i:auto_generated.dataa[5]
dataa[6] => cmpr_u3i:auto_generated.dataa[6]
dataa[7] => cmpr_u3i:auto_generated.dataa[7]
dataa[8] => cmpr_u3i:auto_generated.dataa[8]
dataa[9] => cmpr_u3i:auto_generated.dataa[9]
dataa[10] => cmpr_u3i:auto_generated.dataa[10]
dataa[11] => cmpr_u3i:auto_generated.dataa[11]
dataa[12] => cmpr_u3i:auto_generated.dataa[12]
dataa[13] => cmpr_u3i:auto_generated.dataa[13]
dataa[14] => cmpr_u3i:auto_generated.dataa[14]
dataa[15] => cmpr_u3i:auto_generated.dataa[15]
dataa[16] => cmpr_u3i:auto_generated.dataa[16]
dataa[17] => cmpr_u3i:auto_generated.dataa[17]
dataa[18] => cmpr_u3i:auto_generated.dataa[18]
dataa[19] => cmpr_u3i:auto_generated.dataa[19]
dataa[20] => cmpr_u3i:auto_generated.dataa[20]
dataa[21] => cmpr_u3i:auto_generated.dataa[21]
dataa[22] => cmpr_u3i:auto_generated.dataa[22]
datab[0] => cmpr_u3i:auto_generated.datab[0]
datab[1] => cmpr_u3i:auto_generated.datab[1]
datab[2] => cmpr_u3i:auto_generated.datab[2]
datab[3] => cmpr_u3i:auto_generated.datab[3]
datab[4] => cmpr_u3i:auto_generated.datab[4]
datab[5] => cmpr_u3i:auto_generated.datab[5]
datab[6] => cmpr_u3i:auto_generated.datab[6]
datab[7] => cmpr_u3i:auto_generated.datab[7]
datab[8] => cmpr_u3i:auto_generated.datab[8]
datab[9] => cmpr_u3i:auto_generated.datab[9]
datab[10] => cmpr_u3i:auto_generated.datab[10]
datab[11] => cmpr_u3i:auto_generated.datab[11]
datab[12] => cmpr_u3i:auto_generated.datab[12]
datab[13] => cmpr_u3i:auto_generated.datab[13]
datab[14] => cmpr_u3i:auto_generated.datab[14]
datab[15] => cmpr_u3i:auto_generated.datab[15]
datab[16] => cmpr_u3i:auto_generated.datab[16]
datab[17] => cmpr_u3i:auto_generated.datab[17]
datab[18] => cmpr_u3i:auto_generated.datab[18]
datab[19] => cmpr_u3i:auto_generated.datab[19]
datab[20] => cmpr_u3i:auto_generated.datab[20]
datab[21] => cmpr_u3i:auto_generated.datab[21]
datab[22] => cmpr_u3i:auto_generated.datab[22]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_u3i:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_u3i:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
dataa[22] => op_1.IN1
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
datab[22] => op_1.IN2


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod
dataa[0] => mult_cjt:auto_generated.dataa[0]
dataa[1] => mult_cjt:auto_generated.dataa[1]
dataa[2] => mult_cjt:auto_generated.dataa[2]
dataa[3] => mult_cjt:auto_generated.dataa[3]
dataa[4] => mult_cjt:auto_generated.dataa[4]
dataa[5] => mult_cjt:auto_generated.dataa[5]
dataa[6] => mult_cjt:auto_generated.dataa[6]
dataa[7] => mult_cjt:auto_generated.dataa[7]
dataa[8] => mult_cjt:auto_generated.dataa[8]
dataa[9] => mult_cjt:auto_generated.dataa[9]
dataa[10] => mult_cjt:auto_generated.dataa[10]
dataa[11] => mult_cjt:auto_generated.dataa[11]
dataa[12] => mult_cjt:auto_generated.dataa[12]
dataa[13] => mult_cjt:auto_generated.dataa[13]
dataa[14] => mult_cjt:auto_generated.dataa[14]
dataa[15] => mult_cjt:auto_generated.dataa[15]
dataa[16] => mult_cjt:auto_generated.dataa[16]
dataa[17] => mult_cjt:auto_generated.dataa[17]
dataa[18] => mult_cjt:auto_generated.dataa[18]
dataa[19] => mult_cjt:auto_generated.dataa[19]
dataa[20] => mult_cjt:auto_generated.dataa[20]
dataa[21] => mult_cjt:auto_generated.dataa[21]
dataa[22] => mult_cjt:auto_generated.dataa[22]
dataa[23] => mult_cjt:auto_generated.dataa[23]
dataa[24] => mult_cjt:auto_generated.dataa[24]
datab[0] => mult_cjt:auto_generated.datab[0]
datab[1] => mult_cjt:auto_generated.datab[1]
datab[2] => mult_cjt:auto_generated.datab[2]
datab[3] => mult_cjt:auto_generated.datab[3]
datab[4] => mult_cjt:auto_generated.datab[4]
datab[5] => mult_cjt:auto_generated.datab[5]
datab[6] => mult_cjt:auto_generated.datab[6]
datab[7] => mult_cjt:auto_generated.datab[7]
datab[8] => mult_cjt:auto_generated.datab[8]
datab[9] => mult_cjt:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_cjt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_cjt:auto_generated.clock
clken => mult_cjt:auto_generated.clken
result[0] <= mult_cjt:auto_generated.result[0]
result[1] <= mult_cjt:auto_generated.result[1]
result[2] <= mult_cjt:auto_generated.result[2]
result[3] <= mult_cjt:auto_generated.result[3]
result[4] <= mult_cjt:auto_generated.result[4]
result[5] <= mult_cjt:auto_generated.result[5]
result[6] <= mult_cjt:auto_generated.result[6]
result[7] <= mult_cjt:auto_generated.result[7]
result[8] <= mult_cjt:auto_generated.result[8]
result[9] <= mult_cjt:auto_generated.result[9]
result[10] <= mult_cjt:auto_generated.result[10]
result[11] <= mult_cjt:auto_generated.result[11]
result[12] <= mult_cjt:auto_generated.result[12]
result[13] <= mult_cjt:auto_generated.result[13]
result[14] <= mult_cjt:auto_generated.result[14]
result[15] <= mult_cjt:auto_generated.result[15]
result[16] <= mult_cjt:auto_generated.result[16]
result[17] <= mult_cjt:auto_generated.result[17]
result[18] <= mult_cjt:auto_generated.result[18]
result[19] <= mult_cjt:auto_generated.result[19]
result[20] <= mult_cjt:auto_generated.result[20]
result[21] <= mult_cjt:auto_generated.result[21]
result[22] <= mult_cjt:auto_generated.result[22]
result[23] <= mult_cjt:auto_generated.result[23]
result[24] <= mult_cjt:auto_generated.result[24]
result[25] <= mult_cjt:auto_generated.result[25]
result[26] <= mult_cjt:auto_generated.result[26]
result[27] <= mult_cjt:auto_generated.result[27]
result[28] <= mult_cjt:auto_generated.result[28]
result[29] <= mult_cjt:auto_generated.result[29]
result[30] <= mult_cjt:auto_generated.result[30]
result[31] <= mult_cjt:auto_generated.result[31]
result[32] <= mult_cjt:auto_generated.result[32]
result[33] <= mult_cjt:auto_generated.result[33]
result[34] <= mult_cjt:auto_generated.result[34]


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod
dataa[0] => mult_9jt:auto_generated.dataa[0]
dataa[1] => mult_9jt:auto_generated.dataa[1]
dataa[2] => mult_9jt:auto_generated.dataa[2]
dataa[3] => mult_9jt:auto_generated.dataa[3]
dataa[4] => mult_9jt:auto_generated.dataa[4]
dataa[5] => mult_9jt:auto_generated.dataa[5]
dataa[6] => mult_9jt:auto_generated.dataa[6]
dataa[7] => mult_9jt:auto_generated.dataa[7]
dataa[8] => mult_9jt:auto_generated.dataa[8]
dataa[9] => mult_9jt:auto_generated.dataa[9]
dataa[10] => mult_9jt:auto_generated.dataa[10]
dataa[11] => mult_9jt:auto_generated.dataa[11]
dataa[12] => mult_9jt:auto_generated.dataa[12]
dataa[13] => mult_9jt:auto_generated.dataa[13]
dataa[14] => mult_9jt:auto_generated.dataa[14]
dataa[15] => mult_9jt:auto_generated.dataa[15]
dataa[16] => mult_9jt:auto_generated.dataa[16]
dataa[17] => mult_9jt:auto_generated.dataa[17]
dataa[18] => mult_9jt:auto_generated.dataa[18]
dataa[19] => mult_9jt:auto_generated.dataa[19]
dataa[20] => mult_9jt:auto_generated.dataa[20]
dataa[21] => mult_9jt:auto_generated.dataa[21]
dataa[22] => mult_9jt:auto_generated.dataa[22]
dataa[23] => mult_9jt:auto_generated.dataa[23]
datab[0] => mult_9jt:auto_generated.datab[0]
datab[1] => mult_9jt:auto_generated.datab[1]
datab[2] => mult_9jt:auto_generated.datab[2]
datab[3] => mult_9jt:auto_generated.datab[3]
datab[4] => mult_9jt:auto_generated.datab[4]
datab[5] => mult_9jt:auto_generated.datab[5]
datab[6] => mult_9jt:auto_generated.datab[6]
datab[7] => mult_9jt:auto_generated.datab[7]
datab[8] => mult_9jt:auto_generated.datab[8]
datab[9] => mult_9jt:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_9jt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_9jt:auto_generated.clock
clken => mult_9jt:auto_generated.clken
result[0] <= mult_9jt:auto_generated.result[0]
result[1] <= mult_9jt:auto_generated.result[1]
result[2] <= mult_9jt:auto_generated.result[2]
result[3] <= mult_9jt:auto_generated.result[3]
result[4] <= mult_9jt:auto_generated.result[4]
result[5] <= mult_9jt:auto_generated.result[5]
result[6] <= mult_9jt:auto_generated.result[6]
result[7] <= mult_9jt:auto_generated.result[7]
result[8] <= mult_9jt:auto_generated.result[8]
result[9] <= mult_9jt:auto_generated.result[9]
result[10] <= mult_9jt:auto_generated.result[10]
result[11] <= mult_9jt:auto_generated.result[11]
result[12] <= mult_9jt:auto_generated.result[12]
result[13] <= mult_9jt:auto_generated.result[13]
result[14] <= mult_9jt:auto_generated.result[14]
result[15] <= mult_9jt:auto_generated.result[15]
result[16] <= mult_9jt:auto_generated.result[16]
result[17] <= mult_9jt:auto_generated.result[17]
result[18] <= mult_9jt:auto_generated.result[18]
result[19] <= mult_9jt:auto_generated.result[19]
result[20] <= mult_9jt:auto_generated.result[20]
result[21] <= mult_9jt:auto_generated.result[21]
result[22] <= mult_9jt:auto_generated.result[22]
result[23] <= mult_9jt:auto_generated.result[23]
result[24] <= mult_9jt:auto_generated.result[24]
result[25] <= mult_9jt:auto_generated.result[25]
result[26] <= mult_9jt:auto_generated.result[26]
result[27] <= mult_9jt:auto_generated.result[27]
result[28] <= mult_9jt:auto_generated.result[28]
result[29] <= mult_9jt:auto_generated.result[29]
result[30] <= mult_9jt:auto_generated.result[30]
result[31] <= mult_9jt:auto_generated.result[31]
result[32] <= mult_9jt:auto_generated.result[32]
result[33] <= mult_9jt:auto_generated.result[33]


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0
dataa[0] => mult_ijt:auto_generated.dataa[0]
dataa[1] => mult_ijt:auto_generated.dataa[1]
dataa[2] => mult_ijt:auto_generated.dataa[2]
dataa[3] => mult_ijt:auto_generated.dataa[3]
dataa[4] => mult_ijt:auto_generated.dataa[4]
dataa[5] => mult_ijt:auto_generated.dataa[5]
dataa[6] => mult_ijt:auto_generated.dataa[6]
dataa[7] => mult_ijt:auto_generated.dataa[7]
dataa[8] => mult_ijt:auto_generated.dataa[8]
dataa[9] => mult_ijt:auto_generated.dataa[9]
dataa[10] => mult_ijt:auto_generated.dataa[10]
dataa[11] => mult_ijt:auto_generated.dataa[11]
dataa[12] => mult_ijt:auto_generated.dataa[12]
dataa[13] => mult_ijt:auto_generated.dataa[13]
dataa[14] => mult_ijt:auto_generated.dataa[14]
dataa[15] => mult_ijt:auto_generated.dataa[15]
dataa[16] => mult_ijt:auto_generated.dataa[16]
datab[0] => mult_ijt:auto_generated.datab[0]
datab[1] => mult_ijt:auto_generated.datab[1]
datab[2] => mult_ijt:auto_generated.datab[2]
datab[3] => mult_ijt:auto_generated.datab[3]
datab[4] => mult_ijt:auto_generated.datab[4]
datab[5] => mult_ijt:auto_generated.datab[5]
datab[6] => mult_ijt:auto_generated.datab[6]
datab[7] => mult_ijt:auto_generated.datab[7]
datab[8] => mult_ijt:auto_generated.datab[8]
datab[9] => mult_ijt:auto_generated.datab[9]
datab[10] => mult_ijt:auto_generated.datab[10]
datab[11] => mult_ijt:auto_generated.datab[11]
datab[12] => mult_ijt:auto_generated.datab[12]
datab[13] => mult_ijt:auto_generated.datab[13]
datab[14] => mult_ijt:auto_generated.datab[14]
datab[15] => mult_ijt:auto_generated.datab[15]
datab[16] => mult_ijt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_ijt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_ijt:auto_generated.clock
clken => mult_ijt:auto_generated.clken
result[0] <= mult_ijt:auto_generated.result[0]
result[1] <= mult_ijt:auto_generated.result[1]
result[2] <= mult_ijt:auto_generated.result[2]
result[3] <= mult_ijt:auto_generated.result[3]
result[4] <= mult_ijt:auto_generated.result[4]
result[5] <= mult_ijt:auto_generated.result[5]
result[6] <= mult_ijt:auto_generated.result[6]
result[7] <= mult_ijt:auto_generated.result[7]
result[8] <= mult_ijt:auto_generated.result[8]
result[9] <= mult_ijt:auto_generated.result[9]
result[10] <= mult_ijt:auto_generated.result[10]
result[11] <= mult_ijt:auto_generated.result[11]
result[12] <= mult_ijt:auto_generated.result[12]
result[13] <= mult_ijt:auto_generated.result[13]
result[14] <= mult_ijt:auto_generated.result[14]
result[15] <= mult_ijt:auto_generated.result[15]
result[16] <= mult_ijt:auto_generated.result[16]
result[17] <= mult_ijt:auto_generated.result[17]
result[18] <= mult_ijt:auto_generated.result[18]
result[19] <= mult_ijt:auto_generated.result[19]
result[20] <= mult_ijt:auto_generated.result[20]
result[21] <= mult_ijt:auto_generated.result[21]
result[22] <= mult_ijt:auto_generated.result[22]
result[23] <= mult_ijt:auto_generated.result[23]
result[24] <= mult_ijt:auto_generated.result[24]
result[25] <= mult_ijt:auto_generated.result[25]
result[26] <= mult_ijt:auto_generated.result[26]
result[27] <= mult_ijt:auto_generated.result[27]
result[28] <= mult_ijt:auto_generated.result[28]
result[29] <= mult_ijt:auto_generated.result[29]
result[30] <= mult_ijt:auto_generated.result[30]
result[31] <= mult_ijt:auto_generated.result[31]
result[32] <= mult_ijt:auto_generated.result[32]
result[33] <= mult_ijt:auto_generated.result[33]


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1
dataa[0] => mult_ijt:auto_generated.dataa[0]
dataa[1] => mult_ijt:auto_generated.dataa[1]
dataa[2] => mult_ijt:auto_generated.dataa[2]
dataa[3] => mult_ijt:auto_generated.dataa[3]
dataa[4] => mult_ijt:auto_generated.dataa[4]
dataa[5] => mult_ijt:auto_generated.dataa[5]
dataa[6] => mult_ijt:auto_generated.dataa[6]
dataa[7] => mult_ijt:auto_generated.dataa[7]
dataa[8] => mult_ijt:auto_generated.dataa[8]
dataa[9] => mult_ijt:auto_generated.dataa[9]
dataa[10] => mult_ijt:auto_generated.dataa[10]
dataa[11] => mult_ijt:auto_generated.dataa[11]
dataa[12] => mult_ijt:auto_generated.dataa[12]
dataa[13] => mult_ijt:auto_generated.dataa[13]
dataa[14] => mult_ijt:auto_generated.dataa[14]
dataa[15] => mult_ijt:auto_generated.dataa[15]
dataa[16] => mult_ijt:auto_generated.dataa[16]
datab[0] => mult_ijt:auto_generated.datab[0]
datab[1] => mult_ijt:auto_generated.datab[1]
datab[2] => mult_ijt:auto_generated.datab[2]
datab[3] => mult_ijt:auto_generated.datab[3]
datab[4] => mult_ijt:auto_generated.datab[4]
datab[5] => mult_ijt:auto_generated.datab[5]
datab[6] => mult_ijt:auto_generated.datab[6]
datab[7] => mult_ijt:auto_generated.datab[7]
datab[8] => mult_ijt:auto_generated.datab[8]
datab[9] => mult_ijt:auto_generated.datab[9]
datab[10] => mult_ijt:auto_generated.datab[10]
datab[11] => mult_ijt:auto_generated.datab[11]
datab[12] => mult_ijt:auto_generated.datab[12]
datab[13] => mult_ijt:auto_generated.datab[13]
datab[14] => mult_ijt:auto_generated.datab[14]
datab[15] => mult_ijt:auto_generated.datab[15]
datab[16] => mult_ijt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_ijt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_ijt:auto_generated.clock
clken => mult_ijt:auto_generated.clken
result[0] <= mult_ijt:auto_generated.result[0]
result[1] <= mult_ijt:auto_generated.result[1]
result[2] <= mult_ijt:auto_generated.result[2]
result[3] <= mult_ijt:auto_generated.result[3]
result[4] <= mult_ijt:auto_generated.result[4]
result[5] <= mult_ijt:auto_generated.result[5]
result[6] <= mult_ijt:auto_generated.result[6]
result[7] <= mult_ijt:auto_generated.result[7]
result[8] <= mult_ijt:auto_generated.result[8]
result[9] <= mult_ijt:auto_generated.result[9]
result[10] <= mult_ijt:auto_generated.result[10]
result[11] <= mult_ijt:auto_generated.result[11]
result[12] <= mult_ijt:auto_generated.result[12]
result[13] <= mult_ijt:auto_generated.result[13]
result[14] <= mult_ijt:auto_generated.result[14]
result[15] <= mult_ijt:auto_generated.result[15]
result[16] <= mult_ijt:auto_generated.result[16]
result[17] <= mult_ijt:auto_generated.result[17]
result[18] <= mult_ijt:auto_generated.result[18]
result[19] <= mult_ijt:auto_generated.result[19]
result[20] <= mult_ijt:auto_generated.result[20]
result[21] <= mult_ijt:auto_generated.result[21]
result[22] <= mult_ijt:auto_generated.result[22]
result[23] <= mult_ijt:auto_generated.result[23]
result[24] <= mult_ijt:auto_generated.result[24]
result[25] <= mult_ijt:auto_generated.result[25]
result[26] <= mult_ijt:auto_generated.result[26]
result[27] <= mult_ijt:auto_generated.result[27]
result[28] <= mult_ijt:auto_generated.result[28]
result[29] <= mult_ijt:auto_generated.result[29]
result[30] <= mult_ijt:auto_generated.result[30]
result[31] <= mult_ijt:auto_generated.result[31]
result[32] <= mult_ijt:auto_generated.result[32]
result[33] <= mult_ijt:auto_generated.result[33]


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0
dataa[0] => mult_gjt:auto_generated.dataa[0]
dataa[1] => mult_gjt:auto_generated.dataa[1]
dataa[2] => mult_gjt:auto_generated.dataa[2]
dataa[3] => mult_gjt:auto_generated.dataa[3]
dataa[4] => mult_gjt:auto_generated.dataa[4]
dataa[5] => mult_gjt:auto_generated.dataa[5]
dataa[6] => mult_gjt:auto_generated.dataa[6]
dataa[7] => mult_gjt:auto_generated.dataa[7]
dataa[8] => mult_gjt:auto_generated.dataa[8]
dataa[9] => mult_gjt:auto_generated.dataa[9]
dataa[10] => mult_gjt:auto_generated.dataa[10]
dataa[11] => mult_gjt:auto_generated.dataa[11]
dataa[12] => mult_gjt:auto_generated.dataa[12]
dataa[13] => mult_gjt:auto_generated.dataa[13]
dataa[14] => mult_gjt:auto_generated.dataa[14]
dataa[15] => mult_gjt:auto_generated.dataa[15]
dataa[16] => mult_gjt:auto_generated.dataa[16]
dataa[17] => mult_gjt:auto_generated.dataa[17]
dataa[18] => mult_gjt:auto_generated.dataa[18]
dataa[19] => mult_gjt:auto_generated.dataa[19]
dataa[20] => mult_gjt:auto_generated.dataa[20]
dataa[21] => mult_gjt:auto_generated.dataa[21]
dataa[22] => mult_gjt:auto_generated.dataa[22]
dataa[23] => mult_gjt:auto_generated.dataa[23]
dataa[24] => mult_gjt:auto_generated.dataa[24]
dataa[25] => mult_gjt:auto_generated.dataa[25]
dataa[26] => mult_gjt:auto_generated.dataa[26]
dataa[27] => mult_gjt:auto_generated.dataa[27]
dataa[28] => mult_gjt:auto_generated.dataa[28]
dataa[29] => mult_gjt:auto_generated.dataa[29]
dataa[30] => mult_gjt:auto_generated.dataa[30]
dataa[31] => mult_gjt:auto_generated.dataa[31]
dataa[32] => mult_gjt:auto_generated.dataa[32]
dataa[33] => mult_gjt:auto_generated.dataa[33]
datab[0] => mult_gjt:auto_generated.datab[0]
datab[1] => mult_gjt:auto_generated.datab[1]
datab[2] => mult_gjt:auto_generated.datab[2]
datab[3] => mult_gjt:auto_generated.datab[3]
datab[4] => mult_gjt:auto_generated.datab[4]
datab[5] => mult_gjt:auto_generated.datab[5]
datab[6] => mult_gjt:auto_generated.datab[6]
datab[7] => mult_gjt:auto_generated.datab[7]
datab[8] => mult_gjt:auto_generated.datab[8]
datab[9] => mult_gjt:auto_generated.datab[9]
datab[10] => mult_gjt:auto_generated.datab[10]
datab[11] => mult_gjt:auto_generated.datab[11]
datab[12] => mult_gjt:auto_generated.datab[12]
datab[13] => mult_gjt:auto_generated.datab[13]
datab[14] => mult_gjt:auto_generated.datab[14]
datab[15] => mult_gjt:auto_generated.datab[15]
datab[16] => mult_gjt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_gjt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gjt:auto_generated.clock
clken => mult_gjt:auto_generated.clken
result[0] <= mult_gjt:auto_generated.result[0]
result[1] <= mult_gjt:auto_generated.result[1]
result[2] <= mult_gjt:auto_generated.result[2]
result[3] <= mult_gjt:auto_generated.result[3]
result[4] <= mult_gjt:auto_generated.result[4]
result[5] <= mult_gjt:auto_generated.result[5]
result[6] <= mult_gjt:auto_generated.result[6]
result[7] <= mult_gjt:auto_generated.result[7]
result[8] <= mult_gjt:auto_generated.result[8]
result[9] <= mult_gjt:auto_generated.result[9]
result[10] <= mult_gjt:auto_generated.result[10]
result[11] <= mult_gjt:auto_generated.result[11]
result[12] <= mult_gjt:auto_generated.result[12]
result[13] <= mult_gjt:auto_generated.result[13]
result[14] <= mult_gjt:auto_generated.result[14]
result[15] <= mult_gjt:auto_generated.result[15]
result[16] <= mult_gjt:auto_generated.result[16]
result[17] <= mult_gjt:auto_generated.result[17]
result[18] <= mult_gjt:auto_generated.result[18]
result[19] <= mult_gjt:auto_generated.result[19]
result[20] <= mult_gjt:auto_generated.result[20]
result[21] <= mult_gjt:auto_generated.result[21]
result[22] <= mult_gjt:auto_generated.result[22]
result[23] <= mult_gjt:auto_generated.result[23]
result[24] <= mult_gjt:auto_generated.result[24]
result[25] <= mult_gjt:auto_generated.result[25]
result[26] <= mult_gjt:auto_generated.result[26]
result[27] <= mult_gjt:auto_generated.result[27]
result[28] <= mult_gjt:auto_generated.result[28]
result[29] <= mult_gjt:auto_generated.result[29]
result[30] <= mult_gjt:auto_generated.result[30]
result[31] <= mult_gjt:auto_generated.result[31]
result[32] <= mult_gjt:auto_generated.result[32]
result[33] <= mult_gjt:auto_generated.result[33]
result[34] <= mult_gjt:auto_generated.result[34]
result[35] <= mult_gjt:auto_generated.result[35]
result[36] <= mult_gjt:auto_generated.result[36]
result[37] <= mult_gjt:auto_generated.result[37]
result[38] <= mult_gjt:auto_generated.result[38]
result[39] <= mult_gjt:auto_generated.result[39]
result[40] <= mult_gjt:auto_generated.result[40]
result[41] <= mult_gjt:auto_generated.result[41]
result[42] <= mult_gjt:auto_generated.result[42]
result[43] <= mult_gjt:auto_generated.result[43]
result[44] <= mult_gjt:auto_generated.result[44]
result[45] <= mult_gjt:auto_generated.result[45]
result[46] <= mult_gjt:auto_generated.result[46]
result[47] <= mult_gjt:auto_generated.result[47]
result[48] <= mult_gjt:auto_generated.result[48]
result[49] <= mult_gjt:auto_generated.result[49]
result[50] <= mult_gjt:auto_generated.result[50]


|pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
dataa[27] => mac_mult3.DATAA9
dataa[28] => mac_mult3.DATAA10
dataa[29] => mac_mult3.DATAA11
dataa[30] => mac_mult3.DATAA12
dataa[31] => mac_mult3.DATAA13
dataa[32] => mac_mult3.DATAA14
dataa[33] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult3.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult3.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft8a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft8a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft8a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft8a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft8a[32].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|RTOTConst:inst22
result[0] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[0]
result[1] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[1]
result[2] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[2]
result[3] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[3]
result[4] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[4]
result[5] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[5]
result[6] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[6]
result[7] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[7]
result[8] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[8]
result[9] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[9]
result[10] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[10]
result[11] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[11]
result[12] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[12]
result[13] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[13]
result[14] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[14]
result[15] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[15]
result[16] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[16]
result[17] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[17]
result[18] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[18]
result[19] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[19]
result[20] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[20]
result[21] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[21]
result[22] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[22]
result[23] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[23]
result[24] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[24]
result[25] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[25]
result[26] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[26]
result[27] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[27]
result[28] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[28]
result[29] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[29]
result[30] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[30]
result[31] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[31]


|pavDOGFPGA|RTOTConst:inst22|RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|pavDOGFPGA|add32:inst26
clock => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.clock
dataa[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[0]
dataa[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[1]
dataa[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[2]
dataa[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[3]
dataa[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[4]
dataa[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[5]
dataa[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[6]
dataa[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[7]
dataa[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[8]
dataa[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[9]
dataa[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[10]
dataa[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[11]
dataa[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[12]
dataa[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[13]
dataa[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[14]
dataa[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[15]
dataa[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[16]
dataa[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[17]
dataa[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[18]
dataa[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[19]
dataa[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[20]
dataa[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[21]
dataa[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[22]
dataa[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[23]
dataa[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[24]
dataa[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[25]
dataa[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[26]
dataa[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[27]
dataa[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[28]
dataa[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[29]
dataa[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[30]
dataa[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[31]
datab[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[0]
datab[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[1]
datab[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[2]
datab[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[3]
datab[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[4]
datab[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[5]
datab[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[6]
datab[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[7]
datab[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[8]
datab[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[9]
datab[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[10]
datab[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[11]
datab[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[12]
datab[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[13]
datab[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[14]
datab[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[15]
datab[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[16]
datab[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[17]
datab[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[18]
datab[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[19]
datab[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[20]
datab[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[21]
datab[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[22]
datab[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[23]
datab[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[24]
datab[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[25]
datab[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[26]
datab[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[27]
datab[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[28]
datab[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[29]
datab[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[30]
datab[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[31]
result[0] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[0]
result[1] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[1]
result[2] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[2]
result[3] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[3]
result[4] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[4]
result[5] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[5]
result[6] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[6]
result[7] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[7]
result[8] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[8]
result[9] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[9]
result[10] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[10]
result[11] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[11]
result[12] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[12]
result[13] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[13]
result[14] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[14]
result[15] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[15]
result[16] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[16]
result[17] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[17]
result[18] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[18]
result[19] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[19]
result[20] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[20]
result[21] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[21]
result[22] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[22]
result[23] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[23]
result[24] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[24]
result[25] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[25]
result[26] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[26]
result[27] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[27]
result[28] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[28]
result[29] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[29]
result[30] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[30]
result[31] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[31]


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component
clock => add32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => add32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => add32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => add32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => add32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => add32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => add32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => add32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => add32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => add32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => add32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => add32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => add32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => add32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => add32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => add32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => add32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7
data[0] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => add32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => add32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => add32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => add32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => add32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => add32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => add32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => add32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => add32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => add32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => add32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => add32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => add32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => add32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => add32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => add32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => add32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => add32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => add32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => add32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => add32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => add32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => add32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => add32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => add32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => add32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => add32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => add32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => add32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => add32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => add32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => add32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => add32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => add32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => add32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => add32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => add32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => add32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|RTOTConst:inst25
result[0] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[0]
result[1] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[1]
result[2] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[2]
result[3] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[3]
result[4] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[4]
result[5] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[5]
result[6] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[6]
result[7] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[7]
result[8] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[8]
result[9] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[9]
result[10] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[10]
result[11] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[11]
result[12] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[12]
result[13] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[13]
result[14] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[14]
result[15] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[15]
result[16] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[16]
result[17] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[17]
result[18] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[18]
result[19] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[19]
result[20] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[20]
result[21] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[21]
result[22] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[22]
result[23] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[23]
result[24] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[24]
result[25] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[25]
result[26] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[26]
result[27] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[27]
result[28] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[28]
result[29] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[29]
result[30] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[30]
result[31] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[31]


|pavDOGFPGA|RTOTConst:inst25|RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|pavDOGFPGA|muxMeUp:inst3
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data0x[24] => LPM_MUX:LPM_MUX_component.DATA[0][24]
data0x[25] => LPM_MUX:LPM_MUX_component.DATA[0][25]
data0x[26] => LPM_MUX:LPM_MUX_component.DATA[0][26]
data0x[27] => LPM_MUX:LPM_MUX_component.DATA[0][27]
data0x[28] => LPM_MUX:LPM_MUX_component.DATA[0][28]
data0x[29] => LPM_MUX:LPM_MUX_component.DATA[0][29]
data0x[30] => LPM_MUX:LPM_MUX_component.DATA[0][30]
data0x[31] => LPM_MUX:LPM_MUX_component.DATA[0][31]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
data1x[24] => LPM_MUX:LPM_MUX_component.DATA[1][24]
data1x[25] => LPM_MUX:LPM_MUX_component.DATA[1][25]
data1x[26] => LPM_MUX:LPM_MUX_component.DATA[1][26]
data1x[27] => LPM_MUX:LPM_MUX_component.DATA[1][27]
data1x[28] => LPM_MUX:LPM_MUX_component.DATA[1][28]
data1x[29] => LPM_MUX:LPM_MUX_component.DATA[1][29]
data1x[30] => LPM_MUX:LPM_MUX_component.DATA[1][30]
data1x[31] => LPM_MUX:LPM_MUX_component.DATA[1][31]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]
result[24] <= LPM_MUX:LPM_MUX_component.RESULT[24]
result[25] <= LPM_MUX:LPM_MUX_component.RESULT[25]
result[26] <= LPM_MUX:LPM_MUX_component.RESULT[26]
result[27] <= LPM_MUX:LPM_MUX_component.RESULT[27]
result[28] <= LPM_MUX:LPM_MUX_component.RESULT[28]
result[29] <= LPM_MUX:LPM_MUX_component.RESULT[29]
result[30] <= LPM_MUX:LPM_MUX_component.RESULT[30]
result[31] <= LPM_MUX:LPM_MUX_component.RESULT[31]


|pavDOGFPGA|muxMeUp:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_69e:auto_generated.data[0]
data[0][1] => mux_69e:auto_generated.data[1]
data[0][2] => mux_69e:auto_generated.data[2]
data[0][3] => mux_69e:auto_generated.data[3]
data[0][4] => mux_69e:auto_generated.data[4]
data[0][5] => mux_69e:auto_generated.data[5]
data[0][6] => mux_69e:auto_generated.data[6]
data[0][7] => mux_69e:auto_generated.data[7]
data[0][8] => mux_69e:auto_generated.data[8]
data[0][9] => mux_69e:auto_generated.data[9]
data[0][10] => mux_69e:auto_generated.data[10]
data[0][11] => mux_69e:auto_generated.data[11]
data[0][12] => mux_69e:auto_generated.data[12]
data[0][13] => mux_69e:auto_generated.data[13]
data[0][14] => mux_69e:auto_generated.data[14]
data[0][15] => mux_69e:auto_generated.data[15]
data[0][16] => mux_69e:auto_generated.data[16]
data[0][17] => mux_69e:auto_generated.data[17]
data[0][18] => mux_69e:auto_generated.data[18]
data[0][19] => mux_69e:auto_generated.data[19]
data[0][20] => mux_69e:auto_generated.data[20]
data[0][21] => mux_69e:auto_generated.data[21]
data[0][22] => mux_69e:auto_generated.data[22]
data[0][23] => mux_69e:auto_generated.data[23]
data[0][24] => mux_69e:auto_generated.data[24]
data[0][25] => mux_69e:auto_generated.data[25]
data[0][26] => mux_69e:auto_generated.data[26]
data[0][27] => mux_69e:auto_generated.data[27]
data[0][28] => mux_69e:auto_generated.data[28]
data[0][29] => mux_69e:auto_generated.data[29]
data[0][30] => mux_69e:auto_generated.data[30]
data[0][31] => mux_69e:auto_generated.data[31]
data[1][0] => mux_69e:auto_generated.data[32]
data[1][1] => mux_69e:auto_generated.data[33]
data[1][2] => mux_69e:auto_generated.data[34]
data[1][3] => mux_69e:auto_generated.data[35]
data[1][4] => mux_69e:auto_generated.data[36]
data[1][5] => mux_69e:auto_generated.data[37]
data[1][6] => mux_69e:auto_generated.data[38]
data[1][7] => mux_69e:auto_generated.data[39]
data[1][8] => mux_69e:auto_generated.data[40]
data[1][9] => mux_69e:auto_generated.data[41]
data[1][10] => mux_69e:auto_generated.data[42]
data[1][11] => mux_69e:auto_generated.data[43]
data[1][12] => mux_69e:auto_generated.data[44]
data[1][13] => mux_69e:auto_generated.data[45]
data[1][14] => mux_69e:auto_generated.data[46]
data[1][15] => mux_69e:auto_generated.data[47]
data[1][16] => mux_69e:auto_generated.data[48]
data[1][17] => mux_69e:auto_generated.data[49]
data[1][18] => mux_69e:auto_generated.data[50]
data[1][19] => mux_69e:auto_generated.data[51]
data[1][20] => mux_69e:auto_generated.data[52]
data[1][21] => mux_69e:auto_generated.data[53]
data[1][22] => mux_69e:auto_generated.data[54]
data[1][23] => mux_69e:auto_generated.data[55]
data[1][24] => mux_69e:auto_generated.data[56]
data[1][25] => mux_69e:auto_generated.data[57]
data[1][26] => mux_69e:auto_generated.data[58]
data[1][27] => mux_69e:auto_generated.data[59]
data[1][28] => mux_69e:auto_generated.data[60]
data[1][29] => mux_69e:auto_generated.data[61]
data[1][30] => mux_69e:auto_generated.data[62]
data[1][31] => mux_69e:auto_generated.data[63]
sel[0] => mux_69e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_69e:auto_generated.result[0]
result[1] <= mux_69e:auto_generated.result[1]
result[2] <= mux_69e:auto_generated.result[2]
result[3] <= mux_69e:auto_generated.result[3]
result[4] <= mux_69e:auto_generated.result[4]
result[5] <= mux_69e:auto_generated.result[5]
result[6] <= mux_69e:auto_generated.result[6]
result[7] <= mux_69e:auto_generated.result[7]
result[8] <= mux_69e:auto_generated.result[8]
result[9] <= mux_69e:auto_generated.result[9]
result[10] <= mux_69e:auto_generated.result[10]
result[11] <= mux_69e:auto_generated.result[11]
result[12] <= mux_69e:auto_generated.result[12]
result[13] <= mux_69e:auto_generated.result[13]
result[14] <= mux_69e:auto_generated.result[14]
result[15] <= mux_69e:auto_generated.result[15]
result[16] <= mux_69e:auto_generated.result[16]
result[17] <= mux_69e:auto_generated.result[17]
result[18] <= mux_69e:auto_generated.result[18]
result[19] <= mux_69e:auto_generated.result[19]
result[20] <= mux_69e:auto_generated.result[20]
result[21] <= mux_69e:auto_generated.result[21]
result[22] <= mux_69e:auto_generated.result[22]
result[23] <= mux_69e:auto_generated.result[23]
result[24] <= mux_69e:auto_generated.result[24]
result[25] <= mux_69e:auto_generated.result[25]
result[26] <= mux_69e:auto_generated.result[26]
result[27] <= mux_69e:auto_generated.result[27]
result[28] <= mux_69e:auto_generated.result[28]
result[29] <= mux_69e:auto_generated.result[29]
result[30] <= mux_69e:auto_generated.result[30]
result[31] <= mux_69e:auto_generated.result[31]


|pavDOGFPGA|muxMeUp:inst3|LPM_MUX:LPM_MUX_component|mux_69e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|pavDOGFPGA|CLK1Const:inst9
result[0] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[0]
result[1] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[1]
result[2] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[2]
result[3] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[3]
result[4] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[4]
result[5] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[5]
result[6] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[6]
result[7] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[7]
result[8] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[8]
result[9] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[9]
result[10] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[10]
result[11] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[11]
result[12] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[12]
result[13] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[13]
result[14] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[14]
result[15] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[15]
result[16] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[16]
result[17] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[17]
result[18] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[18]
result[19] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[19]
result[20] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[20]
result[21] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[21]
result[22] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[22]
result[23] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[23]
result[24] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[24]
result[25] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[25]
result[26] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[26]
result[27] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[27]
result[28] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[28]
result[29] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[29]
result[30] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[30]
result[31] <= CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component.result[31]


|pavDOGFPGA|CLK1Const:inst9|CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <VCC>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <VCC>


|pavDOGFPGA|add32:inst11
clock => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.clock
dataa[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[0]
dataa[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[1]
dataa[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[2]
dataa[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[3]
dataa[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[4]
dataa[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[5]
dataa[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[6]
dataa[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[7]
dataa[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[8]
dataa[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[9]
dataa[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[10]
dataa[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[11]
dataa[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[12]
dataa[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[13]
dataa[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[14]
dataa[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[15]
dataa[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[16]
dataa[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[17]
dataa[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[18]
dataa[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[19]
dataa[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[20]
dataa[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[21]
dataa[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[22]
dataa[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[23]
dataa[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[24]
dataa[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[25]
dataa[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[26]
dataa[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[27]
dataa[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[28]
dataa[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[29]
dataa[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[30]
dataa[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.dataa[31]
datab[0] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[0]
datab[1] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[1]
datab[2] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[2]
datab[3] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[3]
datab[4] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[4]
datab[5] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[5]
datab[6] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[6]
datab[7] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[7]
datab[8] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[8]
datab[9] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[9]
datab[10] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[10]
datab[11] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[11]
datab[12] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[12]
datab[13] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[13]
datab[14] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[14]
datab[15] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[15]
datab[16] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[16]
datab[17] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[17]
datab[18] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[18]
datab[19] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[19]
datab[20] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[20]
datab[21] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[21]
datab[22] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[22]
datab[23] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[23]
datab[24] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[24]
datab[25] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[25]
datab[26] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[26]
datab[27] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[27]
datab[28] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[28]
datab[29] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[29]
datab[30] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[30]
datab[31] => add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.datab[31]
result[0] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[0]
result[1] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[1]
result[2] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[2]
result[3] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[3]
result[4] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[4]
result[5] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[5]
result[6] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[6]
result[7] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[7]
result[8] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[8]
result[9] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[9]
result[10] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[10]
result[11] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[11]
result[12] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[12]
result[13] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[13]
result[14] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[14]
result[15] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[15]
result[16] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[16]
result[17] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[17]
result[18] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[18]
result[19] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[19]
result[20] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[20]
result[21] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[21]
result[22] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[22]
result[23] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[23]
result[24] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[24]
result[25] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[25]
result[26] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[26]
result[27] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[27]
result[28] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[28]
result[29] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[29]
result[30] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[30]
result[31] <= add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component.result[31]


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component
clock => add32_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo337w338w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w672w673w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w680w681w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w693w694w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w701w702w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w715w716w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w723w724w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w737w738w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w745w746w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w759w760w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w767w768w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w790w791w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range782w786w787w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w811w812w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range803w807w808w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w833w834w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range825w829w830w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w855w856w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range847w851w852w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w877w878w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].IN1
result[0] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w884w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range869w873w874w[25].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => add32_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => add32_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => add32_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => add32_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => add32_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => add32_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => add32_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => add32_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => add32_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => add32_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => add32_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => add32_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => add32_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => add32_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => add32_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => add32_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => add32_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero894w895w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_rf8:altpriority_encoder8.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7
data[0] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => add32_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero903w904w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder10.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_be8:altpriority_encoder10|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9
data[0] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => add32_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero938w939w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder16.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15
data[0] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => add32_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero947w948w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder18.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6v7:altpriority_encoder15|add32_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_r08:altpriority_encoder7|add32_altpriority_encoder_bv7:altpriority_encoder9|add32_altpriority_encoder_6e8:altpriority_encoder16|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8
data[0] => add32_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => add32_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => add32_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => add32_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => add32_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => add32_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => add32_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => add32_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => add32_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => add32_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => add32_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => add32_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => add32_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => add32_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => add32_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => add32_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero959w960w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder19|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20
data[0] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => add32_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => add32_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero912w913w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder11|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12
data[0] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => add32_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => add32_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero922w923w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt|add32_altpriority_encoder_rf8:altpriority_encoder8|add32_altpriority_encoder_be8:altpriority_encoder20|add32_altpriority_encoder_6e8:altpriority_encoder12|add32_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => add32_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => add32_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => add32_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => add32_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => add32_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => add32_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => add32_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => add32_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => add32_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => add32_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => add32_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => add32_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => add32_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => add32_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => add32_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => add32_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => add32_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero969w970w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= add32_altpriority_encoder_fj8:altpriority_encoder21.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => add32_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero978w979w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22
data[0] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => add32_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => add32_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => add32_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => add32_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => add32_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => add32_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => add32_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => add32_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => add32_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= add32_altpriority_encoder_vh8:altpriority_encoder29.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => add32_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero988w989w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30
data[0] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => add32_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => add32_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => add32_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => add32_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => add32_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1024w1025w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= add32_altpriority_encoder_qh8:altpriority_encoder31.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => add32_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero998w999w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_qh8:altpriority_encoder31|add32_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32
data[0] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => add32_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => add32_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => add32_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1033w1034w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= add32_altpriority_encoder_nh8:altpriority_encoder33.zero


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_v28:altpriority_encoder30|add32_altpriority_encoder_q28:altpriority_encoder32|add32_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|pavDOGFPGA|divider2:inst13
clock => divider2_altfp_div_ach:divider2_altfp_div_ach_component.clock
dataa[0] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[0]
dataa[1] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[1]
dataa[2] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[2]
dataa[3] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[3]
dataa[4] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[4]
dataa[5] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[5]
dataa[6] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[6]
dataa[7] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[7]
dataa[8] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[8]
dataa[9] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[9]
dataa[10] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[10]
dataa[11] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[11]
dataa[12] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[12]
dataa[13] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[13]
dataa[14] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[14]
dataa[15] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[15]
dataa[16] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[16]
dataa[17] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[17]
dataa[18] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[18]
dataa[19] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[19]
dataa[20] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[20]
dataa[21] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[21]
dataa[22] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[22]
dataa[23] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[23]
dataa[24] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[24]
dataa[25] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[25]
dataa[26] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[26]
dataa[27] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[27]
dataa[28] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[28]
dataa[29] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[29]
dataa[30] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[30]
dataa[31] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.dataa[31]
datab[0] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[0]
datab[1] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[1]
datab[2] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[2]
datab[3] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[3]
datab[4] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[4]
datab[5] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[5]
datab[6] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[6]
datab[7] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[7]
datab[8] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[8]
datab[9] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[9]
datab[10] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[10]
datab[11] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[11]
datab[12] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[12]
datab[13] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[13]
datab[14] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[14]
datab[15] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[15]
datab[16] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[16]
datab[17] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[17]
datab[18] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[18]
datab[19] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[19]
datab[20] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[20]
datab[21] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[21]
datab[22] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[22]
datab[23] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[23]
datab[24] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[24]
datab[25] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[25]
datab[26] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[26]
datab[27] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[27]
datab[28] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[28]
datab[29] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[29]
datab[30] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[30]
datab[31] => divider2_altfp_div_ach:divider2_altfp_div_ach_component.datab[31]
result[0] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[0]
result[1] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[1]
result[2] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[2]
result[3] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[3]
result[4] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[4]
result[5] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[5]
result[6] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[6]
result[7] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[7]
result[8] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[8]
result[9] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[9]
result[10] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[10]
result[11] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[11]
result[12] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[12]
result[13] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[13]
result[14] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[14]
result[15] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[15]
result[16] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[16]
result[17] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[17]
result[18] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[18]
result[19] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[19]
result[20] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[20]
result[21] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[21]
result[22] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[22]
result[23] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[23]
result[24] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[24]
result[25] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[25]
result[26] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[26]
result[27] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[27]
result[28] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[28]
result[29] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[29]
result[30] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[30]
result[31] <= divider2_altfp_div_ach:divider2_altfp_div_ach_component.result[31]


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component
clock => divider2_altfp_div_pst_22f:altfp_div_pst1.clock
dataa[0] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[0]
dataa[1] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[1]
dataa[2] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[2]
dataa[3] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[3]
dataa[4] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[4]
dataa[5] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[5]
dataa[6] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[6]
dataa[7] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[7]
dataa[8] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[8]
dataa[9] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[9]
dataa[10] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[10]
dataa[11] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[11]
dataa[12] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[12]
dataa[13] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[13]
dataa[14] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[14]
dataa[15] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[15]
dataa[16] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[16]
dataa[17] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[17]
dataa[18] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[18]
dataa[19] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[19]
dataa[20] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[20]
dataa[21] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[21]
dataa[22] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[22]
dataa[23] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[23]
dataa[24] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[24]
dataa[25] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[25]
dataa[26] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[26]
dataa[27] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[27]
dataa[28] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[28]
dataa[29] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[29]
dataa[30] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[30]
dataa[31] => divider2_altfp_div_pst_22f:altfp_div_pst1.dataa[31]
datab[0] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[0]
datab[1] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[1]
datab[2] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[2]
datab[3] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[3]
datab[4] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[4]
datab[5] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[5]
datab[6] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[6]
datab[7] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[7]
datab[8] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[8]
datab[9] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[9]
datab[10] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[10]
datab[11] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[11]
datab[12] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[12]
datab[13] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[13]
datab[14] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[14]
datab[15] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[15]
datab[16] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[16]
datab[17] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[17]
datab[18] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[18]
datab[19] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[19]
datab[20] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[20]
datab[21] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[21]
datab[22] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[22]
datab[23] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[23]
datab[24] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[24]
datab[25] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[25]
datab[26] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[26]
datab[27] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[27]
datab[28] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[28]
datab[29] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[29]
datab[30] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[30]
datab[31] => divider2_altfp_div_pst_22f:altfp_div_pst1.datab[31]
result[0] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[0]
result[1] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[1]
result[2] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[2]
result[3] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[3]
result[4] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[4]
result[5] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[5]
result[6] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[6]
result[7] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[7]
result[8] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[8]
result[9] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[9]
result[10] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[10]
result[11] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[11]
result[12] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[12]
result[13] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[13]
result[14] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[14]
result[15] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[15]
result[16] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[16]
result[17] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[17]
result[18] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[18]
result[19] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[19]
result[20] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[20]
result[21] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[21]
result[22] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[22]
result[23] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[23]
result[24] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[24]
result[25] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[25]
result[26] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[26]
result[27] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[27]
result[28] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[28]
result[29] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[29]
result[30] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[30]
result[31] <= divider2_altfp_div_pst_22f:altfp_div_pst1.result[31]


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1
aclr => lpm_add_sub:bias_addition.aclr
aclr => sign_pipe_dffe_5.ACLR
aclr => sign_pipe_dffe_4.ACLR
aclr => sign_pipe_dffe_3.ACLR
aclr => sign_pipe_dffe_2.ACLR
aclr => sign_pipe_dffe_1.ACLR
aclr => sign_pipe_dffe_0.ACLR
aclr => remainder_j_dffe_1[15].ACLR
aclr => remainder_j_dffe_1[16].ACLR
aclr => remainder_j_dffe_1[17].ACLR
aclr => remainder_j_dffe_1[18].ACLR
aclr => remainder_j_dffe_1[19].ACLR
aclr => remainder_j_dffe_1[20].ACLR
aclr => remainder_j_dffe_1[21].ACLR
aclr => remainder_j_dffe_1[22].ACLR
aclr => remainder_j_dffe_1[23].ACLR
aclr => remainder_j_dffe_1[24].ACLR
aclr => remainder_j_dffe_1[25].ACLR
aclr => remainder_j_dffe_1[26].ACLR
aclr => remainder_j_dffe_1[27].ACLR
aclr => remainder_j_dffe_1[28].ACLR
aclr => remainder_j_dffe_1[29].ACLR
aclr => remainder_j_dffe_1[30].ACLR
aclr => remainder_j_dffe_1[31].ACLR
aclr => remainder_j_dffe_1[32].ACLR
aclr => remainder_j_dffe_1[33].ACLR
aclr => remainder_j_dffe_1[34].ACLR
aclr => remainder_j_dffe_1[35].ACLR
aclr => remainder_j_dffe_1[36].ACLR
aclr => remainder_j_dffe_1[37].ACLR
aclr => remainder_j_dffe_1[38].ACLR
aclr => remainder_j_dffe_1[39].ACLR
aclr => remainder_j_dffe_1[40].ACLR
aclr => remainder_j_dffe_1[41].ACLR
aclr => remainder_j_dffe_1[42].ACLR
aclr => remainder_j_dffe_1[43].ACLR
aclr => remainder_j_dffe_1[44].ACLR
aclr => remainder_j_dffe_1[45].ACLR
aclr => remainder_j_dffe_1[46].ACLR
aclr => remainder_j_dffe_1[47].ACLR
aclr => remainder_j_dffe_1[48].ACLR
aclr => remainder_j_dffe_1[49].ACLR
aclr => remainder_j_dffe_0[15].ACLR
aclr => remainder_j_dffe_0[16].ACLR
aclr => remainder_j_dffe_0[17].ACLR
aclr => remainder_j_dffe_0[18].ACLR
aclr => remainder_j_dffe_0[19].ACLR
aclr => remainder_j_dffe_0[20].ACLR
aclr => remainder_j_dffe_0[21].ACLR
aclr => remainder_j_dffe_0[22].ACLR
aclr => remainder_j_dffe_0[23].ACLR
aclr => remainder_j_dffe_0[24].ACLR
aclr => remainder_j_dffe_0[25].ACLR
aclr => remainder_j_dffe_0[26].ACLR
aclr => remainder_j_dffe_0[27].ACLR
aclr => remainder_j_dffe_0[28].ACLR
aclr => remainder_j_dffe_0[29].ACLR
aclr => remainder_j_dffe_0[30].ACLR
aclr => remainder_j_dffe_0[31].ACLR
aclr => remainder_j_dffe_0[32].ACLR
aclr => remainder_j_dffe_0[33].ACLR
aclr => remainder_j_dffe_0[34].ACLR
aclr => remainder_j_dffe_0[35].ACLR
aclr => remainder_j_dffe_0[36].ACLR
aclr => remainder_j_dffe_0[37].ACLR
aclr => remainder_j_dffe_0[38].ACLR
aclr => remainder_j_dffe_0[39].ACLR
aclr => remainder_j_dffe_0[40].ACLR
aclr => remainder_j_dffe_0[41].ACLR
aclr => remainder_j_dffe_0[42].ACLR
aclr => remainder_j_dffe_0[43].ACLR
aclr => remainder_j_dffe_0[44].ACLR
aclr => remainder_j_dffe_0[45].ACLR
aclr => remainder_j_dffe_0[46].ACLR
aclr => remainder_j_dffe_0[47].ACLR
aclr => remainder_j_dffe_0[48].ACLR
aclr => remainder_j_dffe_0[49].ACLR
aclr => quotient_k_dffe_0[0].ACLR
aclr => quotient_k_dffe_0[1].ACLR
aclr => quotient_k_dffe_0[2].ACLR
aclr => quotient_k_dffe_0[3].ACLR
aclr => quotient_k_dffe_0[4].ACLR
aclr => quotient_k_dffe_0[5].ACLR
aclr => quotient_k_dffe_0[6].ACLR
aclr => quotient_k_dffe_0[7].ACLR
aclr => quotient_k_dffe_0[8].ACLR
aclr => quotient_k_dffe_0[9].ACLR
aclr => quotient_k_dffe_0[10].ACLR
aclr => quotient_k_dffe_0[11].ACLR
aclr => quotient_k_dffe_0[12].ACLR
aclr => quotient_k_dffe_0[13].ACLR
aclr => quotient_k_dffe_0[14].ACLR
aclr => quotient_k_dffe_0[15].ACLR
aclr => quotient_k_dffe_0[16].ACLR
aclr => quotient_j_dffe[0].ACLR
aclr => quotient_j_dffe[1].ACLR
aclr => quotient_j_dffe[2].ACLR
aclr => quotient_j_dffe[3].ACLR
aclr => quotient_j_dffe[4].ACLR
aclr => quotient_j_dffe[5].ACLR
aclr => quotient_j_dffe[6].ACLR
aclr => quotient_j_dffe[7].ACLR
aclr => quotient_j_dffe[8].ACLR
aclr => quotient_j_dffe[9].ACLR
aclr => quotient_j_dffe[10].ACLR
aclr => quotient_j_dffe[11].ACLR
aclr => quotient_j_dffe[12].ACLR
aclr => quotient_j_dffe[13].ACLR
aclr => quotient_j_dffe[14].ACLR
aclr => quotient_j_dffe[15].ACLR
aclr => quotient_j_dffe[16].ACLR
aclr => over_under_dffe_2.ACLR
aclr => over_under_dffe_1.ACLR
aclr => over_under_dffe_0.ACLR
aclr => nan_pipe_dffe_4.ACLR
aclr => nan_pipe_dffe_3.ACLR
aclr => nan_pipe_dffe_2.ACLR
aclr => nan_pipe_dffe_1.ACLR
aclr => nan_pipe_dffe_0.ACLR
aclr => man_result_dffe[0].ACLR
aclr => man_result_dffe[1].ACLR
aclr => man_result_dffe[2].ACLR
aclr => man_result_dffe[3].ACLR
aclr => man_result_dffe[4].ACLR
aclr => man_result_dffe[5].ACLR
aclr => man_result_dffe[6].ACLR
aclr => man_result_dffe[7].ACLR
aclr => man_result_dffe[8].ACLR
aclr => man_result_dffe[9].ACLR
aclr => man_result_dffe[10].ACLR
aclr => man_result_dffe[11].ACLR
aclr => man_result_dffe[12].ACLR
aclr => man_result_dffe[13].ACLR
aclr => man_result_dffe[14].ACLR
aclr => man_result_dffe[15].ACLR
aclr => man_result_dffe[16].ACLR
aclr => man_result_dffe[17].ACLR
aclr => man_result_dffe[18].ACLR
aclr => man_result_dffe[19].ACLR
aclr => man_result_dffe[20].ACLR
aclr => man_result_dffe[21].ACLR
aclr => man_result_dffe[22].ACLR
aclr => man_b_dffe1_dffe1[0].ACLR
aclr => man_b_dffe1_dffe1[1].ACLR
aclr => man_b_dffe1_dffe1[2].ACLR
aclr => man_b_dffe1_dffe1[3].ACLR
aclr => man_b_dffe1_dffe1[4].ACLR
aclr => man_b_dffe1_dffe1[5].ACLR
aclr => man_b_dffe1_dffe1[6].ACLR
aclr => man_b_dffe1_dffe1[7].ACLR
aclr => man_b_dffe1_dffe1[8].ACLR
aclr => man_b_dffe1_dffe1[9].ACLR
aclr => man_b_dffe1_dffe1[10].ACLR
aclr => man_b_dffe1_dffe1[11].ACLR
aclr => man_b_dffe1_dffe1[12].ACLR
aclr => man_b_dffe1_dffe1[13].ACLR
aclr => man_b_dffe1_dffe1[14].ACLR
aclr => man_b_dffe1_dffe1[15].ACLR
aclr => man_b_dffe1_dffe1[16].ACLR
aclr => man_b_dffe1_dffe1[17].ACLR
aclr => man_b_dffe1_dffe1[18].ACLR
aclr => man_b_dffe1_dffe1[19].ACLR
aclr => man_b_dffe1_dffe1[20].ACLR
aclr => man_b_dffe1_dffe1[21].ACLR
aclr => man_b_dffe1_dffe1[22].ACLR
aclr => man_a_dffe1_dffe1[0].ACLR
aclr => man_a_dffe1_dffe1[1].ACLR
aclr => man_a_dffe1_dffe1[2].ACLR
aclr => man_a_dffe1_dffe1[3].ACLR
aclr => man_a_dffe1_dffe1[4].ACLR
aclr => man_a_dffe1_dffe1[5].ACLR
aclr => man_a_dffe1_dffe1[6].ACLR
aclr => man_a_dffe1_dffe1[7].ACLR
aclr => man_a_dffe1_dffe1[8].ACLR
aclr => man_a_dffe1_dffe1[9].ACLR
aclr => man_a_dffe1_dffe1[10].ACLR
aclr => man_a_dffe1_dffe1[11].ACLR
aclr => man_a_dffe1_dffe1[12].ACLR
aclr => man_a_dffe1_dffe1[13].ACLR
aclr => man_a_dffe1_dffe1[14].ACLR
aclr => man_a_dffe1_dffe1[15].ACLR
aclr => man_a_dffe1_dffe1[16].ACLR
aclr => man_a_dffe1_dffe1[17].ACLR
aclr => man_a_dffe1_dffe1[18].ACLR
aclr => man_a_dffe1_dffe1[19].ACLR
aclr => man_a_dffe1_dffe1[20].ACLR
aclr => man_a_dffe1_dffe1[21].ACLR
aclr => man_a_dffe1_dffe1[22].ACLR
aclr => frac_a_smaller_dffe1.ACLR
aclr => exp_result_dffe_3[0].ACLR
aclr => exp_result_dffe_3[1].ACLR
aclr => exp_result_dffe_3[2].ACLR
aclr => exp_result_dffe_3[3].ACLR
aclr => exp_result_dffe_3[4].ACLR
aclr => exp_result_dffe_3[5].ACLR
aclr => exp_result_dffe_3[6].ACLR
aclr => exp_result_dffe_3[7].ACLR
aclr => exp_result_dffe_2[0].ACLR
aclr => exp_result_dffe_2[1].ACLR
aclr => exp_result_dffe_2[2].ACLR
aclr => exp_result_dffe_2[3].ACLR
aclr => exp_result_dffe_2[4].ACLR
aclr => exp_result_dffe_2[5].ACLR
aclr => exp_result_dffe_2[6].ACLR
aclr => exp_result_dffe_2[7].ACLR
aclr => exp_result_dffe_1[0].ACLR
aclr => exp_result_dffe_1[1].ACLR
aclr => exp_result_dffe_1[2].ACLR
aclr => exp_result_dffe_1[3].ACLR
aclr => exp_result_dffe_1[4].ACLR
aclr => exp_result_dffe_1[5].ACLR
aclr => exp_result_dffe_1[6].ACLR
aclr => exp_result_dffe_1[7].ACLR
aclr => exp_result_dffe_0[0].ACLR
aclr => exp_result_dffe_0[1].ACLR
aclr => exp_result_dffe_0[2].ACLR
aclr => exp_result_dffe_0[3].ACLR
aclr => exp_result_dffe_0[4].ACLR
aclr => exp_result_dffe_0[5].ACLR
aclr => exp_result_dffe_0[6].ACLR
aclr => exp_result_dffe_0[7].ACLR
aclr => e1_dffe_1[0].ACLR
aclr => e1_dffe_1[1].ACLR
aclr => e1_dffe_1[2].ACLR
aclr => e1_dffe_1[3].ACLR
aclr => e1_dffe_1[4].ACLR
aclr => e1_dffe_1[5].ACLR
aclr => e1_dffe_1[6].ACLR
aclr => e1_dffe_1[7].ACLR
aclr => e1_dffe_1[8].ACLR
aclr => e1_dffe_1[9].ACLR
aclr => e1_dffe_1[10].ACLR
aclr => e1_dffe_1[11].ACLR
aclr => e1_dffe_1[12].ACLR
aclr => e1_dffe_1[13].ACLR
aclr => e1_dffe_1[14].ACLR
aclr => e1_dffe_1[15].ACLR
aclr => e1_dffe_1[16].ACLR
aclr => e1_dffe_0[0].ACLR
aclr => e1_dffe_0[1].ACLR
aclr => e1_dffe_0[2].ACLR
aclr => e1_dffe_0[3].ACLR
aclr => e1_dffe_0[4].ACLR
aclr => e1_dffe_0[5].ACLR
aclr => e1_dffe_0[6].ACLR
aclr => e1_dffe_0[7].ACLR
aclr => e1_dffe_0[8].ACLR
aclr => e1_dffe_0[9].ACLR
aclr => e1_dffe_0[10].ACLR
aclr => e1_dffe_0[11].ACLR
aclr => e1_dffe_0[12].ACLR
aclr => e1_dffe_0[13].ACLR
aclr => e1_dffe_0[14].ACLR
aclr => e1_dffe_0[15].ACLR
aclr => e1_dffe_0[16].ACLR
aclr => divbyzero_pipe_dffe_4.ACLR
aclr => divbyzero_pipe_dffe_3.ACLR
aclr => divbyzero_pipe_dffe_2.ACLR
aclr => divbyzero_pipe_dffe_1.ACLR
aclr => divbyzero_pipe_dffe_0.ACLR
aclr => both_exp_zeros_dffe.ACLR
aclr => b_is_infinity_dffe_4.ACLR
aclr => b_is_infinity_dffe_3.ACLR
aclr => b_is_infinity_dffe_2.ACLR
aclr => b_is_infinity_dffe_1.ACLR
aclr => b_is_infinity_dffe_0.ACLR
aclr => b1_dffe_0[0].ACLR
aclr => b1_dffe_0[1].ACLR
aclr => b1_dffe_0[2].ACLR
aclr => b1_dffe_0[3].ACLR
aclr => b1_dffe_0[4].ACLR
aclr => b1_dffe_0[5].ACLR
aclr => b1_dffe_0[6].ACLR
aclr => b1_dffe_0[7].ACLR
aclr => b1_dffe_0[8].ACLR
aclr => b1_dffe_0[9].ACLR
aclr => b1_dffe_0[10].ACLR
aclr => b1_dffe_0[11].ACLR
aclr => b1_dffe_0[12].ACLR
aclr => b1_dffe_0[13].ACLR
aclr => b1_dffe_0[14].ACLR
aclr => b1_dffe_0[15].ACLR
aclr => b1_dffe_0[16].ACLR
aclr => b1_dffe_0[17].ACLR
aclr => b1_dffe_0[18].ACLR
aclr => b1_dffe_0[19].ACLR
aclr => b1_dffe_0[20].ACLR
aclr => b1_dffe_0[21].ACLR
aclr => b1_dffe_0[22].ACLR
aclr => b1_dffe_0[23].ACLR
aclr => b1_dffe_0[24].ACLR
aclr => b1_dffe_0[25].ACLR
aclr => b1_dffe_0[26].ACLR
aclr => b1_dffe_0[27].ACLR
aclr => b1_dffe_0[28].ACLR
aclr => b1_dffe_0[29].ACLR
aclr => b1_dffe_0[30].ACLR
aclr => b1_dffe_0[31].ACLR
aclr => b1_dffe_0[32].ACLR
aclr => b1_dffe_0[33].ACLR
aclr => a_zero_b_not_dffe_4.ACLR
aclr => a_zero_b_not_dffe_3.ACLR
aclr => a_zero_b_not_dffe_2.ACLR
aclr => a_zero_b_not_dffe_1.ACLR
aclr => a_zero_b_not_dffe_0.ACLR
aclr => a_is_infinity_dffe_4.ACLR
aclr => a_is_infinity_dffe_3.ACLR
aclr => a_is_infinity_dffe_2.ACLR
aclr => a_is_infinity_dffe_1.ACLR
aclr => a_is_infinity_dffe_0.ACLR
aclr => lpm_add_sub:exp_sub.aclr
aclr => lpm_mult:a1_prod.aclr
aclr => lpm_mult:b1_prod.aclr
aclr => lpm_mult:q_partial_0.aclr
aclr => lpm_mult:q_partial_1.aclr
aclr => lpm_mult:remainder_mult_0.aclr
clk_en => altsyncram:altsyncram3.clocken0
clk_en => lpm_add_sub:bias_addition.clken
clk_en => lpm_add_sub:exp_sub.clken
clk_en => lpm_mult:a1_prod.clken
clk_en => lpm_mult:b1_prod.clken
clk_en => lpm_mult:q_partial_0.clken
clk_en => lpm_mult:q_partial_1.clken
clk_en => lpm_mult:remainder_mult_0.clken
clk_en => a_is_infinity_dffe_0.ENA
clk_en => a_is_infinity_dffe_1.ENA
clk_en => a_is_infinity_dffe_2.ENA
clk_en => a_is_infinity_dffe_3.ENA
clk_en => a_is_infinity_dffe_4.ENA
clk_en => a_zero_b_not_dffe_0.ENA
clk_en => a_zero_b_not_dffe_1.ENA
clk_en => a_zero_b_not_dffe_2.ENA
clk_en => a_zero_b_not_dffe_3.ENA
clk_en => a_zero_b_not_dffe_4.ENA
clk_en => b1_dffe_0[33].ENA
clk_en => b1_dffe_0[32].ENA
clk_en => b1_dffe_0[31].ENA
clk_en => b1_dffe_0[30].ENA
clk_en => b1_dffe_0[29].ENA
clk_en => b1_dffe_0[28].ENA
clk_en => b1_dffe_0[27].ENA
clk_en => b1_dffe_0[26].ENA
clk_en => b1_dffe_0[25].ENA
clk_en => b1_dffe_0[24].ENA
clk_en => b1_dffe_0[23].ENA
clk_en => b1_dffe_0[22].ENA
clk_en => b1_dffe_0[21].ENA
clk_en => b1_dffe_0[20].ENA
clk_en => b1_dffe_0[19].ENA
clk_en => b1_dffe_0[18].ENA
clk_en => b1_dffe_0[17].ENA
clk_en => b1_dffe_0[16].ENA
clk_en => b1_dffe_0[15].ENA
clk_en => b1_dffe_0[14].ENA
clk_en => b1_dffe_0[13].ENA
clk_en => b1_dffe_0[12].ENA
clk_en => b1_dffe_0[11].ENA
clk_en => b1_dffe_0[10].ENA
clk_en => b1_dffe_0[9].ENA
clk_en => b1_dffe_0[8].ENA
clk_en => b1_dffe_0[7].ENA
clk_en => b1_dffe_0[6].ENA
clk_en => b1_dffe_0[5].ENA
clk_en => b1_dffe_0[4].ENA
clk_en => b1_dffe_0[3].ENA
clk_en => b1_dffe_0[2].ENA
clk_en => b1_dffe_0[1].ENA
clk_en => b1_dffe_0[0].ENA
clk_en => b_is_infinity_dffe_0.ENA
clk_en => b_is_infinity_dffe_1.ENA
clk_en => b_is_infinity_dffe_2.ENA
clk_en => b_is_infinity_dffe_3.ENA
clk_en => b_is_infinity_dffe_4.ENA
clk_en => both_exp_zeros_dffe.ENA
clk_en => divbyzero_pipe_dffe_0.ENA
clk_en => divbyzero_pipe_dffe_1.ENA
clk_en => divbyzero_pipe_dffe_2.ENA
clk_en => divbyzero_pipe_dffe_3.ENA
clk_en => divbyzero_pipe_dffe_4.ENA
clk_en => e1_dffe_0[16].ENA
clk_en => e1_dffe_0[15].ENA
clk_en => e1_dffe_0[14].ENA
clk_en => e1_dffe_0[13].ENA
clk_en => e1_dffe_0[12].ENA
clk_en => e1_dffe_0[11].ENA
clk_en => e1_dffe_0[10].ENA
clk_en => e1_dffe_0[9].ENA
clk_en => e1_dffe_0[8].ENA
clk_en => e1_dffe_0[7].ENA
clk_en => e1_dffe_0[6].ENA
clk_en => e1_dffe_0[5].ENA
clk_en => e1_dffe_0[4].ENA
clk_en => e1_dffe_0[3].ENA
clk_en => e1_dffe_0[2].ENA
clk_en => e1_dffe_0[1].ENA
clk_en => e1_dffe_0[0].ENA
clk_en => e1_dffe_1[16].ENA
clk_en => e1_dffe_1[15].ENA
clk_en => e1_dffe_1[14].ENA
clk_en => e1_dffe_1[13].ENA
clk_en => e1_dffe_1[12].ENA
clk_en => e1_dffe_1[11].ENA
clk_en => e1_dffe_1[10].ENA
clk_en => e1_dffe_1[9].ENA
clk_en => e1_dffe_1[8].ENA
clk_en => e1_dffe_1[7].ENA
clk_en => e1_dffe_1[6].ENA
clk_en => e1_dffe_1[5].ENA
clk_en => e1_dffe_1[4].ENA
clk_en => e1_dffe_1[3].ENA
clk_en => e1_dffe_1[2].ENA
clk_en => e1_dffe_1[1].ENA
clk_en => e1_dffe_1[0].ENA
clk_en => exp_result_dffe_0[7].ENA
clk_en => exp_result_dffe_0[6].ENA
clk_en => exp_result_dffe_0[5].ENA
clk_en => exp_result_dffe_0[4].ENA
clk_en => exp_result_dffe_0[3].ENA
clk_en => exp_result_dffe_0[2].ENA
clk_en => exp_result_dffe_0[1].ENA
clk_en => exp_result_dffe_0[0].ENA
clk_en => exp_result_dffe_1[7].ENA
clk_en => exp_result_dffe_1[6].ENA
clk_en => exp_result_dffe_1[5].ENA
clk_en => exp_result_dffe_1[4].ENA
clk_en => exp_result_dffe_1[3].ENA
clk_en => exp_result_dffe_1[2].ENA
clk_en => exp_result_dffe_1[1].ENA
clk_en => exp_result_dffe_1[0].ENA
clk_en => exp_result_dffe_2[7].ENA
clk_en => exp_result_dffe_2[6].ENA
clk_en => exp_result_dffe_2[5].ENA
clk_en => exp_result_dffe_2[4].ENA
clk_en => exp_result_dffe_2[3].ENA
clk_en => exp_result_dffe_2[2].ENA
clk_en => exp_result_dffe_2[1].ENA
clk_en => exp_result_dffe_2[0].ENA
clk_en => exp_result_dffe_3[7].ENA
clk_en => exp_result_dffe_3[6].ENA
clk_en => exp_result_dffe_3[5].ENA
clk_en => exp_result_dffe_3[4].ENA
clk_en => exp_result_dffe_3[3].ENA
clk_en => exp_result_dffe_3[2].ENA
clk_en => exp_result_dffe_3[1].ENA
clk_en => exp_result_dffe_3[0].ENA
clk_en => frac_a_smaller_dffe1.ENA
clk_en => man_a_dffe1_dffe1[22].ENA
clk_en => man_a_dffe1_dffe1[21].ENA
clk_en => man_a_dffe1_dffe1[20].ENA
clk_en => man_a_dffe1_dffe1[19].ENA
clk_en => man_a_dffe1_dffe1[18].ENA
clk_en => man_a_dffe1_dffe1[17].ENA
clk_en => man_a_dffe1_dffe1[16].ENA
clk_en => man_a_dffe1_dffe1[15].ENA
clk_en => man_a_dffe1_dffe1[14].ENA
clk_en => man_a_dffe1_dffe1[13].ENA
clk_en => man_a_dffe1_dffe1[12].ENA
clk_en => man_a_dffe1_dffe1[11].ENA
clk_en => man_a_dffe1_dffe1[10].ENA
clk_en => man_a_dffe1_dffe1[9].ENA
clk_en => man_a_dffe1_dffe1[8].ENA
clk_en => man_a_dffe1_dffe1[7].ENA
clk_en => man_a_dffe1_dffe1[6].ENA
clk_en => man_a_dffe1_dffe1[5].ENA
clk_en => man_a_dffe1_dffe1[4].ENA
clk_en => man_a_dffe1_dffe1[3].ENA
clk_en => man_a_dffe1_dffe1[2].ENA
clk_en => man_a_dffe1_dffe1[1].ENA
clk_en => man_a_dffe1_dffe1[0].ENA
clk_en => man_b_dffe1_dffe1[22].ENA
clk_en => man_b_dffe1_dffe1[21].ENA
clk_en => man_b_dffe1_dffe1[20].ENA
clk_en => man_b_dffe1_dffe1[19].ENA
clk_en => man_b_dffe1_dffe1[18].ENA
clk_en => man_b_dffe1_dffe1[17].ENA
clk_en => man_b_dffe1_dffe1[16].ENA
clk_en => man_b_dffe1_dffe1[15].ENA
clk_en => man_b_dffe1_dffe1[14].ENA
clk_en => man_b_dffe1_dffe1[13].ENA
clk_en => man_b_dffe1_dffe1[12].ENA
clk_en => man_b_dffe1_dffe1[11].ENA
clk_en => man_b_dffe1_dffe1[10].ENA
clk_en => man_b_dffe1_dffe1[9].ENA
clk_en => man_b_dffe1_dffe1[8].ENA
clk_en => man_b_dffe1_dffe1[7].ENA
clk_en => man_b_dffe1_dffe1[6].ENA
clk_en => man_b_dffe1_dffe1[5].ENA
clk_en => man_b_dffe1_dffe1[4].ENA
clk_en => man_b_dffe1_dffe1[3].ENA
clk_en => man_b_dffe1_dffe1[2].ENA
clk_en => man_b_dffe1_dffe1[1].ENA
clk_en => man_b_dffe1_dffe1[0].ENA
clk_en => man_result_dffe[22].ENA
clk_en => man_result_dffe[21].ENA
clk_en => man_result_dffe[20].ENA
clk_en => man_result_dffe[19].ENA
clk_en => man_result_dffe[18].ENA
clk_en => man_result_dffe[17].ENA
clk_en => man_result_dffe[16].ENA
clk_en => man_result_dffe[15].ENA
clk_en => man_result_dffe[14].ENA
clk_en => man_result_dffe[13].ENA
clk_en => man_result_dffe[12].ENA
clk_en => man_result_dffe[11].ENA
clk_en => man_result_dffe[10].ENA
clk_en => man_result_dffe[9].ENA
clk_en => man_result_dffe[8].ENA
clk_en => man_result_dffe[7].ENA
clk_en => man_result_dffe[6].ENA
clk_en => man_result_dffe[5].ENA
clk_en => man_result_dffe[4].ENA
clk_en => man_result_dffe[3].ENA
clk_en => man_result_dffe[2].ENA
clk_en => man_result_dffe[1].ENA
clk_en => man_result_dffe[0].ENA
clk_en => nan_pipe_dffe_0.ENA
clk_en => nan_pipe_dffe_1.ENA
clk_en => nan_pipe_dffe_2.ENA
clk_en => nan_pipe_dffe_3.ENA
clk_en => nan_pipe_dffe_4.ENA
clk_en => over_under_dffe_0.ENA
clk_en => over_under_dffe_1.ENA
clk_en => over_under_dffe_2.ENA
clk_en => quotient_j_dffe[16].ENA
clk_en => quotient_j_dffe[15].ENA
clk_en => quotient_j_dffe[14].ENA
clk_en => quotient_j_dffe[13].ENA
clk_en => quotient_j_dffe[12].ENA
clk_en => quotient_j_dffe[11].ENA
clk_en => quotient_j_dffe[10].ENA
clk_en => quotient_j_dffe[9].ENA
clk_en => quotient_j_dffe[8].ENA
clk_en => quotient_j_dffe[7].ENA
clk_en => quotient_j_dffe[6].ENA
clk_en => quotient_j_dffe[5].ENA
clk_en => quotient_j_dffe[4].ENA
clk_en => quotient_j_dffe[3].ENA
clk_en => quotient_j_dffe[2].ENA
clk_en => quotient_j_dffe[1].ENA
clk_en => quotient_j_dffe[0].ENA
clk_en => quotient_k_dffe_0[16].ENA
clk_en => quotient_k_dffe_0[15].ENA
clk_en => quotient_k_dffe_0[14].ENA
clk_en => quotient_k_dffe_0[13].ENA
clk_en => quotient_k_dffe_0[12].ENA
clk_en => quotient_k_dffe_0[11].ENA
clk_en => quotient_k_dffe_0[10].ENA
clk_en => quotient_k_dffe_0[9].ENA
clk_en => quotient_k_dffe_0[8].ENA
clk_en => quotient_k_dffe_0[7].ENA
clk_en => quotient_k_dffe_0[6].ENA
clk_en => quotient_k_dffe_0[5].ENA
clk_en => quotient_k_dffe_0[4].ENA
clk_en => quotient_k_dffe_0[3].ENA
clk_en => quotient_k_dffe_0[2].ENA
clk_en => quotient_k_dffe_0[1].ENA
clk_en => quotient_k_dffe_0[0].ENA
clk_en => remainder_j_dffe_0[49].ENA
clk_en => remainder_j_dffe_0[48].ENA
clk_en => remainder_j_dffe_0[47].ENA
clk_en => remainder_j_dffe_0[46].ENA
clk_en => remainder_j_dffe_0[45].ENA
clk_en => remainder_j_dffe_0[44].ENA
clk_en => remainder_j_dffe_0[43].ENA
clk_en => remainder_j_dffe_0[42].ENA
clk_en => remainder_j_dffe_0[41].ENA
clk_en => remainder_j_dffe_0[40].ENA
clk_en => remainder_j_dffe_0[39].ENA
clk_en => remainder_j_dffe_0[38].ENA
clk_en => remainder_j_dffe_0[37].ENA
clk_en => remainder_j_dffe_0[36].ENA
clk_en => remainder_j_dffe_0[35].ENA
clk_en => remainder_j_dffe_0[34].ENA
clk_en => remainder_j_dffe_0[33].ENA
clk_en => remainder_j_dffe_0[32].ENA
clk_en => remainder_j_dffe_0[31].ENA
clk_en => remainder_j_dffe_0[30].ENA
clk_en => remainder_j_dffe_0[29].ENA
clk_en => remainder_j_dffe_0[28].ENA
clk_en => remainder_j_dffe_0[27].ENA
clk_en => remainder_j_dffe_0[26].ENA
clk_en => remainder_j_dffe_0[25].ENA
clk_en => remainder_j_dffe_0[24].ENA
clk_en => remainder_j_dffe_0[23].ENA
clk_en => remainder_j_dffe_0[22].ENA
clk_en => remainder_j_dffe_0[21].ENA
clk_en => remainder_j_dffe_0[20].ENA
clk_en => remainder_j_dffe_0[19].ENA
clk_en => remainder_j_dffe_0[18].ENA
clk_en => remainder_j_dffe_0[17].ENA
clk_en => remainder_j_dffe_0[16].ENA
clk_en => remainder_j_dffe_0[15].ENA
clk_en => remainder_j_dffe_1[49].ENA
clk_en => remainder_j_dffe_1[48].ENA
clk_en => remainder_j_dffe_1[47].ENA
clk_en => remainder_j_dffe_1[46].ENA
clk_en => remainder_j_dffe_1[45].ENA
clk_en => remainder_j_dffe_1[44].ENA
clk_en => remainder_j_dffe_1[43].ENA
clk_en => remainder_j_dffe_1[42].ENA
clk_en => remainder_j_dffe_1[41].ENA
clk_en => remainder_j_dffe_1[40].ENA
clk_en => remainder_j_dffe_1[39].ENA
clk_en => remainder_j_dffe_1[38].ENA
clk_en => remainder_j_dffe_1[37].ENA
clk_en => remainder_j_dffe_1[36].ENA
clk_en => remainder_j_dffe_1[35].ENA
clk_en => remainder_j_dffe_1[34].ENA
clk_en => remainder_j_dffe_1[33].ENA
clk_en => remainder_j_dffe_1[32].ENA
clk_en => remainder_j_dffe_1[31].ENA
clk_en => remainder_j_dffe_1[30].ENA
clk_en => remainder_j_dffe_1[29].ENA
clk_en => remainder_j_dffe_1[28].ENA
clk_en => remainder_j_dffe_1[27].ENA
clk_en => remainder_j_dffe_1[26].ENA
clk_en => remainder_j_dffe_1[25].ENA
clk_en => remainder_j_dffe_1[24].ENA
clk_en => remainder_j_dffe_1[23].ENA
clk_en => remainder_j_dffe_1[22].ENA
clk_en => remainder_j_dffe_1[21].ENA
clk_en => remainder_j_dffe_1[20].ENA
clk_en => remainder_j_dffe_1[19].ENA
clk_en => remainder_j_dffe_1[18].ENA
clk_en => remainder_j_dffe_1[17].ENA
clk_en => remainder_j_dffe_1[16].ENA
clk_en => remainder_j_dffe_1[15].ENA
clk_en => sign_pipe_dffe_0.ENA
clk_en => sign_pipe_dffe_1.ENA
clk_en => sign_pipe_dffe_2.ENA
clk_en => sign_pipe_dffe_3.ENA
clk_en => sign_pipe_dffe_4.ENA
clk_en => sign_pipe_dffe_5.ENA
clock => altsyncram:altsyncram3.clock0
clock => sign_pipe_dffe_5.CLK
clock => sign_pipe_dffe_4.CLK
clock => sign_pipe_dffe_3.CLK
clock => sign_pipe_dffe_2.CLK
clock => sign_pipe_dffe_1.CLK
clock => sign_pipe_dffe_0.CLK
clock => remainder_j_dffe_1[15].CLK
clock => remainder_j_dffe_1[16].CLK
clock => remainder_j_dffe_1[17].CLK
clock => remainder_j_dffe_1[18].CLK
clock => remainder_j_dffe_1[19].CLK
clock => remainder_j_dffe_1[20].CLK
clock => remainder_j_dffe_1[21].CLK
clock => remainder_j_dffe_1[22].CLK
clock => remainder_j_dffe_1[23].CLK
clock => remainder_j_dffe_1[24].CLK
clock => remainder_j_dffe_1[25].CLK
clock => remainder_j_dffe_1[26].CLK
clock => remainder_j_dffe_1[27].CLK
clock => remainder_j_dffe_1[28].CLK
clock => remainder_j_dffe_1[29].CLK
clock => remainder_j_dffe_1[30].CLK
clock => remainder_j_dffe_1[31].CLK
clock => remainder_j_dffe_1[32].CLK
clock => remainder_j_dffe_1[33].CLK
clock => remainder_j_dffe_1[34].CLK
clock => remainder_j_dffe_1[35].CLK
clock => remainder_j_dffe_1[36].CLK
clock => remainder_j_dffe_1[37].CLK
clock => remainder_j_dffe_1[38].CLK
clock => remainder_j_dffe_1[39].CLK
clock => remainder_j_dffe_1[40].CLK
clock => remainder_j_dffe_1[41].CLK
clock => remainder_j_dffe_1[42].CLK
clock => remainder_j_dffe_1[43].CLK
clock => remainder_j_dffe_1[44].CLK
clock => remainder_j_dffe_1[45].CLK
clock => remainder_j_dffe_1[46].CLK
clock => remainder_j_dffe_1[47].CLK
clock => remainder_j_dffe_1[48].CLK
clock => remainder_j_dffe_1[49].CLK
clock => remainder_j_dffe_0[15].CLK
clock => remainder_j_dffe_0[16].CLK
clock => remainder_j_dffe_0[17].CLK
clock => remainder_j_dffe_0[18].CLK
clock => remainder_j_dffe_0[19].CLK
clock => remainder_j_dffe_0[20].CLK
clock => remainder_j_dffe_0[21].CLK
clock => remainder_j_dffe_0[22].CLK
clock => remainder_j_dffe_0[23].CLK
clock => remainder_j_dffe_0[24].CLK
clock => remainder_j_dffe_0[25].CLK
clock => remainder_j_dffe_0[26].CLK
clock => remainder_j_dffe_0[27].CLK
clock => remainder_j_dffe_0[28].CLK
clock => remainder_j_dffe_0[29].CLK
clock => remainder_j_dffe_0[30].CLK
clock => remainder_j_dffe_0[31].CLK
clock => remainder_j_dffe_0[32].CLK
clock => remainder_j_dffe_0[33].CLK
clock => remainder_j_dffe_0[34].CLK
clock => remainder_j_dffe_0[35].CLK
clock => remainder_j_dffe_0[36].CLK
clock => remainder_j_dffe_0[37].CLK
clock => remainder_j_dffe_0[38].CLK
clock => remainder_j_dffe_0[39].CLK
clock => remainder_j_dffe_0[40].CLK
clock => remainder_j_dffe_0[41].CLK
clock => remainder_j_dffe_0[42].CLK
clock => remainder_j_dffe_0[43].CLK
clock => remainder_j_dffe_0[44].CLK
clock => remainder_j_dffe_0[45].CLK
clock => remainder_j_dffe_0[46].CLK
clock => remainder_j_dffe_0[47].CLK
clock => remainder_j_dffe_0[48].CLK
clock => remainder_j_dffe_0[49].CLK
clock => quotient_k_dffe_0[0].CLK
clock => quotient_k_dffe_0[1].CLK
clock => quotient_k_dffe_0[2].CLK
clock => quotient_k_dffe_0[3].CLK
clock => quotient_k_dffe_0[4].CLK
clock => quotient_k_dffe_0[5].CLK
clock => quotient_k_dffe_0[6].CLK
clock => quotient_k_dffe_0[7].CLK
clock => quotient_k_dffe_0[8].CLK
clock => quotient_k_dffe_0[9].CLK
clock => quotient_k_dffe_0[10].CLK
clock => quotient_k_dffe_0[11].CLK
clock => quotient_k_dffe_0[12].CLK
clock => quotient_k_dffe_0[13].CLK
clock => quotient_k_dffe_0[14].CLK
clock => quotient_k_dffe_0[15].CLK
clock => quotient_k_dffe_0[16].CLK
clock => quotient_j_dffe[0].CLK
clock => quotient_j_dffe[1].CLK
clock => quotient_j_dffe[2].CLK
clock => quotient_j_dffe[3].CLK
clock => quotient_j_dffe[4].CLK
clock => quotient_j_dffe[5].CLK
clock => quotient_j_dffe[6].CLK
clock => quotient_j_dffe[7].CLK
clock => quotient_j_dffe[8].CLK
clock => quotient_j_dffe[9].CLK
clock => quotient_j_dffe[10].CLK
clock => quotient_j_dffe[11].CLK
clock => quotient_j_dffe[12].CLK
clock => quotient_j_dffe[13].CLK
clock => quotient_j_dffe[14].CLK
clock => quotient_j_dffe[15].CLK
clock => quotient_j_dffe[16].CLK
clock => over_under_dffe_2.CLK
clock => over_under_dffe_1.CLK
clock => over_under_dffe_0.CLK
clock => nan_pipe_dffe_4.CLK
clock => nan_pipe_dffe_3.CLK
clock => nan_pipe_dffe_2.CLK
clock => nan_pipe_dffe_1.CLK
clock => nan_pipe_dffe_0.CLK
clock => man_result_dffe[0].CLK
clock => man_result_dffe[1].CLK
clock => man_result_dffe[2].CLK
clock => man_result_dffe[3].CLK
clock => man_result_dffe[4].CLK
clock => man_result_dffe[5].CLK
clock => man_result_dffe[6].CLK
clock => man_result_dffe[7].CLK
clock => man_result_dffe[8].CLK
clock => man_result_dffe[9].CLK
clock => man_result_dffe[10].CLK
clock => man_result_dffe[11].CLK
clock => man_result_dffe[12].CLK
clock => man_result_dffe[13].CLK
clock => man_result_dffe[14].CLK
clock => man_result_dffe[15].CLK
clock => man_result_dffe[16].CLK
clock => man_result_dffe[17].CLK
clock => man_result_dffe[18].CLK
clock => man_result_dffe[19].CLK
clock => man_result_dffe[20].CLK
clock => man_result_dffe[21].CLK
clock => man_result_dffe[22].CLK
clock => man_b_dffe1_dffe1[0].CLK
clock => man_b_dffe1_dffe1[1].CLK
clock => man_b_dffe1_dffe1[2].CLK
clock => man_b_dffe1_dffe1[3].CLK
clock => man_b_dffe1_dffe1[4].CLK
clock => man_b_dffe1_dffe1[5].CLK
clock => man_b_dffe1_dffe1[6].CLK
clock => man_b_dffe1_dffe1[7].CLK
clock => man_b_dffe1_dffe1[8].CLK
clock => man_b_dffe1_dffe1[9].CLK
clock => man_b_dffe1_dffe1[10].CLK
clock => man_b_dffe1_dffe1[11].CLK
clock => man_b_dffe1_dffe1[12].CLK
clock => man_b_dffe1_dffe1[13].CLK
clock => man_b_dffe1_dffe1[14].CLK
clock => man_b_dffe1_dffe1[15].CLK
clock => man_b_dffe1_dffe1[16].CLK
clock => man_b_dffe1_dffe1[17].CLK
clock => man_b_dffe1_dffe1[18].CLK
clock => man_b_dffe1_dffe1[19].CLK
clock => man_b_dffe1_dffe1[20].CLK
clock => man_b_dffe1_dffe1[21].CLK
clock => man_b_dffe1_dffe1[22].CLK
clock => man_a_dffe1_dffe1[0].CLK
clock => man_a_dffe1_dffe1[1].CLK
clock => man_a_dffe1_dffe1[2].CLK
clock => man_a_dffe1_dffe1[3].CLK
clock => man_a_dffe1_dffe1[4].CLK
clock => man_a_dffe1_dffe1[5].CLK
clock => man_a_dffe1_dffe1[6].CLK
clock => man_a_dffe1_dffe1[7].CLK
clock => man_a_dffe1_dffe1[8].CLK
clock => man_a_dffe1_dffe1[9].CLK
clock => man_a_dffe1_dffe1[10].CLK
clock => man_a_dffe1_dffe1[11].CLK
clock => man_a_dffe1_dffe1[12].CLK
clock => man_a_dffe1_dffe1[13].CLK
clock => man_a_dffe1_dffe1[14].CLK
clock => man_a_dffe1_dffe1[15].CLK
clock => man_a_dffe1_dffe1[16].CLK
clock => man_a_dffe1_dffe1[17].CLK
clock => man_a_dffe1_dffe1[18].CLK
clock => man_a_dffe1_dffe1[19].CLK
clock => man_a_dffe1_dffe1[20].CLK
clock => man_a_dffe1_dffe1[21].CLK
clock => man_a_dffe1_dffe1[22].CLK
clock => frac_a_smaller_dffe1.CLK
clock => exp_result_dffe_3[0].CLK
clock => exp_result_dffe_3[1].CLK
clock => exp_result_dffe_3[2].CLK
clock => exp_result_dffe_3[3].CLK
clock => exp_result_dffe_3[4].CLK
clock => exp_result_dffe_3[5].CLK
clock => exp_result_dffe_3[6].CLK
clock => exp_result_dffe_3[7].CLK
clock => exp_result_dffe_2[0].CLK
clock => exp_result_dffe_2[1].CLK
clock => exp_result_dffe_2[2].CLK
clock => exp_result_dffe_2[3].CLK
clock => exp_result_dffe_2[4].CLK
clock => exp_result_dffe_2[5].CLK
clock => exp_result_dffe_2[6].CLK
clock => exp_result_dffe_2[7].CLK
clock => exp_result_dffe_1[0].CLK
clock => exp_result_dffe_1[1].CLK
clock => exp_result_dffe_1[2].CLK
clock => exp_result_dffe_1[3].CLK
clock => exp_result_dffe_1[4].CLK
clock => exp_result_dffe_1[5].CLK
clock => exp_result_dffe_1[6].CLK
clock => exp_result_dffe_1[7].CLK
clock => exp_result_dffe_0[0].CLK
clock => exp_result_dffe_0[1].CLK
clock => exp_result_dffe_0[2].CLK
clock => exp_result_dffe_0[3].CLK
clock => exp_result_dffe_0[4].CLK
clock => exp_result_dffe_0[5].CLK
clock => exp_result_dffe_0[6].CLK
clock => exp_result_dffe_0[7].CLK
clock => e1_dffe_1[0].CLK
clock => e1_dffe_1[1].CLK
clock => e1_dffe_1[2].CLK
clock => e1_dffe_1[3].CLK
clock => e1_dffe_1[4].CLK
clock => e1_dffe_1[5].CLK
clock => e1_dffe_1[6].CLK
clock => e1_dffe_1[7].CLK
clock => e1_dffe_1[8].CLK
clock => e1_dffe_1[9].CLK
clock => e1_dffe_1[10].CLK
clock => e1_dffe_1[11].CLK
clock => e1_dffe_1[12].CLK
clock => e1_dffe_1[13].CLK
clock => e1_dffe_1[14].CLK
clock => e1_dffe_1[15].CLK
clock => e1_dffe_1[16].CLK
clock => e1_dffe_0[0].CLK
clock => e1_dffe_0[1].CLK
clock => e1_dffe_0[2].CLK
clock => e1_dffe_0[3].CLK
clock => e1_dffe_0[4].CLK
clock => e1_dffe_0[5].CLK
clock => e1_dffe_0[6].CLK
clock => e1_dffe_0[7].CLK
clock => e1_dffe_0[8].CLK
clock => e1_dffe_0[9].CLK
clock => e1_dffe_0[10].CLK
clock => e1_dffe_0[11].CLK
clock => e1_dffe_0[12].CLK
clock => e1_dffe_0[13].CLK
clock => e1_dffe_0[14].CLK
clock => e1_dffe_0[15].CLK
clock => e1_dffe_0[16].CLK
clock => divbyzero_pipe_dffe_4.CLK
clock => divbyzero_pipe_dffe_3.CLK
clock => divbyzero_pipe_dffe_2.CLK
clock => divbyzero_pipe_dffe_1.CLK
clock => divbyzero_pipe_dffe_0.CLK
clock => both_exp_zeros_dffe.CLK
clock => b_is_infinity_dffe_4.CLK
clock => b_is_infinity_dffe_3.CLK
clock => b_is_infinity_dffe_2.CLK
clock => b_is_infinity_dffe_1.CLK
clock => b_is_infinity_dffe_0.CLK
clock => b1_dffe_0[0].CLK
clock => b1_dffe_0[1].CLK
clock => b1_dffe_0[2].CLK
clock => b1_dffe_0[3].CLK
clock => b1_dffe_0[4].CLK
clock => b1_dffe_0[5].CLK
clock => b1_dffe_0[6].CLK
clock => b1_dffe_0[7].CLK
clock => b1_dffe_0[8].CLK
clock => b1_dffe_0[9].CLK
clock => b1_dffe_0[10].CLK
clock => b1_dffe_0[11].CLK
clock => b1_dffe_0[12].CLK
clock => b1_dffe_0[13].CLK
clock => b1_dffe_0[14].CLK
clock => b1_dffe_0[15].CLK
clock => b1_dffe_0[16].CLK
clock => b1_dffe_0[17].CLK
clock => b1_dffe_0[18].CLK
clock => b1_dffe_0[19].CLK
clock => b1_dffe_0[20].CLK
clock => b1_dffe_0[21].CLK
clock => b1_dffe_0[22].CLK
clock => b1_dffe_0[23].CLK
clock => b1_dffe_0[24].CLK
clock => b1_dffe_0[25].CLK
clock => b1_dffe_0[26].CLK
clock => b1_dffe_0[27].CLK
clock => b1_dffe_0[28].CLK
clock => b1_dffe_0[29].CLK
clock => b1_dffe_0[30].CLK
clock => b1_dffe_0[31].CLK
clock => b1_dffe_0[32].CLK
clock => b1_dffe_0[33].CLK
clock => a_zero_b_not_dffe_4.CLK
clock => a_zero_b_not_dffe_3.CLK
clock => a_zero_b_not_dffe_2.CLK
clock => a_zero_b_not_dffe_1.CLK
clock => a_zero_b_not_dffe_0.CLK
clock => a_is_infinity_dffe_4.CLK
clock => a_is_infinity_dffe_3.CLK
clock => a_is_infinity_dffe_2.CLK
clock => a_is_infinity_dffe_1.CLK
clock => a_is_infinity_dffe_0.CLK
clock => lpm_add_sub:bias_addition.clock
clock => lpm_add_sub:exp_sub.clock
clock => lpm_mult:a1_prod.clock
clock => lpm_mult:b1_prod.clock
clock => lpm_mult:q_partial_0.clock
clock => lpm_mult:q_partial_1.clock
clock => lpm_mult:remainder_mult_0.clock
dataa[0] => lpm_compare:cmpr2.dataa[0]
dataa[0] => wire_altfp_div_pst1_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => man_a_dffe1_dffe1[0].DATAIN
dataa[1] => lpm_compare:cmpr2.dataa[1]
dataa[1] => wire_altfp_div_pst1_w_lg_w_dataa_range87w88w[0].IN1
dataa[1] => man_a_dffe1_dffe1[1].DATAIN
dataa[2] => lpm_compare:cmpr2.dataa[2]
dataa[2] => wire_altfp_div_pst1_w_lg_w_dataa_range93w94w[0].IN1
dataa[2] => man_a_dffe1_dffe1[2].DATAIN
dataa[3] => lpm_compare:cmpr2.dataa[3]
dataa[3] => wire_altfp_div_pst1_w_lg_w_dataa_range99w100w[0].IN1
dataa[3] => man_a_dffe1_dffe1[3].DATAIN
dataa[4] => lpm_compare:cmpr2.dataa[4]
dataa[4] => wire_altfp_div_pst1_w_lg_w_dataa_range105w106w[0].IN1
dataa[4] => man_a_dffe1_dffe1[4].DATAIN
dataa[5] => lpm_compare:cmpr2.dataa[5]
dataa[5] => wire_altfp_div_pst1_w_lg_w_dataa_range111w112w[0].IN1
dataa[5] => man_a_dffe1_dffe1[5].DATAIN
dataa[6] => lpm_compare:cmpr2.dataa[6]
dataa[6] => wire_altfp_div_pst1_w_lg_w_dataa_range117w118w[0].IN1
dataa[6] => man_a_dffe1_dffe1[6].DATAIN
dataa[7] => lpm_compare:cmpr2.dataa[7]
dataa[7] => wire_altfp_div_pst1_w_lg_w_dataa_range123w124w[0].IN1
dataa[7] => man_a_dffe1_dffe1[7].DATAIN
dataa[8] => lpm_compare:cmpr2.dataa[8]
dataa[8] => wire_altfp_div_pst1_w_lg_w_dataa_range129w130w[0].IN1
dataa[8] => man_a_dffe1_dffe1[8].DATAIN
dataa[9] => lpm_compare:cmpr2.dataa[9]
dataa[9] => wire_altfp_div_pst1_w_lg_w_dataa_range135w136w[0].IN1
dataa[9] => man_a_dffe1_dffe1[9].DATAIN
dataa[10] => lpm_compare:cmpr2.dataa[10]
dataa[10] => wire_altfp_div_pst1_w_lg_w_dataa_range141w142w[0].IN1
dataa[10] => man_a_dffe1_dffe1[10].DATAIN
dataa[11] => lpm_compare:cmpr2.dataa[11]
dataa[11] => wire_altfp_div_pst1_w_lg_w_dataa_range147w148w[0].IN1
dataa[11] => man_a_dffe1_dffe1[11].DATAIN
dataa[12] => lpm_compare:cmpr2.dataa[12]
dataa[12] => wire_altfp_div_pst1_w_lg_w_dataa_range153w154w[0].IN1
dataa[12] => man_a_dffe1_dffe1[12].DATAIN
dataa[13] => lpm_compare:cmpr2.dataa[13]
dataa[13] => wire_altfp_div_pst1_w_lg_w_dataa_range159w160w[0].IN1
dataa[13] => man_a_dffe1_dffe1[13].DATAIN
dataa[14] => lpm_compare:cmpr2.dataa[14]
dataa[14] => wire_altfp_div_pst1_w_lg_w_dataa_range165w166w[0].IN1
dataa[14] => man_a_dffe1_dffe1[14].DATAIN
dataa[15] => lpm_compare:cmpr2.dataa[15]
dataa[15] => wire_altfp_div_pst1_w_lg_w_dataa_range171w172w[0].IN1
dataa[15] => man_a_dffe1_dffe1[15].DATAIN
dataa[16] => lpm_compare:cmpr2.dataa[16]
dataa[16] => wire_altfp_div_pst1_w_lg_w_dataa_range177w178w[0].IN1
dataa[16] => man_a_dffe1_dffe1[16].DATAIN
dataa[17] => lpm_compare:cmpr2.dataa[17]
dataa[17] => wire_altfp_div_pst1_w_lg_w_dataa_range183w184w[0].IN1
dataa[17] => man_a_dffe1_dffe1[17].DATAIN
dataa[18] => lpm_compare:cmpr2.dataa[18]
dataa[18] => wire_altfp_div_pst1_w_lg_w_dataa_range189w190w[0].IN1
dataa[18] => man_a_dffe1_dffe1[18].DATAIN
dataa[19] => lpm_compare:cmpr2.dataa[19]
dataa[19] => wire_altfp_div_pst1_w_lg_w_dataa_range195w196w[0].IN1
dataa[19] => man_a_dffe1_dffe1[19].DATAIN
dataa[20] => lpm_compare:cmpr2.dataa[20]
dataa[20] => wire_altfp_div_pst1_w_lg_w_dataa_range201w202w[0].IN1
dataa[20] => man_a_dffe1_dffe1[20].DATAIN
dataa[21] => lpm_compare:cmpr2.dataa[21]
dataa[21] => wire_altfp_div_pst1_w_lg_w_dataa_range207w208w[0].IN1
dataa[21] => man_a_dffe1_dffe1[21].DATAIN
dataa[22] => lpm_compare:cmpr2.dataa[22]
dataa[22] => wire_altfp_div_pst1_w_man_a_not_zero_w_range215w[0].IN1
dataa[22] => man_a_dffe1_dffe1[22].DATAIN
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w17w[0].IN0
dataa[23] => wire_altfp_div_pst1_w_lg_w_dataa_range11w12w[0].IN0
dataa[23] => lpm_add_sub:exp_sub.dataa[0]
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w17w[0].IN1
dataa[24] => wire_altfp_div_pst1_w_lg_w_dataa_range11w12w[0].IN1
dataa[24] => lpm_add_sub:exp_sub.dataa[1]
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w27w[0].IN1
dataa[25] => wire_altfp_div_pst1_w_lg_w_dataa_range21w22w[0].IN1
dataa[25] => lpm_add_sub:exp_sub.dataa[2]
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w37w[0].IN1
dataa[26] => wire_altfp_div_pst1_w_lg_w_dataa_range31w32w[0].IN1
dataa[26] => lpm_add_sub:exp_sub.dataa[3]
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w47w[0].IN1
dataa[27] => wire_altfp_div_pst1_w_lg_w_dataa_range41w42w[0].IN1
dataa[27] => lpm_add_sub:exp_sub.dataa[4]
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w57w[0].IN1
dataa[28] => wire_altfp_div_pst1_w_lg_w_dataa_range51w52w[0].IN1
dataa[28] => lpm_add_sub:exp_sub.dataa[5]
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w67w[0].IN1
dataa[29] => wire_altfp_div_pst1_w_lg_w_dataa_range61w62w[0].IN1
dataa[29] => lpm_add_sub:exp_sub.dataa[6]
dataa[30] => wire_altfp_div_pst1_w_exp_a_all_one_w_range78w[0].IN1
dataa[30] => wire_altfp_div_pst1_w_exp_a_not_zero_w_range73w[0].IN1
dataa[30] => lpm_add_sub:exp_sub.dataa[7]
dataa[31] => sign_pipe_dffe_0.IN0
datab[0] => lpm_compare:cmpr2.datab[0]
datab[0] => wire_altfp_div_pst1_w_lg_w_datab_range90w91w[0].IN0
datab[0] => man_b_dffe1_dffe1[0].DATAIN
datab[1] => lpm_compare:cmpr2.datab[1]
datab[1] => wire_altfp_div_pst1_w_lg_w_datab_range90w91w[0].IN1
datab[1] => man_b_dffe1_dffe1[1].DATAIN
datab[2] => lpm_compare:cmpr2.datab[2]
datab[2] => wire_altfp_div_pst1_w_lg_w_datab_range96w97w[0].IN1
datab[2] => man_b_dffe1_dffe1[2].DATAIN
datab[3] => lpm_compare:cmpr2.datab[3]
datab[3] => wire_altfp_div_pst1_w_lg_w_datab_range102w103w[0].IN1
datab[3] => man_b_dffe1_dffe1[3].DATAIN
datab[4] => lpm_compare:cmpr2.datab[4]
datab[4] => wire_altfp_div_pst1_w_lg_w_datab_range108w109w[0].IN1
datab[4] => man_b_dffe1_dffe1[4].DATAIN
datab[5] => lpm_compare:cmpr2.datab[5]
datab[5] => wire_altfp_div_pst1_w_lg_w_datab_range114w115w[0].IN1
datab[5] => man_b_dffe1_dffe1[5].DATAIN
datab[6] => lpm_compare:cmpr2.datab[6]
datab[6] => wire_altfp_div_pst1_w_lg_w_datab_range120w121w[0].IN1
datab[6] => man_b_dffe1_dffe1[6].DATAIN
datab[7] => lpm_compare:cmpr2.datab[7]
datab[7] => wire_altfp_div_pst1_w_lg_w_datab_range126w127w[0].IN1
datab[7] => man_b_dffe1_dffe1[7].DATAIN
datab[8] => lpm_compare:cmpr2.datab[8]
datab[8] => wire_altfp_div_pst1_w_lg_w_datab_range132w133w[0].IN1
datab[8] => man_b_dffe1_dffe1[8].DATAIN
datab[9] => lpm_compare:cmpr2.datab[9]
datab[9] => wire_altfp_div_pst1_w_lg_w_datab_range138w139w[0].IN1
datab[9] => man_b_dffe1_dffe1[9].DATAIN
datab[10] => lpm_compare:cmpr2.datab[10]
datab[10] => wire_altfp_div_pst1_w_lg_w_datab_range144w145w[0].IN1
datab[10] => man_b_dffe1_dffe1[10].DATAIN
datab[11] => lpm_compare:cmpr2.datab[11]
datab[11] => wire_altfp_div_pst1_w_lg_w_datab_range150w151w[0].IN1
datab[11] => man_b_dffe1_dffe1[11].DATAIN
datab[12] => lpm_compare:cmpr2.datab[12]
datab[12] => wire_altfp_div_pst1_w_lg_w_datab_range156w157w[0].IN1
datab[12] => man_b_dffe1_dffe1[12].DATAIN
datab[13] => lpm_compare:cmpr2.datab[13]
datab[13] => wire_altfp_div_pst1_w_lg_w_datab_range162w163w[0].IN1
datab[13] => man_b_dffe1_dffe1[13].DATAIN
datab[14] => altsyncram:altsyncram3.address_a[0]
datab[14] => wire_altfp_div_pst1_w_lg_w_datab_range168w169w[0].IN1
datab[14] => lpm_compare:cmpr2.datab[14]
datab[14] => man_b_dffe1_dffe1[14].DATAIN
datab[15] => altsyncram:altsyncram3.address_a[1]
datab[15] => wire_altfp_div_pst1_w_lg_w_datab_range174w175w[0].IN1
datab[15] => lpm_compare:cmpr2.datab[15]
datab[15] => man_b_dffe1_dffe1[15].DATAIN
datab[16] => altsyncram:altsyncram3.address_a[2]
datab[16] => wire_altfp_div_pst1_w_lg_w_datab_range180w181w[0].IN1
datab[16] => lpm_compare:cmpr2.datab[16]
datab[16] => man_b_dffe1_dffe1[16].DATAIN
datab[17] => altsyncram:altsyncram3.address_a[3]
datab[17] => wire_altfp_div_pst1_w_lg_w_datab_range186w187w[0].IN1
datab[17] => lpm_compare:cmpr2.datab[17]
datab[17] => man_b_dffe1_dffe1[17].DATAIN
datab[18] => altsyncram:altsyncram3.address_a[4]
datab[18] => wire_altfp_div_pst1_w_lg_w_datab_range192w193w[0].IN1
datab[18] => lpm_compare:cmpr2.datab[18]
datab[18] => man_b_dffe1_dffe1[18].DATAIN
datab[19] => altsyncram:altsyncram3.address_a[5]
datab[19] => wire_altfp_div_pst1_w_lg_w_datab_range198w199w[0].IN1
datab[19] => lpm_compare:cmpr2.datab[19]
datab[19] => man_b_dffe1_dffe1[19].DATAIN
datab[20] => altsyncram:altsyncram3.address_a[6]
datab[20] => wire_altfp_div_pst1_w_lg_w_datab_range204w205w[0].IN1
datab[20] => lpm_compare:cmpr2.datab[20]
datab[20] => man_b_dffe1_dffe1[20].DATAIN
datab[21] => altsyncram:altsyncram3.address_a[7]
datab[21] => wire_altfp_div_pst1_w_lg_w_datab_range210w211w[0].IN1
datab[21] => lpm_compare:cmpr2.datab[21]
datab[21] => man_b_dffe1_dffe1[21].DATAIN
datab[22] => altsyncram:altsyncram3.address_a[8]
datab[22] => wire_altfp_div_pst1_w_man_b_not_zero_w_range218w[0].IN1
datab[22] => lpm_compare:cmpr2.datab[22]
datab[22] => man_b_dffe1_dffe1[22].DATAIN
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w19w[0].IN0
datab[23] => wire_altfp_div_pst1_w_lg_w_datab_range14w15w[0].IN0
datab[23] => lpm_add_sub:exp_sub.datab[0]
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w19w[0].IN1
datab[24] => wire_altfp_div_pst1_w_lg_w_datab_range14w15w[0].IN1
datab[24] => lpm_add_sub:exp_sub.datab[1]
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w29w[0].IN1
datab[25] => wire_altfp_div_pst1_w_lg_w_datab_range24w25w[0].IN1
datab[25] => lpm_add_sub:exp_sub.datab[2]
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w39w[0].IN1
datab[26] => wire_altfp_div_pst1_w_lg_w_datab_range34w35w[0].IN1
datab[26] => lpm_add_sub:exp_sub.datab[3]
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w49w[0].IN1
datab[27] => wire_altfp_div_pst1_w_lg_w_datab_range44w45w[0].IN1
datab[27] => lpm_add_sub:exp_sub.datab[4]
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w59w[0].IN1
datab[28] => wire_altfp_div_pst1_w_lg_w_datab_range54w55w[0].IN1
datab[28] => lpm_add_sub:exp_sub.datab[5]
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w69w[0].IN1
datab[29] => wire_altfp_div_pst1_w_lg_w_datab_range64w65w[0].IN1
datab[29] => lpm_add_sub:exp_sub.datab[6]
datab[30] => wire_altfp_div_pst1_w_exp_b_all_one_w_range80w[0].IN1
datab[30] => wire_altfp_div_pst1_w_exp_b_not_zero_w_range76w[0].IN1
datab[30] => lpm_add_sub:exp_sub.datab[7]
datab[31] => sign_pipe_dffe_0.IN1
result[0] <= man_result_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_dffe_3[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_dffe_3[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_dffe_3[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_dffe_3[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_dffe_3[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_dffe_3[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_dffe_3[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_dffe_3[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0sk3:auto_generated.address_a[0]
address_a[1] => altsyncram_0sk3:auto_generated.address_a[1]
address_a[2] => altsyncram_0sk3:auto_generated.address_a[2]
address_a[3] => altsyncram_0sk3:auto_generated.address_a[3]
address_a[4] => altsyncram_0sk3:auto_generated.address_a[4]
address_a[5] => altsyncram_0sk3:auto_generated.address_a[5]
address_a[6] => altsyncram_0sk3:auto_generated.address_a[6]
address_a[7] => altsyncram_0sk3:auto_generated.address_a[7]
address_a[8] => altsyncram_0sk3:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0sk3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0sk3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0sk3:auto_generated.q_a[0]
q_a[1] <= altsyncram_0sk3:auto_generated.q_a[1]
q_a[2] <= altsyncram_0sk3:auto_generated.q_a[2]
q_a[3] <= altsyncram_0sk3:auto_generated.q_a[3]
q_a[4] <= altsyncram_0sk3:auto_generated.q_a[4]
q_a[5] <= altsyncram_0sk3:auto_generated.q_a[5]
q_a[6] <= altsyncram_0sk3:auto_generated.q_a[6]
q_a[7] <= altsyncram_0sk3:auto_generated.q_a[7]
q_a[8] <= altsyncram_0sk3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition
dataa[0] => add_sub_4pi:auto_generated.dataa[0]
dataa[1] => add_sub_4pi:auto_generated.dataa[1]
dataa[2] => add_sub_4pi:auto_generated.dataa[2]
dataa[3] => add_sub_4pi:auto_generated.dataa[3]
dataa[4] => add_sub_4pi:auto_generated.dataa[4]
dataa[5] => add_sub_4pi:auto_generated.dataa[5]
dataa[6] => add_sub_4pi:auto_generated.dataa[6]
dataa[7] => add_sub_4pi:auto_generated.dataa[7]
dataa[8] => add_sub_4pi:auto_generated.dataa[8]
datab[0] => add_sub_4pi:auto_generated.datab[0]
datab[1] => add_sub_4pi:auto_generated.datab[1]
datab[2] => add_sub_4pi:auto_generated.datab[2]
datab[3] => add_sub_4pi:auto_generated.datab[3]
datab[4] => add_sub_4pi:auto_generated.datab[4]
datab[5] => add_sub_4pi:auto_generated.datab[5]
datab[6] => add_sub_4pi:auto_generated.datab[6]
datab[7] => add_sub_4pi:auto_generated.datab[7]
datab[8] => add_sub_4pi:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_4pi:auto_generated.clock
aclr => add_sub_4pi:auto_generated.aclr
clken => add_sub_4pi:auto_generated.clken
result[0] <= add_sub_4pi:auto_generated.result[0]
result[1] <= add_sub_4pi:auto_generated.result[1]
result[2] <= add_sub_4pi:auto_generated.result[2]
result[3] <= add_sub_4pi:auto_generated.result[3]
result[4] <= add_sub_4pi:auto_generated.result[4]
result[5] <= add_sub_4pi:auto_generated.result[5]
result[6] <= add_sub_4pi:auto_generated.result[6]
result[7] <= add_sub_4pi:auto_generated.result[7]
result[8] <= add_sub_4pi:auto_generated.result[8]
cout <= <GND>
overflow <= add_sub_4pi:auto_generated.overflow


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_4pi:auto_generated
aclr => pipeline_dffe[8].IN0
aclr => overflow_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
datab[8] => _.IN1
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_hth:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process
dataa[0] => add_sub_sug:auto_generated.dataa[0]
dataa[1] => add_sub_sug:auto_generated.dataa[1]
dataa[2] => add_sub_sug:auto_generated.dataa[2]
dataa[3] => add_sub_sug:auto_generated.dataa[3]
dataa[4] => add_sub_sug:auto_generated.dataa[4]
dataa[5] => add_sub_sug:auto_generated.dataa[5]
dataa[6] => add_sub_sug:auto_generated.dataa[6]
dataa[7] => add_sub_sug:auto_generated.dataa[7]
dataa[8] => add_sub_sug:auto_generated.dataa[8]
dataa[9] => add_sub_sug:auto_generated.dataa[9]
dataa[10] => add_sub_sug:auto_generated.dataa[10]
dataa[11] => add_sub_sug:auto_generated.dataa[11]
dataa[12] => add_sub_sug:auto_generated.dataa[12]
dataa[13] => add_sub_sug:auto_generated.dataa[13]
dataa[14] => add_sub_sug:auto_generated.dataa[14]
dataa[15] => add_sub_sug:auto_generated.dataa[15]
dataa[16] => add_sub_sug:auto_generated.dataa[16]
dataa[17] => add_sub_sug:auto_generated.dataa[17]
dataa[18] => add_sub_sug:auto_generated.dataa[18]
dataa[19] => add_sub_sug:auto_generated.dataa[19]
dataa[20] => add_sub_sug:auto_generated.dataa[20]
dataa[21] => add_sub_sug:auto_generated.dataa[21]
dataa[22] => add_sub_sug:auto_generated.dataa[22]
dataa[23] => add_sub_sug:auto_generated.dataa[23]
dataa[24] => add_sub_sug:auto_generated.dataa[24]
dataa[25] => add_sub_sug:auto_generated.dataa[25]
dataa[26] => add_sub_sug:auto_generated.dataa[26]
dataa[27] => add_sub_sug:auto_generated.dataa[27]
dataa[28] => add_sub_sug:auto_generated.dataa[28]
dataa[29] => add_sub_sug:auto_generated.dataa[29]
dataa[30] => add_sub_sug:auto_generated.dataa[30]
datab[0] => add_sub_sug:auto_generated.datab[0]
datab[1] => add_sub_sug:auto_generated.datab[1]
datab[2] => add_sub_sug:auto_generated.datab[2]
datab[3] => add_sub_sug:auto_generated.datab[3]
datab[4] => add_sub_sug:auto_generated.datab[4]
datab[5] => add_sub_sug:auto_generated.datab[5]
datab[6] => add_sub_sug:auto_generated.datab[6]
datab[7] => add_sub_sug:auto_generated.datab[7]
datab[8] => add_sub_sug:auto_generated.datab[8]
datab[9] => add_sub_sug:auto_generated.datab[9]
datab[10] => add_sub_sug:auto_generated.datab[10]
datab[11] => add_sub_sug:auto_generated.datab[11]
datab[12] => add_sub_sug:auto_generated.datab[12]
datab[13] => add_sub_sug:auto_generated.datab[13]
datab[14] => add_sub_sug:auto_generated.datab[14]
datab[15] => add_sub_sug:auto_generated.datab[15]
datab[16] => add_sub_sug:auto_generated.datab[16]
datab[17] => add_sub_sug:auto_generated.datab[17]
datab[18] => add_sub_sug:auto_generated.datab[18]
datab[19] => add_sub_sug:auto_generated.datab[19]
datab[20] => add_sub_sug:auto_generated.datab[20]
datab[21] => add_sub_sug:auto_generated.datab[21]
datab[22] => add_sub_sug:auto_generated.datab[22]
datab[23] => add_sub_sug:auto_generated.datab[23]
datab[24] => add_sub_sug:auto_generated.datab[24]
datab[25] => add_sub_sug:auto_generated.datab[25]
datab[26] => add_sub_sug:auto_generated.datab[26]
datab[27] => add_sub_sug:auto_generated.datab[27]
datab[28] => add_sub_sug:auto_generated.datab[28]
datab[29] => add_sub_sug:auto_generated.datab[29]
datab[30] => add_sub_sug:auto_generated.datab[30]
cin => add_sub_sug:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sug:auto_generated.result[0]
result[1] <= add_sub_sug:auto_generated.result[1]
result[2] <= add_sub_sug:auto_generated.result[2]
result[3] <= add_sub_sug:auto_generated.result[3]
result[4] <= add_sub_sug:auto_generated.result[4]
result[5] <= add_sub_sug:auto_generated.result[5]
result[6] <= add_sub_sug:auto_generated.result[6]
result[7] <= add_sub_sug:auto_generated.result[7]
result[8] <= add_sub_sug:auto_generated.result[8]
result[9] <= add_sub_sug:auto_generated.result[9]
result[10] <= add_sub_sug:auto_generated.result[10]
result[11] <= add_sub_sug:auto_generated.result[11]
result[12] <= add_sub_sug:auto_generated.result[12]
result[13] <= add_sub_sug:auto_generated.result[13]
result[14] <= add_sub_sug:auto_generated.result[14]
result[15] <= add_sub_sug:auto_generated.result[15]
result[16] <= add_sub_sug:auto_generated.result[16]
result[17] <= add_sub_sug:auto_generated.result[17]
result[18] <= add_sub_sug:auto_generated.result[18]
result[19] <= add_sub_sug:auto_generated.result[19]
result[20] <= add_sub_sug:auto_generated.result[20]
result[21] <= add_sub_sug:auto_generated.result[21]
result[22] <= add_sub_sug:auto_generated.result[22]
result[23] <= add_sub_sug:auto_generated.result[23]
result[24] <= add_sub_sug:auto_generated.result[24]
result[25] <= add_sub_sug:auto_generated.result[25]
result[26] <= add_sub_sug:auto_generated.result[26]
result[27] <= add_sub_sug:auto_generated.result[27]
result[28] <= add_sub_sug:auto_generated.result[28]
result[29] <= add_sub_sug:auto_generated.result[29]
result[30] <= add_sub_sug:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_sug:auto_generated
cin => op_1.IN62
cin => op_1.IN63
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0
dataa[0] => add_sub_4lg:auto_generated.dataa[0]
dataa[1] => add_sub_4lg:auto_generated.dataa[1]
dataa[2] => add_sub_4lg:auto_generated.dataa[2]
dataa[3] => add_sub_4lg:auto_generated.dataa[3]
dataa[4] => add_sub_4lg:auto_generated.dataa[4]
dataa[5] => add_sub_4lg:auto_generated.dataa[5]
dataa[6] => add_sub_4lg:auto_generated.dataa[6]
dataa[7] => add_sub_4lg:auto_generated.dataa[7]
dataa[8] => add_sub_4lg:auto_generated.dataa[8]
dataa[9] => add_sub_4lg:auto_generated.dataa[9]
dataa[10] => add_sub_4lg:auto_generated.dataa[10]
dataa[11] => add_sub_4lg:auto_generated.dataa[11]
dataa[12] => add_sub_4lg:auto_generated.dataa[12]
dataa[13] => add_sub_4lg:auto_generated.dataa[13]
dataa[14] => add_sub_4lg:auto_generated.dataa[14]
dataa[15] => add_sub_4lg:auto_generated.dataa[15]
dataa[16] => add_sub_4lg:auto_generated.dataa[16]
dataa[17] => add_sub_4lg:auto_generated.dataa[17]
dataa[18] => add_sub_4lg:auto_generated.dataa[18]
dataa[19] => add_sub_4lg:auto_generated.dataa[19]
dataa[20] => add_sub_4lg:auto_generated.dataa[20]
dataa[21] => add_sub_4lg:auto_generated.dataa[21]
dataa[22] => add_sub_4lg:auto_generated.dataa[22]
dataa[23] => add_sub_4lg:auto_generated.dataa[23]
dataa[24] => add_sub_4lg:auto_generated.dataa[24]
dataa[25] => add_sub_4lg:auto_generated.dataa[25]
dataa[26] => add_sub_4lg:auto_generated.dataa[26]
dataa[27] => add_sub_4lg:auto_generated.dataa[27]
dataa[28] => add_sub_4lg:auto_generated.dataa[28]
dataa[29] => add_sub_4lg:auto_generated.dataa[29]
dataa[30] => add_sub_4lg:auto_generated.dataa[30]
dataa[31] => add_sub_4lg:auto_generated.dataa[31]
dataa[32] => add_sub_4lg:auto_generated.dataa[32]
dataa[33] => add_sub_4lg:auto_generated.dataa[33]
dataa[34] => add_sub_4lg:auto_generated.dataa[34]
dataa[35] => add_sub_4lg:auto_generated.dataa[35]
dataa[36] => add_sub_4lg:auto_generated.dataa[36]
dataa[37] => add_sub_4lg:auto_generated.dataa[37]
dataa[38] => add_sub_4lg:auto_generated.dataa[38]
dataa[39] => add_sub_4lg:auto_generated.dataa[39]
dataa[40] => add_sub_4lg:auto_generated.dataa[40]
dataa[41] => add_sub_4lg:auto_generated.dataa[41]
dataa[42] => add_sub_4lg:auto_generated.dataa[42]
dataa[43] => add_sub_4lg:auto_generated.dataa[43]
dataa[44] => add_sub_4lg:auto_generated.dataa[44]
dataa[45] => add_sub_4lg:auto_generated.dataa[45]
dataa[46] => add_sub_4lg:auto_generated.dataa[46]
dataa[47] => add_sub_4lg:auto_generated.dataa[47]
dataa[48] => add_sub_4lg:auto_generated.dataa[48]
dataa[49] => add_sub_4lg:auto_generated.dataa[49]
datab[0] => add_sub_4lg:auto_generated.datab[0]
datab[1] => add_sub_4lg:auto_generated.datab[1]
datab[2] => add_sub_4lg:auto_generated.datab[2]
datab[3] => add_sub_4lg:auto_generated.datab[3]
datab[4] => add_sub_4lg:auto_generated.datab[4]
datab[5] => add_sub_4lg:auto_generated.datab[5]
datab[6] => add_sub_4lg:auto_generated.datab[6]
datab[7] => add_sub_4lg:auto_generated.datab[7]
datab[8] => add_sub_4lg:auto_generated.datab[8]
datab[9] => add_sub_4lg:auto_generated.datab[9]
datab[10] => add_sub_4lg:auto_generated.datab[10]
datab[11] => add_sub_4lg:auto_generated.datab[11]
datab[12] => add_sub_4lg:auto_generated.datab[12]
datab[13] => add_sub_4lg:auto_generated.datab[13]
datab[14] => add_sub_4lg:auto_generated.datab[14]
datab[15] => add_sub_4lg:auto_generated.datab[15]
datab[16] => add_sub_4lg:auto_generated.datab[16]
datab[17] => add_sub_4lg:auto_generated.datab[17]
datab[18] => add_sub_4lg:auto_generated.datab[18]
datab[19] => add_sub_4lg:auto_generated.datab[19]
datab[20] => add_sub_4lg:auto_generated.datab[20]
datab[21] => add_sub_4lg:auto_generated.datab[21]
datab[22] => add_sub_4lg:auto_generated.datab[22]
datab[23] => add_sub_4lg:auto_generated.datab[23]
datab[24] => add_sub_4lg:auto_generated.datab[24]
datab[25] => add_sub_4lg:auto_generated.datab[25]
datab[26] => add_sub_4lg:auto_generated.datab[26]
datab[27] => add_sub_4lg:auto_generated.datab[27]
datab[28] => add_sub_4lg:auto_generated.datab[28]
datab[29] => add_sub_4lg:auto_generated.datab[29]
datab[30] => add_sub_4lg:auto_generated.datab[30]
datab[31] => add_sub_4lg:auto_generated.datab[31]
datab[32] => add_sub_4lg:auto_generated.datab[32]
datab[33] => add_sub_4lg:auto_generated.datab[33]
datab[34] => add_sub_4lg:auto_generated.datab[34]
datab[35] => add_sub_4lg:auto_generated.datab[35]
datab[36] => add_sub_4lg:auto_generated.datab[36]
datab[37] => add_sub_4lg:auto_generated.datab[37]
datab[38] => add_sub_4lg:auto_generated.datab[38]
datab[39] => add_sub_4lg:auto_generated.datab[39]
datab[40] => add_sub_4lg:auto_generated.datab[40]
datab[41] => add_sub_4lg:auto_generated.datab[41]
datab[42] => add_sub_4lg:auto_generated.datab[42]
datab[43] => add_sub_4lg:auto_generated.datab[43]
datab[44] => add_sub_4lg:auto_generated.datab[44]
datab[45] => add_sub_4lg:auto_generated.datab[45]
datab[46] => add_sub_4lg:auto_generated.datab[46]
datab[47] => add_sub_4lg:auto_generated.datab[47]
datab[48] => add_sub_4lg:auto_generated.datab[48]
datab[49] => add_sub_4lg:auto_generated.datab[49]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4lg:auto_generated.result[0]
result[1] <= add_sub_4lg:auto_generated.result[1]
result[2] <= add_sub_4lg:auto_generated.result[2]
result[3] <= add_sub_4lg:auto_generated.result[3]
result[4] <= add_sub_4lg:auto_generated.result[4]
result[5] <= add_sub_4lg:auto_generated.result[5]
result[6] <= add_sub_4lg:auto_generated.result[6]
result[7] <= add_sub_4lg:auto_generated.result[7]
result[8] <= add_sub_4lg:auto_generated.result[8]
result[9] <= add_sub_4lg:auto_generated.result[9]
result[10] <= add_sub_4lg:auto_generated.result[10]
result[11] <= add_sub_4lg:auto_generated.result[11]
result[12] <= add_sub_4lg:auto_generated.result[12]
result[13] <= add_sub_4lg:auto_generated.result[13]
result[14] <= add_sub_4lg:auto_generated.result[14]
result[15] <= add_sub_4lg:auto_generated.result[15]
result[16] <= add_sub_4lg:auto_generated.result[16]
result[17] <= add_sub_4lg:auto_generated.result[17]
result[18] <= add_sub_4lg:auto_generated.result[18]
result[19] <= add_sub_4lg:auto_generated.result[19]
result[20] <= add_sub_4lg:auto_generated.result[20]
result[21] <= add_sub_4lg:auto_generated.result[21]
result[22] <= add_sub_4lg:auto_generated.result[22]
result[23] <= add_sub_4lg:auto_generated.result[23]
result[24] <= add_sub_4lg:auto_generated.result[24]
result[25] <= add_sub_4lg:auto_generated.result[25]
result[26] <= add_sub_4lg:auto_generated.result[26]
result[27] <= add_sub_4lg:auto_generated.result[27]
result[28] <= add_sub_4lg:auto_generated.result[28]
result[29] <= add_sub_4lg:auto_generated.result[29]
result[30] <= add_sub_4lg:auto_generated.result[30]
result[31] <= add_sub_4lg:auto_generated.result[31]
result[32] <= add_sub_4lg:auto_generated.result[32]
result[33] <= add_sub_4lg:auto_generated.result[33]
result[34] <= add_sub_4lg:auto_generated.result[34]
result[35] <= add_sub_4lg:auto_generated.result[35]
result[36] <= add_sub_4lg:auto_generated.result[36]
result[37] <= add_sub_4lg:auto_generated.result[37]
result[38] <= add_sub_4lg:auto_generated.result[38]
result[39] <= add_sub_4lg:auto_generated.result[39]
result[40] <= add_sub_4lg:auto_generated.result[40]
result[41] <= add_sub_4lg:auto_generated.result[41]
result[42] <= add_sub_4lg:auto_generated.result[42]
result[43] <= add_sub_4lg:auto_generated.result[43]
result[44] <= add_sub_4lg:auto_generated.result[44]
result[45] <= add_sub_4lg:auto_generated.result[45]
result[46] <= add_sub_4lg:auto_generated.result[46]
result[47] <= add_sub_4lg:auto_generated.result[47]
result[48] <= add_sub_4lg:auto_generated.result[48]
result[49] <= add_sub_4lg:auto_generated.result[49]
cout <= <GND>
overflow <= <GND>


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_4lg:auto_generated
dataa[0] => op_1.IN99
dataa[1] => op_1.IN97
dataa[2] => op_1.IN95
dataa[3] => op_1.IN93
dataa[4] => op_1.IN91
dataa[5] => op_1.IN89
dataa[6] => op_1.IN87
dataa[7] => op_1.IN85
dataa[8] => op_1.IN83
dataa[9] => op_1.IN81
dataa[10] => op_1.IN79
dataa[11] => op_1.IN77
dataa[12] => op_1.IN75
dataa[13] => op_1.IN73
dataa[14] => op_1.IN71
dataa[15] => op_1.IN69
dataa[16] => op_1.IN67
dataa[17] => op_1.IN65
dataa[18] => op_1.IN63
dataa[19] => op_1.IN61
dataa[20] => op_1.IN59
dataa[21] => op_1.IN57
dataa[22] => op_1.IN55
dataa[23] => op_1.IN53
dataa[24] => op_1.IN51
dataa[25] => op_1.IN49
dataa[26] => op_1.IN47
dataa[27] => op_1.IN45
dataa[28] => op_1.IN43
dataa[29] => op_1.IN41
dataa[30] => op_1.IN39
dataa[31] => op_1.IN37
dataa[32] => op_1.IN35
dataa[33] => op_1.IN33
dataa[34] => op_1.IN31
dataa[35] => op_1.IN29
dataa[36] => op_1.IN27
dataa[37] => op_1.IN25
dataa[38] => op_1.IN23
dataa[39] => op_1.IN21
dataa[40] => op_1.IN19
dataa[41] => op_1.IN17
dataa[42] => op_1.IN15
dataa[43] => op_1.IN13
dataa[44] => op_1.IN11
dataa[45] => op_1.IN9
dataa[46] => op_1.IN7
dataa[47] => op_1.IN5
dataa[48] => op_1.IN3
dataa[49] => op_1.IN1
datab[0] => op_1.IN100
datab[1] => op_1.IN98
datab[2] => op_1.IN96
datab[3] => op_1.IN94
datab[4] => op_1.IN92
datab[5] => op_1.IN90
datab[6] => op_1.IN88
datab[7] => op_1.IN86
datab[8] => op_1.IN84
datab[9] => op_1.IN82
datab[10] => op_1.IN80
datab[11] => op_1.IN78
datab[12] => op_1.IN76
datab[13] => op_1.IN74
datab[14] => op_1.IN72
datab[15] => op_1.IN70
datab[16] => op_1.IN68
datab[17] => op_1.IN66
datab[18] => op_1.IN64
datab[19] => op_1.IN62
datab[20] => op_1.IN60
datab[21] => op_1.IN58
datab[22] => op_1.IN56
datab[23] => op_1.IN54
datab[24] => op_1.IN52
datab[25] => op_1.IN50
datab[26] => op_1.IN48
datab[27] => op_1.IN46
datab[28] => op_1.IN44
datab[29] => op_1.IN42
datab[30] => op_1.IN40
datab[31] => op_1.IN38
datab[32] => op_1.IN36
datab[33] => op_1.IN34
datab[34] => op_1.IN32
datab[35] => op_1.IN30
datab[36] => op_1.IN28
datab[37] => op_1.IN26
datab[38] => op_1.IN24
datab[39] => op_1.IN22
datab[40] => op_1.IN20
datab[41] => op_1.IN18
datab[42] => op_1.IN16
datab[43] => op_1.IN14
datab[44] => op_1.IN12
datab[45] => op_1.IN10
datab[46] => op_1.IN8
datab[47] => op_1.IN6
datab[48] => op_1.IN4
datab[49] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2
dataa[0] => cmpr_u3i:auto_generated.dataa[0]
dataa[1] => cmpr_u3i:auto_generated.dataa[1]
dataa[2] => cmpr_u3i:auto_generated.dataa[2]
dataa[3] => cmpr_u3i:auto_generated.dataa[3]
dataa[4] => cmpr_u3i:auto_generated.dataa[4]
dataa[5] => cmpr_u3i:auto_generated.dataa[5]
dataa[6] => cmpr_u3i:auto_generated.dataa[6]
dataa[7] => cmpr_u3i:auto_generated.dataa[7]
dataa[8] => cmpr_u3i:auto_generated.dataa[8]
dataa[9] => cmpr_u3i:auto_generated.dataa[9]
dataa[10] => cmpr_u3i:auto_generated.dataa[10]
dataa[11] => cmpr_u3i:auto_generated.dataa[11]
dataa[12] => cmpr_u3i:auto_generated.dataa[12]
dataa[13] => cmpr_u3i:auto_generated.dataa[13]
dataa[14] => cmpr_u3i:auto_generated.dataa[14]
dataa[15] => cmpr_u3i:auto_generated.dataa[15]
dataa[16] => cmpr_u3i:auto_generated.dataa[16]
dataa[17] => cmpr_u3i:auto_generated.dataa[17]
dataa[18] => cmpr_u3i:auto_generated.dataa[18]
dataa[19] => cmpr_u3i:auto_generated.dataa[19]
dataa[20] => cmpr_u3i:auto_generated.dataa[20]
dataa[21] => cmpr_u3i:auto_generated.dataa[21]
dataa[22] => cmpr_u3i:auto_generated.dataa[22]
datab[0] => cmpr_u3i:auto_generated.datab[0]
datab[1] => cmpr_u3i:auto_generated.datab[1]
datab[2] => cmpr_u3i:auto_generated.datab[2]
datab[3] => cmpr_u3i:auto_generated.datab[3]
datab[4] => cmpr_u3i:auto_generated.datab[4]
datab[5] => cmpr_u3i:auto_generated.datab[5]
datab[6] => cmpr_u3i:auto_generated.datab[6]
datab[7] => cmpr_u3i:auto_generated.datab[7]
datab[8] => cmpr_u3i:auto_generated.datab[8]
datab[9] => cmpr_u3i:auto_generated.datab[9]
datab[10] => cmpr_u3i:auto_generated.datab[10]
datab[11] => cmpr_u3i:auto_generated.datab[11]
datab[12] => cmpr_u3i:auto_generated.datab[12]
datab[13] => cmpr_u3i:auto_generated.datab[13]
datab[14] => cmpr_u3i:auto_generated.datab[14]
datab[15] => cmpr_u3i:auto_generated.datab[15]
datab[16] => cmpr_u3i:auto_generated.datab[16]
datab[17] => cmpr_u3i:auto_generated.datab[17]
datab[18] => cmpr_u3i:auto_generated.datab[18]
datab[19] => cmpr_u3i:auto_generated.datab[19]
datab[20] => cmpr_u3i:auto_generated.datab[20]
datab[21] => cmpr_u3i:auto_generated.datab[21]
datab[22] => cmpr_u3i:auto_generated.datab[22]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_u3i:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_u3i:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
dataa[22] => op_1.IN1
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
datab[22] => op_1.IN2


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod
dataa[0] => mult_cjt:auto_generated.dataa[0]
dataa[1] => mult_cjt:auto_generated.dataa[1]
dataa[2] => mult_cjt:auto_generated.dataa[2]
dataa[3] => mult_cjt:auto_generated.dataa[3]
dataa[4] => mult_cjt:auto_generated.dataa[4]
dataa[5] => mult_cjt:auto_generated.dataa[5]
dataa[6] => mult_cjt:auto_generated.dataa[6]
dataa[7] => mult_cjt:auto_generated.dataa[7]
dataa[8] => mult_cjt:auto_generated.dataa[8]
dataa[9] => mult_cjt:auto_generated.dataa[9]
dataa[10] => mult_cjt:auto_generated.dataa[10]
dataa[11] => mult_cjt:auto_generated.dataa[11]
dataa[12] => mult_cjt:auto_generated.dataa[12]
dataa[13] => mult_cjt:auto_generated.dataa[13]
dataa[14] => mult_cjt:auto_generated.dataa[14]
dataa[15] => mult_cjt:auto_generated.dataa[15]
dataa[16] => mult_cjt:auto_generated.dataa[16]
dataa[17] => mult_cjt:auto_generated.dataa[17]
dataa[18] => mult_cjt:auto_generated.dataa[18]
dataa[19] => mult_cjt:auto_generated.dataa[19]
dataa[20] => mult_cjt:auto_generated.dataa[20]
dataa[21] => mult_cjt:auto_generated.dataa[21]
dataa[22] => mult_cjt:auto_generated.dataa[22]
dataa[23] => mult_cjt:auto_generated.dataa[23]
dataa[24] => mult_cjt:auto_generated.dataa[24]
datab[0] => mult_cjt:auto_generated.datab[0]
datab[1] => mult_cjt:auto_generated.datab[1]
datab[2] => mult_cjt:auto_generated.datab[2]
datab[3] => mult_cjt:auto_generated.datab[3]
datab[4] => mult_cjt:auto_generated.datab[4]
datab[5] => mult_cjt:auto_generated.datab[5]
datab[6] => mult_cjt:auto_generated.datab[6]
datab[7] => mult_cjt:auto_generated.datab[7]
datab[8] => mult_cjt:auto_generated.datab[8]
datab[9] => mult_cjt:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_cjt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_cjt:auto_generated.clock
clken => mult_cjt:auto_generated.clken
result[0] <= mult_cjt:auto_generated.result[0]
result[1] <= mult_cjt:auto_generated.result[1]
result[2] <= mult_cjt:auto_generated.result[2]
result[3] <= mult_cjt:auto_generated.result[3]
result[4] <= mult_cjt:auto_generated.result[4]
result[5] <= mult_cjt:auto_generated.result[5]
result[6] <= mult_cjt:auto_generated.result[6]
result[7] <= mult_cjt:auto_generated.result[7]
result[8] <= mult_cjt:auto_generated.result[8]
result[9] <= mult_cjt:auto_generated.result[9]
result[10] <= mult_cjt:auto_generated.result[10]
result[11] <= mult_cjt:auto_generated.result[11]
result[12] <= mult_cjt:auto_generated.result[12]
result[13] <= mult_cjt:auto_generated.result[13]
result[14] <= mult_cjt:auto_generated.result[14]
result[15] <= mult_cjt:auto_generated.result[15]
result[16] <= mult_cjt:auto_generated.result[16]
result[17] <= mult_cjt:auto_generated.result[17]
result[18] <= mult_cjt:auto_generated.result[18]
result[19] <= mult_cjt:auto_generated.result[19]
result[20] <= mult_cjt:auto_generated.result[20]
result[21] <= mult_cjt:auto_generated.result[21]
result[22] <= mult_cjt:auto_generated.result[22]
result[23] <= mult_cjt:auto_generated.result[23]
result[24] <= mult_cjt:auto_generated.result[24]
result[25] <= mult_cjt:auto_generated.result[25]
result[26] <= mult_cjt:auto_generated.result[26]
result[27] <= mult_cjt:auto_generated.result[27]
result[28] <= mult_cjt:auto_generated.result[28]
result[29] <= mult_cjt:auto_generated.result[29]
result[30] <= mult_cjt:auto_generated.result[30]
result[31] <= mult_cjt:auto_generated.result[31]
result[32] <= mult_cjt:auto_generated.result[32]
result[33] <= mult_cjt:auto_generated.result[33]
result[34] <= mult_cjt:auto_generated.result[34]


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod
dataa[0] => mult_9jt:auto_generated.dataa[0]
dataa[1] => mult_9jt:auto_generated.dataa[1]
dataa[2] => mult_9jt:auto_generated.dataa[2]
dataa[3] => mult_9jt:auto_generated.dataa[3]
dataa[4] => mult_9jt:auto_generated.dataa[4]
dataa[5] => mult_9jt:auto_generated.dataa[5]
dataa[6] => mult_9jt:auto_generated.dataa[6]
dataa[7] => mult_9jt:auto_generated.dataa[7]
dataa[8] => mult_9jt:auto_generated.dataa[8]
dataa[9] => mult_9jt:auto_generated.dataa[9]
dataa[10] => mult_9jt:auto_generated.dataa[10]
dataa[11] => mult_9jt:auto_generated.dataa[11]
dataa[12] => mult_9jt:auto_generated.dataa[12]
dataa[13] => mult_9jt:auto_generated.dataa[13]
dataa[14] => mult_9jt:auto_generated.dataa[14]
dataa[15] => mult_9jt:auto_generated.dataa[15]
dataa[16] => mult_9jt:auto_generated.dataa[16]
dataa[17] => mult_9jt:auto_generated.dataa[17]
dataa[18] => mult_9jt:auto_generated.dataa[18]
dataa[19] => mult_9jt:auto_generated.dataa[19]
dataa[20] => mult_9jt:auto_generated.dataa[20]
dataa[21] => mult_9jt:auto_generated.dataa[21]
dataa[22] => mult_9jt:auto_generated.dataa[22]
dataa[23] => mult_9jt:auto_generated.dataa[23]
datab[0] => mult_9jt:auto_generated.datab[0]
datab[1] => mult_9jt:auto_generated.datab[1]
datab[2] => mult_9jt:auto_generated.datab[2]
datab[3] => mult_9jt:auto_generated.datab[3]
datab[4] => mult_9jt:auto_generated.datab[4]
datab[5] => mult_9jt:auto_generated.datab[5]
datab[6] => mult_9jt:auto_generated.datab[6]
datab[7] => mult_9jt:auto_generated.datab[7]
datab[8] => mult_9jt:auto_generated.datab[8]
datab[9] => mult_9jt:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_9jt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_9jt:auto_generated.clock
clken => mult_9jt:auto_generated.clken
result[0] <= mult_9jt:auto_generated.result[0]
result[1] <= mult_9jt:auto_generated.result[1]
result[2] <= mult_9jt:auto_generated.result[2]
result[3] <= mult_9jt:auto_generated.result[3]
result[4] <= mult_9jt:auto_generated.result[4]
result[5] <= mult_9jt:auto_generated.result[5]
result[6] <= mult_9jt:auto_generated.result[6]
result[7] <= mult_9jt:auto_generated.result[7]
result[8] <= mult_9jt:auto_generated.result[8]
result[9] <= mult_9jt:auto_generated.result[9]
result[10] <= mult_9jt:auto_generated.result[10]
result[11] <= mult_9jt:auto_generated.result[11]
result[12] <= mult_9jt:auto_generated.result[12]
result[13] <= mult_9jt:auto_generated.result[13]
result[14] <= mult_9jt:auto_generated.result[14]
result[15] <= mult_9jt:auto_generated.result[15]
result[16] <= mult_9jt:auto_generated.result[16]
result[17] <= mult_9jt:auto_generated.result[17]
result[18] <= mult_9jt:auto_generated.result[18]
result[19] <= mult_9jt:auto_generated.result[19]
result[20] <= mult_9jt:auto_generated.result[20]
result[21] <= mult_9jt:auto_generated.result[21]
result[22] <= mult_9jt:auto_generated.result[22]
result[23] <= mult_9jt:auto_generated.result[23]
result[24] <= mult_9jt:auto_generated.result[24]
result[25] <= mult_9jt:auto_generated.result[25]
result[26] <= mult_9jt:auto_generated.result[26]
result[27] <= mult_9jt:auto_generated.result[27]
result[28] <= mult_9jt:auto_generated.result[28]
result[29] <= mult_9jt:auto_generated.result[29]
result[30] <= mult_9jt:auto_generated.result[30]
result[31] <= mult_9jt:auto_generated.result[31]
result[32] <= mult_9jt:auto_generated.result[32]
result[33] <= mult_9jt:auto_generated.result[33]


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0
dataa[0] => mult_ijt:auto_generated.dataa[0]
dataa[1] => mult_ijt:auto_generated.dataa[1]
dataa[2] => mult_ijt:auto_generated.dataa[2]
dataa[3] => mult_ijt:auto_generated.dataa[3]
dataa[4] => mult_ijt:auto_generated.dataa[4]
dataa[5] => mult_ijt:auto_generated.dataa[5]
dataa[6] => mult_ijt:auto_generated.dataa[6]
dataa[7] => mult_ijt:auto_generated.dataa[7]
dataa[8] => mult_ijt:auto_generated.dataa[8]
dataa[9] => mult_ijt:auto_generated.dataa[9]
dataa[10] => mult_ijt:auto_generated.dataa[10]
dataa[11] => mult_ijt:auto_generated.dataa[11]
dataa[12] => mult_ijt:auto_generated.dataa[12]
dataa[13] => mult_ijt:auto_generated.dataa[13]
dataa[14] => mult_ijt:auto_generated.dataa[14]
dataa[15] => mult_ijt:auto_generated.dataa[15]
dataa[16] => mult_ijt:auto_generated.dataa[16]
datab[0] => mult_ijt:auto_generated.datab[0]
datab[1] => mult_ijt:auto_generated.datab[1]
datab[2] => mult_ijt:auto_generated.datab[2]
datab[3] => mult_ijt:auto_generated.datab[3]
datab[4] => mult_ijt:auto_generated.datab[4]
datab[5] => mult_ijt:auto_generated.datab[5]
datab[6] => mult_ijt:auto_generated.datab[6]
datab[7] => mult_ijt:auto_generated.datab[7]
datab[8] => mult_ijt:auto_generated.datab[8]
datab[9] => mult_ijt:auto_generated.datab[9]
datab[10] => mult_ijt:auto_generated.datab[10]
datab[11] => mult_ijt:auto_generated.datab[11]
datab[12] => mult_ijt:auto_generated.datab[12]
datab[13] => mult_ijt:auto_generated.datab[13]
datab[14] => mult_ijt:auto_generated.datab[14]
datab[15] => mult_ijt:auto_generated.datab[15]
datab[16] => mult_ijt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_ijt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_ijt:auto_generated.clock
clken => mult_ijt:auto_generated.clken
result[0] <= mult_ijt:auto_generated.result[0]
result[1] <= mult_ijt:auto_generated.result[1]
result[2] <= mult_ijt:auto_generated.result[2]
result[3] <= mult_ijt:auto_generated.result[3]
result[4] <= mult_ijt:auto_generated.result[4]
result[5] <= mult_ijt:auto_generated.result[5]
result[6] <= mult_ijt:auto_generated.result[6]
result[7] <= mult_ijt:auto_generated.result[7]
result[8] <= mult_ijt:auto_generated.result[8]
result[9] <= mult_ijt:auto_generated.result[9]
result[10] <= mult_ijt:auto_generated.result[10]
result[11] <= mult_ijt:auto_generated.result[11]
result[12] <= mult_ijt:auto_generated.result[12]
result[13] <= mult_ijt:auto_generated.result[13]
result[14] <= mult_ijt:auto_generated.result[14]
result[15] <= mult_ijt:auto_generated.result[15]
result[16] <= mult_ijt:auto_generated.result[16]
result[17] <= mult_ijt:auto_generated.result[17]
result[18] <= mult_ijt:auto_generated.result[18]
result[19] <= mult_ijt:auto_generated.result[19]
result[20] <= mult_ijt:auto_generated.result[20]
result[21] <= mult_ijt:auto_generated.result[21]
result[22] <= mult_ijt:auto_generated.result[22]
result[23] <= mult_ijt:auto_generated.result[23]
result[24] <= mult_ijt:auto_generated.result[24]
result[25] <= mult_ijt:auto_generated.result[25]
result[26] <= mult_ijt:auto_generated.result[26]
result[27] <= mult_ijt:auto_generated.result[27]
result[28] <= mult_ijt:auto_generated.result[28]
result[29] <= mult_ijt:auto_generated.result[29]
result[30] <= mult_ijt:auto_generated.result[30]
result[31] <= mult_ijt:auto_generated.result[31]
result[32] <= mult_ijt:auto_generated.result[32]
result[33] <= mult_ijt:auto_generated.result[33]


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1
dataa[0] => mult_ijt:auto_generated.dataa[0]
dataa[1] => mult_ijt:auto_generated.dataa[1]
dataa[2] => mult_ijt:auto_generated.dataa[2]
dataa[3] => mult_ijt:auto_generated.dataa[3]
dataa[4] => mult_ijt:auto_generated.dataa[4]
dataa[5] => mult_ijt:auto_generated.dataa[5]
dataa[6] => mult_ijt:auto_generated.dataa[6]
dataa[7] => mult_ijt:auto_generated.dataa[7]
dataa[8] => mult_ijt:auto_generated.dataa[8]
dataa[9] => mult_ijt:auto_generated.dataa[9]
dataa[10] => mult_ijt:auto_generated.dataa[10]
dataa[11] => mult_ijt:auto_generated.dataa[11]
dataa[12] => mult_ijt:auto_generated.dataa[12]
dataa[13] => mult_ijt:auto_generated.dataa[13]
dataa[14] => mult_ijt:auto_generated.dataa[14]
dataa[15] => mult_ijt:auto_generated.dataa[15]
dataa[16] => mult_ijt:auto_generated.dataa[16]
datab[0] => mult_ijt:auto_generated.datab[0]
datab[1] => mult_ijt:auto_generated.datab[1]
datab[2] => mult_ijt:auto_generated.datab[2]
datab[3] => mult_ijt:auto_generated.datab[3]
datab[4] => mult_ijt:auto_generated.datab[4]
datab[5] => mult_ijt:auto_generated.datab[5]
datab[6] => mult_ijt:auto_generated.datab[6]
datab[7] => mult_ijt:auto_generated.datab[7]
datab[8] => mult_ijt:auto_generated.datab[8]
datab[9] => mult_ijt:auto_generated.datab[9]
datab[10] => mult_ijt:auto_generated.datab[10]
datab[11] => mult_ijt:auto_generated.datab[11]
datab[12] => mult_ijt:auto_generated.datab[12]
datab[13] => mult_ijt:auto_generated.datab[13]
datab[14] => mult_ijt:auto_generated.datab[14]
datab[15] => mult_ijt:auto_generated.datab[15]
datab[16] => mult_ijt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_ijt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_ijt:auto_generated.clock
clken => mult_ijt:auto_generated.clken
result[0] <= mult_ijt:auto_generated.result[0]
result[1] <= mult_ijt:auto_generated.result[1]
result[2] <= mult_ijt:auto_generated.result[2]
result[3] <= mult_ijt:auto_generated.result[3]
result[4] <= mult_ijt:auto_generated.result[4]
result[5] <= mult_ijt:auto_generated.result[5]
result[6] <= mult_ijt:auto_generated.result[6]
result[7] <= mult_ijt:auto_generated.result[7]
result[8] <= mult_ijt:auto_generated.result[8]
result[9] <= mult_ijt:auto_generated.result[9]
result[10] <= mult_ijt:auto_generated.result[10]
result[11] <= mult_ijt:auto_generated.result[11]
result[12] <= mult_ijt:auto_generated.result[12]
result[13] <= mult_ijt:auto_generated.result[13]
result[14] <= mult_ijt:auto_generated.result[14]
result[15] <= mult_ijt:auto_generated.result[15]
result[16] <= mult_ijt:auto_generated.result[16]
result[17] <= mult_ijt:auto_generated.result[17]
result[18] <= mult_ijt:auto_generated.result[18]
result[19] <= mult_ijt:auto_generated.result[19]
result[20] <= mult_ijt:auto_generated.result[20]
result[21] <= mult_ijt:auto_generated.result[21]
result[22] <= mult_ijt:auto_generated.result[22]
result[23] <= mult_ijt:auto_generated.result[23]
result[24] <= mult_ijt:auto_generated.result[24]
result[25] <= mult_ijt:auto_generated.result[25]
result[26] <= mult_ijt:auto_generated.result[26]
result[27] <= mult_ijt:auto_generated.result[27]
result[28] <= mult_ijt:auto_generated.result[28]
result[29] <= mult_ijt:auto_generated.result[29]
result[30] <= mult_ijt:auto_generated.result[30]
result[31] <= mult_ijt:auto_generated.result[31]
result[32] <= mult_ijt:auto_generated.result[32]
result[33] <= mult_ijt:auto_generated.result[33]


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0
dataa[0] => mult_gjt:auto_generated.dataa[0]
dataa[1] => mult_gjt:auto_generated.dataa[1]
dataa[2] => mult_gjt:auto_generated.dataa[2]
dataa[3] => mult_gjt:auto_generated.dataa[3]
dataa[4] => mult_gjt:auto_generated.dataa[4]
dataa[5] => mult_gjt:auto_generated.dataa[5]
dataa[6] => mult_gjt:auto_generated.dataa[6]
dataa[7] => mult_gjt:auto_generated.dataa[7]
dataa[8] => mult_gjt:auto_generated.dataa[8]
dataa[9] => mult_gjt:auto_generated.dataa[9]
dataa[10] => mult_gjt:auto_generated.dataa[10]
dataa[11] => mult_gjt:auto_generated.dataa[11]
dataa[12] => mult_gjt:auto_generated.dataa[12]
dataa[13] => mult_gjt:auto_generated.dataa[13]
dataa[14] => mult_gjt:auto_generated.dataa[14]
dataa[15] => mult_gjt:auto_generated.dataa[15]
dataa[16] => mult_gjt:auto_generated.dataa[16]
dataa[17] => mult_gjt:auto_generated.dataa[17]
dataa[18] => mult_gjt:auto_generated.dataa[18]
dataa[19] => mult_gjt:auto_generated.dataa[19]
dataa[20] => mult_gjt:auto_generated.dataa[20]
dataa[21] => mult_gjt:auto_generated.dataa[21]
dataa[22] => mult_gjt:auto_generated.dataa[22]
dataa[23] => mult_gjt:auto_generated.dataa[23]
dataa[24] => mult_gjt:auto_generated.dataa[24]
dataa[25] => mult_gjt:auto_generated.dataa[25]
dataa[26] => mult_gjt:auto_generated.dataa[26]
dataa[27] => mult_gjt:auto_generated.dataa[27]
dataa[28] => mult_gjt:auto_generated.dataa[28]
dataa[29] => mult_gjt:auto_generated.dataa[29]
dataa[30] => mult_gjt:auto_generated.dataa[30]
dataa[31] => mult_gjt:auto_generated.dataa[31]
dataa[32] => mult_gjt:auto_generated.dataa[32]
dataa[33] => mult_gjt:auto_generated.dataa[33]
datab[0] => mult_gjt:auto_generated.datab[0]
datab[1] => mult_gjt:auto_generated.datab[1]
datab[2] => mult_gjt:auto_generated.datab[2]
datab[3] => mult_gjt:auto_generated.datab[3]
datab[4] => mult_gjt:auto_generated.datab[4]
datab[5] => mult_gjt:auto_generated.datab[5]
datab[6] => mult_gjt:auto_generated.datab[6]
datab[7] => mult_gjt:auto_generated.datab[7]
datab[8] => mult_gjt:auto_generated.datab[8]
datab[9] => mult_gjt:auto_generated.datab[9]
datab[10] => mult_gjt:auto_generated.datab[10]
datab[11] => mult_gjt:auto_generated.datab[11]
datab[12] => mult_gjt:auto_generated.datab[12]
datab[13] => mult_gjt:auto_generated.datab[13]
datab[14] => mult_gjt:auto_generated.datab[14]
datab[15] => mult_gjt:auto_generated.datab[15]
datab[16] => mult_gjt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_gjt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_gjt:auto_generated.clock
clken => mult_gjt:auto_generated.clken
result[0] <= mult_gjt:auto_generated.result[0]
result[1] <= mult_gjt:auto_generated.result[1]
result[2] <= mult_gjt:auto_generated.result[2]
result[3] <= mult_gjt:auto_generated.result[3]
result[4] <= mult_gjt:auto_generated.result[4]
result[5] <= mult_gjt:auto_generated.result[5]
result[6] <= mult_gjt:auto_generated.result[6]
result[7] <= mult_gjt:auto_generated.result[7]
result[8] <= mult_gjt:auto_generated.result[8]
result[9] <= mult_gjt:auto_generated.result[9]
result[10] <= mult_gjt:auto_generated.result[10]
result[11] <= mult_gjt:auto_generated.result[11]
result[12] <= mult_gjt:auto_generated.result[12]
result[13] <= mult_gjt:auto_generated.result[13]
result[14] <= mult_gjt:auto_generated.result[14]
result[15] <= mult_gjt:auto_generated.result[15]
result[16] <= mult_gjt:auto_generated.result[16]
result[17] <= mult_gjt:auto_generated.result[17]
result[18] <= mult_gjt:auto_generated.result[18]
result[19] <= mult_gjt:auto_generated.result[19]
result[20] <= mult_gjt:auto_generated.result[20]
result[21] <= mult_gjt:auto_generated.result[21]
result[22] <= mult_gjt:auto_generated.result[22]
result[23] <= mult_gjt:auto_generated.result[23]
result[24] <= mult_gjt:auto_generated.result[24]
result[25] <= mult_gjt:auto_generated.result[25]
result[26] <= mult_gjt:auto_generated.result[26]
result[27] <= mult_gjt:auto_generated.result[27]
result[28] <= mult_gjt:auto_generated.result[28]
result[29] <= mult_gjt:auto_generated.result[29]
result[30] <= mult_gjt:auto_generated.result[30]
result[31] <= mult_gjt:auto_generated.result[31]
result[32] <= mult_gjt:auto_generated.result[32]
result[33] <= mult_gjt:auto_generated.result[33]
result[34] <= mult_gjt:auto_generated.result[34]
result[35] <= mult_gjt:auto_generated.result[35]
result[36] <= mult_gjt:auto_generated.result[36]
result[37] <= mult_gjt:auto_generated.result[37]
result[38] <= mult_gjt:auto_generated.result[38]
result[39] <= mult_gjt:auto_generated.result[39]
result[40] <= mult_gjt:auto_generated.result[40]
result[41] <= mult_gjt:auto_generated.result[41]
result[42] <= mult_gjt:auto_generated.result[42]
result[43] <= mult_gjt:auto_generated.result[43]
result[44] <= mult_gjt:auto_generated.result[44]
result[45] <= mult_gjt:auto_generated.result[45]
result[46] <= mult_gjt:auto_generated.result[46]
result[47] <= mult_gjt:auto_generated.result[47]
result[48] <= mult_gjt:auto_generated.result[48]
result[49] <= mult_gjt:auto_generated.result[49]
result[50] <= mult_gjt:auto_generated.result[50]


|pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
dataa[27] => mac_mult3.DATAA9
dataa[28] => mac_mult3.DATAA10
dataa[29] => mac_mult3.DATAA11
dataa[30] => mac_mult3.DATAA12
dataa[31] => mac_mult3.DATAA13
dataa[32] => mac_mult3.DATAA14
dataa[33] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult3.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult3.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft8a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft8a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft8a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft8a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft8a[32].DB_MAX_OUTPUT_PORT_TYPE


|pavDOGFPGA|RTOTConst:inst14
result[0] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[0]
result[1] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[1]
result[2] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[2]
result[3] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[3]
result[4] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[4]
result[5] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[5]
result[6] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[6]
result[7] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[7]
result[8] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[8]
result[9] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[9]
result[10] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[10]
result[11] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[11]
result[12] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[12]
result[13] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[13]
result[14] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[14]
result[15] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[15]
result[16] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[16]
result[17] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[17]
result[18] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[18]
result[19] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[19]
result[20] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[20]
result[21] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[21]
result[22] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[22]
result[23] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[23]
result[24] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[24]
result[25] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[25]
result[26] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[26]
result[27] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[27]
result[28] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[28]
result[29] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[29]
result[30] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[30]
result[31] <= RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component.result[31]


|pavDOGFPGA|RTOTConst:inst14|RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|pavDOGFPGA|R2Const:inst16
result[0] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[0]
result[1] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[1]
result[2] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[2]
result[3] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[3]
result[4] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[4]
result[5] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[5]
result[6] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[6]
result[7] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[7]
result[8] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[8]
result[9] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[9]
result[10] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[10]
result[11] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[11]
result[12] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[12]
result[13] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[13]
result[14] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[14]
result[15] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[15]
result[16] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[16]
result[17] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[17]
result[18] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[18]
result[19] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[19]
result[20] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[20]
result[21] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[21]
result[22] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[22]
result[23] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[23]
result[24] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[24]
result[25] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[25]
result[26] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[26]
result[27] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[27]
result[28] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[28]
result[29] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[29]
result[30] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[30]
result[31] <= R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component.result[31]


|pavDOGFPGA|R2Const:inst16|R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|pavDOGFPGA|PavThresh:inst21
result[0] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[0]
result[1] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[1]
result[2] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[2]
result[3] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[3]
result[4] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[4]
result[5] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[5]
result[6] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[6]
result[7] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[7]
result[8] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[8]
result[9] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[9]
result[10] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[10]
result[11] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[11]
result[12] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[12]
result[13] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[13]
result[14] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[14]
result[15] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[15]
result[16] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[16]
result[17] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[17]
result[18] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[18]
result[19] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[19]
result[20] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[20]
result[21] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[21]
result[22] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[22]
result[23] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[23]
result[24] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[24]
result[25] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[25]
result[26] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[26]
result[27] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[27]
result[28] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[28]
result[29] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[29]
result[30] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[30]
result[31] <= PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component.result[31]


|pavDOGFPGA|PavThresh:inst21|PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <GND>
result[31] <= <VCC>


