# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/amiri/OneDrive/Desktop/Adder.v" \
"C:/Users/amiri/OneDrive/Desktop/MUX2to1.v" \
"C:/Users/amiri/OneDrive/Desktop/REG.v" \
"../../../../ARM.ip_user_files/bd/iF_ARM/ip/iF_ARM_Adder_0_0/sim/iF_ARM_Adder_0_0.v" \
"../../../../ARM.ip_user_files/bd/iF_ARM/ip/iF_ARM_MUX2to1_0_0/sim/iF_ARM_MUX2to1_0_0.v" \
"../../../../ARM.ip_user_files/bd/iF_ARM/ip/iF_ARM_REG_0_0/sim/iF_ARM_REG_0_0.v" \
"../../../../ARM.ip_user_files/bd/iF_ARM/ip/iF_ARM_xlconstant_0_0/sim/iF_ARM_xlconstant_0_0.v" \
"../../../../ARM.ip_user_files/bd/iF_ARM/ip/iF_ARM_blk_mem_gen_2_1/sim/iF_ARM_blk_mem_gen_2_1.v" \
"../../../../ARM.ip_user_files/bd/iF_ARM/sim/iF_ARM.v" \
"../../../../ARM.srcs/sources_1/bd/iF_ARM/hdl/iF_ARM_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
