import sys

from nmigen import Elaboratable, Module, Memory, Signal, ClockDomain, ClockSignal, signed
from nmigen.build import Resource, Pins, Attrs

from alldigitalradio.io.generic_serdes import get_serdes_implementation
import alldigitalradio.hardware as hardware

from alldigitalradio.mixer import SummingMixer
from alldigitalradio.filter import RunningBoxcarFilter
from alldigitalradio.trig import MagnitudeApproximator
from alldigitalradio.sync import CorrelativeSynchronizer

from onebitbt.parser import PacketParser
from onebitbt.clocking_ecp5 import ClockDivider4
from alldigitalradio.io.ecp5 import PLL

from serialcommander.uart import UART
from serialcommander.commander import Commander
from serialcommander.printer import TextMemoryPrinter, BinarySignalPrinter, BinaryMemoryPrinter
from serialcommander.toggler import Toggler

class BLERadio(Elaboratable):
    def __init__(self):
        self.serdes = get_serdes_implementation()(5e9, 125e6)
        self.uart = UART(int(25e6/115200))

    def elaborate(self, platform):
        m = Module()
        m.submodules.serdes = serdes = self.serdes

        # Set up a UART and a printer (and directly connectt the printer to the UART)
        m.submodules.uart = uart = self.uart
        m.submodules.printer = printer = TextMemoryPrinter(Memory(width=8, depth=32), 32)
        m.d.comb += [
            uart.tx_data.eq(printer.tx_data),
            uart.tx_rdy.eq(printer.tx_rdy),
            printer.tx_ack.eq(uart.tx_ack),
        ]
        if platform:
            m.d.comb += [
                platform.request('uart_tx').eq(uart.tx_o),
                uart.rx_i.eq(platform.request('uart_rx')),
            ]

        # Set up a clock divider on the RX clock because we can't do everything at 250MHz
        #m.submodules.clockdivider = ClockDivider4("rx", "rxdiv4")

        # this will not work
        rxdiv4 = None
        self.pll = PLL(rxdiv4, 250, 62)
        m.domains += ClockDomain("rxdiv4", reset_less=True)
        #m.d.comb += ClockSignal("rxdiv4").eq(rxdiv4)
        #self.pll = PLL(rxdiv4, 250, 62)

        # Mix the incoming data down to BB
        m.submodules.mixerHigh = mixerHigh = SummingMixer(sample_rate=5e9, frequency=2.40225e9, max_error=0.0001, domain="rx")
        m.submodules.mixerLow = mixerLow = SummingMixer(sample_rate=5e9, frequency=2.40175e9, max_error=0.0001, domain="rx")
        m.d.comb += [
            mixerHigh.input.eq(serdes.rx_data),
            mixerLow.input.eq(serdes.rx_data)
        ]

        # Now add low pass filters on the outputs
        width = 64
        m.submodules.lpfHighI = lpfHighI = RunningBoxcarFilter(width, domain="rxdiv4")
        m.submodules.lpfHighQ = lpfHighQ = RunningBoxcarFilter(width, domain="rxdiv4")
        m.submodules.lpfLowI = lpfLowI = RunningBoxcarFilter(width, domain="rxdiv4")
        m.submodules.lpfLowQ = lpfLowQ = RunningBoxcarFilter(width, domain="rxdiv4")
        m.d.comb += [
            lpfHighI.input.eq(mixerHigh.outputIsum),
            lpfHighQ.input.eq(mixerHigh.outputQsum),
            lpfLowI.input.eq(mixerLow.outputIsum),
            lpfLowQ.input.eq(mixerLow.outputQsum),
        ]

        # Next compute the magnitude of the low-pass-filtered I and Q
        # These are fully combinatoric so don't need a domain specified
        m.submodules.highMag = highMag = MagnitudeApproximator()
        m.submodules.lowMag = lowMag = MagnitudeApproximator()
        m.d.comb += [
            highMag.inputI.eq(lpfHighI.output),
            highMag.inputQ.eq(lpfHighQ.output),
            lowMag.inputI.eq(lpfLowI.output),
            lowMag.inputQ.eq(lpfLowQ.output),
        ]

        # Finally, compare the two magnitudes
        # (We need to pipeline this a bit to meet timing)
        diff = Signal(signed(32))
        baseband = Signal()
        m.d.rxdiv4 += diff.eq(highMag.magnitude - lowMag.magnitude)
        m.d.sync += baseband.eq(diff > 0)

        # Synchronize by looking for the start of an advertizing packet
        pattern = [
        0, 1, 0, 1, 0, 1, 0, 1, # Training sequence
        0, 1, 1, 0, 1, 0, 1, 1, # Advertizing access address
        0, 1, 1, 1, 1, 1, 0, 1,
        1, 0, 0, 1, 0, 0, 0, 1,
        0, 1, 1, 1, 0, 0, 0, 1]
        m.submodules.synchronizer = synchronizer = CorrelativeSynchronizer(pattern, samples_per_symbol=25)
        m.d.comb += synchronizer.input.eq(baseband)

        # Now parse the synchronized data
        m.submodules.parser = parser = PacketParser(printer=printer)
        m.d.comb += [
            parser.sample.eq(synchronizer.sample_strobe),
            parser.bitstream.eq(baseband),
            synchronizer.reset.eq(parser.done)
        ]

        return m

if __name__ == '__main__':
    with hardware.use(sys.argv[1]) as platform:
        platform().build(BLERadio(), do_program=True)
