Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 24 09:52:21 2024
| Host         : DESKTOP-7B2FBLM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.086        0.000                      0                 8427        0.010        0.000                      0                 8427        4.020        0.000                       0                  4932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.086        0.000                      0                 8427        0.010        0.000                      0                 8427        4.020        0.000                       0                  4932  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/MARGIN_PROC.running_layer_margin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 0.642ns (9.442%)  route 6.157ns (90.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         6.157    11.768    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/P3_DATA_DEL/DEL/SCLR
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124    11.892 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/P3_DATA_DEL/DEL/MARGIN_PROC.running_layer_margin[0]_i_1/O
                         net (fo=1, routed)           0.000    11.892    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/P3_DATA_DEL_n_1
    SLICE_X36Y66         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/MARGIN_PROC.running_layer_margin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.425    14.796    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/CLK
    SLICE_X36Y66         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/MARGIN_PROC.running_layer_margin_reg[0]/C
                         clock pessimism              0.188    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y66         FDRE (Setup_fdre_C_D)        0.029    14.978    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CALC_MARGIN/MARGIN_PROC.running_layer_margin_reg[0]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -11.892    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.518ns (8.318%)  route 5.709ns (91.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.709    11.320    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_4/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_4
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.518ns (8.318%)  route 5.709ns (91.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.709    11.320    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_5/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_5
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.518ns (8.318%)  route 5.709ns (91.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.709    11.320    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_6/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_6
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_7/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.518ns (8.318%)  route 5.709ns (91.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.709    11.320    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_7/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X40Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_7/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_7
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.518ns (8.324%)  route 5.705ns (91.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.705    11.315    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_0/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X41Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_0
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.518ns (8.324%)  route 5.705ns (91.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.705    11.315    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_1/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X41Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_1
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.518ns (8.324%)  route 5.705ns (91.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.705    11.315    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_2/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X41Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_2
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.518ns (8.324%)  route 5.705ns (91.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.705    11.315    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.426    14.797    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X41Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_3/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X41Y67         FDRE (Setup_fdre_C_R)       -0.429    14.521    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r_3
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 0.518ns (8.345%)  route 5.689ns (91.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.541     5.092    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=329, routed)         5.689    11.300    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X39Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.424    14.795    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X39Y67         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r/C
                         clock pessimism              0.188    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X39Y67         FDRE (Setup_fdre_C_R)       -0.429    14.519    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/fd_out_queue_reg_r
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/L1_ADDERS/OP_0_3_DEL/DEL_I[0].DEL/IM/DEL/IP_REG.ip_reg_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/IP_0_2_DEL/DEL_I[0].DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.202%)  route 0.210ns (59.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.566     1.479    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/L1_ADDERS/OP_0_3_DEL/DEL_I[0].DEL/IM/DEL/CLK
    SLICE_X36Y49         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/L1_ADDERS/OP_0_3_DEL/DEL_I[0].DEL/IM/DEL/IP_REG.ip_reg_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/L1_ADDERS/OP_0_3_DEL/DEL_I[0].DEL/IM/DEL/IP_REG.ip_reg_op_reg[8]/Q
                         net (fo=1, routed)           0.210     1.830    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/IP_0_2_DEL/DEL_I[0].DEL/IM/DEL/layer_1[0][im][8]
    SLICE_X36Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/IP_0_2_DEL/DEL_I[0].DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.828     1.987    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/IP_0_2_DEL/DEL_I[0].DEL/IM/DEL/CLK
    SLICE_X36Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/IP_0_2_DEL/DEL_I[0].DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][8]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.078     1.820    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/IP_0_2_DEL/DEL_I[0].DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.510%)  route 0.216ns (60.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.561     1.474    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X35Y37         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][7]/Q
                         net (fo=1, routed)           0.216     1.831    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2]_188[7]
    SLICE_X40Y37         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.831     1.989    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X40Y37         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][7]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.071     1.810    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s4s5_reg.s5_lessthan_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s5s6_reg.s6_dosub_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.373%)  route 0.191ns (50.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.564     1.477    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X37Y42         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s4s5_reg.s5_lessthan_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s4s5_reg.s5_lessthan_reg[2][2]/Q
                         net (fo=12, routed)          0.191     1.809    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/p_4_in
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s5s6_reg.s6_dosub[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s5s6_reg.s6_dosub[2]_i_1_n_0
    SLICE_X35Y41         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s5s6_reg.s6_dosub_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.832     1.990    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X35Y41         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s5s6_reg.s6_dosub_reg[2]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092     1.832    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s5s6_reg.s6_dosub_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s3_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.746%)  route 0.158ns (55.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.558     1.471    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CLK
    SLICE_X36Y31         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s3_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s3_1_reg[1]/Q
                         net (fo=1, routed)           0.158     1.757    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s3_1[1]
    SLICE_X34Y31         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.824     1.982    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CLK
    SLICE_X34Y31         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s4_reg[1]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)        -0.001     1.731    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stage_s4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/IP_REG.ip_reg_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][1]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.090%)  route 0.235ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.558     1.471    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/CLK
    SLICE_X34Y54         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/IP_REG.ip_reg_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/IP_REG.ip_reg_op_reg[1]/Q
                         net (fo=1, routed)           0.235     1.871    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/IP_REG.ip_reg_op_reg_n_0_[1]
    SLICE_X38Y58         SRL16E                                       r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.826     1.985    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/CLK
    SLICE_X38Y58         SRL16E                                       r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][1]_srl1/CLK
                         clock pessimism             -0.250     1.735    
    SLICE_X38Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.844    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_2_A2_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/SCALE_AND_RND[0].SCALE_AND_RND_I/QUANT_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/OP_REG.DATAOUT_reg[1][im][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.736%)  route 0.230ns (55.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.565     1.478    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/SCALE_AND_RND[0].SCALE_AND_RND_I/QUANT_DEL/IM/DEL/CLK
    SLICE_X32Y46         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/SCALE_AND_RND[0].SCALE_AND_RND_I/QUANT_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/SCALE_AND_RND[0].SCALE_AND_RND_I/QUANT_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][2]/Q
                         net (fo=6, routed)           0.230     1.849    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/SCALE_AND_RND[2].SCALE_AND_RND_I/QUANT_DEL/IM/DEL/OP_REG.DATAOUT_reg[0][im][2]
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.894 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/SCALE_AND_RND[2].SCALE_AND_RND_I/QUANT_DEL/IM/DEL/OP_REG.DATAOUT[1][im][2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/OP_REG.DATAOUT_reg[1][im][2]_0
    SLICE_X14Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/OP_REG.DATAOUT_reg[1][im][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.833     1.991    FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/CLK
    SLICE_X14Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/OP_REG.DATAOUT_reg[1][im][2]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.121     1.867    FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/OP_REG.DATAOUT_reg[1][im][2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.142%)  route 0.229ns (61.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.560     1.473    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X35Y36         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][1]/Q
                         net (fo=1, routed)           0.229     1.843    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2]_188[1]
    SLICE_X46Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.831     1.989    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X46Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][1]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.076     1.815    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_s3_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.008%)  route 0.167ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.560     1.473    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CLK
    SLICE_X38Y33         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_reg[6]/Q
                         net (fo=1, routed)           0.167     1.788    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_reg_n_0_[6]
    SLICE_X35Y33         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_s3_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.826     1.984    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CLK
    SLICE_X35Y33         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_s3_1_reg[6]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.025     1.759    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/npoint4_s3_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.603%)  route 0.224ns (61.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.559     1.472    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/CLK
    SLICE_X39Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[3][1]/Q
                         net (fo=1, routed)           0.224     1.838    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[3]_25[1]
    SLICE_X35Y34         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.827     1.985    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/CLK
    SLICE_X35Y34         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[3][1]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.066     1.801    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.649%)  route 0.234ns (62.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.559     1.472    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/CLK
    SLICE_X39Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[2][1]/Q
                         net (fo=1, routed)           0.234     1.847    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s4_reg[2]_28[1]
    SLICE_X35Y34         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.827     1.985    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/CLK
    SLICE_X35Y34         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[2][1]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.075     1.810    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/bank_s5_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     FSM_ADC/ADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[0].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[0].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y21  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[1].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y21  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[1].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[2].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[2].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y19  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[3].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y19  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[3].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   FSM_DFT_UART/RWM/mem_im_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y57  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y57  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y57  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y57  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y45  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y44  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_DFT_UART/UART_TX/txBit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 4.039ns (54.510%)  route 3.371ns (45.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.544     5.095    FSM_DFT_UART/UART_TX/clk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  FSM_DFT_UART/UART_TX/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     5.613 r  FSM_DFT_UART/UART_TX/txBit_reg/Q
                         net (fo=1, routed)           3.371     8.984    uart_rxd_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    12.506 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.506    uart_rxd_out
    D10                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_DFT_UART/UART_TX/txBit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.386ns (55.426%)  route 1.115ns (44.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.555     1.468    FSM_DFT_UART/UART_TX/clk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  FSM_DFT_UART/UART_TX/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  FSM_DFT_UART/UART_TX/txBit_reg/Q
                         net (fo=1, routed)           1.115     2.747    uart_rxd_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     3.970 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.970    uart_rxd_out
    D10                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.120ns  (logic 1.839ns (25.828%)  route 5.281ns (74.172%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           3.433     4.900    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I1_O)        0.124     5.024 r  reset_debouncer/inst/btn_out_i_8/O
                         net (fo=1, routed)           0.992     6.016    reset_debouncer/inst/btn_out_i_8_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124     6.140 r  reset_debouncer/inst/btn_out_i_4/O
                         net (fo=1, routed)           0.524     6.664    reset_debouncer/inst/btn_out_i_4_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I3_O)        0.124     6.788 r  reset_debouncer/inst/btn_out_i_1/O
                         net (fo=1, routed)           0.332     7.120    reset_debouncer/inst/btn_out_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.425     4.796    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_out_reg/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.679ns (23.671%)  route 5.414ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.614     7.093    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.424     4.795    start_debouncer/inst/clk
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.679ns (23.671%)  route 5.414ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.614     7.093    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.424     4.795    start_debouncer/inst/clk
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.679ns (23.671%)  route 5.414ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.614     7.093    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.424     4.795    start_debouncer/inst/clk
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.679ns (23.671%)  route 5.414ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.614     7.093    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.424     4.795    start_debouncer/inst/clk
    SLICE_X33Y67         FDRE                                         r  start_debouncer/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.679ns (23.983%)  route 5.322ns (76.017%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.522     7.001    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.422     4.793    start_debouncer/inst/clk
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.679ns (23.983%)  route 5.322ns (76.017%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.522     7.001    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.422     4.793    start_debouncer/inst/clk
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.679ns (23.983%)  route 5.322ns (76.017%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.522     7.001    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.422     4.793    start_debouncer/inst/clk
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.679ns (23.983%)  route 5.322ns (76.017%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.522     7.001    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.422     4.793    start_debouncer/inst/clk
    SLICE_X33Y68         FDRE                                         r  start_debouncer/inst/counter_reg[7]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.679ns (24.152%)  route 5.273ns (75.848%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           3.800     5.327    start_debouncer/inst/btn_in
    SLICE_X32Y71         LUT2 (Prop_lut2_I0_O)        0.152     5.479 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.473     6.952    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X33Y69         FDRE                                         r  start_debouncer/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        1.421     4.792    start_debouncer/inst/clk
    SLICE_X33Y69         FDRE                                         r  start_debouncer/inst/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/btn_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.235ns (14.456%)  route 1.389ns (85.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.389     1.624    reset_debouncer/inst/btn_in
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.820     1.978    reset_debouncer/inst/clk
    SLICE_X8Y78          FDRE                                         r  reset_debouncer/inst/btn_state_reg/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/btn_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.294ns (16.173%)  route 1.526ns (83.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           1.526     1.820    start_debouncer/inst/btn_in
    SLICE_X32Y71         FDRE                                         r  start_debouncer/inst/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.816     1.974    start_debouncer/inst/clk
    SLICE_X32Y71         FDRE                                         r  start_debouncer/inst/btn_state_reg/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.278ns (14.918%)  route 1.584ns (85.082%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.145     1.862    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.821     1.979    reset_debouncer/inst/clk
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.278ns (14.918%)  route 1.584ns (85.082%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.145     1.862    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.821     1.979    reset_debouncer/inst/clk
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.278ns (14.918%)  route 1.584ns (85.082%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.145     1.862    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.821     1.979    reset_debouncer/inst/clk
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.278ns (14.918%)  route 1.584ns (85.082%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.145     1.862    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.821     1.979    reset_debouncer/inst/clk
    SLICE_X9Y79          FDRE                                         r  reset_debouncer/inst/counter_reg[27]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.278ns (14.502%)  route 1.638ns (85.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     1.916    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.822     1.980    reset_debouncer/inst/clk
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[28]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.278ns (14.502%)  route 1.638ns (85.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     1.916    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.822     1.980    reset_debouncer/inst/clk
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[29]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.278ns (14.502%)  route 1.638ns (85.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     1.916    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.822     1.980    reset_debouncer/inst/clk
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[30]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.278ns (14.502%)  route 1.638ns (85.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.675    reset_debouncer/inst/btn_in
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.043     1.718 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     1.916    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4931, routed)        0.822     1.980    reset_debouncer/inst/clk
    SLICE_X9Y80          FDRE                                         r  reset_debouncer/inst/counter_reg[31]/C





