#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 03:27:43 2025
# Process ID: 5832
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.121 ; gain = 113.023 ; free physical = 183892 ; free virtual = 427971
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5846
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2830.609 ; gain = 398.629 ; free physical = 189519 ; free virtual = 433241
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c1-s2/avgpool-p20-c1-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.672 ; gain = 825.691 ; free physical = 187597 ; free virtual = 431344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3257.672 ; gain = 825.691 ; free physical = 187809 ; free virtual = 431549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3277.598 ; gain = 845.617 ; free physical = 187767 ; free virtual = 431504
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 4127.109 ; gain = 1695.129 ; free physical = 179995 ; free virtual = 423759
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 20    
	   2 Input   13 Bit       Adders := 40    
	   2 Input   12 Bit       Adders := 40    
	   3 Input   10 Bit       Adders := 97    
	  11 Input   10 Bit       Adders := 20    
	   2 Input   10 Bit       Adders := 55    
	   4 Input   10 Bit       Adders := 47    
	   3 Input    5 Bit       Adders := 760   
	   2 Input    5 Bit       Adders := 81    
	   2 Input    2 Bit       Adders := 280   
+---XORs : 
	   2 Input      1 Bit         XORs := 2101  
+---Registers : 
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 662   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 233   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 140   
	                1 Bit    Registers := 2471  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 227   
	   2 Input   10 Bit        Muxes := 1252  
	   3 Input   10 Bit        Muxes := 380   
	   2 Input    9 Bit        Muxes := 530   
	   5 Input    9 Bit        Muxes := 380   
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 278   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 143   
	   2 Input    1 Bit        Muxes := 960   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'icmp_ln147_359_reg_118691_reg[0]' (FDE) to 'icmp_ln141_680_reg_118070_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_718_reg_118676_reg[0]' (FDE) to 'icmp_ln147_340_reg_118103_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_345_reg_118271_reg[0]' (FDE) to 'icmp_ln141_148_reg_107948_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_690_reg_118256_reg[0]' (FDE) to 'icmp_ln147_74_reg_107981_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_348_reg_118361_reg[0]' (FDE) to 'icmp_ln141_262_reg_110414_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_696_reg_118346_reg[0]' (FDE) to 'icmp_ln147_131_reg_110447_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_326_reg_117665_reg[0]' (FDE) to 'icmp_ln141_146_reg_107900_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_652_reg_117650_reg[0]' (FDE) to 'icmp_ln147_73_reg_107933_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_329_reg_117755_reg[0]' (FDE) to 'icmp_ln141_260_reg_110366_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_658_reg_117740_reg[0]' (FDE) to 'icmp_ln147_130_reg_110399_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_123_reg_110063_reg[0]' (FDE) to 'icmp_ln141_392_reg_112994_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_246_reg_110030_reg[0]' (FDE) to 'icmp_ln147_196_reg_113009_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_371_reg_119069_reg[0]' (FDE) to 'icmp_ln141_416_reg_113498_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_742_reg_119054_reg[0]' (FDE) to 'icmp_ln147_208_reg_113531_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_197_reg_113039_reg[0]' (FDE) to 'icmp_ln141_284_reg_110816_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_394_reg_113024_reg[0]' (FDE) to 'icmp_ln147_142_reg_110849_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_151_reg_111281_reg[0]' (FDE) to 'icmp_ln141_736_reg_118964_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_302_reg_111248_reg[0]' (FDE) to 'icmp_ln147_368_reg_118979_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_133_reg_110525_reg[0]' (FDE) to 'icmp_ln141_12_reg_104792_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_266_reg_110510_reg[0]' (FDE) to 'icmp_ln147_6_reg_104825_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_9_reg_104969_reg[0]' (FDE) to 'icmp_ln141_380_reg_112814_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_18_reg_104936_reg[0]' (FDE) to 'icmp_ln147_190_reg_112829_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_1_reg_104585_reg[0]' (FDE) to 'icmp_ln141_76_reg_106310_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2_reg_104552_reg[0]' (FDE) to 'icmp_ln147_38_reg_106325_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_3_reg_104681_reg[0]' (FDE) to 'icmp_ln141_152_reg_108044_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_6_reg_104648_reg[0]' (FDE) to 'icmp_ln147_76_reg_108059_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_85_reg_108437_reg[0]' (FDE) to 'icmp_ln141_388_reg_112934_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_170_reg_108404_reg[0]' (FDE) to 'icmp_ln147_194_reg_112949_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_92_reg_108773_reg[0]' (FDE) to 'icmp_ln141_654_reg_117680_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_184_reg_108740_reg[0]' (FDE) to 'icmp_ln147_327_reg_117695_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_78_reg_108119_reg[0]' (FDE) to 'icmp_ln141_82_reg_106418_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_156_reg_108104_reg[0]' (FDE) to 'icmp_ln147_41_reg_106451_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_94_reg_108869_reg[0]' (FDE) to 'icmp_ln141_730_reg_118874_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_188_reg_108836_reg[0]' (FDE) to 'icmp_ln147_365_reg_118889_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_79_reg_108149_reg[0]' (FDE) to 'icmp_ln141_120_reg_107276_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_158_reg_108134_reg[0]' (FDE) to 'icmp_ln147_60_reg_107309_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_192_reg_112889_reg[0]' (FDE) to 'icmp_ln141_94_reg_106706_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_384_reg_112874_reg[0]' (FDE) to 'icmp_ln147_47_reg_106739_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_111_reg_109595_reg[0]' (FDE) to 'icmp_ln141_656_reg_117710_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_222_reg_109562_reg[0]' (FDE) to 'icmp_ln147_328_reg_117725_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_107_reg_109403_reg[0]' (FDE) to 'icmp_ln141_504_reg_115106_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_214_reg_109370_reg[0]' (FDE) to 'icmp_ln147_252_reg_115121_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_113_reg_109691_reg[0]' (FDE) to 'icmp_ln141_732_reg_118904_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_226_reg_109658_reg[0]' (FDE) to 'icmp_ln147_366_reg_118919_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_206_reg_109178_reg[0]' (FDE) to 'icmp_ln147_176_reg_112229_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_103_reg_109211_reg[0]' (FDE) to 'icmp_ln141_352_reg_112214_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_101_reg_109115_reg[0]' (FDE) to 'icmp_ln141_276_reg_110660_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_202_reg_109082_reg[0]' (FDE) to 'icmp_ln147_138_reg_110675_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_125_reg_110159_reg[0]' (FDE) to 'icmp_ln141_468_reg_114440_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_250_reg_110126_reg[0]' (FDE) to 'icmp_ln147_234_reg_114455_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_144_reg_110945_reg[0]' (FDE) to 'icmp_ln141_470_reg_114470_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_288_reg_110912_reg[0]' (FDE) to 'icmp_ln147_235_reg_114485_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_150_reg_111233_reg[0]' (FDE) to 'icmp_ln141_698_reg_118376_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_300_reg_111200_reg[0]' (FDE) to 'icmp_ln147_349_reg_118391_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_149_reg_111185_reg[0]' (FDE) to 'icmp_ln141_660_reg_117770_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_298_reg_111152_reg[0]' (FDE) to 'icmp_ln147_330_reg_117785_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_139_reg_110705_reg[0]' (FDE) to 'icmp_ln141_240_reg_109886_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_278_reg_110690_reg[0]' (FDE) to 'icmp_ln147_120_reg_109919_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_202_reg_113243_reg[0]' (FDE) to 'icmp_ln141_514_reg_115256_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_404_reg_113210_reg[0]' (FDE) to 'icmp_ln147_257_reg_115271_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_221_reg_113957_reg[0]' (FDE) to 'icmp_ln141_516_reg_115286_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_442_reg_113924_reg[0]' (FDE) to 'icmp_ln147_258_reg_115301_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_210_reg_113591_reg[0]' (FDE) to 'icmp_ln141_58_reg_105878_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_420_reg_113576_reg[0]' (FDE) to 'icmp_ln147_29_reg_105911_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_245_reg_114893_reg[0]' (FDE) to 'icmp_ln141_708_reg_118526_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_490_reg_114860_reg[0]' (FDE) to 'icmp_ln147_354_reg_118541_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_244_reg_114845_reg[0]' (FDE) to 'icmp_ln141_670_reg_117920_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_488_reg_114812_reg[0]' (FDE) to 'icmp_ln147_335_reg_117935_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_240_reg_114653_reg[0]' (FDE) to 'icmp_ln141_518_reg_115316_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_480_reg_114620_reg[0]' (FDE) to 'icmp_ln147_259_reg_115331_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_246_reg_114941_reg[0]' (FDE) to 'icmp_ln141_746_reg_119114_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_492_reg_114908_reg[0]' (FDE) to 'icmp_ln147_373_reg_119129_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_321_reg_117497_reg[0]' (FDE) to 'icmp_ln141_716_reg_118646_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_642_reg_117464_reg[0]' (FDE) to 'icmp_ln147_358_reg_118661_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_322_reg_117545_reg[0]' (FDE) to 'icmp_ln141_754_reg_119234_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_644_reg_117512_reg[0]' (FDE) to 'icmp_ln147_377_reg_119249_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_311_reg_117161_reg[0]' (FDE) to 'icmp_ln141_296_reg_111104_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_622_reg_117146_reg[0]' (FDE) to 'icmp_ln147_148_reg_111137_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_324_reg_117605_reg[0]' (FDE) to 'icmp_ln141_70_reg_106166_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_648_reg_117590_reg[0]' (FDE) to 'icmp_ln147_35_reg_106199_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_341_reg_118151_reg[0]' (FDE) to 'icmp_ln141_756_reg_119264_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_682_reg_118118_reg[0]' (FDE) to 'icmp_ln147_378_reg_119279_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_132_reg_110495_reg[0]' (FDE) to 'icmp_ln141_734_reg_118934_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_264_reg_110462_reg[0]' (FDE) to 'icmp_ln147_367_reg_118949_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_292_reg_116519_reg[0]' (FDE) to 'icmp_ln141_294_reg_111056_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_584_reg_116504_reg[0]' (FDE) to 'icmp_ln147_147_reg_111089_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln147_305_reg_116981_reg[0]' (FDE) to 'icmp_ln141_68_reg_106118_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_610_reg_116966_reg[0]' (FDE) to 'icmp_ln147_34_reg_106151_reg[0]'
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O99[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O99[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O101[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O101[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O103[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O103[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O105[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O105[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O107[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O107[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O109[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O109[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O111[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O111[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O113[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O113[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O115[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O115[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O117[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O117[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O119[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O119[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O121[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O121[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O123[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O123[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O125[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O125[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O127[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O127[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O129[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O129[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O131[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O131[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O133[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O133[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O135[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O135[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O137[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O137[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O139[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O139[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O141[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O141[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O143[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O143[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O145[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O145[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O147[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O147[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O149[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O149[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O151[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O151[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O153[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O153[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O155[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O155[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O157[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O157[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O159[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O159[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O161[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O161[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O163[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O163[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O165[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O165[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O167[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O167[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O169[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O169[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O171[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O171[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O173[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O173[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O175[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O175[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/zext_ln251_5_reg_12036_reg[1]' (FDE) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/trunc_ln251_10_reg_12041_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/zext_ln250_5_reg_12026_reg[1]' (FDE) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/trunc_ln250_10_reg_12031_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/zext_ln250_5_reg_12026_reg[4]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[8]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[8]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[7]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[7]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[6]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[6]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[5]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[5]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[4]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[3]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[2]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[1]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[1]' (FD) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/sub_ln295_4_reg_13803_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0/\sub_ln295_4_reg_13803_reg[0] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i139_i_i_reg_8638_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i_i_i_reg_8578_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\reg_2728_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_reg_8798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_1_fu_1292_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_2_fu_1296_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_3_fu_1300_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_4_fu_1304_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_5_fu_1308_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_6_fu_1312_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_7_fu_1316_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_8_fu_1320_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_9_fu_1324_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_10_fu_1328_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_11_fu_1332_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_12_fu_1336_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_13_fu_1340_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_14_fu_1344_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_15_fu_1348_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_16_fu_1352_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_17_fu_1356_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_18_fu_1360_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_19_fu_1364_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_20_fu_1368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry28_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry28_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:55 . Memory (MB): peak = 4152.117 ; gain = 1720.137 ; free physical = 215632 ; free virtual = 416360
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 4199.641 ; gain = 1767.660 ; free physical = 257061 ; free virtual = 416354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:50 . Memory (MB): peak = 4211.566 ; gain = 1779.586 ; free physical = 256248 ; free virtual = 415562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:32 ; elapsed = 00:03:02 . Memory (MB): peak = 4254.855 ; gain = 1822.875 ; free physical = 266422 ; free virtual = 415110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:03:02 . Memory (MB): peak = 4254.855 ; gain = 1822.875 ; free physical = 266421 ; free virtual = 415108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:03:12 . Memory (MB): peak = 4254.855 ; gain = 1822.875 ; free physical = 266389 ; free virtual = 415171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:45 ; elapsed = 00:03:15 . Memory (MB): peak = 4254.855 ; gain = 1822.875 ; free physical = 266207 ; free virtual = 415014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:18 . Memory (MB): peak = 4254.855 ; gain = 1822.875 ; free physical = 276465 ; free virtual = 415026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:03:19 . Memory (MB): peak = 4254.855 ; gain = 1822.875 ; free physical = 276470 ; free virtual = 415031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  4428|
|3     |LUT1   |  1310|
|4     |LUT2   | 13289|
|5     |LUT3   |  6875|
|6     |LUT4   | 14714|
|7     |LUT5   |  2539|
|8     |LUT6   | 30827|
|9     |MUXF7  |    15|
|10    |FDRE   |  9663|
|11    |FDSE   |   423|
|12    |IBUF   |  1004|
|13    |OBUF   |   223|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
|      |Instance                                                               |Module                                                                        |Cells |
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
|1     |top                                                                    |                                                                              | 85311|
|2     |  Block_entry28_proc_U0                                                |hls_dummy_Block_entry28_proc                                                  |   162|
|3     |  sparse_arr_feat_conv1_out_10_U                                       |hls_dummy_fifo_w10_d2_S                                                       |    62|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_654                                          |    52|
|5     |  sparse_arr_feat_conv1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_0                                                     |    60|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_653                                          |    50|
|7     |  sparse_arr_feat_conv1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_1                                                     |    90|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_652                                          |    77|
|9     |  sparse_arr_feat_conv1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_2                                                     |    63|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_651                                          |    52|
|11    |  sparse_arr_feat_conv1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_3                                                     |    62|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_650                                          |    50|
|13    |  sparse_arr_feat_conv1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_4                                                     |    77|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_649                                          |    67|
|15    |  sparse_arr_feat_conv1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_5                                                     |    62|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_648                                          |    51|
|17    |  sparse_arr_feat_conv1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_6                                                     |    61|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_647                                          |    50|
|19    |  sparse_arr_feat_conv1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_7                                                     |    88|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_646                                          |    77|
|21    |  sparse_arr_feat_conv1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_8                                                     |    60|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_645                                          |    50|
|23    |  sparse_arr_feat_conv1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_9                                                     |    70|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_644                                          |    58|
|25    |  sparse_arr_feat_conv1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_10                                                    |    68|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_643                                          |    59|
|27    |  sparse_arr_feat_conv1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_11                                                    |    76|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_642                                          |    66|
|29    |  sparse_arr_feat_conv1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_12                                                    |    63|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_641                                          |    51|
|31    |  sparse_arr_feat_conv1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_13                                                    |    61|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_640                                          |    50|
|33    |  sparse_arr_feat_conv1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_14                                                    |    87|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_639                                          |    77|
|35    |  sparse_arr_feat_conv1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_15                                                    |    63|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_638                                          |    52|
|37    |  sparse_arr_feat_conv1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_16                                                    |    60|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_637                                          |    50|
|39    |  sparse_arr_feat_conv1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_17                                                    |    88|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_636                                          |    77|
|41    |  sparse_arr_feat_conv1_out_U                                          |hls_dummy_fifo_w10_d2_S_18                                                    |    46|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_635                                          |    35|
|43    |  sparse_arr_feat_pool1_out_10_U                                       |hls_dummy_fifo_w10_d2_S_19                                                    |    41|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_634                                          |    32|
|45    |  sparse_arr_feat_pool1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_20                                                    |    42|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_633                                          |    32|
|47    |  sparse_arr_feat_pool1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_21                                                    |    43|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_632                                          |    32|
|49    |  sparse_arr_feat_pool1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_22                                                    |    41|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_631                                          |    32|
|51    |  sparse_arr_feat_pool1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_23                                                    |    41|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_630                                          |    32|
|53    |  sparse_arr_feat_pool1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_24                                                    |    41|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_629                                          |    32|
|55    |  sparse_arr_feat_pool1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_25                                                    |    42|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_628                                          |    32|
|57    |  sparse_arr_feat_pool1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_26                                                    |    42|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_627                                          |    32|
|59    |  sparse_arr_feat_pool1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_27                                                    |    41|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_626                                          |    32|
|61    |  sparse_arr_feat_pool1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_28                                                    |    50|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_625                                          |    40|
|63    |  sparse_arr_feat_pool1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_29                                                    |    41|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_624                                          |    32|
|65    |  sparse_arr_feat_pool1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_30                                                    |    42|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_623                                          |    32|
|67    |  sparse_arr_feat_pool1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_31                                                    |    41|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_622                                          |    32|
|69    |  sparse_arr_feat_pool1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_32                                                    |    42|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_621                                          |    32|
|71    |  sparse_arr_feat_pool1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_33                                                    |    42|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_620                                          |    32|
|73    |  sparse_arr_feat_pool1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_34                                                    |    41|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_619                                          |    32|
|75    |  sparse_arr_feat_pool1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_35                                                    |    41|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_618                                          |    32|
|77    |  sparse_arr_feat_pool1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_36                                                    |    41|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_617                                          |    32|
|79    |  sparse_arr_feat_pool1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_37                                                    |    43|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_616                                          |    32|
|81    |  sparse_arr_feat_pool1_out_U                                          |hls_dummy_fifo_w10_d2_S_38                                                    |    42|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_615                                          |    32|
|83    |  sparse_arr_feat_reduce_out_10_U                                      |hls_dummy_fifo_w10_d2_S_39                                                    |  1296|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_614                                          |  1287|
|85    |  sparse_arr_feat_reduce_out_11_U                                      |hls_dummy_fifo_w10_d2_S_40                                                    |  1295|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_613                                          |  1284|
|87    |  sparse_arr_feat_reduce_out_12_U                                      |hls_dummy_fifo_w10_d2_S_41                                                    |  1290|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_612                                          |  1281|
|89    |  sparse_arr_feat_reduce_out_13_U                                      |hls_dummy_fifo_w10_d2_S_42                                                    |  1287|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_611                                          |  1278|
|91    |  sparse_arr_feat_reduce_out_14_U                                      |hls_dummy_fifo_w10_d2_S_43                                                    |  1297|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_610                                          |  1287|
|93    |  sparse_arr_feat_reduce_out_15_U                                      |hls_dummy_fifo_w10_d2_S_44                                                    |  1296|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_609                                          |  1287|
|95    |  sparse_arr_feat_reduce_out_16_U                                      |hls_dummy_fifo_w10_d2_S_45                                                    |  1291|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_608                                          |  1281|
|97    |  sparse_arr_feat_reduce_out_17_U                                      |hls_dummy_fifo_w10_d2_S_46                                                    |  1293|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_607                                          |  1284|
|99    |  sparse_arr_feat_reduce_out_18_U                                      |hls_dummy_fifo_w10_d2_S_47                                                    |  1294|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_606                                          |  1284|
|101   |  sparse_arr_feat_reduce_out_19_U                                      |hls_dummy_fifo_w10_d2_S_48                                                    |  1297|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_605                                          |  1287|
|103   |  sparse_arr_feat_reduce_out_1_U                                       |hls_dummy_fifo_w10_d2_S_49                                                    |  1296|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_604                                          |  1287|
|105   |  sparse_arr_feat_reduce_out_2_U                                       |hls_dummy_fifo_w10_d2_S_50                                                    |  1293|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_603                                          |  1284|
|107   |  sparse_arr_feat_reduce_out_3_U                                       |hls_dummy_fifo_w10_d2_S_51                                                    |  1297|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_602                                          |  1287|
|109   |  sparse_arr_feat_reduce_out_4_U                                       |hls_dummy_fifo_w10_d2_S_52                                                    |  1293|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_601                                          |  1284|
|111   |  sparse_arr_feat_reduce_out_5_U                                       |hls_dummy_fifo_w10_d2_S_53                                                    |  1284|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_600                                          |  1275|
|113   |  sparse_arr_feat_reduce_out_6_U                                       |hls_dummy_fifo_w10_d2_S_54                                                    |  1287|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_599                                          |  1278|
|115   |  sparse_arr_feat_reduce_out_7_U                                       |hls_dummy_fifo_w10_d2_S_55                                                    |  1290|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_598                                          |  1278|
|117   |  sparse_arr_feat_reduce_out_8_U                                       |hls_dummy_fifo_w10_d2_S_56                                                    |  1297|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_597                                          |  1287|
|119   |  sparse_arr_feat_reduce_out_9_U                                       |hls_dummy_fifo_w10_d2_S_57                                                    |  1310|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_596                                          |  1301|
|121   |  sparse_arr_feat_reduce_out_U                                         |hls_dummy_fifo_w10_d2_S_58                                                    |  1324|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg                                              |  1315|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                          |hls_dummy_fifo_w4_d2_S                                                        |   152|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_595                                           |   143|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                    |hls_dummy_fifo_w4_d2_S_59                                                     |    26|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_594                                           |    16|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                          |hls_dummy_fifo_w4_d2_S_60                                                     |   156|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_593                                           |   146|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                    |hls_dummy_fifo_w4_d2_S_61                                                     |    25|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_592                                           |    16|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                          |hls_dummy_fifo_w4_d2_S_62                                                     |   114|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_591                                           |   104|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                    |hls_dummy_fifo_w4_d2_S_63                                                     |    21|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_590                                           |    12|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                          |hls_dummy_fifo_w4_d2_S_64                                                     |   143|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_589                                           |   134|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                    |hls_dummy_fifo_w4_d2_S_65                                                     |    21|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_588                                           |    12|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                          |hls_dummy_fifo_w4_d2_S_66                                                     |    91|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_587                                           |    81|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                    |hls_dummy_fifo_w4_d2_S_67                                                     |    21|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_586                                           |    12|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                          |hls_dummy_fifo_w4_d2_S_68                                                     |   119|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_585                                           |   109|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                    |hls_dummy_fifo_w4_d2_S_69                                                     |    21|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_584                                           |    12|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                          |hls_dummy_fifo_w4_d2_S_70                                                     |   101|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_583                                           |    92|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                    |hls_dummy_fifo_w4_d2_S_71                                                     |    21|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_582                                           |    12|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                          |hls_dummy_fifo_w4_d2_S_72                                                     |   144|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_581                                           |   135|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                    |hls_dummy_fifo_w4_d2_S_73                                                     |    74|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_580                                           |    55|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                          |hls_dummy_fifo_w4_d2_S_74                                                     |    82|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_579                                           |    73|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                    |hls_dummy_fifo_w4_d2_S_75                                                     |    21|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_578                                           |    12|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                          |hls_dummy_fifo_w4_d2_S_76                                                     |   112|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_577                                           |   103|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                    |hls_dummy_fifo_w4_d2_S_77                                                     |    22|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_576                                           |    12|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                           |hls_dummy_fifo_w4_d2_S_78                                                     |   135|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_575                                           |   126|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                     |hls_dummy_fifo_w4_d2_S_79                                                     |    31|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_574                                           |    20|
|167   |  sparse_arr_hash_reduce_out_20_c32_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                     |   123|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_573                                           |   114|
|169   |  sparse_arr_hash_reduce_out_20_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                     |    21|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_572                                           |    12|
|171   |  sparse_arr_hash_reduce_out_21_c33_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                     |   127|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_571                                           |   116|
|173   |  sparse_arr_hash_reduce_out_21_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                     |    21|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_570                                           |    12|
|175   |  sparse_arr_hash_reduce_out_22_c34_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                     |    91|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_569                                           |    82|
|177   |  sparse_arr_hash_reduce_out_22_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                     |    22|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_568                                           |    12|
|179   |  sparse_arr_hash_reduce_out_23_c35_channel_U                          |hls_dummy_fifo_w4_d2_S_86                                                     |   139|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_567                                           |   128|
|181   |  sparse_arr_hash_reduce_out_23_c_U                                    |hls_dummy_fifo_w4_d2_S_87                                                     |    22|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_566                                           |    12|
|183   |  sparse_arr_hash_reduce_out_24_c36_channel_U                          |hls_dummy_fifo_w4_d2_S_88                                                     |   102|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_565                                           |    93|
|185   |  sparse_arr_hash_reduce_out_24_c_U                                    |hls_dummy_fifo_w4_d2_S_89                                                     |    21|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_564                                           |    12|
|187   |  sparse_arr_hash_reduce_out_25_c37_channel_U                          |hls_dummy_fifo_w4_d2_S_90                                                     |   105|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_563                                           |    96|
|189   |  sparse_arr_hash_reduce_out_25_c_U                                    |hls_dummy_fifo_w4_d2_S_91                                                     |    22|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_562                                           |    12|
|191   |  sparse_arr_hash_reduce_out_26_c38_channel_U                          |hls_dummy_fifo_w4_d2_S_92                                                     |   145|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_561                                           |   135|
|193   |  sparse_arr_hash_reduce_out_26_c_U                                    |hls_dummy_fifo_w4_d2_S_93                                                     |    21|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_560                                           |    12|
|195   |  sparse_arr_hash_reduce_out_27_c39_channel_U                          |hls_dummy_fifo_w4_d2_S_94                                                     |   162|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_559                                           |   153|
|197   |  sparse_arr_hash_reduce_out_27_c_U                                    |hls_dummy_fifo_w4_d2_S_95                                                     |    21|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_558                                           |    12|
|199   |  sparse_arr_hash_reduce_out_28_c40_channel_U                          |hls_dummy_fifo_w4_d2_S_96                                                     |   153|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_557                                           |   143|
|201   |  sparse_arr_hash_reduce_out_28_c_U                                    |hls_dummy_fifo_w4_d2_S_97                                                     |    22|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_556                                           |    12|
|203   |  sparse_arr_hash_reduce_out_29_c41_channel_U                          |hls_dummy_fifo_w4_d2_S_98                                                     |   162|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_555                                           |   152|
|205   |  sparse_arr_hash_reduce_out_29_c_U                                    |hls_dummy_fifo_w4_d2_S_99                                                     |    23|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_554                                           |    12|
|207   |  sparse_arr_hash_reduce_out_2_c14_channel_U                           |hls_dummy_fifo_w4_d2_S_100                                                    |   174|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_553                                           |   165|
|209   |  sparse_arr_hash_reduce_out_2_c_U                                     |hls_dummy_fifo_w4_d2_S_101                                                    |    30|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_552                                           |    20|
|211   |  sparse_arr_hash_reduce_out_30_c42_channel_U                          |hls_dummy_fifo_w4_d2_S_102                                                    |   120|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_551                                           |   111|
|213   |  sparse_arr_hash_reduce_out_30_c_U                                    |hls_dummy_fifo_w4_d2_S_103                                                    |    21|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_550                                           |    12|
|215   |  sparse_arr_hash_reduce_out_31_c43_channel_U                          |hls_dummy_fifo_w4_d2_S_104                                                    |   125|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_549                                           |   115|
|217   |  sparse_arr_hash_reduce_out_31_c_U                                    |hls_dummy_fifo_w4_d2_S_105                                                    |    23|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_548                                           |    12|
|219   |  sparse_arr_hash_reduce_out_32_c44_channel_U                          |hls_dummy_fifo_w4_d2_S_106                                                    |    95|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_547                                           |    86|
|221   |  sparse_arr_hash_reduce_out_32_c_U                                    |hls_dummy_fifo_w4_d2_S_107                                                    |    21|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_546                                           |    12|
|223   |  sparse_arr_hash_reduce_out_33_c45_channel_U                          |hls_dummy_fifo_w4_d2_S_108                                                    |   136|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_545                                           |   127|
|225   |  sparse_arr_hash_reduce_out_33_c_U                                    |hls_dummy_fifo_w4_d2_S_109                                                    |    22|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_544                                           |    12|
|227   |  sparse_arr_hash_reduce_out_34_c46_channel_U                          |hls_dummy_fifo_w4_d2_S_110                                                    |    63|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_543                                           |    54|
|229   |  sparse_arr_hash_reduce_out_34_c_U                                    |hls_dummy_fifo_w4_d2_S_111                                                    |    21|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_542                                           |    12|
|231   |  sparse_arr_hash_reduce_out_35_c47_channel_U                          |hls_dummy_fifo_w4_d2_S_112                                                    |   138|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_541                                           |   129|
|233   |  sparse_arr_hash_reduce_out_35_c_U                                    |hls_dummy_fifo_w4_d2_S_113                                                    |    21|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_540                                           |    12|
|235   |  sparse_arr_hash_reduce_out_36_c48_channel_U                          |hls_dummy_fifo_w4_d2_S_114                                                    |    99|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_539                                           |    88|
|237   |  sparse_arr_hash_reduce_out_36_c_U                                    |hls_dummy_fifo_w4_d2_S_115                                                    |    21|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_538                                           |    12|
|239   |  sparse_arr_hash_reduce_out_37_c49_channel_U                          |hls_dummy_fifo_w4_d2_S_116                                                    |   130|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_537                                           |   121|
|241   |  sparse_arr_hash_reduce_out_37_c_U                                    |hls_dummy_fifo_w4_d2_S_117                                                    |    22|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_536                                           |    12|
|243   |  sparse_arr_hash_reduce_out_38_c50_channel_U                          |hls_dummy_fifo_w4_d2_S_118                                                    |    63|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_535                                           |    54|
|245   |  sparse_arr_hash_reduce_out_38_c_U                                    |hls_dummy_fifo_w4_d2_S_119                                                    |    22|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_534                                           |    12|
|247   |  sparse_arr_hash_reduce_out_39_c51_channel_U                          |hls_dummy_fifo_w4_d2_S_120                                                    |   180|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_533                                           |   169|
|249   |  sparse_arr_hash_reduce_out_39_c_U                                    |hls_dummy_fifo_w4_d2_S_121                                                    |    21|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_532                                           |    12|
|251   |  sparse_arr_hash_reduce_out_3_c15_channel_U                           |hls_dummy_fifo_w4_d2_S_122                                                    |   198|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_531                                           |   189|
|253   |  sparse_arr_hash_reduce_out_3_c_U                                     |hls_dummy_fifo_w4_d2_S_123                                                    |    30|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_530                                           |    20|
|255   |  sparse_arr_hash_reduce_out_4_c16_channel_U                           |hls_dummy_fifo_w4_d2_S_124                                                    |   142|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_529                                           |   131|
|257   |  sparse_arr_hash_reduce_out_4_c_U                                     |hls_dummy_fifo_w4_d2_S_125                                                    |    30|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_528                                           |    20|
|259   |  sparse_arr_hash_reduce_out_5_c17_channel_U                           |hls_dummy_fifo_w4_d2_S_126                                                    |   159|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_527                                           |   150|
|261   |  sparse_arr_hash_reduce_out_5_c_U                                     |hls_dummy_fifo_w4_d2_S_127                                                    |    32|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_526                                           |    20|
|263   |  sparse_arr_hash_reduce_out_6_c18_channel_U                           |hls_dummy_fifo_w4_d2_S_128                                                    |   108|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_525                                           |    99|
|265   |  sparse_arr_hash_reduce_out_6_c_U                                     |hls_dummy_fifo_w4_d2_S_129                                                    |    30|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_524                                           |    20|
|267   |  sparse_arr_hash_reduce_out_7_c19_channel_U                           |hls_dummy_fifo_w4_d2_S_130                                                    |   138|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_523                                           |   127|
|269   |  sparse_arr_hash_reduce_out_7_c_U                                     |hls_dummy_fifo_w4_d2_S_131                                                    |    30|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_522                                           |    20|
|271   |  sparse_arr_hash_reduce_out_8_c20_channel_U                           |hls_dummy_fifo_w4_d2_S_132                                                    |   120|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_521                                           |   111|
|273   |  sparse_arr_hash_reduce_out_8_c_U                                     |hls_dummy_fifo_w4_d2_S_133                                                    |    32|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_520                                           |    20|
|275   |  sparse_arr_hash_reduce_out_9_c21_channel_U                           |hls_dummy_fifo_w4_d2_S_134                                                    |   156|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_519                                           |   147|
|277   |  sparse_arr_hash_reduce_out_9_c_U                                     |hls_dummy_fifo_w4_d2_S_135                                                    |    32|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_518                                           |    20|
|279   |  sparse_arr_hash_reduce_out_c12_channel_U                             |hls_dummy_fifo_w4_d2_S_136                                                    |   133|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_517                                           |   124|
|281   |  sparse_arr_hash_reduce_out_c_U                                       |hls_dummy_fifo_w4_d2_S_137                                                    |    32|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg                                               |    20|
|283   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_U0    |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_1_s    | 38124|
|284   |    mul_10s_10s_18_1_1_U10                                             |hls_dummy_mul_10s_10s_18_1_1                                                  |   125|
|285   |    mul_10s_10s_18_1_1_U100                                            |hls_dummy_mul_10s_10s_18_1_1_138                                              |    82|
|286   |    mul_10s_10s_18_1_1_U101                                            |hls_dummy_mul_10s_10s_18_1_1_139                                              |    72|
|287   |    mul_10s_10s_18_1_1_U102                                            |hls_dummy_mul_10s_10s_18_1_1_140                                              |    72|
|288   |    mul_10s_10s_18_1_1_U103                                            |hls_dummy_mul_10s_10s_18_1_1_141                                              |    72|
|289   |    mul_10s_10s_18_1_1_U104                                            |hls_dummy_mul_10s_10s_18_1_1_142                                              |    77|
|290   |    mul_10s_10s_18_1_1_U105                                            |hls_dummy_mul_10s_10s_18_1_1_143                                              |    93|
|291   |    mul_10s_10s_18_1_1_U106                                            |hls_dummy_mul_10s_10s_18_1_1_144                                              |   100|
|292   |    mul_10s_10s_18_1_1_U107                                            |hls_dummy_mul_10s_10s_18_1_1_145                                              |    72|
|293   |    mul_10s_10s_18_1_1_U108                                            |hls_dummy_mul_10s_10s_18_1_1_146                                              |    81|
|294   |    mul_10s_10s_18_1_1_U109                                            |hls_dummy_mul_10s_10s_18_1_1_147                                              |    91|
|295   |    mul_10s_10s_18_1_1_U11                                             |hls_dummy_mul_10s_10s_18_1_1_148                                              |   123|
|296   |    mul_10s_10s_18_1_1_U110                                            |hls_dummy_mul_10s_10s_18_1_1_149                                              |    73|
|297   |    mul_10s_10s_18_1_1_U111                                            |hls_dummy_mul_10s_10s_18_1_1_150                                              |    72|
|298   |    mul_10s_10s_18_1_1_U112                                            |hls_dummy_mul_10s_10s_18_1_1_151                                              |    87|
|299   |    mul_10s_10s_18_1_1_U113                                            |hls_dummy_mul_10s_10s_18_1_1_152                                              |    62|
|300   |    mul_10s_10s_18_1_1_U114                                            |hls_dummy_mul_10s_10s_18_1_1_153                                              |    81|
|301   |    mul_10s_10s_18_1_1_U115                                            |hls_dummy_mul_10s_10s_18_1_1_154                                              |    91|
|302   |    mul_10s_10s_18_1_1_U116                                            |hls_dummy_mul_10s_10s_18_1_1_155                                              |    81|
|303   |    mul_10s_10s_18_1_1_U117                                            |hls_dummy_mul_10s_10s_18_1_1_156                                              |    73|
|304   |    mul_10s_10s_18_1_1_U118                                            |hls_dummy_mul_10s_10s_18_1_1_157                                              |    72|
|305   |    mul_10s_10s_18_1_1_U119                                            |hls_dummy_mul_10s_10s_18_1_1_158                                              |    82|
|306   |    mul_10s_10s_18_1_1_U12                                             |hls_dummy_mul_10s_10s_18_1_1_159                                              |   104|
|307   |    mul_10s_10s_18_1_1_U120                                            |hls_dummy_mul_10s_10s_18_1_1_160                                              |    72|
|308   |    mul_10s_10s_18_1_1_U121                                            |hls_dummy_mul_10s_10s_18_1_1_161                                              |    72|
|309   |    mul_10s_10s_18_1_1_U122                                            |hls_dummy_mul_10s_10s_18_1_1_162                                              |    72|
|310   |    mul_10s_10s_18_1_1_U123                                            |hls_dummy_mul_10s_10s_18_1_1_163                                              |    77|
|311   |    mul_10s_10s_18_1_1_U124                                            |hls_dummy_mul_10s_10s_18_1_1_164                                              |    93|
|312   |    mul_10s_10s_18_1_1_U125                                            |hls_dummy_mul_10s_10s_18_1_1_165                                              |    91|
|313   |    mul_10s_10s_18_1_1_U126                                            |hls_dummy_mul_10s_10s_18_1_1_166                                              |    72|
|314   |    mul_10s_10s_18_1_1_U127                                            |hls_dummy_mul_10s_10s_18_1_1_167                                              |    81|
|315   |    mul_10s_10s_18_1_1_U128                                            |hls_dummy_mul_10s_10s_18_1_1_168                                              |   100|
|316   |    mul_10s_10s_18_1_1_U129                                            |hls_dummy_mul_10s_10s_18_1_1_169                                              |    82|
|317   |    mul_10s_10s_18_1_1_U13                                             |hls_dummy_mul_10s_10s_18_1_1_170                                              |   104|
|318   |    mul_10s_10s_18_1_1_U130                                            |hls_dummy_mul_10s_10s_18_1_1_171                                              |    87|
|319   |    mul_10s_10s_18_1_1_U131                                            |hls_dummy_mul_10s_10s_18_1_1_172                                              |    87|
|320   |    mul_10s_10s_18_1_1_U132                                            |hls_dummy_mul_10s_10s_18_1_1_173                                              |    72|
|321   |    mul_10s_10s_18_1_1_U133                                            |hls_dummy_mul_10s_10s_18_1_1_174                                              |    72|
|322   |    mul_10s_10s_18_1_1_U134                                            |hls_dummy_mul_10s_10s_18_1_1_175                                              |    91|
|323   |    mul_10s_10s_18_1_1_U135                                            |hls_dummy_mul_10s_10s_18_1_1_176                                              |    72|
|324   |    mul_10s_10s_18_1_1_U136                                            |hls_dummy_mul_10s_10s_18_1_1_177                                              |    88|
|325   |    mul_10s_10s_18_1_1_U137                                            |hls_dummy_mul_10s_10s_18_1_1_178                                              |    72|
|326   |    mul_10s_10s_18_1_1_U138                                            |hls_dummy_mul_10s_10s_18_1_1_179                                              |    73|
|327   |    mul_10s_10s_18_1_1_U139                                            |hls_dummy_mul_10s_10s_18_1_1_180                                              |    72|
|328   |    mul_10s_10s_18_1_1_U14                                             |hls_dummy_mul_10s_10s_18_1_1_181                                              |   123|
|329   |    mul_10s_10s_18_1_1_U140                                            |hls_dummy_mul_10s_10s_18_1_1_182                                              |    72|
|330   |    mul_10s_10s_18_1_1_U141                                            |hls_dummy_mul_10s_10s_18_1_1_183                                              |    72|
|331   |    mul_10s_10s_18_1_1_U142                                            |hls_dummy_mul_10s_10s_18_1_1_184                                              |    77|
|332   |    mul_10s_10s_18_1_1_U143                                            |hls_dummy_mul_10s_10s_18_1_1_185                                              |    84|
|333   |    mul_10s_10s_18_1_1_U144                                            |hls_dummy_mul_10s_10s_18_1_1_186                                              |   100|
|334   |    mul_10s_10s_18_1_1_U145                                            |hls_dummy_mul_10s_10s_18_1_1_187                                              |    81|
|335   |    mul_10s_10s_18_1_1_U146                                            |hls_dummy_mul_10s_10s_18_1_1_188                                              |    72|
|336   |    mul_10s_10s_18_1_1_U147                                            |hls_dummy_mul_10s_10s_18_1_1_189                                              |    91|
|337   |    mul_10s_10s_18_1_1_U148                                            |hls_dummy_mul_10s_10s_18_1_1_190                                              |    84|
|338   |    mul_10s_10s_18_1_1_U149                                            |hls_dummy_mul_10s_10s_18_1_1_191                                              |    72|
|339   |    mul_10s_10s_18_1_1_U15                                             |hls_dummy_mul_10s_10s_18_1_1_192                                              |   105|
|340   |    mul_10s_10s_18_1_1_U150                                            |hls_dummy_mul_10s_10s_18_1_1_193                                              |    87|
|341   |    mul_10s_10s_18_1_1_U151                                            |hls_dummy_mul_10s_10s_18_1_1_194                                              |    75|
|342   |    mul_10s_10s_18_1_1_U152                                            |hls_dummy_mul_10s_10s_18_1_1_195                                              |    72|
|343   |    mul_10s_10s_18_1_1_U153                                            |hls_dummy_mul_10s_10s_18_1_1_196                                              |    91|
|344   |    mul_10s_10s_18_1_1_U154                                            |hls_dummy_mul_10s_10s_18_1_1_197                                              |    72|
|345   |    mul_10s_10s_18_1_1_U155                                            |hls_dummy_mul_10s_10s_18_1_1_198                                              |    88|
|346   |    mul_10s_10s_18_1_1_U156                                            |hls_dummy_mul_10s_10s_18_1_1_199                                              |    72|
|347   |    mul_10s_10s_18_1_1_U157                                            |hls_dummy_mul_10s_10s_18_1_1_200                                              |    84|
|348   |    mul_10s_10s_18_1_1_U158                                            |hls_dummy_mul_10s_10s_18_1_1_201                                              |    87|
|349   |    mul_10s_10s_18_1_1_U159                                            |hls_dummy_mul_10s_10s_18_1_1_202                                              |    72|
|350   |    mul_10s_10s_18_1_1_U16                                             |hls_dummy_mul_10s_10s_18_1_1_203                                              |   104|
|351   |    mul_10s_10s_18_1_1_U160                                            |hls_dummy_mul_10s_10s_18_1_1_204                                              |    72|
|352   |    mul_10s_10s_18_1_1_U161                                            |hls_dummy_mul_10s_10s_18_1_1_205                                              |    77|
|353   |    mul_10s_10s_18_1_1_U162                                            |hls_dummy_mul_10s_10s_18_1_1_206                                              |    84|
|354   |    mul_10s_10s_18_1_1_U163                                            |hls_dummy_mul_10s_10s_18_1_1_207                                              |    91|
|355   |    mul_10s_10s_18_1_1_U164                                            |hls_dummy_mul_10s_10s_18_1_1_208                                              |    87|
|356   |    mul_10s_10s_18_1_1_U165                                            |hls_dummy_mul_10s_10s_18_1_1_209                                              |    72|
|357   |    mul_10s_10s_18_1_1_U166                                            |hls_dummy_mul_10s_10s_18_1_1_210                                              |    91|
|358   |    mul_10s_10s_18_1_1_U167                                            |hls_dummy_mul_10s_10s_18_1_1_211                                              |    73|
|359   |    mul_10s_10s_18_1_1_U168                                            |hls_dummy_mul_10s_10s_18_1_1_212                                              |    72|
|360   |    mul_10s_10s_18_1_1_U169                                            |hls_dummy_mul_10s_10s_18_1_1_213                                              |    87|
|361   |    mul_10s_10s_18_1_1_U17                                             |hls_dummy_mul_10s_10s_18_1_1_214                                              |   119|
|362   |    mul_10s_10s_18_1_1_U170                                            |hls_dummy_mul_10s_10s_18_1_1_215                                              |    72|
|363   |    mul_10s_10s_18_1_1_U171                                            |hls_dummy_mul_10s_10s_18_1_1_216                                              |    72|
|364   |    mul_10s_10s_18_1_1_U172                                            |hls_dummy_mul_10s_10s_18_1_1_217                                              |    91|
|365   |    mul_10s_10s_18_1_1_U173                                            |hls_dummy_mul_10s_10s_18_1_1_218                                              |    72|
|366   |    mul_10s_10s_18_1_1_U174                                            |hls_dummy_mul_10s_10s_18_1_1_219                                              |    73|
|367   |    mul_10s_10s_18_1_1_U175                                            |hls_dummy_mul_10s_10s_18_1_1_220                                              |    72|
|368   |    mul_10s_10s_18_1_1_U176                                            |hls_dummy_mul_10s_10s_18_1_1_221                                              |    73|
|369   |    mul_10s_10s_18_1_1_U177                                            |hls_dummy_mul_10s_10s_18_1_1_222                                              |    72|
|370   |    mul_10s_10s_18_1_1_U178                                            |hls_dummy_mul_10s_10s_18_1_1_223                                              |    72|
|371   |    mul_10s_10s_18_1_1_U179                                            |hls_dummy_mul_10s_10s_18_1_1_224                                              |    72|
|372   |    mul_10s_10s_18_1_1_U18                                             |hls_dummy_mul_10s_10s_18_1_1_225                                              |   104|
|373   |    mul_10s_10s_18_1_1_U180                                            |hls_dummy_mul_10s_10s_18_1_1_226                                              |    77|
|374   |    mul_10s_10s_18_1_1_U181                                            |hls_dummy_mul_10s_10s_18_1_1_227                                              |    84|
|375   |    mul_10s_10s_18_1_1_U182                                            |hls_dummy_mul_10s_10s_18_1_1_228                                              |    91|
|376   |    mul_10s_10s_18_1_1_U183                                            |hls_dummy_mul_10s_10s_18_1_1_229                                              |    72|
|377   |    mul_10s_10s_18_1_1_U184                                            |hls_dummy_mul_10s_10s_18_1_1_230                                              |    72|
|378   |    mul_10s_10s_18_1_1_U185                                            |hls_dummy_mul_10s_10s_18_1_1_231                                              |    91|
|379   |    mul_10s_10s_18_1_1_U186                                            |hls_dummy_mul_10s_10s_18_1_1_232                                              |    88|
|380   |    mul_10s_10s_18_1_1_U187                                            |hls_dummy_mul_10s_10s_18_1_1_233                                              |    72|
|381   |    mul_10s_10s_18_1_1_U188                                            |hls_dummy_mul_10s_10s_18_1_1_234                                              |    87|
|382   |    mul_10s_10s_18_1_1_U189                                            |hls_dummy_mul_10s_10s_18_1_1_235                                              |    72|
|383   |    mul_10s_10s_18_1_1_U19                                             |hls_dummy_mul_10s_10s_18_1_1_236                                              |   104|
|384   |    mul_10s_10s_18_1_1_U190                                            |hls_dummy_mul_10s_10s_18_1_1_237                                              |    72|
|385   |    mul_10s_10s_18_1_1_U191                                            |hls_dummy_mul_10s_10s_18_1_1_238                                              |    91|
|386   |    mul_10s_10s_18_1_1_U192                                            |hls_dummy_mul_10s_10s_18_1_1_239                                              |    72|
|387   |    mul_10s_10s_18_1_1_U193                                            |hls_dummy_mul_10s_10s_18_1_1_240                                              |    73|
|388   |    mul_10s_10s_18_1_1_U194                                            |hls_dummy_mul_10s_10s_18_1_1_241                                              |    72|
|389   |    mul_10s_10s_18_1_1_U195                                            |hls_dummy_mul_10s_10s_18_1_1_242                                              |    73|
|390   |    mul_10s_10s_18_1_1_U196                                            |hls_dummy_mul_10s_10s_18_1_1_243                                              |    72|
|391   |    mul_10s_10s_18_1_1_U197                                            |hls_dummy_mul_10s_10s_18_1_1_244                                              |    72|
|392   |    mul_10s_10s_18_1_1_U198                                            |hls_dummy_mul_10s_10s_18_1_1_245                                              |    72|
|393   |    mul_10s_10s_18_1_1_U199                                            |hls_dummy_mul_10s_10s_18_1_1_246                                              |    77|
|394   |    mul_10s_10s_18_1_1_U20                                             |hls_dummy_mul_10s_10s_18_1_1_247                                              |   123|
|395   |    mul_10s_10s_18_1_1_U200                                            |hls_dummy_mul_10s_10s_18_1_1_248                                              |    84|
|396   |    mul_10s_10s_18_1_1_U201                                            |hls_dummy_mul_10s_10s_18_1_1_249                                              |    91|
|397   |    mul_10s_10s_18_1_1_U202                                            |hls_dummy_mul_10s_10s_18_1_1_250                                              |    72|
|398   |    mul_10s_10s_18_1_1_U203                                            |hls_dummy_mul_10s_10s_18_1_1_251                                              |    72|
|399   |    mul_10s_10s_18_1_1_U204                                            |hls_dummy_mul_10s_10s_18_1_1_252                                              |    91|
|400   |    mul_10s_10s_18_1_1_U205                                            |hls_dummy_mul_10s_10s_18_1_1_253                                              |    73|
|401   |    mul_10s_10s_18_1_1_U206                                            |hls_dummy_mul_10s_10s_18_1_1_254                                              |    87|
|402   |    mul_10s_10s_18_1_1_U207                                            |hls_dummy_mul_10s_10s_18_1_1_255                                              |    87|
|403   |    mul_10s_10s_18_1_1_U208                                            |hls_dummy_mul_10s_10s_18_1_1_256                                              |    72|
|404   |    mul_10s_10s_18_1_1_U209                                            |hls_dummy_mul_10s_10s_18_1_1_257                                              |    72|
|405   |    mul_10s_10s_18_1_1_U21                                             |hls_dummy_mul_10s_10s_18_1_1_258                                              |   104|
|406   |    mul_10s_10s_18_1_1_U210                                            |hls_dummy_mul_10s_10s_18_1_1_259                                              |    91|
|407   |    mul_10s_10s_18_1_1_U211                                            |hls_dummy_mul_10s_10s_18_1_1_260                                              |    72|
|408   |    mul_10s_10s_18_1_1_U212                                            |hls_dummy_mul_10s_10s_18_1_1_261                                              |    73|
|409   |    mul_10s_10s_18_1_1_U213                                            |hls_dummy_mul_10s_10s_18_1_1_262                                              |    72|
|410   |    mul_10s_10s_18_1_1_U214                                            |hls_dummy_mul_10s_10s_18_1_1_263                                              |    73|
|411   |    mul_10s_10s_18_1_1_U215                                            |hls_dummy_mul_10s_10s_18_1_1_264                                              |    72|
|412   |    mul_10s_10s_18_1_1_U216                                            |hls_dummy_mul_10s_10s_18_1_1_265                                              |    72|
|413   |    mul_10s_10s_18_1_1_U217                                            |hls_dummy_mul_10s_10s_18_1_1_266                                              |    72|
|414   |    mul_10s_10s_18_1_1_U218                                            |hls_dummy_mul_10s_10s_18_1_1_267                                              |    77|
|415   |    mul_10s_10s_18_1_1_U219                                            |hls_dummy_mul_10s_10s_18_1_1_268                                              |    84|
|416   |    mul_10s_10s_18_1_1_U22                                             |hls_dummy_mul_10s_10s_18_1_1_269                                              |   105|
|417   |    mul_10s_10s_18_1_1_U220                                            |hls_dummy_mul_10s_10s_18_1_1_270                                              |    91|
|418   |    mul_10s_10s_18_1_1_U221                                            |hls_dummy_mul_10s_10s_18_1_1_271                                              |    72|
|419   |    mul_10s_10s_18_1_1_U222                                            |hls_dummy_mul_10s_10s_18_1_1_272                                              |    72|
|420   |    mul_10s_10s_18_1_1_U223                                            |hls_dummy_mul_10s_10s_18_1_1_273                                              |    91|
|421   |    mul_10s_10s_18_1_1_U224                                            |hls_dummy_mul_10s_10s_18_1_1_274                                              |    73|
|422   |    mul_10s_10s_18_1_1_U225                                            |hls_dummy_mul_10s_10s_18_1_1_275                                              |    72|
|423   |    mul_10s_10s_18_1_1_U226                                            |hls_dummy_mul_10s_10s_18_1_1_276                                              |    87|
|424   |    mul_10s_10s_18_1_1_U227                                            |hls_dummy_mul_10s_10s_18_1_1_277                                              |    72|
|425   |    mul_10s_10s_18_1_1_U228                                            |hls_dummy_mul_10s_10s_18_1_1_278                                              |    72|
|426   |    mul_10s_10s_18_1_1_U229                                            |hls_dummy_mul_10s_10s_18_1_1_279                                              |    91|
|427   |    mul_10s_10s_18_1_1_U23                                             |hls_dummy_mul_10s_10s_18_1_1_280                                              |   104|
|428   |    mul_10s_10s_18_1_1_U230                                            |hls_dummy_mul_10s_10s_18_1_1_281                                              |    72|
|429   |    mul_10s_10s_18_1_1_U231                                            |hls_dummy_mul_10s_10s_18_1_1_282                                              |    73|
|430   |    mul_10s_10s_18_1_1_U232                                            |hls_dummy_mul_10s_10s_18_1_1_283                                              |    72|
|431   |    mul_10s_10s_18_1_1_U233                                            |hls_dummy_mul_10s_10s_18_1_1_284                                              |    73|
|432   |    mul_10s_10s_18_1_1_U234                                            |hls_dummy_mul_10s_10s_18_1_1_285                                              |    72|
|433   |    mul_10s_10s_18_1_1_U235                                            |hls_dummy_mul_10s_10s_18_1_1_286                                              |    72|
|434   |    mul_10s_10s_18_1_1_U236                                            |hls_dummy_mul_10s_10s_18_1_1_287                                              |    72|
|435   |    mul_10s_10s_18_1_1_U237                                            |hls_dummy_mul_10s_10s_18_1_1_288                                              |    77|
|436   |    mul_10s_10s_18_1_1_U238                                            |hls_dummy_mul_10s_10s_18_1_1_289                                              |    84|
|437   |    mul_10s_10s_18_1_1_U239                                            |hls_dummy_mul_10s_10s_18_1_1_290                                              |   100|
|438   |    mul_10s_10s_18_1_1_U24                                             |hls_dummy_mul_10s_10s_18_1_1_291                                              |   105|
|439   |    mul_10s_10s_18_1_1_U240                                            |hls_dummy_mul_10s_10s_18_1_1_292                                              |    72|
|440   |    mul_10s_10s_18_1_1_U241                                            |hls_dummy_mul_10s_10s_18_1_1_293                                              |    72|
|441   |    mul_10s_10s_18_1_1_U242                                            |hls_dummy_mul_10s_10s_18_1_1_294                                              |   106|
|442   |    mul_10s_10s_18_1_1_U243                                            |hls_dummy_mul_10s_10s_18_1_1_295                                              |    73|
|443   |    mul_10s_10s_18_1_1_U244                                            |hls_dummy_mul_10s_10s_18_1_1_296                                              |    72|
|444   |    mul_10s_10s_18_1_1_U245                                            |hls_dummy_mul_10s_10s_18_1_1_297                                              |    87|
|445   |    mul_10s_10s_18_1_1_U246                                            |hls_dummy_mul_10s_10s_18_1_1_298                                              |    72|
|446   |    mul_10s_10s_18_1_1_U247                                            |hls_dummy_mul_10s_10s_18_1_1_299                                              |    72|
|447   |    mul_10s_10s_18_1_1_U248                                            |hls_dummy_mul_10s_10s_18_1_1_300                                              |    91|
|448   |    mul_10s_10s_18_1_1_U249                                            |hls_dummy_mul_10s_10s_18_1_1_301                                              |    72|
|449   |    mul_10s_10s_18_1_1_U25                                             |hls_dummy_mul_10s_10s_18_1_1_302                                              |   104|
|450   |    mul_10s_10s_18_1_1_U250                                            |hls_dummy_mul_10s_10s_18_1_1_303                                              |    73|
|451   |    mul_10s_10s_18_1_1_U251                                            |hls_dummy_mul_10s_10s_18_1_1_304                                              |    72|
|452   |    mul_10s_10s_18_1_1_U252                                            |hls_dummy_mul_10s_10s_18_1_1_305                                              |    82|
|453   |    mul_10s_10s_18_1_1_U253                                            |hls_dummy_mul_10s_10s_18_1_1_306                                              |    72|
|454   |    mul_10s_10s_18_1_1_U254                                            |hls_dummy_mul_10s_10s_18_1_1_307                                              |    72|
|455   |    mul_10s_10s_18_1_1_U255                                            |hls_dummy_mul_10s_10s_18_1_1_308                                              |    72|
|456   |    mul_10s_10s_18_1_1_U256                                            |hls_dummy_mul_10s_10s_18_1_1_309                                              |    77|
|457   |    mul_10s_10s_18_1_1_U257                                            |hls_dummy_mul_10s_10s_18_1_1_310                                              |    84|
|458   |    mul_10s_10s_18_1_1_U258                                            |hls_dummy_mul_10s_10s_18_1_1_311                                              |   100|
|459   |    mul_10s_10s_18_1_1_U259                                            |hls_dummy_mul_10s_10s_18_1_1_312                                              |    72|
|460   |    mul_10s_10s_18_1_1_U26                                             |hls_dummy_mul_10s_10s_18_1_1_313                                              |   104|
|461   |    mul_10s_10s_18_1_1_U260                                            |hls_dummy_mul_10s_10s_18_1_1_314                                              |    72|
|462   |    mul_10s_10s_18_1_1_U261                                            |hls_dummy_mul_10s_10s_18_1_1_315                                              |   100|
|463   |    mul_10s_10s_18_1_1_U262                                            |hls_dummy_mul_10s_10s_18_1_1_316                                              |    84|
|464   |    mul_10s_10s_18_1_1_U263                                            |hls_dummy_mul_10s_10s_18_1_1_317                                              |    72|
|465   |    mul_10s_10s_18_1_1_U264                                            |hls_dummy_mul_10s_10s_18_1_1_318                                              |    87|
|466   |    mul_10s_10s_18_1_1_U265                                            |hls_dummy_mul_10s_10s_18_1_1_319                                              |    72|
|467   |    mul_10s_10s_18_1_1_U266                                            |hls_dummy_mul_10s_10s_18_1_1_320                                              |    72|
|468   |    mul_10s_10s_18_1_1_U267                                            |hls_dummy_mul_10s_10s_18_1_1_321                                              |   102|
|469   |    mul_10s_10s_18_1_1_U268                                            |hls_dummy_mul_10s_10s_18_1_1_322                                              |    83|
|470   |    mul_10s_10s_18_1_1_U269                                            |hls_dummy_mul_10s_10s_18_1_1_323                                              |    73|
|471   |    mul_10s_10s_18_1_1_U27                                             |hls_dummy_mul_10s_10s_18_1_1_324                                              |   104|
|472   |    mul_10s_10s_18_1_1_U270                                            |hls_dummy_mul_10s_10s_18_1_1_325                                              |    72|
|473   |    mul_10s_10s_18_1_1_U271                                            |hls_dummy_mul_10s_10s_18_1_1_326                                              |    82|
|474   |    mul_10s_10s_18_1_1_U272                                            |hls_dummy_mul_10s_10s_18_1_1_327                                              |    72|
|475   |    mul_10s_10s_18_1_1_U273                                            |hls_dummy_mul_10s_10s_18_1_1_328                                              |    72|
|476   |    mul_10s_10s_18_1_1_U274                                            |hls_dummy_mul_10s_10s_18_1_1_329                                              |    72|
|477   |    mul_10s_10s_18_1_1_U275                                            |hls_dummy_mul_10s_10s_18_1_1_330                                              |    77|
|478   |    mul_10s_10s_18_1_1_U276                                            |hls_dummy_mul_10s_10s_18_1_1_331                                              |    84|
|479   |    mul_10s_10s_18_1_1_U277                                            |hls_dummy_mul_10s_10s_18_1_1_332                                              |    91|
|480   |    mul_10s_10s_18_1_1_U278                                            |hls_dummy_mul_10s_10s_18_1_1_333                                              |    72|
|481   |    mul_10s_10s_18_1_1_U279                                            |hls_dummy_mul_10s_10s_18_1_1_334                                              |    81|
|482   |    mul_10s_10s_18_1_1_U28                                             |hls_dummy_mul_10s_10s_18_1_1_335                                              |   118|
|483   |    mul_10s_10s_18_1_1_U280                                            |hls_dummy_mul_10s_10s_18_1_1_336                                              |    91|
|484   |    mul_10s_10s_18_1_1_U281                                            |hls_dummy_mul_10s_10s_18_1_1_337                                              |    73|
|485   |    mul_10s_10s_18_1_1_U282                                            |hls_dummy_mul_10s_10s_18_1_1_338                                              |    87|
|486   |    mul_10s_10s_18_1_1_U283                                            |hls_dummy_mul_10s_10s_18_1_1_339                                              |   102|
|487   |    mul_10s_10s_18_1_1_U284                                            |hls_dummy_mul_10s_10s_18_1_1_340                                              |    81|
|488   |    mul_10s_10s_18_1_1_U285                                            |hls_dummy_mul_10s_10s_18_1_1_341                                              |    81|
|489   |    mul_10s_10s_18_1_1_U286                                            |hls_dummy_mul_10s_10s_18_1_1_342                                              |   100|
|490   |    mul_10s_10s_18_1_1_U287                                            |hls_dummy_mul_10s_10s_18_1_1_343                                              |    81|
|491   |    mul_10s_10s_18_1_1_U288                                            |hls_dummy_mul_10s_10s_18_1_1_344                                              |    82|
|492   |    mul_10s_10s_18_1_1_U289                                            |hls_dummy_mul_10s_10s_18_1_1_345                                              |    81|
|493   |    mul_10s_10s_18_1_1_U29                                             |hls_dummy_mul_10s_10s_18_1_1_346                                              |    84|
|494   |    mul_10s_10s_18_1_1_U290                                            |hls_dummy_mul_10s_10s_18_1_1_347                                              |    82|
|495   |    mul_10s_10s_18_1_1_U291                                            |hls_dummy_mul_10s_10s_18_1_1_348                                              |    81|
|496   |    mul_10s_10s_18_1_1_U292                                            |hls_dummy_mul_10s_10s_18_1_1_349                                              |    72|
|497   |    mul_10s_10s_18_1_1_U293                                            |hls_dummy_mul_10s_10s_18_1_1_350                                              |    87|
|498   |    mul_10s_10s_18_1_1_U294                                            |hls_dummy_mul_10s_10s_18_1_1_351                                              |    86|
|499   |    mul_10s_10s_18_1_1_U295                                            |hls_dummy_mul_10s_10s_18_1_1_352                                              |    84|
|500   |    mul_10s_10s_18_1_1_U296                                            |hls_dummy_mul_10s_10s_18_1_1_353                                              |    91|
|501   |    mul_10s_10s_18_1_1_U297                                            |hls_dummy_mul_10s_10s_18_1_1_354                                              |    72|
|502   |    mul_10s_10s_18_1_1_U298                                            |hls_dummy_mul_10s_10s_18_1_1_355                                              |    72|
|503   |    mul_10s_10s_18_1_1_U299                                            |hls_dummy_mul_10s_10s_18_1_1_356                                              |    91|
|504   |    mul_10s_10s_18_1_1_U30                                             |hls_dummy_mul_10s_10s_18_1_1_357                                              |    91|
|505   |    mul_10s_10s_18_1_1_U300                                            |hls_dummy_mul_10s_10s_18_1_1_358                                              |    73|
|506   |    mul_10s_10s_18_1_1_U301                                            |hls_dummy_mul_10s_10s_18_1_1_359                                              |    72|
|507   |    mul_10s_10s_18_1_1_U302                                            |hls_dummy_mul_10s_10s_18_1_1_360                                              |    87|
|508   |    mul_10s_10s_18_1_1_U303                                            |hls_dummy_mul_10s_10s_18_1_1_361                                              |    72|
|509   |    mul_10s_10s_18_1_1_U304                                            |hls_dummy_mul_10s_10s_18_1_1_362                                              |    72|
|510   |    mul_10s_10s_18_1_1_U305                                            |hls_dummy_mul_10s_10s_18_1_1_363                                              |    91|
|511   |    mul_10s_10s_18_1_1_U306                                            |hls_dummy_mul_10s_10s_18_1_1_364                                              |    72|
|512   |    mul_10s_10s_18_1_1_U307                                            |hls_dummy_mul_10s_10s_18_1_1_365                                              |    73|
|513   |    mul_10s_10s_18_1_1_U308                                            |hls_dummy_mul_10s_10s_18_1_1_366                                              |    72|
|514   |    mul_10s_10s_18_1_1_U309                                            |hls_dummy_mul_10s_10s_18_1_1_367                                              |    82|
|515   |    mul_10s_10s_18_1_1_U31                                             |hls_dummy_mul_10s_10s_18_1_1_368                                              |    81|
|516   |    mul_10s_10s_18_1_1_U310                                            |hls_dummy_mul_10s_10s_18_1_1_369                                              |    72|
|517   |    mul_10s_10s_18_1_1_U311                                            |hls_dummy_mul_10s_10s_18_1_1_370                                              |    72|
|518   |    mul_10s_10s_18_1_1_U312                                            |hls_dummy_mul_10s_10s_18_1_1_371                                              |    72|
|519   |    mul_10s_10s_18_1_1_U313                                            |hls_dummy_mul_10s_10s_18_1_1_372                                              |    77|
|520   |    mul_10s_10s_18_1_1_U314                                            |hls_dummy_mul_10s_10s_18_1_1_373                                              |    99|
|521   |    mul_10s_10s_18_1_1_U315                                            |hls_dummy_mul_10s_10s_18_1_1_374                                              |    91|
|522   |    mul_10s_10s_18_1_1_U316                                            |hls_dummy_mul_10s_10s_18_1_1_375                                              |    72|
|523   |    mul_10s_10s_18_1_1_U317                                            |hls_dummy_mul_10s_10s_18_1_1_376                                              |    72|
|524   |    mul_10s_10s_18_1_1_U318                                            |hls_dummy_mul_10s_10s_18_1_1_377                                              |    91|
|525   |    mul_10s_10s_18_1_1_U319                                            |hls_dummy_mul_10s_10s_18_1_1_378                                              |    73|
|526   |    mul_10s_10s_18_1_1_U32                                             |hls_dummy_mul_10s_10s_18_1_1_379                                              |    72|
|527   |    mul_10s_10s_18_1_1_U320                                            |hls_dummy_mul_10s_10s_18_1_1_380                                              |    72|
|528   |    mul_10s_10s_18_1_1_U321                                            |hls_dummy_mul_10s_10s_18_1_1_381                                              |    87|
|529   |    mul_10s_10s_18_1_1_U322                                            |hls_dummy_mul_10s_10s_18_1_1_382                                              |    72|
|530   |    mul_10s_10s_18_1_1_U323                                            |hls_dummy_mul_10s_10s_18_1_1_383                                              |    72|
|531   |    mul_10s_10s_18_1_1_U324                                            |hls_dummy_mul_10s_10s_18_1_1_384                                              |    91|
|532   |    mul_10s_10s_18_1_1_U325                                            |hls_dummy_mul_10s_10s_18_1_1_385                                              |    72|
|533   |    mul_10s_10s_18_1_1_U326                                            |hls_dummy_mul_10s_10s_18_1_1_386                                              |    73|
|534   |    mul_10s_10s_18_1_1_U327                                            |hls_dummy_mul_10s_10s_18_1_1_387                                              |    72|
|535   |    mul_10s_10s_18_1_1_U328                                            |hls_dummy_mul_10s_10s_18_1_1_388                                              |    82|
|536   |    mul_10s_10s_18_1_1_U329                                            |hls_dummy_mul_10s_10s_18_1_1_389                                              |    72|
|537   |    mul_10s_10s_18_1_1_U33                                             |hls_dummy_mul_10s_10s_18_1_1_390                                              |    91|
|538   |    mul_10s_10s_18_1_1_U330                                            |hls_dummy_mul_10s_10s_18_1_1_391                                              |    72|
|539   |    mul_10s_10s_18_1_1_U331                                            |hls_dummy_mul_10s_10s_18_1_1_392                                              |    72|
|540   |    mul_10s_10s_18_1_1_U332                                            |hls_dummy_mul_10s_10s_18_1_1_393                                              |    77|
|541   |    mul_10s_10s_18_1_1_U333                                            |hls_dummy_mul_10s_10s_18_1_1_394                                              |    93|
|542   |    mul_10s_10s_18_1_1_U334                                            |hls_dummy_mul_10s_10s_18_1_1_395                                              |    91|
|543   |    mul_10s_10s_18_1_1_U335                                            |hls_dummy_mul_10s_10s_18_1_1_396                                              |    72|
|544   |    mul_10s_10s_18_1_1_U336                                            |hls_dummy_mul_10s_10s_18_1_1_397                                              |    72|
|545   |    mul_10s_10s_18_1_1_U337                                            |hls_dummy_mul_10s_10s_18_1_1_398                                              |    91|
|546   |    mul_10s_10s_18_1_1_U338                                            |hls_dummy_mul_10s_10s_18_1_1_399                                              |    88|
|547   |    mul_10s_10s_18_1_1_U339                                            |hls_dummy_mul_10s_10s_18_1_1_400                                              |    72|
|548   |    mul_10s_10s_18_1_1_U34                                             |hls_dummy_mul_10s_10s_18_1_1_401                                              |    73|
|549   |    mul_10s_10s_18_1_1_U340                                            |hls_dummy_mul_10s_10s_18_1_1_402                                              |    87|
|550   |    mul_10s_10s_18_1_1_U341                                            |hls_dummy_mul_10s_10s_18_1_1_403                                              |    72|
|551   |    mul_10s_10s_18_1_1_U342                                            |hls_dummy_mul_10s_10s_18_1_1_404                                              |    81|
|552   |    mul_10s_10s_18_1_1_U343                                            |hls_dummy_mul_10s_10s_18_1_1_405                                              |   100|
|553   |    mul_10s_10s_18_1_1_U344                                            |hls_dummy_mul_10s_10s_18_1_1_406                                              |    72|
|554   |    mul_10s_10s_18_1_1_U345                                            |hls_dummy_mul_10s_10s_18_1_1_407                                              |    73|
|555   |    mul_10s_10s_18_1_1_U346                                            |hls_dummy_mul_10s_10s_18_1_1_408                                              |    81|
|556   |    mul_10s_10s_18_1_1_U347                                            |hls_dummy_mul_10s_10s_18_1_1_409                                              |    73|
|557   |    mul_10s_10s_18_1_1_U348                                            |hls_dummy_mul_10s_10s_18_1_1_410                                              |    72|
|558   |    mul_10s_10s_18_1_1_U349                                            |hls_dummy_mul_10s_10s_18_1_1_411                                              |    72|
|559   |    mul_10s_10s_18_1_1_U35                                             |hls_dummy_mul_10s_10s_18_1_1_412                                              |    72|
|560   |    mul_10s_10s_18_1_1_U350                                            |hls_dummy_mul_10s_10s_18_1_1_413                                              |    72|
|561   |    mul_10s_10s_18_1_1_U351                                            |hls_dummy_mul_10s_10s_18_1_1_414                                              |    77|
|562   |    mul_10s_10s_18_1_1_U352                                            |hls_dummy_mul_10s_10s_18_1_1_415                                              |    93|
|563   |    mul_10s_10s_18_1_1_U353                                            |hls_dummy_mul_10s_10s_18_1_1_416                                              |    91|
|564   |    mul_10s_10s_18_1_1_U354                                            |hls_dummy_mul_10s_10s_18_1_1_417                                              |    72|
|565   |    mul_10s_10s_18_1_1_U355                                            |hls_dummy_mul_10s_10s_18_1_1_418                                              |    72|
|566   |    mul_10s_10s_18_1_1_U356                                            |hls_dummy_mul_10s_10s_18_1_1_419                                              |   100|
|567   |    mul_10s_10s_18_1_1_U357                                            |hls_dummy_mul_10s_10s_18_1_1_420                                              |    82|
|568   |    mul_10s_10s_18_1_1_U358                                            |hls_dummy_mul_10s_10s_18_1_1_421                                              |    72|
|569   |    mul_10s_10s_18_1_1_U359                                            |hls_dummy_mul_10s_10s_18_1_1_422                                              |   102|
|570   |    mul_10s_10s_18_1_1_U36                                             |hls_dummy_mul_10s_10s_18_1_1_423                                              |    87|
|571   |    mul_10s_10s_18_1_1_U360                                            |hls_dummy_mul_10s_10s_18_1_1_424                                              |    72|
|572   |    mul_10s_10s_18_1_1_U361                                            |hls_dummy_mul_10s_10s_18_1_1_425                                              |    87|
|573   |    mul_10s_10s_18_1_1_U362                                            |hls_dummy_mul_10s_10s_18_1_1_426                                              |   100|
|574   |    mul_10s_10s_18_1_1_U363                                            |hls_dummy_mul_10s_10s_18_1_1_427                                              |    72|
|575   |    mul_10s_10s_18_1_1_U364                                            |hls_dummy_mul_10s_10s_18_1_1_428                                              |    88|
|576   |    mul_10s_10s_18_1_1_U365                                            |hls_dummy_mul_10s_10s_18_1_1_429                                              |    72|
|577   |    mul_10s_10s_18_1_1_U366                                            |hls_dummy_mul_10s_10s_18_1_1_430                                              |    73|
|578   |    mul_10s_10s_18_1_1_U367                                            |hls_dummy_mul_10s_10s_18_1_1_431                                              |    72|
|579   |    mul_10s_10s_18_1_1_U368                                            |hls_dummy_mul_10s_10s_18_1_1_432                                              |    87|
|580   |    mul_10s_10s_18_1_1_U369                                            |hls_dummy_mul_10s_10s_18_1_1_433                                              |    72|
|581   |    mul_10s_10s_18_1_1_U37                                             |hls_dummy_mul_10s_10s_18_1_1_434                                              |    72|
|582   |    mul_10s_10s_18_1_1_U370                                            |hls_dummy_mul_10s_10s_18_1_1_435                                              |    86|
|583   |    mul_10s_10s_18_1_1_U371                                            |hls_dummy_mul_10s_10s_18_1_1_436                                              |    84|
|584   |    mul_10s_10s_18_1_1_U372                                            |hls_dummy_mul_10s_10s_18_1_1_437                                              |    91|
|585   |    mul_10s_10s_18_1_1_U373                                            |hls_dummy_mul_10s_10s_18_1_1_438                                              |    81|
|586   |    mul_10s_10s_18_1_1_U374                                            |hls_dummy_mul_10s_10s_18_1_1_439                                              |    72|
|587   |    mul_10s_10s_18_1_1_U375                                            |hls_dummy_mul_10s_10s_18_1_1_440                                              |    91|
|588   |    mul_10s_10s_18_1_1_U376                                            |hls_dummy_mul_10s_10s_18_1_1_441                                              |    88|
|589   |    mul_10s_10s_18_1_1_U377                                            |hls_dummy_mul_10s_10s_18_1_1_442                                              |    87|
|590   |    mul_10s_10s_18_1_1_U378                                            |hls_dummy_mul_10s_10s_18_1_1_443                                              |    87|
|591   |    mul_10s_10s_18_1_1_U379                                            |hls_dummy_mul_10s_10s_18_1_1_444                                              |    81|
|592   |    mul_10s_10s_18_1_1_U38                                             |hls_dummy_mul_10s_10s_18_1_1_445                                              |    81|
|593   |    mul_10s_10s_18_1_1_U380                                            |hls_dummy_mul_10s_10s_18_1_1_446                                              |    81|
|594   |    mul_10s_10s_18_1_1_U381                                            |hls_dummy_mul_10s_10s_18_1_1_447                                              |    91|
|595   |    mul_10s_10s_18_1_1_U382                                            |hls_dummy_mul_10s_10s_18_1_1_448                                              |    81|
|596   |    mul_10s_10s_18_1_1_U383                                            |hls_dummy_mul_10s_10s_18_1_1_449                                              |    88|
|597   |    mul_10s_10s_18_1_1_U384                                            |hls_dummy_mul_10s_10s_18_1_1_450                                              |    72|
|598   |    mul_10s_10s_18_1_1_U385                                            |hls_dummy_mul_10s_10s_18_1_1_451                                              |    82|
|599   |    mul_10s_10s_18_1_1_U386                                            |hls_dummy_mul_10s_10s_18_1_1_452                                              |    72|
|600   |    mul_10s_10s_18_1_1_U387                                            |hls_dummy_mul_10s_10s_18_1_1_453                                              |    83|
|601   |    mul_10s_10s_18_1_1_U388                                            |hls_dummy_mul_10s_10s_18_1_1_454                                              |    87|
|602   |    mul_10s_10s_18_1_1_U389                                            |hls_dummy_mul_10s_10s_18_1_1_455                                              |    77|
|603   |    mul_10s_10s_18_1_1_U39                                             |hls_dummy_mul_10s_10s_18_1_1_456                                              |   106|
|604   |    mul_10s_10s_18_1_1_U40                                             |hls_dummy_mul_10s_10s_18_1_1_457                                              |    72|
|605   |    mul_10s_10s_18_1_1_U41                                             |hls_dummy_mul_10s_10s_18_1_1_458                                              |    73|
|606   |    mul_10s_10s_18_1_1_U42                                             |hls_dummy_mul_10s_10s_18_1_1_459                                              |    72|
|607   |    mul_10s_10s_18_1_1_U43                                             |hls_dummy_mul_10s_10s_18_1_1_460                                              |    82|
|608   |    mul_10s_10s_18_1_1_U44                                             |hls_dummy_mul_10s_10s_18_1_1_461                                              |    83|
|609   |    mul_10s_10s_18_1_1_U45                                             |hls_dummy_mul_10s_10s_18_1_1_462                                              |    72|
|610   |    mul_10s_10s_18_1_1_U46                                             |hls_dummy_mul_10s_10s_18_1_1_463                                              |    72|
|611   |    mul_10s_10s_18_1_1_U47                                             |hls_dummy_mul_10s_10s_18_1_1_464                                              |    77|
|612   |    mul_10s_10s_18_1_1_U48                                             |hls_dummy_mul_10s_10s_18_1_1_465                                              |    84|
|613   |    mul_10s_10s_18_1_1_U49                                             |hls_dummy_mul_10s_10s_18_1_1_466                                              |    91|
|614   |    mul_10s_10s_18_1_1_U50                                             |hls_dummy_mul_10s_10s_18_1_1_467                                              |    81|
|615   |    mul_10s_10s_18_1_1_U51                                             |hls_dummy_mul_10s_10s_18_1_1_468                                              |    72|
|616   |    mul_10s_10s_18_1_1_U52                                             |hls_dummy_mul_10s_10s_18_1_1_469                                              |   106|
|617   |    mul_10s_10s_18_1_1_U53                                             |hls_dummy_mul_10s_10s_18_1_1_470                                              |    82|
|618   |    mul_10s_10s_18_1_1_U54                                             |hls_dummy_mul_10s_10s_18_1_1_471                                              |    72|
|619   |    mul_10s_10s_18_1_1_U55                                             |hls_dummy_mul_10s_10s_18_1_1_472                                              |    87|
|620   |    mul_10s_10s_18_1_1_U56                                             |hls_dummy_mul_10s_10s_18_1_1_473                                              |    72|
|621   |    mul_10s_10s_18_1_1_U57                                             |hls_dummy_mul_10s_10s_18_1_1_474                                              |    72|
|622   |    mul_10s_10s_18_1_1_U58                                             |hls_dummy_mul_10s_10s_18_1_1_475                                              |    91|
|623   |    mul_10s_10s_18_1_1_U59                                             |hls_dummy_mul_10s_10s_18_1_1_476                                              |    72|
|624   |    mul_10s_10s_18_1_1_U60                                             |hls_dummy_mul_10s_10s_18_1_1_477                                              |    73|
|625   |    mul_10s_10s_18_1_1_U61                                             |hls_dummy_mul_10s_10s_18_1_1_478                                              |    72|
|626   |    mul_10s_10s_18_1_1_U62                                             |hls_dummy_mul_10s_10s_18_1_1_479                                              |    82|
|627   |    mul_10s_10s_18_1_1_U63                                             |hls_dummy_mul_10s_10s_18_1_1_480                                              |    72|
|628   |    mul_10s_10s_18_1_1_U64                                             |hls_dummy_mul_10s_10s_18_1_1_481                                              |    81|
|629   |    mul_10s_10s_18_1_1_U65                                             |hls_dummy_mul_10s_10s_18_1_1_482                                              |    72|
|630   |    mul_10s_10s_18_1_1_U66                                             |hls_dummy_mul_10s_10s_18_1_1_483                                              |    77|
|631   |    mul_10s_10s_18_1_1_U67                                             |hls_dummy_mul_10s_10s_18_1_1_484                                              |    84|
|632   |    mul_10s_10s_18_1_1_U68                                             |hls_dummy_mul_10s_10s_18_1_1_485                                              |    91|
|633   |    mul_10s_10s_18_1_1_U69                                             |hls_dummy_mul_10s_10s_18_1_1_486                                              |    72|
|634   |    mul_10s_10s_18_1_1_U70                                             |hls_dummy_mul_10s_10s_18_1_1_487                                              |    72|
|635   |    mul_10s_10s_18_1_1_U71                                             |hls_dummy_mul_10s_10s_18_1_1_488                                              |    91|
|636   |    mul_10s_10s_18_1_1_U72                                             |hls_dummy_mul_10s_10s_18_1_1_489                                              |    73|
|637   |    mul_10s_10s_18_1_1_U73                                             |hls_dummy_mul_10s_10s_18_1_1_490                                              |    72|
|638   |    mul_10s_10s_18_1_1_U74                                             |hls_dummy_mul_10s_10s_18_1_1_491                                              |    87|
|639   |    mul_10s_10s_18_1_1_U75                                             |hls_dummy_mul_10s_10s_18_1_1_492                                              |    72|
|640   |    mul_10s_10s_18_1_1_U76                                             |hls_dummy_mul_10s_10s_18_1_1_493                                              |    81|
|641   |    mul_10s_10s_18_1_1_U77                                             |hls_dummy_mul_10s_10s_18_1_1_494                                              |    91|
|642   |    mul_10s_10s_18_1_1_U78                                             |hls_dummy_mul_10s_10s_18_1_1_495                                              |    72|
|643   |    mul_10s_10s_18_1_1_U79                                             |hls_dummy_mul_10s_10s_18_1_1_496                                              |    88|
|644   |    mul_10s_10s_18_1_1_U80                                             |hls_dummy_mul_10s_10s_18_1_1_497                                              |    72|
|645   |    mul_10s_10s_18_1_1_U81                                             |hls_dummy_mul_10s_10s_18_1_1_498                                              |    73|
|646   |    mul_10s_10s_18_1_1_U82                                             |hls_dummy_mul_10s_10s_18_1_1_499                                              |    72|
|647   |    mul_10s_10s_18_1_1_U83                                             |hls_dummy_mul_10s_10s_18_1_1_500                                              |    72|
|648   |    mul_10s_10s_18_1_1_U84                                             |hls_dummy_mul_10s_10s_18_1_1_501                                              |    72|
|649   |    mul_10s_10s_18_1_1_U85                                             |hls_dummy_mul_10s_10s_18_1_1_502                                              |    86|
|650   |    mul_10s_10s_18_1_1_U86                                             |hls_dummy_mul_10s_10s_18_1_1_503                                              |    84|
|651   |    mul_10s_10s_18_1_1_U87                                             |hls_dummy_mul_10s_10s_18_1_1_504                                              |    91|
|652   |    mul_10s_10s_18_1_1_U88                                             |hls_dummy_mul_10s_10s_18_1_1_505                                              |    72|
|653   |    mul_10s_10s_18_1_1_U89                                             |hls_dummy_mul_10s_10s_18_1_1_506                                              |    72|
|654   |    mul_10s_10s_18_1_1_U90                                             |hls_dummy_mul_10s_10s_18_1_1_507                                              |    91|
|655   |    mul_10s_10s_18_1_1_U91                                             |hls_dummy_mul_10s_10s_18_1_1_508                                              |    73|
|656   |    mul_10s_10s_18_1_1_U92                                             |hls_dummy_mul_10s_10s_18_1_1_509                                              |    81|
|657   |    mul_10s_10s_18_1_1_U93                                             |hls_dummy_mul_10s_10s_18_1_1_510                                              |    87|
|658   |    mul_10s_10s_18_1_1_U94                                             |hls_dummy_mul_10s_10s_18_1_1_511                                              |    81|
|659   |    mul_10s_10s_18_1_1_U95                                             |hls_dummy_mul_10s_10s_18_1_1_512                                              |    72|
|660   |    mul_10s_10s_18_1_1_U96                                             |hls_dummy_mul_10s_10s_18_1_1_513                                              |    91|
|661   |    mul_10s_10s_18_1_1_U97                                             |hls_dummy_mul_10s_10s_18_1_1_514                                              |    72|
|662   |    mul_10s_10s_18_1_1_U98                                             |hls_dummy_mul_10s_10s_18_1_1_515                                              |    73|
|663   |    mul_10s_10s_18_1_1_U99                                             |hls_dummy_mul_10s_10s_18_1_1_516                                              |    72|
|664   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4     |  4677|
|665   |  sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_20_1_2_s |  6758|
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:03:19 . Memory (MB): peak = 4254.855 ; gain = 1822.875 ; free physical = 276470 ; free virtual = 415031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 502 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:03:22 . Memory (MB): peak = 4258.766 ; gain = 1826.785 ; free physical = 291131 ; free virtual = 429692
Synthesis Optimization Complete : Time (s): cpu = 00:02:51 ; elapsed = 00:03:22 . Memory (MB): peak = 4258.766 ; gain = 1826.785 ; free physical = 291156 ; free virtual = 429688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4258.766 ; gain = 0.000 ; free physical = 290876 ; free virtual = 429557
INFO: [Netlist 29-17] Analyzing 5448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4469.004 ; gain = 0.000 ; free physical = 298852 ; free virtual = 429011
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 1ed6d162
INFO: [Common 17-83] Releasing license: Synthesis
214 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:20 ; elapsed = 00:03:49 . Memory (MB): peak = 4469.004 ; gain = 2060.883 ; free physical = 299084 ; free virtual = 429242
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18227.082; main = 3747.914; forked = 14868.768
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23266.703; main = 4469.008; forked = 19011.844
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4533.035 ; gain = 64.031 ; free physical = 299079 ; free virtual = 429237

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 119d6f470

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4612.426 ; gain = 79.391 ; free physical = 299045 ; free virtual = 429198

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 42 inverters resulting in an inversion of 5317 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e4ea638f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 304508 ; free virtual = 429009
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 42 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12516525c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306803 ; free virtual = 429027
INFO: [Opt 31-389] Phase Constant propagation created 101 cells and removed 221 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b2c2ff0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306768 ; free virtual = 428998
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 166db69c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306525 ; free virtual = 428773
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 166db69c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306765 ; free virtual = 429013
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              42  |                                              0  |
|  Constant propagation         |             101  |             221  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 166db69c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306767 ; free virtual = 429015

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 166db69c4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306766 ; free virtual = 429014

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 166db69c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306766 ; free virtual = 429014

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306765 ; free virtual = 429013
Ending Netlist Obfuscation Task | Checksum: 166db69c4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4785.379 ; gain = 0.000 ; free physical = 306765 ; free virtual = 429013
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4785.379 ; gain = 316.375 ; free physical = 306765 ; free virtual = 429013
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 03:32:07 2025...
