// Seed: 2040453087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    .id_15(id_13),
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  logic [7:0] id_9;
  assign id_9[1] = id_2;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_5,
      id_1,
      id_6,
      id_4,
      id_8,
      id_1,
      id_1,
      id_3,
      id_5,
      id_1,
      id_8,
      id_5
  );
  tri1 id_10 = 1;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
endmodule
