<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml toplvl.twx toplvl.ncd -o toplvl.twr toplvl.pcf -ucf
exam1.ucf

</twCmdLine><twDesign>toplvl.ncd</twDesign><twDesignPath>toplvl.ncd</twDesignPath><twPCF>toplvl.pcf</twPCF><twPcfPath>toplvl.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk_in&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_1 = PERIOD TIMEGRP &quot;clk_in&quot; 16.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP &quot;clk_in&quot; 16.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="clkControl/dcm_sp_inst/CLKIN" logResource="clkControl/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkControl/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="clkControl/dcm_sp_inst/CLKIN" logResource="clkControl/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkControl/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="12.666" period="16.666" constraintValue="16.666" deviceLimit="4.000" freqLimit="250.000" physResource="clkControl/dcm_sp_inst/CLKIN" logResource="clkControl/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkControl/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_2 = PERIOD &quot;v_clk&quot; 40 ns HIGH 50 %;" ScopeName="">TS_2 = PERIOD TIMEGRP &quot;v_clk&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP &quot;v_clk&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="v_clk"/><twPinLimit anchorID="13" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y26.CLKB" clockNet="v_clk"/><twPinLimit anchorID="14" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y22.CLKB" clockNet="v_clk"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk_in&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/siwua (SLICE_X23Y23.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.257</twSlack><twSrc BELType="FF">controlModule/state_FSM_FFd3</twSrc><twDest BELType="FF">controlModule/siwua</twDest><twTotPathDel>3.176</twTotPathDel><twClkSkew dest = "0.682" src = "0.780">0.098</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/state_FSM_FFd3</twSrc><twDest BELType='FF'>controlModule/siwua</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/state_FSM_FFd5</twComp><twBEL>controlModule/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.241</twDelInfo><twComp>controlModule/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>controlModule/siwua</twComp><twBEL>controlModule/siwua</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>3.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/d_7 (SLICE_X14Y63.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.918</twSlack><twSrc BELType="FF">controlModule/state_FSM_FFd5</twSrc><twDest BELType="FF">controlModule/d_7</twDest><twTotPathDel>2.595</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/state_FSM_FFd5</twSrc><twDest BELType='FF'>controlModule/d_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/state_FSM_FFd5</twComp><twBEL>controlModule/state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>controlModule/state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>controlModule/d&lt;7&gt;</twComp><twBEL>controlModule/tmp_d&lt;7&gt;LogicTrst1</twBEL><twBEL>controlModule/d_7</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>1.721</twRouteDel><twTotDel>2.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/oe_l (SLICE_X23Y55.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.941</twSlack><twSrc BELType="FF">controlModule/state_FSM_FFd10</twSrc><twDest BELType="FF">controlModule/oe_l</twDest><twTotPathDel>2.566</twTotPathDel><twClkSkew dest = "0.289" src = "0.313">0.024</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/state_FSM_FFd10</twSrc><twDest BELType='FF'>controlModule/oe_l</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>controlModule/state_FSM_FFd10</twComp><twBEL>controlModule/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>controlModule/state_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>controlModule/oe_l</twComp><twBEL>controlModule/oe_l_rstpot1</twBEL><twBEL>controlModule/oe_l</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>1.668</twRouteDel><twTotDel>2.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/state_FSM_FFd7 (SLICE_X14Y49.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">controlModule/state_FSM_FFd8</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd7</twDest><twTotPathDel>0.391</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controlModule/state_FSM_FFd8</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>controlModule/state_FSM_FFd9</twComp><twBEL>controlModule/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>controlModule/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>controlModule/state_FSM_FFd9</twComp><twBEL>controlModule/state_FSM_FFd7-In1</twBEL><twBEL>controlModule/state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>82.1</twPctLog><twPctRoute>17.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/d_int_7 (SLICE_X14Y55.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">controlModule/d_int_7</twSrc><twDest BELType="FF">controlModule/d_int_7</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controlModule/d_int_7</twSrc><twDest BELType='FF'>controlModule/d_int_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>controlModule/d_int&lt;7&gt;</twComp><twBEL>controlModule/d_int_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>controlModule/d_int&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>controlModule/d_int&lt;7&gt;</twComp><twBEL>controlModule/d_int_7_rstpot</twBEL><twBEL>controlModule/d_int_7</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/state_FSM_FFd1 (SLICE_X16Y48.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">controlModule/state_FSM_FFd2</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd1</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controlModule/state_FSM_FFd2</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>controlModule/state_FSM_FFd5</twComp><twBEL>controlModule/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>controlModule/state_FSM_FFd1-In</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>controlModule/state_FSM_FFd5</twComp><twBEL>controlModule/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.307</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">d_clk</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="d_clk"/><twPinLimit anchorID="30" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="d_clk"/><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="d_clk"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk_in&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667         HIGH 50%;</twConstName><twItemCnt>3489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>642</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.874</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y30.ADDRB8), 6 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.124</twSlack><twSrc BELType="FF">vgaModule/h_counter_5</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.372</twTotPathDel><twClkSkew dest = "0.750" src = "0.717">-0.033</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_5</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;7&gt;</twComp><twBEL>vgaModule/h_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>vgaModule/h_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;5&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;7:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.251</twDelInfo><twComp>addr_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y30.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>7.188</twRouteDel><twTotDel>8.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.285</twSlack><twSrc BELType="FF">vgaModule/h_counter_1</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.212</twTotPathDel><twClkSkew dest = "0.750" src = "0.716">-0.034</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_1</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>vgaModule/h_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;5&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;7:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.251</twDelInfo><twComp>addr_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y30.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>7.028</twRouteDel><twTotDel>8.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.368</twSlack><twSrc BELType="FF">vgaModule/h_counter_4</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.128</twTotPathDel><twClkSkew dest = "0.750" src = "0.717">-0.033</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_4</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;7&gt;</twComp><twBEL>vgaModule/h_counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>vgaModule/h_counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;5&gt;</twComp><twBEL>vgaModule/Madd_addr&lt;7:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.251</twDelInfo><twComp>addr_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y30.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>6.944</twRouteDel><twTotDel>8.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.ADDRB6), 4 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.251</twSlack><twSrc BELType="FF">vgaModule/h_counter_0</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.288</twTotPathDel><twClkSkew dest = "0.792" src = "0.716">-0.076</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_0</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>vgaModule/h_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;0&gt;</twComp><twBEL>vgaModule/addr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.094</twDelInfo><twComp>addr_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y30.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>7.104</twRouteDel><twTotDel>8.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.442</twSlack><twSrc BELType="FF">vgaModule/h_counter_3</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.097</twTotPathDel><twClkSkew dest = "0.792" src = "0.716">-0.076</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_3</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;0&gt;</twComp><twBEL>vgaModule/addr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.094</twDelInfo><twComp>addr_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y30.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>6.913</twRouteDel><twTotDel>8.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.496</twSlack><twSrc BELType="FF">vgaModule/h_counter_2</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.043</twTotPathDel><twClkSkew dest = "0.792" src = "0.716">-0.076</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_2</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>vgaModule/h_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;0&gt;</twComp><twBEL>vgaModule/addr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.094</twDelInfo><twComp>addr_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y30.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>6.859</twRouteDel><twTotDel>8.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ADDRB6), 4 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.281</twSlack><twSrc BELType="FF">vgaModule/h_counter_0</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.264</twTotPathDel><twClkSkew dest = "0.705" src = "0.623">-0.082</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_0</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>vgaModule/h_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;0&gt;</twComp><twBEL>vgaModule/addr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.070</twDelInfo><twComp>addr_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>7.080</twRouteDel><twTotDel>8.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.472</twSlack><twSrc BELType="FF">vgaModule/h_counter_3</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.073</twTotPathDel><twClkSkew dest = "0.705" src = "0.623">-0.082</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_3</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;0&gt;</twComp><twBEL>vgaModule/addr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.070</twDelInfo><twComp>addr_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>6.889</twRouteDel><twTotDel>8.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.526</twSlack><twSrc BELType="FF">vgaModule/h_counter_2</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.019</twTotPathDel><twClkSkew dest = "0.705" src = "0.623">-0.082</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_2</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>vgaModule/h_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>addr_out&lt;0&gt;</twComp><twBEL>vgaModule/addr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.070</twDelInfo><twComp>addr_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>6.835</twRouteDel><twTotDel>8.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaModule/h_counter_9 (SLICE_X12Y31.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.536</twSlack><twSrc BELType="FF">vgaModule/h_counter_9</twSrc><twDest BELType="FF">vgaModule/h_counter_9</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_9</twSrc><twDest BELType='FF'>vgaModule/h_counter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vgaModule/h_counter&lt;9&gt;</twComp><twBEL>vgaModule/h_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>vgaModule/h_counter&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>vgaModule/h_counter&lt;9&gt;</twComp><twBEL>vgaModule/h_counter&lt;9&gt;_rt</twBEL><twBEL>vgaModule/Mcount_h_counter_xor&lt;9&gt;</twBEL><twBEL>vgaModule/h_counter_9</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>87.9</twPctLog><twPctRoute>12.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaModule/h_counter_1 (SLICE_X12Y29.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.545</twSlack><twSrc BELType="FF">vgaModule/h_counter_1</twSrc><twDest BELType="FF">vgaModule/h_counter_1</twDest><twTotPathDel>0.545</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/h_counter_1</twSrc><twDest BELType='FF'>vgaModule/h_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>vgaModule/h_counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>vgaModule/h_counter&lt;3&gt;</twComp><twBEL>vgaModule/h_counter&lt;1&gt;_rt</twBEL><twBEL>vgaModule/Mcount_h_counter_cy&lt;3&gt;</twBEL><twBEL>vgaModule/h_counter_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>86.4</twPctLog><twPctRoute>13.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaModule/v_counter_9 (SLICE_X8Y28.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.549</twSlack><twSrc BELType="FF">vgaModule/v_counter_9</twSrc><twDest BELType="FF">vgaModule/v_counter_9</twDest><twTotPathDel>0.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/v_counter_9</twSrc><twDest BELType='FF'>vgaModule/v_counter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vgaModule/v_counter&lt;9&gt;</twComp><twBEL>vgaModule/v_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>vgaModule/v_counter&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>vgaModule/v_counter&lt;9&gt;</twComp><twBEL>vgaModule/v_counter&lt;9&gt;_rt</twBEL><twBEL>vgaModule/Mcount_v_counter_xor&lt;9&gt;</twBEL><twBEL>vgaModule/v_counter_9</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">v_clk</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.428" period="39.998" constraintValue="39.998" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="v_clk"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.428" period="39.998" constraintValue="39.998" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y26.CLKB" clockNet="v_clk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.428" period="39.998" constraintValue="39.998" deviceLimit="3.570" freqLimit="280.112" physResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y22.CLKB" clockNet="v_clk"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="OFFSETOUTDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = OUT 5.667 ns AFTER &quot;clk_in&quot;;" ScopeName="">OFFSET = OUT 5.667 ns AFTER COMP &quot;clk_in&quot;;</twConstName><twItemCnt>23</twItemCnt><twErrCntSetup>23</twErrCntSetup><twErrCntEndPt>23</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23</twEndPtCnt><twPathErrCnt>23</twPathErrCnt><twMinOff>8.489</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point data&lt;4&gt; (P137.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstOffOut anchorID="63" twDataPathType="twDataPathMaxDelay"><twSlack>-2.822</twSlack><twSrc BELType="FF">controlModule/d_7</twSrc><twDest BELType="PAD">data&lt;4&gt;</twDest><twClkDel>1.644</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/d&lt;7&gt;</twClkDest><twDataDel>6.570</twDataDel><twDataSrc>controlModule/d&lt;7&gt;</twDataSrc><twDataDest>data&lt;4&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>data&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/d_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.101</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-4.665</twLogDel><twRouteDel>6.309</twRouteDel><twTotDel>1.644</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/d_7</twSrc><twDest BELType='PAD'>data&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>controlModule/d&lt;7&gt;</twComp><twBEL>controlModule/d_7</twBEL></twPathDel><twPathDel><twSite>P137.O</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.372</twDelInfo><twComp>controlModule/d&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>P137.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>data&lt;4&gt;</twComp><twBEL>data_4_OBUF</twBEL><twBEL>data&lt;4&gt;</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>3.372</twRouteDel><twTotDel>6.570</twTotDel><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point data&lt;6&gt; (P141.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstOffOut anchorID="65" twDataPathType="twDataPathMaxDelay"><twSlack>-2.777</twSlack><twSrc BELType="FF">controlModule/d_7</twSrc><twDest BELType="PAD">data&lt;6&gt;</twDest><twClkDel>1.644</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/d&lt;7&gt;</twClkDest><twDataDel>6.525</twDataDel><twDataSrc>controlModule/d&lt;7&gt;</twDataSrc><twDataDest>data&lt;6&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>data&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/d_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.101</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-4.665</twLogDel><twRouteDel>6.309</twRouteDel><twTotDel>1.644</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/d_7</twSrc><twDest BELType='PAD'>data&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>controlModule/d&lt;7&gt;</twComp><twBEL>controlModule/d_7</twBEL></twPathDel><twPathDel><twSite>P141.O</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.327</twDelInfo><twComp>controlModule/d&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>P141.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>data&lt;6&gt;</twComp><twBEL>data_6_OBUF</twBEL><twBEL>data&lt;6&gt;</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>3.327</twRouteDel><twTotDel>6.525</twTotDel><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point data&lt;7&gt; (P142.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstOffOut anchorID="67" twDataPathType="twDataPathMaxDelay"><twSlack>-2.559</twSlack><twSrc BELType="FF">controlModule/d_7</twSrc><twDest BELType="PAD">data&lt;7&gt;</twDest><twClkDel>1.644</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/d&lt;7&gt;</twClkDest><twDataDel>6.307</twDataDel><twDataSrc>controlModule/d&lt;7&gt;</twDataSrc><twDataDest>data&lt;7&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>data&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/d_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.101</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-4.665</twLogDel><twRouteDel>6.309</twRouteDel><twTotDel>1.644</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controlModule/d_7</twSrc><twDest BELType='PAD'>data&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>controlModule/d&lt;7&gt;</twComp><twBEL>controlModule/d_7</twBEL></twPathDel><twPathDel><twSite>P142.O</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>controlModule/d&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>P142.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>data&lt;7&gt;</twComp><twBEL>data_7_OBUF</twBEL><twBEL>data&lt;7&gt;</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>6.307</twTotDel><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP &quot;clk_in&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point b1 (P5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstOffOut anchorID="69" twDataPathType="twDataPathMinDelay"><twSlack>2.028</twSlack><twSrc BELType="FF">vgaModule/b1</twSrc><twDest BELType="PAD">b1</twDest><twClkDel>0.171</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/b1</twClkDest><twDataDel>2.532</twDataDel><twDataSrc>vgaModule/b1</twDataSrc><twDataDest>b1</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>b1</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/b1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.722</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.220</twLogDel><twRouteDel>2.391</twRouteDel><twTotDel>0.171</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/b1</twSrc><twDest BELType='PAD'>b1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>vgaModule/b1</twComp><twBEL>vgaModule/b1</twBEL></twPathDel><twPathDel><twSite>P5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>vgaModule/b1</twComp></twPathDel><twPathDel><twSite>P5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>b1</twComp><twBEL>b1_OBUF</twBEL><twBEL>b1</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>2.532</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point g1 (P8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstOffOut anchorID="71" twDataPathType="twDataPathMinDelay"><twSlack>2.029</twSlack><twSrc BELType="FF">vgaModule/g1</twSrc><twDest BELType="PAD">g1</twDest><twClkDel>0.173</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/g1</twClkDest><twDataDel>2.531</twDataDel><twDataSrc>vgaModule/g1</twDataSrc><twDataDest>g1</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>g1</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/g1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.722</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.220</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>0.173</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/g1</twSrc><twDest BELType='PAD'>g1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>vgaModule/g1</twComp><twBEL>vgaModule/g1</twBEL></twPathDel><twPathDel><twSite>P8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>vgaModule/g1</twComp></twPathDel><twPathDel><twSite>P8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>g1</twComp><twBEL>g1_OBUF</twBEL><twBEL>g1</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>2.531</twTotDel><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point g2 (P7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstOffOut anchorID="73" twDataPathType="twDataPathMinDelay"><twSlack>2.030</twSlack><twSrc BELType="FF">vgaModule/g2</twSrc><twDest BELType="PAD">g2</twDest><twClkDel>0.173</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>vgaModule/g2</twClkDest><twDataDel>2.532</twDataDel><twDataSrc>vgaModule/g2</twDataSrc><twDataDest>g2</twDataDest><twOff>5.667</twOff><twOffSrc>clk_in</twOffSrc><twOffDest>g2</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>vgaModule/g2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.722</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.220</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>0.173</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaModule/g2</twSrc><twDest BELType='PAD'>g2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>vgaModule/g2</twComp><twBEL>vgaModule/g2</twBEL></twPathDel><twPathDel><twSite>P7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>vgaModule/g2</twComp></twPathDel><twPathDel><twSite>P7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>g2</twComp><twBEL>g2_OBUF</twBEL><twBEL>g2</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>2.532</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="74" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk_in&quot;;" ScopeName="">OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_in&quot;;</twConstName><twItemCnt>47</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.946</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffIn anchorID="76" twDataPathType="twDataPathMaxDelay"><twSlack>2.054</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>1.192</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.070</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp15.IINV</twBEL><twBEL>ProtoComp15.IMUX</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.RSTB</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">6.278</twDelInfo><twComp>reset_h</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y30.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>6.278</twRouteDel><twTotDel>7.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-5.197</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.CLKB</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-3.919</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>1.192</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point controlModule/state_FSM_FFd6 (SLICE_X15Y49.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstOffIn anchorID="78" twDataPathType="twDataPathMaxDelay"><twSlack>2.208</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd6</twDest><twClkDel>1.150</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/state_FSM_FFd6</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp15.IINV</twBEL><twBEL>ProtoComp15.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">5.316</twDelInfo><twComp>reset_h</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>controlModule/state_FSM_FFd9</twComp><twBEL>controlModule/txe_l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.578</twDelInfo><twComp>controlModule/txe_l_0</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>controlModule/state_FSM_FFd6</twComp><twBEL>controlModule/state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.773</twLogDel><twRouteDel>5.894</twRouteDel><twTotDel>7.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.197</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-3.919</twLogDel><twRouteDel>5.069</twRouteDel><twTotDel>1.150</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="79"><twConstOffIn anchorID="80" twDataPathType="twDataPathMaxDelay"><twSlack>3.861</twSlack><twSrc BELType="PAD">txe_l</twSrc><twDest BELType="FF">controlModule/state_FSM_FFd6</twDest><twClkDel>1.150</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>controlModule/state_FSM_FFd6</twClkDest><twOff>9.000</twOff><twOffSrc>txe_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>txe_l</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P102.PAD</twSrcSite><twPathDel><twSite>P102.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>txe_l</twComp><twBEL>txe_l</twBEL><twBEL>txe_l_IBUF</twBEL><twBEL>ProtoComp17.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>txe_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>controlModule/state_FSM_FFd9</twComp><twBEL>controlModule/txe_l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.578</twDelInfo><twComp>controlModule/txe_l_0</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>controlModule/state_FSM_FFd6</twComp><twBEL>controlModule/state_FSM_FFd6</twBEL></twPathDel><twLogDel>2.260</twLogDel><twRouteDel>3.754</twRouteDel><twTotDel>6.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">d_clk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='FF'>controlModule/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.197</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>clkControl/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout1_buf</twComp><twBEL>clkControl/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>d_clk</twComp></twPathDel><twLogDel>-3.919</twLogDel><twRouteDel>5.069</twRouteDel><twTotDel>1.150</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y28.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstOffIn anchorID="82" twDataPathType="twDataPathMaxDelay"><twSlack>2.284</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>1.184</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>9.000</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.070</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp15.IINV</twBEL><twBEL>ProtoComp15.IMUX</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y28.RSTB</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">6.040</twDelInfo><twComp>reset_h</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y28.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>6.040</twRouteDel><twTotDel>7.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-5.197</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y28.CLKB</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-3.919</twLogDel><twRouteDel>5.103</twRouteDel><twTotDel>1.184</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_in&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y10.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffIn anchorID="84" twDataPathType="twDataPathMinDelay"><twSlack>0.846</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>0.548</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>0.500</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp15.IINV</twBEL><twBEL>ProtoComp15.IMUX</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.RSTB</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>reset_h</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y10.CLKB</twSite><twDelType>Trckc_RST</twDelType><twDelInfo twEdge="twRising">-0.051</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>1.289</twRouteDel><twTotDel>1.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.745</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.CLKB</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.185</twLogDel><twRouteDel>2.733</twRouteDel><twTotDel>0.548</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstOffIn anchorID="86" twDataPathType="twDataPathMinDelay"><twSlack>0.935</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>0.555</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>0.500</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp15.IINV</twBEL><twBEL>ProtoComp15.IMUX</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.RSTB</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>reset_h</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Trckc_RST</twDelType><twDelInfo twEdge="twRising">-0.051</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>1.385</twRouteDel><twTotDel>1.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.745</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.185</twLogDel><twRouteDel>2.740</twRouteDel><twTotDel>0.555</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y12.RSTB), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstOffIn anchorID="88" twDataPathType="twDataPathMinDelay"><twSlack>0.977</twSlack><twSrc BELType="PAD">reset_l</twSrc><twDest BELType="RAM">memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twClkDel>0.545</twClkDel><twClkSrc>clk_in</twClkSrc><twClkDest>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twClkDest><twOff>0.500</twOff><twOffSrc>reset_l</twOffSrc><twOffDest>clk_in</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset_l</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>P78.PAD</twSrcSite><twPathDel><twSite>P78.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>reset_l</twComp><twBEL>reset_l</twBEL><twBEL>reset_l_IBUF</twBEL><twBEL>ProtoComp15.IINV</twBEL><twBEL>ProtoComp15.IMUX</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y12.RSTB</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>reset_h</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y12.CLKB</twSite><twDelType>Trckc_RST</twDelType><twDelInfo twEdge="twRising">-0.051</twDelInfo><twComp>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>1.417</twRouteDel><twTotDel>1.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">v_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='RAM'>memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkControl/clkin1_buf</twBEL><twBEL>ProtoComp17.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>clkControl/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>clkControl/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-2.745</twDelInfo><twComp>clkControl/dcm_sp_inst</twComp><twBEL>clkControl/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>clkControl/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clkControl/clkout2_buf</twComp><twBEL>clkControl/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y12.CLKB</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>v_clk</twComp></twPathDel><twLogDel>-2.185</twLogDel><twRouteDel>2.730</twRouteDel><twTotDel>0.545</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="89"><twConstRollup name="TS_1" fullName="TS_1 = PERIOD TIMEGRP &quot;clk_in&quot; 16.666 ns HIGH 50%;" type="origin" depth="0" requirement="16.666" prefType="period" actual="8.000" actualRollup="3.698" errors="0" errorRollup="0" items="0" itemsRollup="3516"/><twConstRollup name="TS_clkControl_clk0" fullName="TS_clkControl_clk0 = PERIOD TIMEGRP &quot;clkControl_clk0&quot; TS_1 HIGH 50%;" type="child" depth="1" requirement="16.666" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="27" itemsRollup="0"/><twConstRollup name="TS_clkControl_clkfx" fullName="TS_clkControl_clkfx = PERIOD TIMEGRP &quot;clkControl_clkfx&quot; TS_1 / 0.416666667         HIGH 50%;" type="child" depth="1" requirement="39.998" prefType="period" actual="8.874" actualRollup="N/A" errors="0" errorRollup="0" items="3489" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="90">1</twUnmetConstCnt><twDataSheet anchorID="91" twNameLen="15"><twSUH2ClkList anchorID="92" twDestWidth="7" twPhaseWidth="5"><twDest>clk_in</twDest><twSUH2Clk ><twSrc>reset_l</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.792</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.021</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_l</twSrc><twSUHTime twInternalClk ="v_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rxf_l</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.849</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>txe_l</twSrc><twSUHTime twInternalClk ="d_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.500</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="93" twDestWidth="7" twPhaseWidth="5"><twSrc>clk_in</twSrc><twClk2Out  twOutPad = "b0" twMinTime = "2.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.702" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b1" twMinTime = "2.028" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b2" twMinTime = "2.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.798" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;0&gt;" twMinTime = "2.973" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.031" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;1&gt;" twMinTime = "2.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.836" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;2&gt;" twMinTime = "2.920" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;3&gt;" twMinTime = "2.777" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;4&gt;" twMinTime = "3.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;5&gt;" twMinTime = "3.127" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.210" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;6&gt;" twMinTime = "3.285" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.444" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "data&lt;7&gt;" twMinTime = "3.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g0" twMinTime = "2.033" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g1" twMinTime = "2.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.639" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g2" twMinTime = "2.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "h_sync" twMinTime = "2.037" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "oe_l" twMinTime = "2.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.165" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r0" twMinTime = "2.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r1" twMinTime = "2.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r2" twMinTime = "2.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd_l" twMinTime = "2.515" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "siwua" twMinTime = "2.325" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.135" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "v_sync" twMinTime = "2.038" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="v_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "wr_l" twMinTime = "2.452" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="d_clk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="94" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>8.874</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="95" twDestWidth="7" twWorstWindow="6.600" twWorstSetup="6.946" twWorstHold="-0.346" twWorstSetupSlack="2.054" twWorstHoldSlack="0.846" ><twConstName>OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk_in&quot;;</twConstName><twOffInTblRow ><twSrc>reset_l</twSrc><twSUHSlackTime twSetupSlack = "2.208" twHoldSlack = "2.521" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.792</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.021</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_l</twSrc><twSUHSlackTime twSetupSlack = "2.054" twHoldSlack = "0.846" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.346</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rxf_l</twSrc><twSUHSlackTime twSetupSlack = "4.151" twHoldSlack = "1.873" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.849</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.373</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>txe_l</twSrc><twSUHSlackTime twSetupSlack = "3.861" twHoldSlack = "2.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.500</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="96" twDestWidth="7" twMinSlack="-2.822" twMaxSlack="-1.468" twRelSkew="1.354" ><twConstName>OFFSET = OUT 5.667 ns AFTER COMP &quot;clk_in&quot;;</twConstName><twOffOutTblRow twOutPad = "b0" twSlack = "7.702" twMaxDelayCrnr="f" twMinDelay = "2.062" twMinDelayCrnr="t" twRelSkew = "0.567" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b1" twSlack = "7.668" twMaxDelayCrnr="f" twMinDelay = "2.028" twMinDelayCrnr="t" twRelSkew = "0.533" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b2" twSlack = "7.798" twMaxDelayCrnr="f" twMinDelay = "2.116" twMinDelayCrnr="t" twRelSkew = "0.663" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;0&gt;" twSlack = "8.031" twMaxDelayCrnr="f" twMinDelay = "2.973" twMinDelayCrnr="t" twRelSkew = "0.896" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;1&gt;" twSlack = "7.836" twMaxDelayCrnr="f" twMinDelay = "2.859" twMinDelayCrnr="t" twRelSkew = "0.701" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;2&gt;" twSlack = "7.977" twMaxDelayCrnr="f" twMinDelay = "2.920" twMinDelayCrnr="t" twRelSkew = "0.842" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;3&gt;" twSlack = "7.715" twMaxDelayCrnr="f" twMinDelay = "2.777" twMinDelayCrnr="t" twRelSkew = "0.580" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;4&gt;" twSlack = "8.489" twMaxDelayCrnr="f" twMinDelay = "3.323" twMinDelayCrnr="t" twRelSkew = "1.354" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;5&gt;" twSlack = "8.210" twMaxDelayCrnr="f" twMinDelay = "3.127" twMinDelayCrnr="t" twRelSkew = "1.075" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;6&gt;" twSlack = "8.444" twMaxDelayCrnr="f" twMinDelay = "3.285" twMinDelayCrnr="t" twRelSkew = "1.309" ></twOffOutTblRow><twOffOutTblRow twOutPad = "data&lt;7&gt;" twSlack = "8.226" twMaxDelayCrnr="f" twMinDelay = "3.144" twMinDelayCrnr="t" twRelSkew = "1.091" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g0" twSlack = "7.673" twMaxDelayCrnr="f" twMinDelay = "2.033" twMinDelayCrnr="t" twRelSkew = "0.538" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g1" twSlack = "7.639" twMaxDelayCrnr="f" twMinDelay = "2.029" twMinDelayCrnr="t" twRelSkew = "0.504" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g2" twSlack = "7.670" twMaxDelayCrnr="f" twMinDelay = "2.030" twMinDelayCrnr="t" twRelSkew = "0.535" ></twOffOutTblRow><twOffOutTblRow twOutPad = "h_sync" twSlack = "7.677" twMaxDelayCrnr="f" twMinDelay = "2.037" twMinDelayCrnr="t" twRelSkew = "0.542" ></twOffOutTblRow><twOffOutTblRow twOutPad = "oe_l" twSlack = "7.165" twMaxDelayCrnr="f" twMinDelay = "2.379" twMinDelayCrnr="t" twRelSkew = "0.030" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r0" twSlack = "7.675" twMaxDelayCrnr="f" twMinDelay = "2.035" twMinDelayCrnr="t" twRelSkew = "0.540" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r1" twSlack = "7.675" twMaxDelayCrnr="f" twMinDelay = "2.035" twMinDelayCrnr="t" twRelSkew = "0.540" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r2" twSlack = "7.642" twMaxDelayCrnr="f" twMinDelay = "2.032" twMinDelayCrnr="t" twRelSkew = "0.507" ></twOffOutTblRow><twOffOutTblRow twOutPad = "rd_l" twSlack = "7.520" twMaxDelayCrnr="f" twMinDelay = "2.515" twMinDelayCrnr="t" twRelSkew = "0.385" ></twOffOutTblRow><twOffOutTblRow twOutPad = "siwua" twSlack = "7.135" twMaxDelayCrnr="f" twMinDelay = "2.325" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "v_sync" twSlack = "7.678" twMaxDelayCrnr="f" twMinDelay = "2.038" twMinDelayCrnr="t" twRelSkew = "0.543" ></twOffOutTblRow><twOffOutTblRow twOutPad = "wr_l" twSlack = "7.319" twMaxDelayCrnr="f" twMinDelay = "2.452" twMinDelayCrnr="t" twRelSkew = "0.184" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="97"><twErrCnt>23</twErrCnt><twScore>48223</twScore><twSetupScore>48223</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3586</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1335</twConnCnt></twConstCov><twStats anchorID="98"><twMinPer>8.874</twMinPer><twFootnote number="1" /><twMaxFreq>112.689</twMaxFreq><twMinInBeforeClk>6.946</twMinInBeforeClk><twMinOutAfterClk>8.489</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Apr 08 01:52:58 2016 </twTimestamp></twFoot><twClientInfo anchorID="99"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 242 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
