# Advanced Topics

**Status**: üîÑ In Progress | **Last Updated**: 27 October 2025

Advanced documentation for developers and power users.

## Architecture & Implementation

### System Architecture

**[Architecture Overview](architecture.md)**

Deep dive into the converter's internal design:

**Key Components:**
- **PIO State Machines**: Hardware-driven protocol timing
- **Ring Buffer**: Lock-free FIFO for IRQ-to-main communication
- **Scancode Processor**: State machine for multi-byte sequences
- **HID Interface**: USB HID boot protocol implementation
- **Command Mode**: Special firmware management mode

**Data Flow:**
```
PIO Hardware ‚Üí IRQ Handler ‚Üí Ring Buffer (32-byte FIFO)
                                  ‚Üì
                            Main Loop reads
                                  ‚Üì
Protocol Handler ‚Üí Scancode Decoder ‚Üí Keymap ‚Üí HID ‚Üí USB
```

**Thread Contexts:**
- IRQ: Keyboard events (producer)
- Main Loop: USB/HID handling (consumer)
- USB Callbacks: TinyUSB stack

**See:** [Architecture Guide](architecture.md)

---

### Performance Analysis

**[Performance Metrics](performance.md)**

Real hardware measurements and optimization:

**Pipeline Latency** (October 2024 - IBM Model M):

| Stage | Time (Œºs) | Percentage |
|-------|-----------|------------|
| PIO IRQ ‚Üí Ring Buffer | 44 | 12.6% |
| Ring Buffer ‚Üí Scancode | 48 | 13.7% |
| Scancode ‚Üí HID | 69 | 19.7% |
| HID ‚Üí USB | 141 | 40.3% |
| **Total** | **350** | **100%** |

**Resource Usage:**
- CPU: ~2% at 30 CPS (97.9% idle)
- RAM: 132KB used (50% of 264KB SRAM)
- Flash: ~200KB for program + data
- Ring Buffer: 32 bytes

**Bottleneck**: USB polling (10ms host-driven), NOT processing

**See:** [Performance Guide](performance.md)

---

### PIO Programming

**[PIO State Machines](pio-programming.md)**

Understanding RP2040's Programmable I/O:

**What is PIO?**
- Hardware-driven I/O with custom instruction set
- 8 state machines total (4 per PIO block)
- Microsecond-precision timing
- CPU-independent operation

**Protocol Implementation:**
- Bit timing and framing in PIO assembly
- IRQ triggers when frame complete
- Automatic clock generation/synchronization
- Zero CPU overhead during reception

**Example** (AT/PS2 protocol):
```pio
.program keyboard_rx
    wait 0 pin 0        ; Wait for CLK low
    in pins, 1          ; Read DATA bit
    wait 1 pin 0        ; Wait for CLK high
    jmp !osre, loop     ; Repeat until 11 bits
```

**See:** [PIO Programming Guide](pio-programming.md)

---

### Build System

**[Build System Details](build-system.md)**

CMake-based build system with Docker support:

**Build Flow:**
1. `KEYBOARD` env var ‚Üí `keyboard.config` file
2. Config defines protocol, codeset, layout
3. CMake includes protocol handler, scancode processor, PIO files
4. Output: `build/rp2040-converter.uf2` (also `.elf`, `.elf.map`)

**Docker Environment:**
- Self-contained Pico SDK 2.2.0
- Consistent builds across platforms
- Parallel builds supported
- Memory analysis tools included

**Configuration System:**
```cmake
# src/keyboards/modelm/enhanced/keyboard.config
set(KEYBOARD_PROTOCOL "at-ps2")
set(KEYBOARD_CODESET "set2")
set(KEYBOARD_LAYOUT "us_ansi")
```

**See:** [Build System Guide](build-system.md)

---

### Troubleshooting

**[Troubleshooting Guide](troubleshooting.md)**

Common issues and solutions:

**Keys not registering?**
```
Ring buffer full? ‚Üí USB saturated (check tud_hid_ready())
Protocol errors? ‚Üí Check UART logs ([ERR] messages)
Wrong keymap? ‚Üí Verify KEYBOARD_CODESET matches keyboard
```

**Build fails?**
```
KEYBOARD missing? ‚Üí Set with docker compose run -e KEYBOARD="..."
keyboard.config missing? ‚Üí Check path: src/keyboards/<brand>/<model>/
Linker errors? ‚Üí Verify KEYBOARD_PROTOCOL in keyboard.config
```

**High latency?**
```
Check for: sleep_ms(), busy_wait_us(), long loops
Use: to_ms_since_boot(get_absolute_time())
```

**See:** [Troubleshooting Guide](troubleshooting.md)

---

## Critical Design Principles

### Single-Core Architecture

‚ö†Ô∏è **CRITICAL**: Core 1 is disabled. All code runs on Core 0.

**Why single-core?**
- Eliminates synchronization complexity
- Predictable timing and latency
- Simpler debugging
- Lower power consumption
- Sufficient performance (2% CPU at max load)

**Never use:**
- ‚ùå `multicore_*` functions
- ‚ùå `core1_*` functions
- ‚ùå Any Core 1 initialization

**See:** [Architecture Guide](architecture.md)

---

### Non-Blocking Operations

‚ö†Ô∏è **CRITICAL**: No blocking operations allowed (except debug with annotations).

**Why non-blocking?**
- PIO timing requires microsecond precision
- USB polling every 10ms
- Main loop must remain responsive

**Forbidden:**
- ‚ùå `sleep_ms()`, `sleep_us()`
- ‚ùå `busy_wait_ms()`, `busy_wait_us()`
- ‚ùå Long loops without yield

**Alternative:**
```c
// State machine with timeout
static uint32_t timer = 0;
if (to_ms_since_boot(get_absolute_time()) - timer > TIMEOUT) {
  // Timeout reached
}
```

**Exception**: Debug-only with `LINT:ALLOW blocking` + IRQ guard:
```c
if (in_irq()) return;  // Never block in IRQ
sleep_us(delay);  // LINT:ALLOW blocking - [justification]
```

**See:** [Architecture Guide](architecture.md)

---

### SRAM Execution

‚ö†Ô∏è **CRITICAL**: All code must run from SRAM (not Flash).

**Why SRAM?**
- Flash execution adds latency
- Flash cache misses unpredictable
- SRAM guarantees consistent timing
- Required for 350Œºs latency target

**CMake Configuration:**
```cmake
pico_set_binary_type(rp2040-converter copy_to_ram)
```

**See:** [Build System Guide](build-system.md)

---

### Ring Buffer Safety

‚ö†Ô∏è **CRITICAL**: Lock-free single-producer/single-consumer (SPSC) ring buffer.

**Design:**
- IRQ writes head (producer)
- Main loop reads tail (consumer)
- 32-byte capacity
- No locks or mutexes

**Rules:**
- ‚úÖ IRQ calls `ringbuf_put()` only
- ‚úÖ Main loop calls `ringbuf_get()` only
- ‚úÖ Check `ringbuf_is_full()` before putting
- ‚úÖ Check `ringbuf_is_empty()` before getting
- ‚ùå **NEVER** call `ringbuf_reset()` with IRQs enabled

**See:** [Architecture Guide](architecture.md)

---

## Testing & Validation

### Hardware Testing

**[Hardware Testing Guide](../development/hardware-testing.md)**

Best practices for hardware validation:

**Equipment:**
- Logic analyzer (Saleae, PulseView)
- USB-UART adapter (3.3V)
- Oscilloscope (optional)
- Multimeter

**Test Procedure:**
1. Verify signal levels (5V keyboard ‚Üí 3.3V RP2040)
2. Check timing (CLK frequency, bit timing)
3. Monitor UART logs for errors
4. Test all keys (Keytest Mode)
5. Measure latency (logic analyzer)

**See:** [Hardware Testing Guide](../development/hardware-testing.md)

---

### Code Quality

**[Code Quality Standards](../development/code-standards.md)**

Coding standards and enforcement:

**Automated Tools:**
- `./tools/lint.sh` - Enforces all critical rules
- CI Pipeline - Build matrix, memory limits
- CodeRabbit - PR review automation

**Checks:**
1. No blocking operations
2. No multicore usage
3. IRQ safety (no printf, volatile usage)
4. SRAM execution
5. Protocol timing compliance

**See:** [Code Standards Guide](../development/code-standards.md)

---

## Memory Management

### Memory Layout

**RP2040 Memory:**
- **Flash**: 2MB (program storage, read-only)
- **SRAM**: 264KB (code execution, data)

**Usage:**
- Code: ~130KB SRAM (copy_to_ram)
- Data: ~2KB (globals, statics)
- Stack: ~16KB
- Heap: Minimal (mostly stack-based allocation)

**Limits (CI enforced):**
- Flash: <230KB
- RAM: <150KB

**See:** [Build System Guide](build-system.md)

---

## Protocol Timing

### Timing Requirements

Each protocol has strict timing constraints:

| Protocol | Clock | Bit Time | Frame Time |
|----------|-------|----------|------------|
| AT/PS2 | 10-16.7 kHz | 60-100 Œºs | ~1 ms |
| XT | ~20 kHz | ~50 Œºs | ~550 Œºs |
| Amiga | Variable | Variable | ~1 ms |
| M0110 | Variable | Variable | ~1 ms |

**Implementation:**
- PIO handles all timing automatically
- IRQ latency: <50 Œºs
- Ring buffer ensures no data loss
- Main loop processes within USB polling interval

**See:** [Protocol Guides](../protocols/README.md)

---

## Related Documentation

**In This Documentation:**
- [Architecture](architecture.md) - System design
- [Performance](performance.md) - Metrics and optimization
- [PIO Programming](pio-programming.md) - PIO state machines
- [Build System](build-system.md) - Build configuration
- [Troubleshooting](troubleshooting.md) - Common issues

**Development:**
- [Contributing](../development/contributing.md) - How to contribute
- [Code Standards](../development/code-standards.md) - Coding guidelines
- [Hardware Testing](../development/hardware-testing.md) - Testing procedures

**Source Code:**
- Main loop: [`src/main.c`](../../src/main.c)
- Ring buffer: [`src/common/lib/ringbuf.[ch]`](../../src/common/lib/ringbuf.c)
- PIO helper: [`src/common/lib/pio_helper.[ch]`](../../src/common/lib/pio_helper.c)

---

## Need Help?

- üìñ [Troubleshooting](troubleshooting.md)
- üí¨ [Ask Questions](https://github.com/PaulW/rp2040-keyboard-converter/discussions)
- üêõ [Report Issues](https://github.com/PaulW/rp2040-keyboard-converter/issues)
- üî¨ [Deep Dives](https://github.com/PaulW/rp2040-keyboard-converter/discussions/categories/deep-dives)

---

**Status**: Documentation in progress. Advanced guides coming soon!
