#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  2 13:55:51 2021
# Process ID: 19072
# Current directory: C:/Users/User/Desktop/CloudStation/LAB/LAB1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25080 C:\Users\User\Desktop\CloudStation\LAB\LAB1\LAB1.xpr
# Log file: C:/Users/User/Desktop/CloudStation/LAB/LAB1/vivado.log
# Journal file: C:/Users/User/Desktop/CloudStation/LAB/LAB1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 800.926 ; gain = 145.645
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder_16_bit_2_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_lookahead_adder_16_bit_2_level_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_16_bit_2_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_4_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sim_1/new/carry_lookahead_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_16_bit_2_level_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
"xelab -wto d0e08880f5e9435d88e97ce691d63dd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_lookahead_adder_16_bit_2_level_tb_behav xil_defaultlib.carry_lookahead_adder_16_bit_2_level_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0e08880f5e9435d88e97ce691d63dd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_lookahead_adder_16_bit_2_level_tb_behav xil_defaultlib.carry_lookahead_adder_16_bit_2_level_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:21]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:43]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v" Line 1. Module carry_lookahead_adder_16_bit_2_level doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_lookahead_adder_4_bit
Compiling module xil_defaultlib.carry_lookahead_adder_16_bit_2_l...
Compiling module xil_defaultlib.carry_lookahead_adder_16_bit_2_l...
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_lookahead_adder_16_bit_2_level_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_adder_16_bit_2_level_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_adder_16_bit_2_level_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  2 13:58:11 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  2 13:58:11 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 867.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carry_lookahead_adder_16_bit_2_level_tb_behav -key {Behavioral:sim_1:Functional:carry_lookahead_adder_16_bit_2_level_tb} -tclbatch {carry_lookahead_adder_16_bit_2_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source carry_lookahead_adder_16_bit_2_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 890.387 ; gain = 23.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carry_lookahead_adder_16_bit_2_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 890.387 ; gain = 23.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 906.953 ; gain = 10.629
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 13:58:47 2021...
