Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 15:35:00 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_47_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.861ns (25.175%)  route 2.559ns (74.825%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 5.842 - 4.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.338ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.309ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=17926, routed)       1.326     2.277    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X117Y444       FDCE                                         r  Delay1No14_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y444       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.356 r  Delay1No14_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.633     2.989    Delay1No14_instance/Q[8]
    SLICE_X127Y459       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.136 r  Delay1No14_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.007     3.143    Sum13_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X127Y459       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.296 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.322    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.337 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.363    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y461       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.415 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.379     3.794    Delay1No14_instance/CO[0]
    SLICE_X126Y460       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     3.885 f  Delay1No14_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=2, routed)           0.329     4.214    Delay1No14_instance/Sum13_1_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X128Y461       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     4.267 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.177     4.444    Delay1No14_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X128Y462       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     4.481 r  Delay1No14_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.458     4.939    Delay1No15_instance/Y_reg[23]_0
    SLICE_X123Y459       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.988 r  Delay1No15_instance/shiftedFracY_d1[40]_i_2__0/O
                         net (fo=4, routed)           0.257     5.245    Delay1No15_instance/shiftedFracY_d1_reg[38][9]
    SLICE_X125Y461       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.393 r  Delay1No15_instance/shiftedFracY_d1[28]_i_3__0/O
                         net (fo=2, routed)           0.195     5.588    Delay1No14_instance/Y_reg[26]_0[5]
    SLICE_X122Y460       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.625 r  Delay1No14_instance/shiftedFracY_d1[12]_i_1__0/O
                         net (fo=1, routed)           0.072     5.697    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY[1]
    SLICE_X122Y460       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=17926, routed)       1.182     5.842    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y460       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                         clock pessimism              0.370     6.212    
                         clock uncertainty           -0.035     6.177    
    SLICE_X122Y460       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.202    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                  0.505    




