

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Thu Nov 21 16:08:12 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1773|  1773|  1773|  1773|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1772|  1772|      1772|          -|          -|     1|    no    |
        | + Loop 1.1      |    31|    31|         1|          -|          -|    31|    no    |
        | + Loop 1.2      |  1708|  1708|        61|          -|          -|    28|    no    |
        |  ++ Loop 1.2.1  |    56|    56|         2|          -|          -|    28|    no    |
        |  ++ Loop 1.2.2  |     2|     2|         1|          -|          -|     2|    no    |
        | + Loop 1.3      |    29|    29|         1|          -|          -|    29|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    308|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    230|
|Register         |        -|      -|     271|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     271|    538|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |height_1_fu_362_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_341_p2         |     +    |      0|  0|  15|           9|           9|
    |indvars_iv_next1_fu_470_p2  |     +    |      0|  0|  15|           8|           8|
    |indvars_iv_next2_fu_476_p2  |     +    |      0|  0|  15|           7|           3|
    |indvars_iv_next4_fu_437_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next5_fu_431_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next6_fu_482_p2  |     +    |      0|  0|  13|          11|          10|
    |indvars_iv_next_fu_464_p2   |     +    |      0|  0|  15|           8|           8|
    |o_count_7_fu_458_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_8_fu_408_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_9_fu_425_p2         |     +    |      0|  0|  14|          10|           1|
    |tmp_55_fu_335_p2            |     +    |      0|  0|  15|           5|           1|
    |tmp_57_fu_347_p2            |     +    |      0|  0|  15|           9|           9|
    |tmp_58_fu_374_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_59_fu_368_p2            |     +    |      0|  0|  14|          10|           5|
    |tmp_65_fu_397_p2            |     +    |      0|  0|  14|          10|           5|
    |tmp_68_fu_391_p2            |     +    |      0|  0|  14|          10|           1|
    |exitcond2_fu_325_p2         |   icmp   |      0|  0|  13|          11|          11|
    |exitcond5_fu_414_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond7_fu_356_p2         |   icmp   |      0|  0|  11|           5|           4|
    |exitcond8_fu_447_p2         |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_380_p2          |   icmp   |      0|  0|  13|          10|          10|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 308|         197|         127|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |height_reg_242       |   9|          2|    5|         10|
    |i_count_1_reg_232    |   9|          2|   10|         20|
    |i_count_2_reg_264    |   9|          2|   10|         20|
    |i_count_reg_168      |   9|          2|    9|         18|
    |indvars_iv1_reg_132  |   9|          2|    7|         14|
    |indvars_iv3_reg_202  |   9|          2|   10|         20|
    |indvars_iv4_reg_120  |   9|          2|   11|         22|
    |indvars_iv9_reg_108  |   9|          2|    8|         16|
    |indvars_iv_reg_144   |   9|          2|    8|         16|
    |o_count_1_reg_193    |   9|          2|    5|         10|
    |o_count_2_reg_222    |   9|          2|   10|         20|
    |o_count_3_reg_253    |   9|          2|   10|         20|
    |o_count_4_reg_274    |   9|          2|   10|         20|
    |o_count_5_reg_284    |   9|          2|   10|         20|
    |o_count_6_reg_212    |   9|          2|   10|         20|
    |o_count_reg_156      |   9|          2|    8|         16|
    |output_r_address0    |  27|          5|   10|         50|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 230|         49|  168|        389|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |depth_reg_180              |   1|   0|    1|          0|
    |height_1_reg_544           |   5|   0|    5|          0|
    |height_reg_242             |   5|   0|    5|          0|
    |i_count_1_reg_232          |  10|   0|   10|          0|
    |i_count_2_reg_264          |  10|   0|   10|          0|
    |i_count_3_reg_531          |   9|   0|    9|          0|
    |i_count_cast_reg_508       |  10|   0|   10|          0|
    |i_count_reg_168            |   9|   0|    9|          0|
    |indvars_iv1_cast_reg_493   |  10|   0|   10|          0|
    |indvars_iv1_reg_132        |   7|   0|    7|          0|
    |indvars_iv3_reg_202        |  10|   0|   10|          0|
    |indvars_iv4_reg_120        |  11|   0|   11|          0|
    |indvars_iv9_cast8_reg_488  |  10|   0|   10|          0|
    |indvars_iv9_cast_reg_513   |  10|   0|   11|          1|
    |indvars_iv9_reg_108        |   8|   0|    8|          0|
    |indvars_iv_cast_reg_498    |  10|   0|   10|          0|
    |indvars_iv_reg_144         |   8|   0|    8|          0|
    |o_count_1_reg_193          |   5|   0|    5|          0|
    |o_count_2_reg_222          |  10|   0|   10|          0|
    |o_count_3_reg_253          |  10|   0|   10|          0|
    |o_count_4_reg_274          |  10|   0|   10|          0|
    |o_count_5_reg_284          |  10|   0|   10|          0|
    |o_count_6_reg_212          |  10|   0|   10|          0|
    |o_count_cast6_reg_503      |   9|   0|    9|          0|
    |o_count_reg_156            |   8|   0|    8|          0|
    |tmp_57_cast_reg_536        |  10|   0|   10|          0|
    |tmp_58_reg_554             |   8|   0|    8|          0|
    |tmp_59_reg_549             |  10|   0|   10|          0|
    |tmp_65_reg_572             |  10|   0|   10|          0|
    |tmp_68_reg_567             |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 271|   0|  272|          1|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_r_address0   | out |   10|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   10|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

