

================================================================
== Vitis HLS Report for 'send2AIE'
================================================================
* Date:           Mon May 12 19:57:07 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      346|      346|  0.769 us|  0.769 us|  346|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146  |send2AIE_Pipeline_VITIS_LOOP_112_2  |       36|       36|  79.992 ns|  79.992 ns|   36|   36|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_102_1  |      344|      344|        43|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      22|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|      529|     160|    -|
|Memory           |        4|     -|        0|       0|    0|
|Multiplexer      |        -|     -|        -|     321|    -|
|Register         |        -|     -|      275|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        4|     0|      804|     503|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146  |send2AIE_Pipeline_VITIS_LOOP_112_2  |        0|   0|  529|  160|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        0|   0|  529|  160|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_temp_U  |send2AIE_data_temp_RAM_AUTO_1R1W  |        4|  0|   0|    0|     2|  128|     1|          256|
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                  |        4|  0|   0|    0|     2|  128|     1|          256|
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_183_p2                                                     |         +|   0|  0|   5|           4|           1|
    |ap_block_state2                                                   |       and|   0|  0|   2|           1|           1|
    |grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146_sweep_tx0_0_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_fu_189_p2                                              |      icmp|   0|  0|   5|           4|           5|
    |ap_block_state1                                                   |        or|   0|  0|   2|           1|           1|
    |xor_ln15_5_fu_243_p2                                              |       xor|   0|  0|   2|           1|           1|
    |xor_ln15_6_fu_249_p2                                              |       xor|   0|  0|   2|           1|           1|
    |xor_ln15_fu_237_p2                                                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0|  22|          14|          13|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |   10|         10|    1|         10|
    |ap_done                  |    2|          2|    1|          2|
    |data_temp_address0       |    2|          4|    1|          4|
    |data_temp_ce0            |    2|          3|    1|          3|
    |data_temp_ce1            |    2|          2|    1|          2|
    |data_temp_d0             |  128|          3|  128|        384|
    |data_temp_we0            |    2|          3|    1|          3|
    |i_fu_90                  |    4|          2|    4|          8|
    |send_fifo_0_blk_n        |    2|          2|    1|          2|
    |send_fifo_0_read         |    2|          3|    1|          3|
    |sweep_tx0_0_TDATA        |  128|          4|  128|        512|
    |sweep_tx0_0_TDATA_blk_n  |    2|          2|    1|          2|
    |sweep_tx0_0_TKEEP        |   16|          4|   16|         64|
    |sweep_tx0_0_TLAST        |    2|          4|    1|          4|
    |sweep_tx0_0_TSTRB        |   15|          2|   16|         32|
    |sweep_tx0_0_TVALID       |    2|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  321|         53|  303|       1038|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                            |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                   |    9|   0|    9|          0|
    |ap_done_reg                                                 |    1|   0|    1|          0|
    |grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg  |    1|   0|    1|          0|
    |i_5_reg_320                                                 |    4|   0|    4|          0|
    |i_fu_90                                                     |    4|   0|    4|          0|
    |send_fifo_0_read_reg_331                                    |  128|   0|  128|          0|
    |tmp_s_reg_342                                               |   32|   0|   32|          0|
    |trunc_ln108_reg_337                                         |   96|   0|   96|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                       |  275|   0|  275|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|              send2AIE|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|              send2AIE|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|              send2AIE|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|              send2AIE|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|              send2AIE|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|              send2AIE|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|              send2AIE|  return value|
|send_fifo_0_dout            |   in|  128|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_num_data_valid  |   in|   10|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_fifo_cap        |   in|   10|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_empty_n         |   in|    1|     ap_fifo|           send_fifo_0|       pointer|
|send_fifo_0_read            |  out|    1|     ap_fifo|           send_fifo_0|       pointer|
|sweep_tx0_0_TDATA           |  out|  128|        axis|  sweep_tx0_0_V_data_V|       pointer|
|sweep_tx0_0_TREADY          |   in|    1|        axis|  sweep_tx0_0_V_data_V|       pointer|
|sweep_tx0_0_TVALID          |  out|    1|        axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TLAST           |  out|    1|        axis|  sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TKEEP           |  out|   16|        axis|  sweep_tx0_0_V_keep_V|       pointer|
|sweep_tx0_0_TSTRB           |  out|   16|        axis|  sweep_tx0_0_V_strb_V|       pointer|
+----------------------------+-----+-----+------------+----------------------+--------------+

