============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:46:45 pm
  Module:                 Port_D
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (28113 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     635                  
             Slack:=   28113                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_170_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 20.1   238   174   12710    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       B1->Z  R     AO222HDV1         1  2.2    57   177   12887    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)            -    -     -     0   12887    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 2: MET (28113 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     635                  
             Slack:=   28113                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_166_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 20.1   238   174   12710    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       B1->Z  R     AO222HDV1         1  2.2    57   177   12887    (-,-) 
  dbus_out[4]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)            -    -     -     0   12887    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (28113 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     635                  
             Slack:=   28113                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_164_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 20.1   238   174   12710    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       B1->Z  R     AO222HDV1         1  2.2    57   177   12887    (-,-) 
  dbus_out[6]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)            -    -     -     0   12887    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (28114 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     634                  
             Slack:=   28114                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_169_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12700    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g715__8428/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12886    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)            -    -     -     0   12886    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 5: MET (28114 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     634                  
             Slack:=   28114                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_168_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12700    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g712__5107/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12886    (-,-) 
  dbus_out[2]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)            -    -     -     0   12886    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 6: MET (28114 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     634                  
             Slack:=   28114                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_167_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12700    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g714__4319/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12886    (-,-) 
  dbus_out[3]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)            -    -     -     0   12886    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 7: MET (28114 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     634                  
             Slack:=   28114                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_165_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12700    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g713__6260/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12886    (-,-) 
  dbus_out[5]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)            -    -     -     0   12886    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 8: MET (28114 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     634                  
             Slack:=   28114                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_163_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12536    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12700    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g710__5477/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12886    (-,-) 
  dbus_out[7]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)            -    -     -     0   12886    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 9: MET (28121 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     627                  
             Slack:=   28121                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_170_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 20.1   238   174   12702    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       B1->Z  R     AO222HDV1         1  2.2    57   177   12879    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)            -    -     -     0   12879    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 10: MET (28121 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     627                  
             Slack:=   28121                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_166_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 20.1   238   174   12702    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       B1->Z  R     AO222HDV1         1  2.2    57   177   12879    (-,-) 
  dbus_out[4]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)            -    -     -     0   12879    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 11: MET (28121 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     627                  
             Slack:=   28121                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_164_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 20.1   238   174   12702    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       B1->Z  R     AO222HDV1         1  2.2    57   177   12879    (-,-) 
  dbus_out[6]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)            -    -     -     0   12879    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 12: MET (28122 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_170_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 20.1   239   236   12690    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   188   12878    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12878    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (28122 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_169_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12692    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g715__8428/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12878    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)            -    -     -     0   12878    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 14: MET (28122 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_168_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12692    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g712__5107/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12878    (-,-) 
  dbus_out[2]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)            -    -     -     0   12878    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 15: MET (28122 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_167_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12692    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g714__4319/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12878    (-,-) 
  dbus_out[3]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)            -    -     -     0   12878    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 16: MET (28122 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_166_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 20.1   239   236   12690    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   188   12878    (-,-) 
  dbus_out[4]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)          -    -     -     0   12878    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (28122 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_165_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12692    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g713__6260/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12878    (-,-) 
  dbus_out[5]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)            -    -     -     0   12878    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 18: MET (28122 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_106_1 
  output_delay            10000            Port_D_constraints_f_line_84_164_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.0    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  7.5   243   203   12455    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 20.1   239   236   12690    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   188   12878    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12878    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (28122 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     626                  
             Slack:=   28122                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_163_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.6    87    81   12528    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 20.1   233   164   12692    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g710__5477/Z  -       A1->Z  R     AO222HDV1         1  2.2    57   186   12878    (-,-) 
  dbus_out[7]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)            -    -     -     0   12878    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 20: MET (28130 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     618                  
             Slack:=   28130                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_f_line_83_107_1 
  output_delay            10000            Port_D_constraints_f_line_84_170_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.9    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2       3  7.5   243   195   12447    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 20.1   239   236   12683    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   188   12870    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12870    (-,-) 
#-------------------------------------------------------------------------------------------------------

