// Seed: 211630631
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  logic [7:0] id_3;
  initial begin
    id_4(id_3[1 : 1], id_3);
    id_4 <= 1;
  end
  supply0  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  assign id_13 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    input wor id_12,
    input tri0 id_13
);
  assign id_6 = 1;
  module_0(
      id_8, id_10
  );
endmodule
