# clk_100 is a misnomer for Zybo, since the clock is 125 MHz. The name
# is taken from Zedboard's reference clock

create_clock -name gclk -period 8 [get_ports "clk_100"]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets "clk_100"]

# Vivado constraints unrelated clocks. So set false paths.
set_false_path -from [get_clocks clk_fpga_1] -to [get_clocks vga_clk_ins/*]
set_false_path -from [get_clocks vga_clk_ins/*] -to [get_clocks clk_fpga_1]

# The VGA outputs are turned into an analog voltage by virtue of a resistor
# network, so the flip flops driving these must sit in the IOBs to minimize
# timing skew. The RTL code should handle this, but the constraint below
# is there to fail if something goes wrong about this.
set_output_delay 5.5 [get_ports {vga*}]

# The VGA core's MMCM must be close to the HDMI I/O's pins, because it drives
# the OSERDES' clock directly

set_property LOC MMCME2_ADV_X0Y1 [get_cells -match_style ucf */vga_clk_ins/vga_mmcm]

set_property -dict "PACKAGE_PIN L16 IOSTANDARD LVCMOS33" [get_ports "clk_100"]
set_property -dict "PACKAGE_PIN M14 IOSTANDARD LVCMOS33" [get_ports "GPIO_LED[0]"]
set_property -dict "PACKAGE_PIN M15 IOSTANDARD LVCMOS33" [get_ports "GPIO_LED[1]"]
set_property -dict "PACKAGE_PIN G14 IOSTANDARD LVCMOS33" [get_ports "GPIO_LED[2]"]
set_property -dict "PACKAGE_PIN D18 IOSTANDARD LVCMOS33" [get_ports "GPIO_LED[3]"]

set_property -dict "PACKAGE_PIN M19 IOSTANDARD LVCMOS33" [get_ports "vga4_red[0]"]
set_property -dict "PACKAGE_PIN L20 IOSTANDARD LVCMOS33" [get_ports "vga4_red[1]"]
set_property -dict "PACKAGE_PIN J20 IOSTANDARD LVCMOS33" [get_ports "vga4_red[2]"]
set_property -dict "PACKAGE_PIN G20 IOSTANDARD LVCMOS33" [get_ports "vga4_red[3]"]
set_property -dict "PACKAGE_PIN F19 IOSTANDARD LVCMOS33" [get_ports "vga4_red[4]"]
set_property -dict "PACKAGE_PIN H18 IOSTANDARD LVCMOS33" [get_ports "vga4_green[0]"]
set_property -dict "PACKAGE_PIN N20 IOSTANDARD LVCMOS33" [get_ports "vga4_green[1]"]
set_property -dict "PACKAGE_PIN L19 IOSTANDARD LVCMOS33" [get_ports "vga4_green[2]"]
set_property -dict "PACKAGE_PIN J19 IOSTANDARD LVCMOS33" [get_ports "vga4_green[3]"]
set_property -dict "PACKAGE_PIN H20 IOSTANDARD LVCMOS33" [get_ports "vga4_green[4]"]
set_property -dict "PACKAGE_PIN F20 IOSTANDARD LVCMOS33" [get_ports "vga4_green[5]"]
set_property -dict "PACKAGE_PIN P20 IOSTANDARD LVCMOS33" [get_ports "vga4_blue[0]"]
set_property -dict "PACKAGE_PIN M20 IOSTANDARD LVCMOS33" [get_ports "vga4_blue[1]"]
set_property -dict "PACKAGE_PIN K19 IOSTANDARD LVCMOS33" [get_ports "vga4_blue[2]"]
set_property -dict "PACKAGE_PIN J18 IOSTANDARD LVCMOS33" [get_ports "vga4_blue[3]"]
set_property -dict "PACKAGE_PIN G19 IOSTANDARD LVCMOS33" [get_ports "vga4_blue[4]"]
set_property -dict "PACKAGE_PIN P19 IOSTANDARD LVCMOS33" [get_ports "vga_hsync"]
set_property -dict "PACKAGE_PIN R19 IOSTANDARD LVCMOS33" [get_ports "vga_vsync"]

# PS_GPIO pins:
# GPIO pin 0 was USB OTG PHY reset on Zedboard, now going from MIO46 directly
# GPIO pins 6-1 were connected to OLED on Zedboard, now unused
# GPIO pins 10-7 were connected to the four LEDS not used by Xillybus.
# GPIO pins 18-15 went to four slide switches (Zedboard has 8, Zybo only 4)
# GPIO pin 23 went to Zedboard's 5th, middle push button. Zybo has only four.

# On-board Slide Switches

set_property -dict "PACKAGE_PIN G15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[11]"]
set_property -dict "PACKAGE_PIN P15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[12]"]
set_property -dict "PACKAGE_PIN W13 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[13]"]
set_property -dict "PACKAGE_PIN T16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[14]"]

# On-board Pushbuttons
set_property -dict "PACKAGE_PIN R18 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[19]"]
set_property -dict "PACKAGE_PIN P16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[20]"]
set_property -dict "PACKAGE_PIN V16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[21]"]
set_property -dict "PACKAGE_PIN Y16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[22]"]

# The PMODs have been assigned so that software that ran on the Zedboard sees
# the same A-B-C mapping w.r.t. the GPIO number assignments

## Pmod Header JA (XADC)
set_property -dict "PACKAGE_PIN N15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[24]"]
set_property -dict "PACKAGE_PIN L14 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[25]"]
set_property -dict "PACKAGE_PIN K16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[26]"]
set_property -dict "PACKAGE_PIN K14 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[27]"]
set_property -dict "PACKAGE_PIN N16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[28]"]
set_property -dict "PACKAGE_PIN L15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[29]"]
set_property -dict "PACKAGE_PIN J16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[30]"]
set_property -dict "PACKAGE_PIN J14 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[31]"]

## Pmod Header JB
set_property -dict "PACKAGE_PIN T20 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[32]"]
set_property -dict "PACKAGE_PIN U20 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[33]"]
set_property -dict "PACKAGE_PIN V20 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[34]"]
set_property -dict "PACKAGE_PIN W20 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[35]"]
set_property -dict "PACKAGE_PIN Y18 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[36]"]
set_property -dict "PACKAGE_PIN Y19 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[37]"]
set_property -dict "PACKAGE_PIN W18 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[38]"]
set_property -dict "PACKAGE_PIN W19 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[39]"]

## Pmod Header JC
set_property -dict "PACKAGE_PIN V15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[40]"]
set_property -dict "PACKAGE_PIN W15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[41]"]
set_property -dict "PACKAGE_PIN T11 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[42]"]
set_property -dict "PACKAGE_PIN T10 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[43]"]
## PS_GPIO[44:47]
set_property -dict "PACKAGE_PIN W14 IOSTANDARD LVCMOS33" [get_ports "ssd_a[0]"]
set_property -dict "PACKAGE_PIN Y14 IOSTANDARD LVCMOS33" [get_ports "ssd_a[1]"]
set_property -dict "PACKAGE_PIN T12 IOSTANDARD LVCMOS33" [get_ports "ssd_a[2]"]
set_property -dict "PACKAGE_PIN U12 IOSTANDARD LVCMOS33" [get_ports "ssd_a[3]"]

## Pmod Header JD
## PS_GPIO[48:51]
set_property -dict "PACKAGE_PIN T14 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[44]"]
set_property -dict "PACKAGE_PIN T15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[45]"]
set_property -dict "PACKAGE_PIN P14 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[46]"]
set_property -dict "PACKAGE_PIN R14 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[47]"]
## PS_GPIO[52:55]
set_property -dict "PACKAGE_PIN U14 IOSTANDARD LVCMOS33" [get_ports "ssd_a[4]"]
set_property -dict "PACKAGE_PIN U15 IOSTANDARD LVCMOS33" [get_ports "ssd_a[5]"]
set_property -dict "PACKAGE_PIN V17 IOSTANDARD LVCMOS33" [get_ports "ssd_a[6]"]
set_property -dict "PACKAGE_PIN V18 IOSTANDARD LVCMOS33" [get_ports "ssd_c"]

## Pmod Header JE -- was MIO PMOD on Zedboard, now using leftover GPIOs
set_property -dict "PACKAGE_PIN V12 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[0]"]
set_property -dict "PACKAGE_PIN W16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[1]"]
set_property -dict "PACKAGE_PIN J15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[2]"]
set_property -dict "PACKAGE_PIN H15 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[3]"]
set_property -dict "PACKAGE_PIN V13 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[4]"]
set_property -dict "PACKAGE_PIN U17 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[5]"]
set_property -dict "PACKAGE_PIN T17 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[6]"]
set_property -dict "PACKAGE_PIN Y17 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[7]"]

# Pin for detecting USB OTG over-current condition
set_property -dict "PACKAGE_PIN U13 IOSTANDARD LVCMOS33" [get_ports "otg_oc"]

# Ethernet PHY's reset and interrupt pin to GPIOs
set_property -dict "PACKAGE_PIN F16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[15]"]
set_property -dict "PACKAGE_PIN E17 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[16]"]

# HDMI I2C pins are mapped to GPIO
set_property -dict "PACKAGE_PIN G17 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[17]"]
set_property -dict "PACKAGE_PIN G18 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[18]"]

# These GPIOs don't have any current use, but they must be connected to
# something, or build will fail. So they go to unused pins
set_property -dict "PACKAGE_PIN U18 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[8]"]
set_property -dict "PACKAGE_PIN U19 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[9]"]
set_property -dict "PACKAGE_PIN R16 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[10]"]
set_property -dict "PACKAGE_PIN R17 IOSTANDARD LVCMOS33" [get_ports "PS_GPIO[23]"]

# Pins to audio chip
set_property -dict "PACKAGE_PIN K18 IOSTANDARD LVCMOS33" [get_ports "audio_bclk"]
set_property -dict "PACKAGE_PIN T19 IOSTANDARD LVCMOS33" [get_ports "audio_mclk"]
set_property -dict "PACKAGE_PIN P18 IOSTANDARD LVCMOS33" [get_ports "audio_mute"]
set_property -dict "PACKAGE_PIN M17 IOSTANDARD LVCMOS33" [get_ports "audio_dac"]
set_property -dict "PACKAGE_PIN L17 IOSTANDARD LVCMOS33" [get_ports "audio_dac_lrclk"]
set_property -dict "PACKAGE_PIN K17 IOSTANDARD LVCMOS33" [get_ports "audio_adc"]
set_property -dict "PACKAGE_PIN M18 IOSTANDARD LVCMOS33" [get_ports "audio_adc_lrclk"]
set_property -dict "PACKAGE_PIN N18 IOSTANDARD LVCMOS33" [get_ports "smb_sclk"]
set_property -dict "PACKAGE_PIN N17 IOSTANDARD LVCMOS33" [get_ports "smb_sdata"]

# HDMI (DVI) outputs
set_property -dict "PACKAGE_PIN H17 IOSTANDARD TMDS_33" [get_ports "hdmi_clk_n"]
set_property -dict "PACKAGE_PIN H16 IOSTANDARD TMDS_33" [get_ports "hdmi_clk_p"]
set_property -dict "PACKAGE_PIN D20 IOSTANDARD TMDS_33" [get_ports "hdmi_d_n[0]"]
set_property -dict "PACKAGE_PIN D19 IOSTANDARD TMDS_33" [get_ports "hdmi_d_p[0]"]
set_property -dict "PACKAGE_PIN B20 IOSTANDARD TMDS_33" [get_ports "hdmi_d_n[1]"]
set_property -dict "PACKAGE_PIN C20 IOSTANDARD TMDS_33" [get_ports "hdmi_d_p[1]"]
set_property -dict "PACKAGE_PIN A20 IOSTANDARD TMDS_33" [get_ports "hdmi_d_n[2]"]
set_property -dict "PACKAGE_PIN B19 IOSTANDARD TMDS_33" [get_ports "hdmi_d_p[2]"]
set_property -dict "PACKAGE_PIN F17 IOSTANDARD LVCMOS33" [get_ports "hdmi_out_en"]
