Qflow static timing analysis logfile created on miÃ© 11 nov 2020 19:05:25 CST
Running vesta static timing analysis
vesta --summary reports --long csr.rtlnopwr.v /usr/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.87
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Lib read /usr/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Parsing module "csr"
Verilog netlist read:  Processed 5959 lines.
Number of paths analyzed:  160

Top 20 maximum delay paths:
Path _1251_/CLK to output pin CSR_PCaddr[20] delay 2913.85 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1013_/B
   2245.7 ps           _389_:          _1013_/Y -> _1033_/B
   2529.2 ps           _406_:          _1033_/Y -> _1038_/B
   2687.2 ps           _410_:          _1038_/Y -> _1039_/B
   2801.0 ps       _482_[20]:          _1039_/Y -> _1142_/A
   2913.9 ps  CSR_PCaddr[20]:          _1142_/Y -> CSR_PCaddr[20]

Path _1251_/CLK to output pin CSR_PCaddr[16] delay 2913.24 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1013_/B
   2245.7 ps           _389_:          _1013_/Y -> _1015_/A
   2520.1 ps           _391_:          _1015_/Y -> _1016_/B
   2685.2 ps           _392_:          _1016_/Y -> _1017_/B
   2800.2 ps       _482_[16]:          _1017_/Y -> _1138_/A
   2913.2 ps  CSR_PCaddr[16]:          _1138_/Y -> CSR_PCaddr[16]

Path _1251_/CLK to output pin CSR_PCaddr[17] delay 2913.24 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1013_/B
   2245.7 ps           _389_:          _1013_/Y -> _1015_/A
   2520.1 ps           _391_:          _1015_/Y -> _1022_/B
   2685.2 ps           _397_:          _1022_/Y -> _1023_/B
   2800.2 ps       _482_[17]:          _1023_/Y -> _1139_/A
   2913.2 ps  CSR_PCaddr[17]:          _1139_/Y -> CSR_PCaddr[17]

Path _1251_/CLK to output pin CSR_PCaddr[18] delay 2913.24 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1013_/B
   2245.7 ps           _389_:          _1013_/Y -> _1015_/A
   2520.1 ps           _391_:          _1015_/Y -> _1027_/B
   2685.2 ps           _401_:          _1027_/Y -> _1028_/B
   2800.2 ps       _482_[18]:          _1028_/Y -> _1140_/A
   2913.2 ps  CSR_PCaddr[18]:          _1140_/Y -> CSR_PCaddr[18]

Path _1251_/CLK to output pin CSR_PCaddr[21] delay 2908.98 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1013_/B
   2245.7 ps           _389_:          _1013_/Y -> _1015_/A
   2520.1 ps           _391_:          _1015_/Y -> _1046_/B
   2683.8 ps           _417_:          _1046_/Y -> _1047_/A
   2796.2 ps       _482_[21]:          _1047_/Y -> _1143_/A
   2909.0 ps  CSR_PCaddr[21]:          _1143_/Y -> CSR_PCaddr[21]

Path _1251_/CLK to output pin CSR_PCaddr[19] delay 2888.5 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1013_/B
   2245.7 ps           _389_:          _1013_/Y -> _1033_/B
   2529.2 ps           _406_:          _1033_/Y -> _1034_/B
   2671.5 ps           _407_:          _1034_/Y -> _1035_/B
   2776.7 ps       _482_[19]:          _1035_/Y -> _1141_/A
   2888.5 ps  CSR_PCaddr[19]:          _1141_/Y -> CSR_PCaddr[19]

Path _1251_/CLK to output pin CSR_PCaddr[15] delay 2495.72 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1001_/A
   1864.3 ps           _379_:          _1001_/Y -> _1003_/B
   2047.6 ps           _381_:          _1003_/Y -> _1007_/B
   2167.5 ps           _384_:          _1007_/Y -> _1008_/A
   2267.6 ps           _385_:          _1008_/Y -> _1011_/B
   2367.1 ps       _482_[15]:          _1011_/Y -> _1137_/A
   2495.7 ps  CSR_PCaddr[15]:          _1137_/Y -> CSR_PCaddr[15]

Path _1251_/CLK to output pin CSR_PCaddr[14] delay 2417.79 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y -> _1001_/A
   1864.3 ps           _379_:          _1001_/Y -> _1003_/B
   2047.6 ps           _381_:          _1003_/Y -> _1004_/B
   2193.5 ps           _382_:          _1004_/Y -> _1005_/B
   2305.2 ps       _482_[14]:          _1005_/Y -> _1136_/A
   2417.8 ps  CSR_PCaddr[14]:          _1136_/Y -> CSR_PCaddr[14]

Path _1251_/CLK to output pin CSR_PCaddr[27] delay 2401.77 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y -> _1050_/C
   1410.4 ps           _420_:          _1050_/Y -> _1069_/A
   1784.3 ps           _437_:          _1069_/Y -> _1083_/C
   2014.9 ps           _449_:          _1083_/Y -> _1086_/C
   2138.1 ps           _451_:          _1086_/Y -> _1092_/A
   2286.6 ps       _482_[27]:          _1092_/Y -> _1149_/A
   2401.8 ps  CSR_PCaddr[27]:          _1149_/Y -> CSR_PCaddr[27]

Path _1251_/CLK to output pin CSR_PCaddr[26] delay 2368.77 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y -> _1050_/C
   1410.4 ps           _420_:          _1050_/Y -> _1069_/A
   1784.3 ps           _437_:          _1069_/Y -> _1083_/C
   2014.9 ps           _449_:          _1083_/Y -> _1084_/B
   2167.3 ps           _450_:          _1084_/Y -> _1085_/C
   2258.3 ps       _482_[26]:          _1085_/Y -> _1148_/A
   2368.8 ps  CSR_PCaddr[26]:          _1148_/Y -> CSR_PCaddr[26]

Path _1251_/CLK to output pin CSR_PCaddr[31] delay 2329.46 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y -> _1050_/C
   1410.4 ps           _420_:          _1050_/Y -> _1096_/A
   1761.4 ps           _460_:          _1096_/Y -> _1118_/C
   1928.9 ps           _479_:          _1118_/Y -> _1119_/B
   2061.3 ps           _480_:          _1119_/Y -> _1120_/A
   2214.3 ps       _482_[31]:          _1120_/Y -> _1153_/A
   2329.5 ps  CSR_PCaddr[31]:          _1153_/Y -> CSR_PCaddr[31]

Path _1251_/CLK to output pin CSR_PCaddr[13] delay 2269.28 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y ->  _993_/B
   1917.1 ps           _372_:           _993_/Y ->  _994_/A
   2037.0 ps           _373_:           _994_/Y ->  _997_/B
   2140.0 ps       _482_[13]:           _997_/Y -> _1135_/A
   2269.3 ps  CSR_PCaddr[13]:          _1135_/Y -> CSR_PCaddr[13]

Path _1251_/CLK to output pin CSR_PCaddr[29] delay 2263.81 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y -> _1050_/C
   1410.4 ps           _420_:          _1050_/Y -> _1096_/A
   1761.4 ps           _460_:          _1096_/Y -> _1103_/B
   1925.6 ps           _466_:          _1103_/Y -> _1104_/A
   2059.8 ps           _467_:          _1104_/Y -> _1105_/D
   2153.9 ps       _482_[29]:          _1105_/Y -> _1151_/A
   2263.8 ps  CSR_PCaddr[29]:          _1151_/Y -> CSR_PCaddr[29]

Path _1251_/CLK to output pin CSR_PCaddr[24] delay 2217.23 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _966_/B
   1483.0 ps           _350_:           _966_/Y -> _1072_/A
   1803.8 ps           _440_:          _1072_/Y -> _1073_/B
   1985.9 ps           _441_:          _1073_/Y -> _1074_/B
   2103.9 ps       _482_[24]:          _1074_/Y -> _1146_/A
   2217.2 ps  CSR_PCaddr[24]:          _1146_/Y -> CSR_PCaddr[24]

Path _1251_/CLK to output pin CSR_PCaddr[25] delay 2211.74 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _966_/B
   1483.0 ps           _350_:           _966_/Y -> _1072_/A
   1803.8 ps           _440_:          _1072_/Y -> _1078_/B
   1984.3 ps           _445_:          _1078_/Y -> _1079_/A
   2098.6 ps       _482_[25]:          _1079_/Y -> _1147_/A
   2211.7 ps  CSR_PCaddr[25]:          _1147_/Y -> CSR_PCaddr[25]

Path _1251_/CLK to output pin CSR_PCaddr[11] delay 2194.11 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y ->  _986_/C
   1949.1 ps           _367_:           _986_/Y ->  _988_/B
   2079.4 ps       _482_[11]:           _988_/Y -> _1133_/A
   2194.1 ps  CSR_PCaddr[11]:          _1133_/Y -> CSR_PCaddr[11]

Path _1251_/CLK to output pin CSR_PCaddr[12] delay 2163.71 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _985_/A
   1687.9 ps           _366_:           _985_/Y ->  _989_/A
   1944.2 ps           _369_:           _989_/Y ->  _991_/B
   2051.6 ps       _482_[12]:           _991_/Y -> _1134_/A
   2163.7 ps  CSR_PCaddr[12]:          _1134_/Y -> CSR_PCaddr[12]

Path _1251_/CLK to output pin CSR_PCaddr[23] delay 2145.35 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _966_/B
   1483.0 ps           _350_:           _966_/Y -> _1060_/B
   1762.9 ps           _430_:          _1060_/Y -> _1065_/A
   1915.4 ps           _434_:          _1065_/Y -> _1066_/C
   2032.2 ps       _482_[23]:          _1066_/Y -> _1145_/A
   2145.4 ps  CSR_PCaddr[23]:          _1145_/Y -> CSR_PCaddr[23]

Path _1251_/CLK to output pin CSR_PCaddr[28] delay 2142.86 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _966_/B
   1483.0 ps           _350_:           _966_/Y -> _1098_/A
   1751.3 ps           _462_:          _1098_/Y -> _1099_/B
   1915.1 ps           _463_:          _1099_/Y -> _1100_/B
   2029.9 ps       _482_[28]:          _1100_/Y -> _1150_/A
   2142.9 ps  CSR_PCaddr[28]:          _1150_/Y -> CSR_PCaddr[28]

Path _1251_/CLK to output pin CSR_PCaddr[10] delay 2127.47 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1251_/CLK
    339.4 ps      mstatus[0]:          _1251_/Q ->  _699_/A
    647.1 ps           _156_:           _699_/Y ->  _936_/B
   1051.1 ps           _326_:           _936_/Y ->  _966_/B
   1483.0 ps           _350_:           _966_/Y ->  _977_/C
   1611.2 ps           _359_:           _977_/Y ->  _978_/A
   1740.1 ps           _360_:           _978_/Y ->  _979_/B
   1840.6 ps           _361_:           _979_/Y ->  _980_/C
   1941.7 ps           _362_:           _980_/Y ->  _981_/C
   2018.6 ps       _482_[10]:           _981_/Y -> _1132_/A
   2127.5 ps  CSR_PCaddr[10]:          _1132_/Y -> CSR_PCaddr[10]

Computed maximum clock frequency (zero margin) = 343.188 MHz
-----------------------------------------

Number of paths analyzed:  160

Top 20 minimum delay paths:
Path _1216_/CLK to _1217_/D delay -82.995 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert10/Y -> _1216_/CLK
      6.7 ps     meta_irq:           _1216_/Q -> _1217_/D

   clock skew at destination = 0
   hold at destination = -89.6965

Path _1257_/CLK to _1257_/D delay 111.16 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert15/Y -> _1257_/CLK
      8.2 ps    mcause[4]:           _1257_/Q ->  _527_/A
    122.5 ps         _43_:            _527_/Y ->  _641_/A
    213.2 ps      _28_[4]:            _641_/Y -> _1257_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1266_/CLK to _1266_/D delay 111.16 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert15/Y -> _1266_/CLK
      8.2 ps   mcause[13]:           _1266_/Q ->  _562_/A
    122.5 ps         _69_:            _562_/Y ->  _663_/A
    213.2 ps     _28_[13]:            _663_/Y -> _1266_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1275_/CLK to _1275_/D delay 111.16 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert15/Y -> _1275_/CLK
      8.2 ps   mcause[22]:           _1275_/Q ->  _589_/A
    122.5 ps         _87_:            _589_/Y ->  _681_/A
    213.2 ps     _28_[22]:            _681_/Y -> _1275_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1220_/CLK to _1220_/D delay 111.16 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert14/Y -> _1220_/CLK
      8.2 ps     mvect[1]:           _1220_/Q ->  _510_/A
    122.5 ps         _27_:            _510_/Y ->  _718_/A
    213.2 ps      _07_[1]:            _718_/Y -> _1220_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1274_/CLK to _1274_/D delay 111.16 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert14/Y -> _1274_/CLK
      8.2 ps   mcause[21]:           _1274_/Q ->  _586_/A
    122.5 ps         _85_:            _586_/Y ->  _679_/A
    213.2 ps     _28_[21]:            _679_/Y -> _1274_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1273_/CLK to _1273_/D delay 111.16 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert13/Y -> _1273_/CLK
      8.2 ps   mcause[20]:           _1273_/Q ->  _583_/A
    122.5 ps         _83_:            _583_/Y ->  _677_/A
    213.2 ps     _28_[20]:            _677_/Y -> _1273_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1282_/CLK to _1282_/D delay 111.16 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert13/Y -> _1282_/CLK
      8.2 ps   mcause[29]:           _1282_/Q ->  _610_/A
    122.5 ps        _101_:            _610_/Y ->  _695_/A
    213.2 ps     _28_[29]:            _695_/Y -> _1282_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1263_/CLK to _1263_/D delay 111.16 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert12/Y -> _1263_/CLK
      8.2 ps   mcause[10]:           _1263_/Q ->  _547_/A
    122.5 ps         _57_:            _547_/Y ->  _655_/A
    213.2 ps     _28_[10]:            _655_/Y -> _1263_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1272_/CLK to _1272_/D delay 111.16 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert12/Y -> _1272_/CLK
      8.2 ps   mcause[19]:           _1272_/Q ->  _580_/A
    122.5 ps         _81_:            _580_/Y ->  _675_/A
    213.2 ps     _28_[19]:            _675_/Y -> _1272_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1281_/CLK to _1281_/D delay 111.16 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert12/Y -> _1281_/CLK
      8.2 ps   mcause[28]:           _1281_/Q ->  _607_/A
    122.5 ps         _99_:            _607_/Y ->  _693_/A
    213.2 ps     _28_[28]:            _693_/Y -> _1281_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1262_/CLK to _1262_/D delay 111.16 ps
      0.0 ps  clk_bF$buf4: CLKBUF1_insert11/Y -> _1262_/CLK
      8.2 ps    mcause[9]:           _1262_/Q ->  _544_/A
    122.5 ps         _55_:            _544_/Y ->  _653_/A
    213.2 ps      _28_[9]:            _653_/Y -> _1262_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1271_/CLK to _1271_/D delay 111.16 ps
      0.0 ps  clk_bF$buf4: CLKBUF1_insert11/Y -> _1271_/CLK
      8.2 ps   mcause[18]:           _1271_/Q ->  _577_/A
    122.5 ps         _79_:            _577_/Y ->  _673_/A
    213.2 ps     _28_[18]:            _673_/Y -> _1271_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1280_/CLK to _1280_/D delay 111.16 ps
      0.0 ps  clk_bF$buf4: CLKBUF1_insert11/Y -> _1280_/CLK
      8.2 ps   mcause[27]:           _1280_/Q ->  _604_/A
    122.5 ps         _97_:            _604_/Y ->  _691_/A
    213.2 ps     _28_[27]:            _691_/Y -> _1280_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1270_/CLK to _1270_/D delay 111.16 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert10/Y -> _1270_/CLK
      8.2 ps   mcause[17]:           _1270_/Q ->  _574_/A
    122.5 ps         _77_:            _574_/Y ->  _671_/A
    213.2 ps     _28_[17]:            _671_/Y -> _1270_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1279_/CLK to _1279_/D delay 111.16 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert10/Y -> _1279_/CLK
      8.2 ps   mcause[26]:           _1279_/Q ->  _601_/A
    122.5 ps         _95_:            _601_/Y ->  _689_/A
    213.2 ps     _28_[26]:            _689_/Y -> _1279_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1269_/CLK to _1269_/D delay 111.16 ps
      0.0 ps  clk_bF$buf6: CLKBUF1_insert9/Y -> _1269_/CLK
      8.2 ps   mcause[16]:          _1269_/Q ->  _571_/A
    122.5 ps         _75_:           _571_/Y ->  _669_/A
    213.2 ps     _28_[16]:           _669_/Y -> _1269_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1278_/CLK to _1278_/D delay 111.16 ps
      0.0 ps  clk_bF$buf6: CLKBUF1_insert9/Y -> _1278_/CLK
      8.2 ps   mcause[25]:          _1278_/Q ->  _598_/A
    122.5 ps         _93_:           _598_/Y ->  _687_/A
    213.2 ps     _28_[25]:           _687_/Y -> _1278_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1259_/CLK to _1259_/D delay 111.16 ps
      0.0 ps  clk_bF$buf7: CLKBUF1_insert8/Y -> _1259_/CLK
      8.2 ps    mcause[6]:          _1259_/Q ->  _533_/A
    122.5 ps         _47_:           _533_/Y ->  _645_/A
    213.2 ps      _28_[6]:           _645_/Y -> _1259_/D

   clock skew at destination = 0
   hold at destination = -102.022

Path _1268_/CLK to _1268_/D delay 111.16 ps
      0.0 ps  clk_bF$buf7: CLKBUF1_insert8/Y -> _1268_/CLK
      8.2 ps   mcause[15]:          _1268_/Q ->  _568_/A
    122.5 ps         _73_:           _568_/Y ->  _667_/A
    213.2 ps     _28_[15]:           _667_/Y -> _1268_/D

   clock skew at destination = 0
   hold at destination = -102.022

ERROR:  Design fails minimum hold timing.
-----------------------------------------

Number of paths analyzed:  129

Top 20 maximum delay paths:
Path input pin CSR_addr[8] to _1230_/D delay 2482.29 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert23/A
   1970.0 ps  _167__bF$buf5: BUFX2_insert23/Y ->          _748_/S
   2200.8 ps       _07_[11]:          _748_/Y ->         _1230_/D

   setup at destination = 281.527

Path input pin CSR_addr[8] to _1223_/D delay 2462.05 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert23/A
   1970.0 ps  _167__bF$buf5: BUFX2_insert23/Y ->          _726_/B
   2098.2 ps          _175_:          _726_/Y ->          _727_/C
   2180.2 ps        _07_[4]:          _727_/Y ->         _1223_/D

   setup at destination = 281.875

Path input pin CSR_addr[8] to _1234_/D delay 2462.05 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert23/A
   1970.0 ps  _167__bF$buf5: BUFX2_insert23/Y ->          _759_/B
   2098.2 ps          _197_:          _759_/Y ->          _760_/C
   2180.2 ps       _07_[15]:          _760_/Y ->         _1234_/D

   setup at destination = 281.875

Path input pin CSR_addr[8] to _1241_/D delay 2462.05 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert23/A
   1970.0 ps  _167__bF$buf5: BUFX2_insert23/Y ->          _780_/B
   2098.2 ps          _211_:          _780_/Y ->          _781_/C
   2180.2 ps       _07_[22]:          _781_/Y ->         _1241_/D

   setup at destination = 281.875

Path input pin CSR_addr[8] to _1248_/D delay 2462.05 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert23/A
   1970.0 ps  _167__bF$buf5: BUFX2_insert23/Y ->          _801_/B
   2098.2 ps          _225_:          _801_/Y ->          _802_/C
   2180.2 ps       _07_[29]:          _802_/Y ->         _1248_/D

   setup at destination = 281.875

Path input pin CSR_addr[8] to _1253_/D delay 2460.74 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _487_/B
    247.6 ps            _3_:          _487_/Y ->          _491_/A
    432.3 ps            _7_:          _491_/Y ->          _496_/B
    650.0 ps           _12_:          _496_/Y -> BUFX2_insert29/A
    965.8 ps   _12__bF$buf4: BUFX2_insert29/Y ->          _622_/B
   1388.1 ps          _110_:          _622_/Y ->          _625_/A
   1517.0 ps          _113_:          _625_/Y -> BUFX2_insert44/A
   1870.8 ps  _113__bF$buf6: BUFX2_insert44/Y ->          _626_/B
   2061.6 ps          _114_:          _626_/Y ->          _627_/B
   2180.3 ps        _28_[0]:          _627_/Y ->         _1253_/D

   setup at destination = 280.414

Path input pin CSR_addr[8] to _1254_/D delay 2460.74 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _487_/B
    247.6 ps            _3_:          _487_/Y ->          _491_/A
    432.3 ps            _7_:          _491_/Y ->          _496_/B
    650.0 ps           _12_:          _496_/Y -> BUFX2_insert29/A
    965.8 ps   _12__bF$buf4: BUFX2_insert29/Y ->          _622_/B
   1388.1 ps          _110_:          _622_/Y ->          _625_/A
   1517.0 ps          _113_:          _625_/Y -> BUFX2_insert45/A
   1870.8 ps  _113__bF$buf5: BUFX2_insert45/Y ->          _630_/B
   2061.6 ps          _117_:          _630_/Y ->          _631_/B
   2180.3 ps        _28_[1]:          _631_/Y ->         _1254_/D

   setup at destination = 280.414

Path input pin CSR_addr[8] to _1219_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert22/A
   1967.1 ps  _167__bF$buf6: BUFX2_insert22/Y ->          _715_/B
   2094.7 ps          _168_:          _715_/Y ->          _716_/C
   2176.6 ps        _07_[0]:          _716_/Y ->         _1219_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1224_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert25/A
   1967.1 ps  _167__bF$buf3: BUFX2_insert25/Y ->          _729_/B
   2094.7 ps          _177_:          _729_/Y ->          _730_/C
   2176.6 ps        _07_[5]:          _730_/Y ->         _1224_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1225_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert27/A
   1967.1 ps  _167__bF$buf1: BUFX2_insert27/Y ->          _732_/B
   2094.7 ps          _179_:          _732_/Y ->          _733_/C
   2176.6 ps        _07_[6]:          _733_/Y ->         _1225_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1226_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert22/A
   1967.1 ps  _167__bF$buf6: BUFX2_insert22/Y ->          _735_/B
   2094.7 ps          _181_:          _735_/Y ->          _736_/C
   2176.6 ps        _07_[7]:          _736_/Y ->         _1226_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1235_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert25/A
   1967.1 ps  _167__bF$buf3: BUFX2_insert25/Y ->          _762_/B
   2094.7 ps          _199_:          _762_/Y ->          _763_/C
   2176.6 ps       _07_[16]:          _763_/Y ->         _1235_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1236_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert27/A
   1967.1 ps  _167__bF$buf1: BUFX2_insert27/Y ->          _765_/B
   2094.7 ps          _201_:          _765_/Y ->          _766_/C
   2176.6 ps       _07_[17]:          _766_/Y ->         _1236_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1237_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert22/A
   1967.1 ps  _167__bF$buf6: BUFX2_insert22/Y ->          _768_/B
   2094.7 ps          _203_:          _768_/Y ->          _769_/C
   2176.6 ps       _07_[18]:          _769_/Y ->         _1237_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1242_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert25/A
   1967.1 ps  _167__bF$buf3: BUFX2_insert25/Y ->          _783_/B
   2094.7 ps          _213_:          _783_/Y ->          _784_/C
   2176.6 ps       _07_[23]:          _784_/Y ->         _1242_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1243_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert27/A
   1967.1 ps  _167__bF$buf1: BUFX2_insert27/Y ->          _786_/B
   2094.7 ps          _215_:          _786_/Y ->          _787_/C
   2176.6 ps       _07_[24]:          _787_/Y ->         _1243_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1244_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert22/A
   1967.1 ps  _167__bF$buf6: BUFX2_insert22/Y ->          _789_/B
   2094.7 ps          _217_:          _789_/Y ->          _790_/C
   2176.6 ps       _07_[25]:          _790_/Y ->         _1244_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1249_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert25/A
   1967.1 ps  _167__bF$buf3: BUFX2_insert25/Y ->          _804_/B
   2094.7 ps          _227_:          _804_/Y ->          _805_/C
   2176.6 ps       _07_[30]:          _805_/Y ->         _1249_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1250_/D delay 2458.45 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _499_/A
    325.3 ps           _16_:          _499_/Y ->          _502_/A
    516.2 ps           _19_:          _502_/Y ->          _508_/B
    892.9 ps           _26_:          _508_/Y ->          _514_/A
   1006.6 ps           _31_:          _514_/Y -> BUFX2_insert67/A
   1310.6 ps   _31__bF$buf4: BUFX2_insert67/Y ->          _714_/B
   1603.6 ps          _167_:          _714_/Y -> BUFX2_insert27/A
   1967.1 ps  _167__bF$buf1: BUFX2_insert27/Y ->          _807_/B
   2094.7 ps          _229_:          _807_/Y ->          _808_/C
   2176.6 ps       _07_[31]:          _808_/Y ->         _1250_/D

   setup at destination = 281.886

Path input pin CSR_addr[8] to _1255_/D delay 2454.5 ps
      0.0 ps    CSR_addr[8]:                  ->          _485_/B
    158.6 ps            _1_:          _485_/Y ->          _487_/B
    247.6 ps            _3_:          _487_/Y ->          _491_/A
    432.3 ps            _7_:          _491_/Y ->          _496_/B
    650.0 ps           _12_:          _496_/Y -> BUFX2_insert29/A
    965.8 ps   _12__bF$buf4: BUFX2_insert29/Y ->          _622_/B
   1388.1 ps          _110_:          _622_/Y ->          _625_/A
   1517.0 ps          _113_:          _625_/Y -> BUFX2_insert46/A
   1866.4 ps  _113__bF$buf4: BUFX2_insert46/Y ->          _634_/B
   2055.6 ps          _120_:          _634_/Y ->          _635_/B
   2174.1 ps        _28_[2]:          _635_/Y ->         _1255_/D

   setup at destination = 280.425

-----------------------------------------

Number of paths analyzed:  129

Top 20 minimum delay paths:
Path input pin CSR_mepc[31] to _1215_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[31]:         ->  _931_/B
     57.3 ps         _322_: _931_/Y ->  _934_/C
    116.7 ps      _21_[29]: _934_/Y -> _1215_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[30] to _1214_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[30]:         ->  _927_/B
     57.3 ps         _319_: _927_/Y ->  _930_/C
    116.7 ps      _21_[28]: _930_/Y -> _1214_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[29] to _1213_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[29]:         ->  _923_/B
     57.3 ps         _316_: _923_/Y ->  _926_/C
    116.7 ps      _21_[27]: _926_/Y -> _1213_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[28] to _1212_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[28]:         ->  _919_/B
     57.3 ps         _313_: _919_/Y ->  _922_/C
    116.7 ps      _21_[26]: _922_/Y -> _1212_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[27] to _1211_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[27]:         ->  _915_/B
     57.3 ps         _310_: _915_/Y ->  _918_/C
    116.7 ps      _21_[25]: _918_/Y -> _1211_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[26] to _1210_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[26]:         ->  _911_/B
     57.3 ps         _307_: _911_/Y ->  _914_/C
    116.7 ps      _21_[24]: _914_/Y -> _1210_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[25] to _1209_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[25]:         ->  _907_/B
     57.3 ps         _304_: _907_/Y ->  _910_/C
    116.7 ps      _21_[23]: _910_/Y -> _1209_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[24] to _1208_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[24]:         ->  _903_/B
     57.3 ps         _301_: _903_/Y ->  _906_/C
    116.7 ps      _21_[22]: _906_/Y -> _1208_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[23] to _1207_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[23]:         ->  _899_/B
     57.3 ps         _298_: _899_/Y ->  _902_/C
    116.7 ps      _21_[21]: _902_/Y -> _1207_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[22] to _1206_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[22]:         ->  _895_/B
     57.3 ps         _295_: _895_/Y ->  _898_/C
    116.7 ps      _21_[20]: _898_/Y -> _1206_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[21] to _1205_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[21]:         ->  _891_/B
     57.3 ps         _292_: _891_/Y ->  _894_/C
    116.7 ps      _21_[19]: _894_/Y -> _1205_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[20] to _1204_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[20]:         ->  _887_/B
     57.3 ps         _289_: _887_/Y ->  _890_/C
    116.7 ps      _21_[18]: _890_/Y -> _1204_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[19] to _1203_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[19]:         ->  _883_/B
     57.3 ps         _286_: _883_/Y ->  _886_/C
    116.7 ps      _21_[17]: _886_/Y -> _1203_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[18] to _1202_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[18]:         ->  _879_/B
     57.3 ps         _283_: _879_/Y ->  _882_/C
    116.7 ps      _21_[16]: _882_/Y -> _1202_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[17] to _1201_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[17]:         ->  _875_/B
     57.3 ps         _280_: _875_/Y ->  _878_/C
    116.7 ps      _21_[15]: _878_/Y -> _1201_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[16] to _1200_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[16]:         ->  _871_/B
     57.3 ps         _277_: _871_/Y ->  _874_/C
    116.7 ps      _21_[14]: _874_/Y -> _1200_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[15] to _1199_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[15]:         ->  _867_/B
     57.3 ps         _274_: _867_/Y ->  _870_/C
    116.7 ps      _21_[13]: _870_/Y -> _1199_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[14] to _1198_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[14]:         ->  _863_/B
     57.3 ps         _271_: _863_/Y ->  _866_/C
    116.7 ps      _21_[12]: _866_/Y -> _1198_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[13] to _1197_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[13]:         ->  _859_/B
     57.3 ps         _268_: _859_/Y ->  _862_/C
    116.7 ps      _21_[11]: _862_/Y -> _1197_/D

   hold at destination = -97.0498

Path input pin CSR_mepc[12] to _1196_/D delay 19.6954 ps
      0.0 ps  CSR_mepc[12]:         ->  _855_/B
     57.3 ps         _265_: _855_/Y ->  _858_/C
    116.7 ps      _21_[10]: _858_/Y -> _1196_/D

   hold at destination = -97.0498

-----------------------------------------

