{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499390679094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499390679094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 20:24:38 2017 " "Processing started: Thu Jul 06 20:24:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499390679094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499390679094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499390679094 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499390679453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499390679509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499390679509 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "registers.sv(15) " "Verilog HDL Event Control warning at registers.sv(15): Event Control contains a complex event expression" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 15 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1499390679511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499390679512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499390679512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "sprites.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499390679514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499390679514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499390679547 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "red main.sv(5) " "Output port \"red\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499390679548 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "green main.sv(5) " "Output port \"green\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499390679548 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blue main.sv(5) " "Output port \"blue\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499390679548 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status main.sv(4) " "Output port \"status\" at main.sv(4) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499390679548 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:r " "Elaborating entity \"registers\" for hierarchy \"registers:r\"" {  } { { "main.sv" "r" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499390679563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:b " "Elaborating entity \"background\" for hierarchy \"background:b\"" {  } { { "main.sv" "b" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499390679565 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg sprites.sv(5) " "Verilog HDL warning at sprites.sv(5): object bg used but never assigned" {  } { { "sprites.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprites.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1499390679700 "|top|background:b"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "status GND " "Pin \"status\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|status"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499390680395 "|top|blue[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499390680395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499390680585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680585 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[0\] " "No output dependent on input pin \"port_in\[0\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[1\] " "No output dependent on input pin \"port_in\[1\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[2\] " "No output dependent on input pin \"port_in\[2\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[3\] " "No output dependent on input pin \"port_in\[3\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[4\] " "No output dependent on input pin \"port_in\[4\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[5\] " "No output dependent on input pin \"port_in\[5\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[6\] " "No output dependent on input pin \"port_in\[6\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[7\] " "No output dependent on input pin \"port_in\[7\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|port_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499390680635 "|top|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499390680635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499390680636 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499390680636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499390680636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499390680672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 20:24:40 2017 " "Processing ended: Thu Jul 06 20:24:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499390680672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499390680672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499390680672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499390680672 ""}
