 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 200
Design : top
Version: I-2013.12-SP3
Date   : Fri Dec 26 03:40:20 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff_v1p1_-40c   Library: scc65nll_hs_lvt_ff_v1p1_-40c_basic
Wire Load Model Mode: top

  Startpoint: pe0/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u14/out[0] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[0] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[0] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[0] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[24]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe1/u14/out_reg[24]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe1/u14/out[24] (regist_31bit_16)                       0.00       0.21 f
  pe1/t_i_1_out[24] (PE_4)                                0.00       0.21 f
  pe2/t_i_1_in[24] (PE_3)                                 0.00       0.21 f
  pe2/u5/in[24] (regist_31bit_15)                         0.00       0.21 f
  pe2/u5/out_reg[24]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[24]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[24]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[24]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[24] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[24] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[24] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[24] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[24]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[24]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[30]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[30]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[30] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[30] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[30] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[30] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[30]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[30]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[29]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[29]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[29] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[29] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[29] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[29] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[29]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[29]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[28]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[28]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[28] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[28] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[28] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[28] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[28]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[28]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[27]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[27]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[27] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[27] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[27] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[27] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[27]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[27]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[26]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[26]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[26] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[26] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[26] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[26] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[26]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[26]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[25]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[25]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[25] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[25] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[25] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[25] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[25]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[25]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[23]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[23]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[23] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[23] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[23] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[23] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[23]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[23]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[21]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[21]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[21] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[21] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[21] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[21] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[21]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[21]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[20]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[20]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[20] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[20] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[20] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[20] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[20]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[20]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[19]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[19]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[19] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[19] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[19] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[19] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[19]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[19]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[18]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[18]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[18] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[18] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[18] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[18] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[18]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[18]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[17]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[17]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[17] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[17] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[17] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[17] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[17]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[17]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[16]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[16]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[16] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[16] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[16] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[16] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[16]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[16]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[15]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[15]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[15] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[15] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[15] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[15] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[15]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[15]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[14] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[14] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[14] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[14] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[13]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[13]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[13] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[13] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[13] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[13] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[12]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[12] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[12] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[12] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[12] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[11]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[11] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[11] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[11] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[11] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe2/u14/out_reg[10]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe2/u14/out[10] (regist_31bit_12)                       0.00       0.21 f
  pe2/t_i_1_out[10] (PE_3)                                0.00       0.21 f
  pe3/t_i_1_in[10] (PE_2)                                 0.00       0.21 f
  pe3/u5/in[10] (regist_31bit_11)                         0.00       0.21 f
  pe3/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[9]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[9]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[9] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[9] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[9] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[9] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[8]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[8] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[8] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[8] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[8] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[7] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[7] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[7] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[7] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[6] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[6] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[6] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[6] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[5] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[5] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[5] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[5] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[4] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[4] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[4] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[4] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[3] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[3] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[3] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[3] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[2] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[2] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[2] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[2] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[1] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[1] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[1] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[1] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[0] (regist_31bit_12)                        0.00       0.21 f
  pe2/t_i_1_out[0] (PE_3)                                 0.00       0.21 f
  pe3/t_i_1_in[0] (PE_2)                                  0.00       0.21 f
  pe3/u5/in[0] (regist_31bit_11)                          0.00       0.21 f
  pe3/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[2] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[2] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[2] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[2] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[4] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[4] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[4] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[4] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[5] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[5] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[5] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[5] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[3] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[3] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[3] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[3] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[11]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[11] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[11] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[11] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[11] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[12]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[12] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[12] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[12] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[12] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[13]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[13]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[13] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[13] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[13] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[13] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[14] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[14] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[14] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[14] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[18]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[18]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[18] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[18] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[18] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[18] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[18]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[18]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[19]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[19]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[19] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[19] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[19] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[19] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[19]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[19]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[20]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[20]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[20] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[20] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[20] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[20] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[20]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[20]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[21]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[21]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[21] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[21] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[21] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[21] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[21]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[21]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[6] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[6] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[6] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[6] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[7] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[7] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[7] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[7] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[25]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[25]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[25] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[25] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[25] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[25] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[25]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[25]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[26]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[26]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[26] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[26] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[26] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[26] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[26]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[26]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[27]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[27]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[27] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[27] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[27] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[27] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[27]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[27]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[30]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[30]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[30] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[30] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[30] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[30] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[30]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[30]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[29]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[29]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[29] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[29] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[29] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[29] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[29]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[29]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[28]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[28]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[28] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[28] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[28] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[28] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[28]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[28]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[24]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[24]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[24] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[24] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[24] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[24] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[24]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[24]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[23]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[23]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[23] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[23] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[23] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[23] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[23]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[23]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[22]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[22]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[22] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[22] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[22] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[22] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[22]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[22]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[17]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[17]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[17] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[17] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[17] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[17] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[17]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[17]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[16]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[16]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[16] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[16] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[16] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[16] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[16]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[16]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[15]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[15]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[15] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[15] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[15] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[15] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[15]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[15]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[10]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[10] (regist_31bit_8)                        0.00       0.21 f
  pe3/t_i_1_out[10] (PE_2)                                0.00       0.21 f
  pe4/t_i_1_in[10] (PE_1)                                 0.00       0.21 f
  pe4/u5/in[10] (regist_31bit_7)                          0.00       0.21 f
  pe4/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[9]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[9]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[9] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[9] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[9] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[9] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[8]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[8] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[8] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[8] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[8] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[1] (regist_31bit_8)                         0.00       0.21 f
  pe3/t_i_1_out[1] (PE_2)                                 0.00       0.21 f
  pe4/t_i_1_in[1] (PE_1)                                  0.00       0.21 f
  pe4/u5/in[1] (regist_31bit_7)                           0.00       0.21 f
  pe4/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[0] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[0] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[0] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[0] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[29]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe4/u14/out_reg[29]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe4/u14/out[29] (regist_31bit_4)                        0.00       0.21 f
  pe4/t_i_1_out[29] (PE_1)                                0.00       0.21 f
  pe5/t_i_1_in[29] (PE_0)                                 0.00       0.21 f
  pe5/u5/in[29] (regist_31bit_3)                          0.00       0.21 f
  pe5/u5/out_reg[29]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[29]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[30]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe4/u14/out_reg[30]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe4/u14/out[30] (regist_31bit_4)                        0.00       0.21 f
  pe4/t_i_1_out[30] (PE_1)                                0.00       0.21 f
  pe5/t_i_1_in[30] (PE_0)                                 0.00       0.21 f
  pe5/u5/in[30] (regist_31bit_3)                          0.00       0.21 f
  pe5/u5/out_reg[30]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[30]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[21]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe4/u14/out_reg[21]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe4/u14/out[21] (regist_31bit_4)                        0.00       0.21 f
  pe4/t_i_1_out[21] (PE_1)                                0.00       0.21 f
  pe5/t_i_1_in[21] (PE_0)                                 0.00       0.21 f
  pe5/u5/in[21] (regist_31bit_3)                          0.00       0.21 f
  pe5/u5/out_reg[21]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[21]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[7] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[7] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[7] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[7] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[6] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[6] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[6] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[6] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[5] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[5] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[5] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[5] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[4] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[4] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[4] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[4] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[3] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[3] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[3] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[3] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[2] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[2] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[2] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[2] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[1] (regist_31bit_4)                         0.00       0.21 f
  pe4/t_i_1_out[1] (PE_1)                                 0.00       0.21 f
  pe5/t_i_1_in[1] (PE_0)                                  0.00       0.21 f
  pe5/u5/in[1] (regist_31bit_3)                           0.00       0.21 f
  pe5/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u12/out[0] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[0] (PE_5)                                     0.00       0.21 f
  pe1/a_in[0] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[0] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u13/out[0] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[0] (PE_5)                                     0.00       0.21 f
  pe1/g_in[0] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[0] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u12/out[0] (regist_32bit_25)                        0.00       0.21 f
  pe1/a_out[0] (PE_4)                                     0.00       0.21 f
  pe2/a_in[0] (PE_3)                                      0.00       0.21 f
  pe2/u0/in[0] (regist_32bit_23)                          0.00       0.21 f
  pe2/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u13/out[0] (regist_32bit_24)                        0.00       0.21 f
  pe1/g_out[0] (PE_4)                                     0.00       0.21 f
  pe2/g_in[0] (PE_3)                                      0.00       0.21 f
  pe2/u2/in[0] (regist_32bit_21)                          0.00       0.21 f
  pe2/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u12/out[0] (regist_32bit_19)                        0.00       0.21 f
  pe2/a_out[0] (PE_3)                                     0.00       0.21 f
  pe3/a_in[0] (PE_2)                                      0.00       0.21 f
  pe3/u0/in[0] (regist_32bit_17)                          0.00       0.21 f
  pe3/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u13/out[0] (regist_32bit_18)                        0.00       0.21 f
  pe2/g_out[0] (PE_3)                                     0.00       0.21 f
  pe3/g_in[0] (PE_2)                                      0.00       0.21 f
  pe3/u2/in[0] (regist_32bit_15)                          0.00       0.21 f
  pe3/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u12/out[0] (regist_32bit_13)                        0.00       0.21 f
  pe3/a_out[0] (PE_2)                                     0.00       0.21 f
  pe4/a_in[0] (PE_1)                                      0.00       0.21 f
  pe4/u0/in[0] (regist_32bit_11)                          0.00       0.21 f
  pe4/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u13/out[0] (regist_32bit_12)                        0.00       0.21 f
  pe3/g_out[0] (PE_2)                                     0.00       0.21 f
  pe4/g_in[0] (PE_1)                                      0.00       0.21 f
  pe4/u2/in[0] (regist_32bit_9)                           0.00       0.21 f
  pe4/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u12/out[0] (regist_32bit_7)                         0.00       0.21 f
  pe4/a_out[0] (PE_1)                                     0.00       0.21 f
  pe5/a_in[0] (PE_0)                                      0.00       0.21 f
  pe5/u0/in[0] (regist_32bit_5)                           0.00       0.21 f
  pe5/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u13/out[0] (regist_32bit_6)                         0.00       0.21 f
  pe4/g_out[0] (PE_1)                                     0.00       0.21 f
  pe5/g_in[0] (PE_0)                                      0.00       0.21 f
  pe5/u2/in[0] (regist_32bit_3)                           0.00       0.21 f
  pe5/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[31]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[31]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[31] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[31] (PE_5)                                    0.00       0.21 f
  pe1/a_in[31] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[31] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[31]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[31]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[30]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[30]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[30] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[30] (PE_5)                                    0.00       0.21 f
  pe1/a_in[30] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[30] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[30]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[30]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[28]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[28]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[28] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[28] (PE_5)                                    0.00       0.21 f
  pe1/a_in[28] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[28] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[28]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[28]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[25]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[25]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[25] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[25] (PE_5)                                    0.00       0.21 f
  pe1/a_in[25] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[25] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[25]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[25]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[30]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[30]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[30] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[30] (PE_5)                                    0.00       0.21 f
  pe1/g_in[30] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[30] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[30]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[30]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[31]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[31]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[31] (regist_32bit_25)                       0.00       0.21 f
  pe1/a_out[31] (PE_4)                                    0.00       0.21 f
  pe2/a_in[31] (PE_3)                                     0.00       0.21 f
  pe2/u0/in[31] (regist_32bit_23)                         0.00       0.21 f
  pe2/u0/out_reg[31]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[31]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[29]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[29]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[29] (regist_32bit_25)                       0.00       0.21 f
  pe1/a_out[29] (PE_4)                                    0.00       0.21 f
  pe2/a_in[29] (PE_3)                                     0.00       0.21 f
  pe2/u0/in[29] (regist_32bit_23)                         0.00       0.21 f
  pe2/u0/out_reg[29]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[29]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[28]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[28]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[28] (regist_32bit_24)                       0.00       0.21 f
  pe1/g_out[28] (PE_4)                                    0.00       0.21 f
  pe2/g_in[28] (PE_3)                                     0.00       0.21 f
  pe2/u2/in[28] (regist_32bit_21)                         0.00       0.21 f
  pe2/u2/out_reg[28]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[28]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[31]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[31]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[31] (regist_32bit_24)                       0.00       0.21 f
  pe1/g_out[31] (PE_4)                                    0.00       0.21 f
  pe2/g_in[31] (PE_3)                                     0.00       0.21 f
  pe2/u2/in[31] (regist_32bit_21)                         0.00       0.21 f
  pe2/u2/out_reg[31]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[31]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[29]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u12/out_reg[29]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u12/out[29] (regist_32bit_19)                       0.00       0.21 f
  pe2/a_out[29] (PE_3)                                    0.00       0.21 f
  pe3/a_in[29] (PE_2)                                     0.00       0.21 f
  pe3/u0/in[29] (regist_32bit_17)                         0.00       0.21 f
  pe3/u0/out_reg[29]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[29]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[28]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u12/out_reg[28]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u12/out[28] (regist_32bit_19)                       0.00       0.21 f
  pe2/a_out[28] (PE_3)                                    0.00       0.21 f
  pe3/a_in[28] (PE_2)                                     0.00       0.21 f
  pe3/u0/in[28] (regist_32bit_17)                         0.00       0.21 f
  pe3/u0/out_reg[28]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[28]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[26]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u12/out_reg[26]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u12/out[26] (regist_32bit_19)                       0.00       0.21 f
  pe2/a_out[26] (PE_3)                                    0.00       0.21 f
  pe3/a_in[26] (PE_2)                                     0.00       0.21 f
  pe3/u0/in[26] (regist_32bit_17)                         0.00       0.21 f
  pe3/u0/out_reg[26]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[26]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[24]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u12/out_reg[24]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u12/out[24] (regist_32bit_19)                       0.00       0.21 f
  pe2/a_out[24] (PE_3)                                    0.00       0.21 f
  pe3/a_in[24] (PE_2)                                     0.00       0.21 f
  pe3/u0/in[24] (regist_32bit_17)                         0.00       0.21 f
  pe3/u0/out_reg[24]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[24]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[30]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u13/out_reg[30]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u13/out[30] (regist_32bit_18)                       0.00       0.21 f
  pe2/g_out[30] (PE_3)                                    0.00       0.21 f
  pe3/g_in[30] (PE_2)                                     0.00       0.21 f
  pe3/u2/in[30] (regist_32bit_15)                         0.00       0.21 f
  pe3/u2/out_reg[30]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[30]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[27]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u13/out_reg[27]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u13/out[27] (regist_32bit_18)                       0.00       0.21 f
  pe2/g_out[27] (PE_3)                                    0.00       0.21 f
  pe3/g_in[27] (PE_2)                                     0.00       0.21 f
  pe3/u2/in[27] (regist_32bit_15)                         0.00       0.21 f
  pe3/u2/out_reg[27]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[27]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[26]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u13/out_reg[26]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u13/out[26] (regist_32bit_18)                       0.00       0.21 f
  pe2/g_out[26] (PE_3)                                    0.00       0.21 f
  pe3/g_in[26] (PE_2)                                     0.00       0.21 f
  pe3/u2/in[26] (regist_32bit_15)                         0.00       0.21 f
  pe3/u2/out_reg[26]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[26]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[19]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u13/out_reg[19]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u13/out[19] (regist_32bit_18)                       0.00       0.21 f
  pe2/g_out[19] (PE_3)                                    0.00       0.21 f
  pe3/g_in[19] (PE_2)                                     0.00       0.21 f
  pe3/u2/in[19] (regist_32bit_15)                         0.00       0.21 f
  pe3/u2/out_reg[19]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[19]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[28]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u13/out_reg[28]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u13/out[28] (regist_32bit_18)                       0.00       0.21 f
  pe2/g_out[28] (PE_3)                                    0.00       0.21 f
  pe3/g_in[28] (PE_2)                                     0.00       0.21 f
  pe3/u2/in[28] (regist_32bit_15)                         0.00       0.21 f
  pe3/u2/out_reg[28]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[28]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[18]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u13/out_reg[18]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u13/out[18] (regist_32bit_18)                       0.00       0.21 f
  pe2/g_out[18] (PE_3)                                    0.00       0.21 f
  pe3/g_in[18] (PE_2)                                     0.00       0.21 f
  pe3/u2/in[18] (regist_32bit_15)                         0.00       0.21 f
  pe3/u2/out_reg[18]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[18]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[30]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[30]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[30] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[30] (PE_2)                                    0.00       0.21 f
  pe4/a_in[30] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[30] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[30]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[30]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[29]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[29]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[29] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[29] (PE_2)                                    0.00       0.21 f
  pe4/a_in[29] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[29] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[29]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[29]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[28]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[28]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[28] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[28] (PE_2)                                    0.00       0.21 f
  pe4/a_in[28] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[28] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[28]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[28]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[27]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[27]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[27] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[27] (PE_2)                                    0.00       0.21 f
  pe4/a_in[27] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[27] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[27]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[27]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[26]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[26]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[26] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[26] (PE_2)                                    0.00       0.21 f
  pe4/a_in[26] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[26] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[26]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[26]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[25]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[25]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[25] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[25] (PE_2)                                    0.00       0.21 f
  pe4/a_in[25] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[25] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[25]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[25]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[24]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[24]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[24] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[24] (PE_2)                                    0.00       0.21 f
  pe4/a_in[24] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[24] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[24]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[24]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[23]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[23]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[23] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[23] (PE_2)                                    0.00       0.21 f
  pe4/a_in[23] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[23] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[23]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[23]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[22]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u12/out_reg[22]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u12/out[22] (regist_32bit_13)                       0.00       0.21 f
  pe3/a_out[22] (PE_2)                                    0.00       0.21 f
  pe4/a_in[22] (PE_1)                                     0.00       0.21 f
  pe4/u0/in[22] (regist_32bit_11)                         0.00       0.21 f
  pe4/u0/out_reg[22]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[22]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[31]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[31]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[31] (regist_32bit_12)                       0.00       0.21 f
  pe3/g_out[31] (PE_2)                                    0.00       0.21 f
  pe4/g_in[31] (PE_1)                                     0.00       0.21 f
  pe4/u2/in[31] (regist_32bit_9)                          0.00       0.21 f
  pe4/u2/out_reg[31]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[31]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[27]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[27]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[27] (regist_32bit_12)                       0.00       0.21 f
  pe3/g_out[27] (PE_2)                                    0.00       0.21 f
  pe4/g_in[27] (PE_1)                                     0.00       0.21 f
  pe4/u2/in[27] (regist_32bit_9)                          0.00       0.21 f
  pe4/u2/out_reg[27]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[27]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[26]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[26]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[26] (regist_32bit_12)                       0.00       0.21 f
  pe3/g_out[26] (PE_2)                                    0.00       0.21 f
  pe4/g_in[26] (PE_1)                                     0.00       0.21 f
  pe4/u2/in[26] (regist_32bit_9)                          0.00       0.21 f
  pe4/u2/out_reg[26]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[26]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[25]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[25]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[25] (regist_32bit_12)                       0.00       0.21 f
  pe3/g_out[25] (PE_2)                                    0.00       0.21 f
  pe4/g_in[25] (PE_1)                                     0.00       0.21 f
  pe4/u2/in[25] (regist_32bit_9)                          0.00       0.21 f
  pe4/u2/out_reg[25]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[25]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[24]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[24]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[24] (regist_32bit_12)                       0.00       0.21 f
  pe3/g_out[24] (PE_2)                                    0.00       0.21 f
  pe4/g_in[24] (PE_1)                                     0.00       0.21 f
  pe4/u2/in[24] (regist_32bit_9)                          0.00       0.21 f
  pe4/u2/out_reg[24]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[24]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[23]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[23]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[23] (regist_32bit_12)                       0.00       0.21 f
  pe3/g_out[23] (PE_2)                                    0.00       0.21 f
  pe4/g_in[23] (PE_1)                                     0.00       0.21 f
  pe4/u2/in[23] (regist_32bit_9)                          0.00       0.21 f
  pe4/u2/out_reg[23]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[23]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[22]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[22]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[22] (regist_32bit_12)                       0.00       0.21 f
  pe3/g_out[22] (PE_2)                                    0.00       0.21 f
  pe4/g_in[22] (PE_1)                                     0.00       0.21 f
  pe4/u2/in[22] (regist_32bit_9)                          0.00       0.21 f
  pe4/u2/out_reg[22]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[22]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[29]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u12/out_reg[29]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u12/out[29] (regist_32bit_7)                        0.00       0.21 f
  pe4/a_out[29] (PE_1)                                    0.00       0.21 f
  pe5/a_in[29] (PE_0)                                     0.00       0.21 f
  pe5/u0/in[29] (regist_32bit_5)                          0.00       0.21 f
  pe5/u0/out_reg[29]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[29]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[27]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u12/out_reg[27]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u12/out[27] (regist_32bit_7)                        0.00       0.21 f
  pe4/a_out[27] (PE_1)                                    0.00       0.21 f
  pe5/a_in[27] (PE_0)                                     0.00       0.21 f
  pe5/u0/in[27] (regist_32bit_5)                          0.00       0.21 f
  pe5/u0/out_reg[27]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[27]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[26]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u12/out_reg[26]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u12/out[26] (regist_32bit_7)                        0.00       0.21 f
  pe4/a_out[26] (PE_1)                                    0.00       0.21 f
  pe5/a_in[26] (PE_0)                                     0.00       0.21 f
  pe5/u0/in[26] (regist_32bit_5)                          0.00       0.21 f
  pe5/u0/out_reg[26]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[26]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[22]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u12/out_reg[22]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u12/out[22] (regist_32bit_7)                        0.00       0.21 f
  pe4/a_out[22] (PE_1)                                    0.00       0.21 f
  pe5/a_in[22] (PE_0)                                     0.00       0.21 f
  pe5/u0/in[22] (regist_32bit_5)                          0.00       0.21 f
  pe5/u0/out_reg[22]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[22]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[30]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[30]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[30] (regist_32bit_6)                        0.00       0.21 f
  pe4/g_out[30] (PE_1)                                    0.00       0.21 f
  pe5/g_in[30] (PE_0)                                     0.00       0.21 f
  pe5/u2/in[30] (regist_32bit_3)                          0.00       0.21 f
  pe5/u2/out_reg[30]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[30]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[29]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[29]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[29] (regist_32bit_6)                        0.00       0.21 f
  pe4/g_out[29] (PE_1)                                    0.00       0.21 f
  pe5/g_in[29] (PE_0)                                     0.00       0.21 f
  pe5/u2/in[29] (regist_32bit_3)                          0.00       0.21 f
  pe5/u2/out_reg[29]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[29]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[28]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[28]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[28] (regist_32bit_6)                        0.00       0.21 f
  pe4/g_out[28] (PE_1)                                    0.00       0.21 f
  pe5/g_in[28] (PE_0)                                     0.00       0.21 f
  pe5/u2/in[28] (regist_32bit_3)                          0.00       0.21 f
  pe5/u2/out_reg[28]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[28]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[27]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[27]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[27] (regist_32bit_6)                        0.00       0.21 f
  pe4/g_out[27] (PE_1)                                    0.00       0.21 f
  pe5/g_in[27] (PE_0)                                     0.00       0.21 f
  pe5/u2/in[27] (regist_32bit_3)                          0.00       0.21 f
  pe5/u2/out_reg[27]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[27]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[25]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[25]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[25] (regist_32bit_6)                        0.00       0.21 f
  pe4/g_out[25] (PE_1)                                    0.00       0.21 f
  pe5/g_in[25] (PE_0)                                     0.00       0.21 f
  pe5/u2/in[25] (regist_32bit_3)                          0.00       0.21 f
  pe5/u2/out_reg[25]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[25]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[24]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[24]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[24] (regist_32bit_6)                        0.00       0.21 f
  pe4/g_out[24] (PE_1)                                    0.00       0.21 f
  pe5/g_in[24] (PE_0)                                     0.00       0.21 f
  pe5/u2/in[24] (regist_32bit_3)                          0.00       0.21 f
  pe5/u2/out_reg[24]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[24]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[22]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[22]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[22] (regist_32bit_6)                        0.00       0.21 f
  pe4/g_out[22] (PE_1)                                    0.00       0.21 f
  pe5/g_in[22] (PE_0)                                     0.00       0.21 f
  pe5/u2/in[22] (regist_32bit_3)                          0.00       0.21 f
  pe5/u2/out_reg[22]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[22]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[14] (regist_31bit_20)                       0.00       0.21 f
  pe0/t_i_1_out[14] (PE_5)                                0.00       0.21 f
  pe1/t_i_1_in[14] (PE_4)                                 0.00       0.21 f
  pe1/u5/in[14] (regist_31bit_19)                         0.00       0.21 f
  pe1/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[13] (regist_31bit_20)                       0.00       0.21 f
  pe0/t_i_1_out[13] (PE_5)                                0.00       0.21 f
  pe1/t_i_1_in[13] (PE_4)                                 0.00       0.21 f
  pe1/u5/in[13] (regist_31bit_19)                         0.00       0.21 f
  pe1/u5/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[12]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[12]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[12] (regist_31bit_20)                       0.00       0.21 f
  pe0/t_i_1_out[12] (PE_5)                                0.00       0.21 f
  pe1/t_i_1_in[12] (PE_4)                                 0.00       0.21 f
  pe1/u5/in[12] (regist_31bit_19)                         0.00       0.21 f
  pe1/u5/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[11] (regist_31bit_20)                       0.00       0.21 f
  pe0/t_i_1_out[11] (PE_5)                                0.00       0.21 f
  pe1/t_i_1_in[11] (PE_4)                                 0.00       0.21 f
  pe1/u5/in[11] (regist_31bit_19)                         0.00       0.21 f
  pe1/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[10] (regist_31bit_20)                       0.00       0.21 f
  pe0/t_i_1_out[10] (PE_5)                                0.00       0.21 f
  pe1/t_i_1_in[10] (PE_4)                                 0.00       0.21 f
  pe1/u5/in[10] (regist_31bit_19)                         0.00       0.21 f
  pe1/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[9] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[9] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[9] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[9] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[8] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[8] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[8] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[8] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[7] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[7] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[7] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[7] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[6] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[6] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[6] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[6] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[5] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[5] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[5] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[5] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[4] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[4] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[4] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[4] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[3] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[3] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[3] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[3] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[2] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[2] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[2] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[2] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[1] (regist_31bit_20)                        0.00       0.21 f
  pe0/t_i_1_out[1] (PE_5)                                 0.00       0.21 f
  pe1/t_i_1_in[1] (PE_4)                                  0.00       0.21 f
  pe1/u5/in[1] (regist_31bit_19)                          0.00       0.21 f
  pe1/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[29]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[29]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[29] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[29] (PE_5)                                    0.00       0.21 f
  pe1/a_in[29] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[29] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[29]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[29]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[26]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[26]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[26] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[26] (PE_5)                                    0.00       0.21 f
  pe1/a_in[26] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[26] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[26]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[26]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[24]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[24]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[24] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[24] (PE_5)                                    0.00       0.21 f
  pe1/a_in[24] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[24] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[24]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[24]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[23]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[23]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[23] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[23] (PE_5)                                    0.00       0.21 f
  pe1/a_in[23] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[23] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[23]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[23]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[21]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[21]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[21] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[21] (PE_5)                                    0.00       0.21 f
  pe1/a_in[21] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[21] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[21]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[21]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[20]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[20]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[20] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[20] (PE_5)                                    0.00       0.21 f
  pe1/a_in[20] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[20] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[20]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[20]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[19]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[19]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[19] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[19] (PE_5)                                    0.00       0.21 f
  pe1/a_in[19] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[19] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[19]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[19]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[18]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[18]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[18] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[18] (PE_5)                                    0.00       0.21 f
  pe1/a_in[18] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[18] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[18]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[18]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[17]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[17]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[17] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[17] (PE_5)                                    0.00       0.21 f
  pe1/a_in[17] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[17] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[17]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[17]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[16]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[16]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[16] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[16] (PE_5)                                    0.00       0.21 f
  pe1/a_in[16] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[16] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[16]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[16]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[15] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[15] (PE_5)                                    0.00       0.21 f
  pe1/a_in[15] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[15] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[15]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[15]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[14] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[14] (PE_5)                                    0.00       0.21 f
  pe1/a_in[14] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[14] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[13] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[13] (PE_5)                                    0.00       0.21 f
  pe1/a_in[13] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[13] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[12]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[12]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[12] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[12] (PE_5)                                    0.00       0.21 f
  pe1/a_in[12] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[12] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[11] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[11] (PE_5)                                    0.00       0.21 f
  pe1/a_in[11] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[11] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[10] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[10] (PE_5)                                    0.00       0.21 f
  pe1/a_in[10] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[10] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[9] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[9] (PE_5)                                     0.00       0.21 f
  pe1/a_in[9] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[9] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[8] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[8] (PE_5)                                     0.00       0.21 f
  pe1/a_in[8] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[8] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[7] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[7] (PE_5)                                     0.00       0.21 f
  pe1/a_in[7] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[7] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[6] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[6] (PE_5)                                     0.00       0.21 f
  pe1/a_in[6] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[6] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[5] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[5] (PE_5)                                     0.00       0.21 f
  pe1/a_in[5] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[5] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[4] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[4] (PE_5)                                     0.00       0.21 f
  pe1/a_in[4] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[4] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[3] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[3] (PE_5)                                     0.00       0.21 f
  pe1/a_in[3] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[3] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[2] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[2] (PE_5)                                     0.00       0.21 f
  pe1/a_in[2] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[2] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[1] (regist_32bit_31)                        0.00       0.21 f
  pe0/a_out[1] (PE_5)                                     0.00       0.21 f
  pe1/a_in[1] (PE_4)                                      0.00       0.21 f
  pe1/u0/in[1] (regist_32bit_29)                          0.00       0.21 f
  pe1/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[22]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[22]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[22] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[22] (PE_5)                                    0.00       0.21 f
  pe1/a_in[22] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[22] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[22]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[22]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[27]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[27]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[27] (regist_32bit_31)                       0.00       0.21 f
  pe0/a_out[27] (PE_5)                                    0.00       0.21 f
  pe1/a_in[27] (PE_4)                                     0.00       0.21 f
  pe1/u0/in[27] (regist_32bit_29)                         0.00       0.21 f
  pe1/u0/out_reg[27]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[27]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[31]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[31]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[31] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[31] (PE_5)                                    0.00       0.21 f
  pe1/g_in[31] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[31] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[31]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[31]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[28]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[28]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[28] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[28] (PE_5)                                    0.00       0.21 f
  pe1/g_in[28] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[28] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[28]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[28]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[26]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[26]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[26] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[26] (PE_5)                                    0.00       0.21 f
  pe1/g_in[26] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[26] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[26]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[26]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[21]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[21]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[21] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[21] (PE_5)                                    0.00       0.21 f
  pe1/g_in[21] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[21] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[21]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[21]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[20]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[20]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[20] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[20] (PE_5)                                    0.00       0.21 f
  pe1/g_in[20] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[20] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[20]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[20]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[19]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[19]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[19] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[19] (PE_5)                                    0.00       0.21 f
  pe1/g_in[19] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[19] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[19]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[19]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[18]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[18]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[18] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[18] (PE_5)                                    0.00       0.21 f
  pe1/g_in[18] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[18] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[18]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[18]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[17]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[17]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[17] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[17] (PE_5)                                    0.00       0.21 f
  pe1/g_in[17] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[17] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[17]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[17]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[16]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[16]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[16] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[16] (PE_5)                                    0.00       0.21 f
  pe1/g_in[16] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[16] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[16]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[16]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[15] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[15] (PE_5)                                    0.00       0.21 f
  pe1/g_in[15] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[15] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[15]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[15]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[14] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[14] (PE_5)                                    0.00       0.21 f
  pe1/g_in[14] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[14] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[13] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[13] (PE_5)                                    0.00       0.21 f
  pe1/g_in[13] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[13] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[12]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[12]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[12] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[12] (PE_5)                                    0.00       0.21 f
  pe1/g_in[12] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[12] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[11] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[11] (PE_5)                                    0.00       0.21 f
  pe1/g_in[11] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[11] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[10] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[10] (PE_5)                                    0.00       0.21 f
  pe1/g_in[10] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[10] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[9] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[9] (PE_5)                                     0.00       0.21 f
  pe1/g_in[9] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[9] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[8] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[8] (PE_5)                                     0.00       0.21 f
  pe1/g_in[8] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[8] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[7] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[7] (PE_5)                                     0.00       0.21 f
  pe1/g_in[7] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[7] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[6] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[6] (PE_5)                                     0.00       0.21 f
  pe1/g_in[6] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[6] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[5] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[5] (PE_5)                                     0.00       0.21 f
  pe1/g_in[5] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[5] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[4] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[4] (PE_5)                                     0.00       0.21 f
  pe1/g_in[4] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[4] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[3] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[3] (PE_5)                                     0.00       0.21 f
  pe1/g_in[3] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[3] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[2] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[2] (PE_5)                                     0.00       0.21 f
  pe1/g_in[2] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[2] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[1] (regist_32bit_30)                        0.00       0.21 f
  pe0/g_out[1] (PE_5)                                     0.00       0.21 f
  pe1/g_in[1] (PE_4)                                      0.00       0.21 f
  pe1/u2/in[1] (regist_32bit_27)                          0.00       0.21 f
  pe1/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[25]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[25]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[25] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[25] (PE_5)                                    0.00       0.21 f
  pe1/g_in[25] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[25] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[25]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[25]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[24]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[24]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[24] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[24] (PE_5)                                    0.00       0.21 f
  pe1/g_in[24] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[24] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[24]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[24]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[23]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[23]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[23] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[23] (PE_5)                                    0.00       0.21 f
  pe1/g_in[23] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[23] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[23]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[23]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[22]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[22]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[22] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[22] (PE_5)                                    0.00       0.21 f
  pe1/g_in[22] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[22] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[22]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[22]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[27]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[27]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[27] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[27] (PE_5)                                    0.00       0.21 f
  pe1/g_in[27] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[27] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[27]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[27]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[29]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[29]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[29] (regist_32bit_30)                       0.00       0.21 f
  pe0/g_out[29] (PE_5)                                    0.00       0.21 f
  pe1/g_in[29] (PE_4)                                     0.00       0.21 f
  pe1/u2/in[29] (regist_32bit_27)                         0.00       0.21 f
  pe1/u2/out_reg[29]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[29]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
