DataRAM.v,verilog,xil_defaultlib,../../../../Risc5CPU.gen/sources_1/ip/DataRAM/sim/DataRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
