{
  "0043eb0f": {
    "file_id": "0043eb0f",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754295014\\artifacts\\designs\\alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "-8830412507906830526",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T16:10:48.048169",
    "description": "由enhanced_real_code_review_agent创建的verilog文件",
    "metadata": {}
  },
  "402877f3": {
    "file_id": "402877f3",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754295014\\artifacts\\testbenches\\testbench_alu_32bit.v",
    "file_type": "testbench",
    "content_hash": "-2385051297271797394",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T16:10:48.052297",
    "description": "由enhanced_real_code_review_agent创建的testbench文件",
    "metadata": {}
  }
}