{"vcs1":{"timestamp_begin":1684765337.962051677, "rt":1.50, "ut":0.32, "st":0.22}}
{"vcselab":{"timestamp_begin":1684765339.560356843, "rt":1.38, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684765341.016790524, "rt":0.58, "ut":0.26, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684765337.322218998}
{"VCS_COMP_START_TIME": 1684765337.322218998}
{"VCS_COMP_END_TIME": 1684765343.902792336}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 328544}}
{"stitch_vcselab": {"peak_mem": 211888}}
