Analysis & Synthesis report for DE1SOC_TOP
Fri Dec 10 00:34:37 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|estado_q
  9. State Machine - |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q
 10. State Machine - |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q
 11. State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep3
 12. State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep2
 13. State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|ep
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET
 21. Port Connectivity Checks: "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"
 22. Port Connectivity Checks: "LT24Setup:DUT_SETUP"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 10 00:34:37 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1SOC_TOP                                  ;
; Top-level Entity Name           ; DE1SOC_TOP                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 239                                         ;
; Total pins                      ; 83                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1SOC_TOP         ; DE1SOC_TOP         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+-----------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+-----------------------+---------------------------------------------------------------------------------------------+---------+
; MODELSIM/LCD_UART.vhd            ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd       ;         ;
; MODELSIM/LCD_DRAWING.vhd         ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd    ;         ;
; MODELSIM/romsinc.vhd             ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd        ;         ;
; MODELSIM/LT24SetUp.vhd           ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd      ;         ;
; MODELSIM/LT24InitReset.vhd       ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd  ;         ;
; MODELSIM/LT24InitLCD.vhd         ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd    ;         ;
; MODELSIM/LCD_CTRL.vhd            ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd       ;         ;
; MODELSIM/Init128rom_pkg.vhd      ; yes             ; User VHDL File        ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd ;         ;
; de1soc_top.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd              ;         ;
+----------------------------------+-----------------+-----------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 203          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 341          ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 60           ;
;     -- 5 input functions                    ; 38           ;
;     -- 4 input functions                    ; 40           ;
;     -- <=3 input functions                  ; 203          ;
;                                             ;              ;
; Dedicated logic registers                   ; 239          ;
;                                             ;              ;
; I/O pins                                    ; 83           ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 247          ;
; Total fan-out                               ; 2190         ;
; Average fan-out                             ; 2.80         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name   ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+---------------+--------------+
; |DE1SOC_TOP                      ; 341 (0)             ; 239 (0)                   ; 0                 ; 0          ; 83   ; 0            ; |DE1SOC_TOP                                                             ; DE1SOC_TOP    ; work         ;
;    |LCD_CTRL:DUT_LCD_Ctrl|       ; 58 (58)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl                                       ; LCD_CTRL      ; work         ;
;    |LCD_DRAWING:DUT_LCD_Drawing| ; 61 (61)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing                                 ; LCD_DRAWING   ; work         ;
;    |LCD_UART:DUT_LCD_UART|       ; 36 (36)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LCD_UART:DUT_LCD_UART                                       ; LCD_UART      ; work         ;
;    |LT24Setup:DUT_SETUP|         ; 186 (43)            ; 134 (19)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP                                         ; LT24Setup     ; work         ;
;       |LT24InitLCD:DUT_InitLCD|  ; 39 (23)             ; 31 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD                 ; LT24InitLCD   ; work         ;
;          |romsinc:DUT_ROM|       ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM ; romsinc       ; work         ;
;       |LT24InitReset:DUT_RESET|  ; 104 (104)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET                 ; LT24InitReset ; work         ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|estado_q                                                                                                                                                                                           ;
+-------------------------+--------------------+--------------------+-----------------------+--------------+-------------------------+------------------------+-----------------------+---------------------+------------------------+-----------------+
; Name                    ; estado_q.TiempoDat ; estado_q.TiempoRxD ; estado_q.ResetDeDatos ; estado_q.Fin ; estado_q.EnviarDiagonal ; estado_q.EnviarBorrado ; estado_q.ProcesarDato ; estado_q.RecibirDat ; estado_q.EsperaComando ; estado_q.Inicio ;
+-------------------------+--------------------+--------------------+-----------------------+--------------+-------------------------+------------------------+-----------------------+---------------------+------------------------+-----------------+
; estado_q.Inicio         ; 0                  ; 0                  ; 0                     ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 0               ;
; estado_q.EsperaComando  ; 0                  ; 0                  ; 0                     ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 1                      ; 1               ;
; estado_q.RecibirDat     ; 0                  ; 0                  ; 0                     ; 0            ; 0                       ; 0                      ; 0                     ; 1                   ; 0                      ; 1               ;
; estado_q.ProcesarDato   ; 0                  ; 0                  ; 0                     ; 0            ; 0                       ; 0                      ; 1                     ; 0                   ; 0                      ; 1               ;
; estado_q.EnviarBorrado  ; 0                  ; 0                  ; 0                     ; 0            ; 0                       ; 1                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.EnviarDiagonal ; 0                  ; 0                  ; 0                     ; 0            ; 1                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.Fin            ; 0                  ; 0                  ; 0                     ; 1            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.ResetDeDatos   ; 0                  ; 0                  ; 1                     ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.TiempoRxD      ; 0                  ; 1                  ; 0                     ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
; estado_q.TiempoDat      ; 1                  ; 0                  ; 0                     ; 0            ; 0                       ; 0                      ; 0                     ; 0                   ; 0                      ; 1               ;
+-------------------------+--------------------+--------------------+-----------------------+--------------+-------------------------+------------------------+-----------------------+---------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|estado_q                                                                                                                                                                                                                                                                            ;
+--------------------------+----------------+-------------------+----------------+---------------+----------------+---------------+---------------------+-------------------------+--------------------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+
; Name                     ; estado_q.Res_X ; estado_q.Avanza_D ; estado_q.Dib_D ; estado_q.Azul ; estado_q.Verde ; estado_q.Rojo ; estado_q.Posicion_D ; estado_q.Dibujar_Borrar ; estado_q.Posicion_Borrar ; estado_q.Fin ; estado_q.Esp1 ; estado_q.Esp6 ; estado_q.Esp5 ; estado_q.Esp4 ; estado_q.Esp3 ; estado_q.Esp2 ; estado_q.Inicio ;
+--------------------------+----------------+-------------------+----------------+---------------+----------------+---------------+---------------------+-------------------------+--------------------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+
; estado_q.Inicio          ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ;
; estado_q.Esp2            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1               ;
; estado_q.Esp3            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1               ;
; estado_q.Esp4            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1               ;
; estado_q.Esp5            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Esp6            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Esp1            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Fin             ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 1            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Posicion_Borrar ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 1                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Dibujar_Borrar  ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 1                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Posicion_D      ; 0              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 1                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Rojo            ; 0              ; 0                 ; 0              ; 0             ; 0              ; 1             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Verde           ; 0              ; 0                 ; 0              ; 0             ; 1              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Azul            ; 0              ; 0                 ; 0              ; 1             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Dib_D           ; 0              ; 0                 ; 1              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Avanza_D        ; 0              ; 1                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; estado_q.Res_X           ; 1              ; 0                 ; 0              ; 0             ; 0              ; 0             ; 0                   ; 0                       ; 0                        ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
+--------------------------+----------------+-------------------+----------------+---------------+----------------+---------------+---------------------+-------------------------+--------------------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_q                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------------+------------------+-------------------+--------------------+-------------------+--------------------+---------------------+------------------------+--------------------+------------------------+------------------+------------------+------------------+------------------+------------------+-----------------+
; Name                   ; estado_q.ProcesarD ; estado_q.CicloC1 ; estado_q.EsperaOP ; estado_q.ProcesarC ; estado_q.FinColor ; estado_q.FinCursor ; estado_q.MandarDato ; estado_q.MandarComando ; estado_q.MandarPix ; estado_q.MandarComDraw ; estado_q.CicloD3 ; estado_q.CicloD2 ; estado_q.CicloD1 ; estado_q.CicloC3 ; estado_q.CicloC2 ; estado_q.Inicio ;
+------------------------+--------------------+------------------+-------------------+--------------------+-------------------+--------------------+---------------------+------------------------+--------------------+------------------------+------------------+------------------+------------------+------------------+------------------+-----------------+
; estado_q.Inicio        ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ;
; estado_q.CicloC2       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 1                ; 1               ;
; estado_q.CicloC3       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 1                ; 0                ; 1               ;
; estado_q.CicloD1       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 1                ; 0                ; 0                ; 1               ;
; estado_q.CicloD2       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 1                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.CicloD3       ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 1                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarComDraw ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 1                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarPix     ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 1                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarComando ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 1                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.MandarDato    ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 1                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.FinCursor     ; 0                  ; 0                ; 0                 ; 0                  ; 0                 ; 1                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.FinColor      ; 0                  ; 0                ; 0                 ; 0                  ; 1                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.ProcesarC     ; 0                  ; 0                ; 0                 ; 1                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.EsperaOP      ; 0                  ; 0                ; 1                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.CicloC1       ; 0                  ; 1                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
; estado_q.ProcesarD     ; 1                  ; 0                ; 0                 ; 0                  ; 0                 ; 0                  ; 0                   ; 0                      ; 0                  ; 0                      ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ;
+------------------------+--------------------+------------------+-------------------+--------------------+-------------------+--------------------+---------------------+------------------------+--------------------+------------------------+------------------+------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep3                                                                                                         ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; Name                    ; ep3.e_End_INIT_LT24 ; ep3.e_End_Send_CMD_DATA ; ep3.e_wait_sendCMD_DATA ; ep3.e_read_CMD_DATA3 ; ep3.e_read_CMD_DATA2 ; ep3.e_read_CMD_DATA ; ep3.e_init3 ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; ep3.e_init3             ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0           ;
; ep3.e_read_CMD_DATA     ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 1                   ; 1           ;
; ep3.e_read_CMD_DATA2    ; 0                   ; 0                       ; 0                       ; 0                    ; 1                    ; 0                   ; 1           ;
; ep3.e_read_CMD_DATA3    ; 0                   ; 0                       ; 0                       ; 1                    ; 0                    ; 0                   ; 1           ;
; ep3.e_wait_sendCMD_DATA ; 0                   ; 0                       ; 1                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_Send_CMD_DATA ; 0                   ; 1                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_INIT_LT24     ; 1                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|ep2                                                 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; Name                 ; ep2.e_End_CMD_DATA ; ep2.e_wait1_sendByte ; ep2.e_send_CMD_DATA2 ; ep2.e_send_CMD_DATA ; ep2.e_init2 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; ep2.e_init2          ; 0                  ; 0                    ; 0                    ; 0                   ; 0           ;
; ep2.e_send_CMD_DATA  ; 0                  ; 0                    ; 0                    ; 1                   ; 1           ;
; ep2.e_send_CMD_DATA2 ; 0                  ; 0                    ; 1                    ; 0                   ; 1           ;
; ep2.e_wait1_sendByte ; 0                  ; 1                    ; 0                    ; 0                   ; 1           ;
; ep2.e_End_CMD_DATA   ; 1                  ; 0                    ; 0                    ; 0                   ; 1           ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|ep               ;
+-------------+-----------+------------+------------+------------+-------------+-----------+
; Name        ; ep.e_done ; ep.e_wait2 ; ep.e_wait1 ; ep.e_wait0 ; ep.e_wait00 ; ep.e_init ;
+-------------+-----------+------------+------------+------------+-------------+-----------+
; ep.e_init   ; 0         ; 0          ; 0          ; 0          ; 0           ; 0         ;
; ep.e_wait00 ; 0         ; 0          ; 0          ; 0          ; 1           ; 1         ;
; ep.e_wait0  ; 0         ; 0          ; 0          ; 1          ; 0           ; 1         ;
; ep.e_wait1  ; 0         ; 0          ; 1          ; 0          ; 0           ; 1         ;
; ep.e_wait2  ; 0         ; 1          ; 0          ; 0          ; 0           ; 1         ;
; ep.e_done   ; 1         ; 0          ; 0          ; 0          ; 0           ; 1         ;
+-------------+-----------+------------+------------+------------+-------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                      ;
+-------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[8] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[7] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[6] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[5] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[4] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[3] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[2] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[1] ; yes                                                              ; yes                                        ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|divclk[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9              ;                                                                  ;                                            ;
+-------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[1]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[2]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[3]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[4]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[6]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[7]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[8]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[9]                     ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[10]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[12]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[13]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[14]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|rgbreg[15]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[16]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[13]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[11]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[10]                   ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[2]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_CTRL:DUT_LCD_Ctrl|num_pix[0]                    ; LCD_CTRL:DUT_LCD_Ctrl|estado_q.ProcesarD ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|color[0]                ; LCD_DRAWING:DUT_LCD_Drawing|color[0]     ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|color[1]                ; LCD_DRAWING:DUT_LCD_Drawing|color[0]     ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[16]             ; GND                                      ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[13]             ; GND                                      ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[11]             ; GND                                      ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[10]             ; GND                                      ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[2]              ; GND                                      ; yes                    ;
; LCD_DRAWING:DUT_LCD_Drawing|num_pix[0]              ; GND                                      ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+-------------------------------------------------------+---------------------------------------------------+
; Register name                                         ; Reason for Removal                                ;
+-------------------------------------------------------+---------------------------------------------------+
; LT24Setup:DUT_SETUP|LT24_RD_N                         ; Stuck at VCC due to stuck port data_in            ;
; LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|ep.e_init ; Merged with LCD_UART:DUT_LCD_UART|estado_q.Inicio ;
; Total Number of Removed Registers = 2                 ;                                                   ;
+-------------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 239   ;
; Number of registers using Synchronous Clear  ; 113   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 232   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 69    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LT24Setup:DUT_SETUP|LT24_RS            ; 1       ;
; LT24Setup:DUT_SETUP|LT24_WR_N          ; 1       ;
; LCD_CTRL:DUT_LCD_Ctrl|rsreg            ; 2       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|contd[0]                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|cntrgb[15]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|cntrgb[16]                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_UART:DUT_LCD_UART|contime[2]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|cont_y[5]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LCD_DRAWING:DUT_LCD_Drawing|cont_x[2]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|sel_data[2]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|cont_15usec[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|cont_10usec[7]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|cont_5msec[6]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|NumTicsXmSec[11] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET|NumTicsXuSec[0]  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24_D[11]                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24_D[6]                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1SOC_TOP|LT24Setup:DUT_SETUP|LT24_D[3]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1SOC_TOP|LCD_CTRL:DUT_LCD_Ctrl|estado_d.MandarDato                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; divclk[8]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[8]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[7]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[7]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[6]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[6]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[5]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[5]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[4]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[4]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[3]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[3]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[2]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[2]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[1]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[1]               ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[0]               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[0]               ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datout[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:DUT_SETUP"                                                                                                                                 ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; lt24_rd_n_int ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 239                         ;
;     CLR               ; 90                          ;
;     CLR SCLR          ; 72                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 28                          ;
;     ENA CLR SCLR      ; 41                          ;
;     plain             ; 7                           ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 346                         ;
;     arith             ; 125                         ;
;         1 data inputs ; 119                         ;
;         2 data inputs ; 6                           ;
;     normal            ; 221                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 38                          ;
;         6 data inputs ; 60                          ;
; boundary_port         ; 83                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 10 00:34:23 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_TOP -c DE1SOC_TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lcd_uart.vhd
    Info (12022): Found design unit 1: LCD_UART-arch1 File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd Line: 16
    Info (12023): Found entity 1: LCD_UART File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lcd_drawing.vhd
    Info (12022): Found design unit 1: LCD_DRAWING-arch1 File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 24
    Info (12023): Found entity 1: LCD_DRAWING File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/romsinc.vhd
    Info (12022): Found design unit 1: romsinc-a File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd Line: 14
    Info (12023): Found entity 1: romsinc File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lt24setup.vhd
    Info (12022): Found design unit 1: LT24Setup-rtl_0 File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 47
    Info (12023): Found entity 1: LT24Setup File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lt24initreset.vhd
    Info (12022): Found design unit 1: LT24InitReset-a File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd Line: 34
    Info (12023): Found entity 1: LT24InitReset File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lt24initlcd.vhd
    Info (12022): Found design unit 1: LT24InitLCD-a File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 40
    Info (12023): Found entity 1: LT24InitLCD File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file modelsim/lcd_ctrl.vhd
    Info (12022): Found design unit 1: LCD_CTRL-arch1 File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 25
    Info (12023): Found entity 1: LCD_CTRL File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file modelsim/init128rom_pkg.vhd
    Info (12022): Found design unit 1: romData_pkg File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd Line: 5
    Info (12022): Found design unit 2: romData_pkg-body File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/Init128rom_pkg.vhd Line: 14
Warning (12125): Using design file de1soc_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DE1SOC_TOP-rtl_0 File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 62
    Info (12023): Found entity 1: DE1SOC_TOP File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 24
Info (12127): Elaborating entity "DE1SOC_TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1soc_top.vhd(163): object "reset" assigned a value but never read File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 163
Warning (10873): Using initial value X (don't care) for net "LEDR[5..0]" at de1soc_top.vhd(36) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
Info (12128): Elaborating entity "LT24Setup" for hierarchy "LT24Setup:DUT_SETUP" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 203
Info (12128): Elaborating entity "LT24InitReset" for hierarchy "LT24Setup:DUT_SETUP|LT24InitReset:DUT_RESET" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at LT24InitReset.vhd(65): object "to_10msec" assigned a value but never read File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitReset.vhd Line: 65
Info (12128): Elaborating entity "LT24InitLCD" for hierarchy "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24SetUp.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at LT24InitLCD.vhd(77): object "RomData" assigned a value but never read File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 77
Info (12128): Elaborating entity "romsinc" for hierarchy "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LT24InitLCD.vhd Line: 88
Info (12128): Elaborating entity "LCD_CTRL" for hierarchy "LCD_CTRL:DUT_LCD_Ctrl" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 227
Warning (10036): Verilog HDL or VHDL warning at LCD_CTRL.vhd(30): object "x" assigned a value but never read File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at LCD_CTRL.vhd(31): object "y" assigned a value but never read File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 31
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(138): signal "LD_X" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 138
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(146): signal "LD_Y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 146
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(168): signal "LD_RGB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 168
Warning (10631): VHDL Process Statement warning at LCD_CTRL.vhd(164): inferring latch(es) for signal or variable "rgbreg", which holds its previous value in one or more paths through the process File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Warning (10492): VHDL Process Statement warning at LCD_CTRL.vhd(176): signal "LD_NUMPIX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 176
Warning (10631): VHDL Process Statement warning at LCD_CTRL.vhd(172): inferring latch(es) for signal or variable "num_pix", which holds its previous value in one or more paths through the process File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[0]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[1]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[2]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[3]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[4]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[5]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[6]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[7]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[8]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[9]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[10]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[11]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[12]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[13]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[14]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[15]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "num_pix[16]" at LCD_CTRL.vhd(172) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 172
Info (10041): Inferred latch for "rgbreg[0]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[1]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[2]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[3]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[4]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[5]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[6]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[7]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[8]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[9]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[10]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[11]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[12]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[13]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[14]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (10041): Inferred latch for "rgbreg[15]" at LCD_CTRL.vhd(164) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Info (12128): Elaborating entity "LCD_DRAWING" for hierarchy "LCD_DRAWING:DUT_LCD_Drawing" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 260
Warning (10492): VHDL Process Statement warning at LCD_DRAWING.vhd(150): signal "LD_REG_COLOR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 150
Warning (10492): VHDL Process Statement warning at LCD_DRAWING.vhd(152): signal "LD_COLOR_N" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 152
Warning (10631): VHDL Process Statement warning at LCD_DRAWING.vhd(146): inferring latch(es) for signal or variable "color", which holds its previous value in one or more paths through the process File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 146
Warning (10492): VHDL Process Statement warning at LCD_DRAWING.vhd(161): signal "LD_NUMPIX_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 161
Warning (10492): VHDL Process Statement warning at LCD_DRAWING.vhd(163): signal "LD_NUMPIX_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 163
Warning (10492): VHDL Process Statement warning at LCD_DRAWING.vhd(165): signal "RS_NUMPIX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 165
Warning (10631): VHDL Process Statement warning at LCD_DRAWING.vhd(157): inferring latch(es) for signal or variable "num_pix", which holds its previous value in one or more paths through the process File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[0]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[1]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[2]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[3]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[4]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[5]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[6]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[7]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[8]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[9]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[10]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[11]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[12]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[13]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[14]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[15]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "num_pix[16]" at LCD_DRAWING.vhd(157) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 157
Info (10041): Inferred latch for "color[0]" at LCD_DRAWING.vhd(146) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 146
Info (10041): Inferred latch for "color[1]" at LCD_DRAWING.vhd(146) File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 146
Info (12128): Elaborating entity "LCD_UART" for hierarchy "LCD_UART:DUT_LCD_UART" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 286
Warning (10036): Verilog HDL or VHDL warning at LCD_UART.vhd(36): object "REGDPLZ_out" assigned a value but never read File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_UART.vhd Line: 36
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "LT24Setup:DUT_SETUP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM|rom" is uninferred due to inappropriate RAM size File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/romsinc.vhd Line: 16
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 48
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[4]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[3]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[2]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[1]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[0]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[10]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[9]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[8]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[7]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[6]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[5]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[15]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[14]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[13]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
    Info (13026): Duplicate LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[12]" merged with LATCH primitive "LCD_CTRL:DUT_LCD_Ctrl|rgbreg[11]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_CTRL.vhd Line: 164
Warning (13012): Latch LCD_DRAWING:DUT_LCD_Drawing|color[0] has unsafe behavior File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_DRAWING:DUT_LCD_Drawing|WideOr9 File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 44
Warning (13012): Latch LCD_DRAWING:DUT_LCD_Drawing|color[1] has unsafe behavior File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 146
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_DRAWING:DUT_LCD_Drawing|WideOr9 File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/MODELSIM/LCD_DRAWING.vhd Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
    Warning (13410): Pin "LT24_LCD_ON" is stuck at VCC File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 39
    Warning (13410): Pin "LT24_RD_N" is stuck at VCC File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 42
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LEDR[6]" driven by bidirectional pin "GPIO_0[3]" cannot be tri-stated File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 36
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 32
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 32
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 32
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/UNI/3º/1º Cuatri/DCSD/Proyecto Final/LCD-Project-C05/Quartus/de1soc_top.vhd Line: 34
Info (21057): Implemented 458 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 375 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Fri Dec 10 00:34:37 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


