
centos-preinstalled/udevadm:     file format elf32-littlearm


Disassembly of section .init:

0000479c <_init@@Base>:
    479c:	push	{r3, lr}
    47a0:	bl	653c <acl_create_entry@plt+0x12b8>
    47a4:	pop	{r3, pc}

Disassembly of section .plt:

000047a8 <blkid_probe_get_value@plt-0x14>:
    47a8:	push	{lr}		; (str lr, [sp, #-4]!)
    47ac:	ldr	lr, [pc, #4]	; 47b8 <_init@@Base+0x1c>
    47b0:	add	lr, pc, lr
    47b4:	ldr	pc, [lr, #8]!
    47b8:	andeq	r6, r6, r0, asr r4

000047bc <blkid_probe_get_value@plt>:
    47bc:	add	ip, pc, #0, 12
    47c0:	add	ip, ip, #417792	; 0x66000
    47c4:	ldr	pc, [ip, #1104]!	; 0x450

000047c8 <blkid_free_probe@plt>:
    47c8:	add	ip, pc, #0, 12
    47cc:	add	ip, ip, #417792	; 0x66000
    47d0:	ldr	pc, [ip, #1096]!	; 0x448

000047d4 <pipe2@plt>:
    47d4:	add	ip, pc, #0, 12
    47d8:	add	ip, ip, #417792	; 0x66000
    47dc:	ldr	pc, [ip, #1088]!	; 0x440

000047e0 <blkid_new_probe@plt>:
    47e0:	add	ip, pc, #0, 12
    47e4:	add	ip, ip, #417792	; 0x66000
    47e8:	ldr	pc, [ip, #1080]!	; 0x438

000047ec <qsort@plt>:
    47ec:	add	ip, pc, #0, 12
    47f0:	add	ip, ip, #417792	; 0x66000
    47f4:	ldr	pc, [ip, #1072]!	; 0x430

000047f8 <sigemptyset@plt>:
    47f8:	add	ip, pc, #0, 12
    47fc:	add	ip, ip, #417792	; 0x66000
    4800:	ldr	pc, [ip, #1064]!	; 0x428

00004804 <strerror@plt>:
    4804:	add	ip, pc, #0, 12
    4808:	add	ip, ip, #417792	; 0x66000
    480c:	ldr	pc, [ip, #1056]!	; 0x420

00004810 <fileno@plt>:
    4810:	add	ip, pc, #0, 12
    4814:	add	ip, ip, #417792	; 0x66000
    4818:	ldr	pc, [ip, #1048]!	; 0x418

0000481c <mkdir@plt>:
    481c:	add	ip, pc, #0, 12
    4820:	add	ip, ip, #417792	; 0x66000
    4824:	ldr	pc, [ip, #1040]!	; 0x410

00004828 <kmod_module_probe_insert_module@plt>:
    4828:	add	ip, pc, #0, 12
    482c:	add	ip, ip, #417792	; 0x66000
    4830:	ldr	pc, [ip, #1032]!	; 0x408

00004834 <blkid_probe_set_partitions_flags@plt>:
    4834:	add	ip, pc, #0, 12
    4838:	add	ip, ip, #417792	; 0x66000
    483c:	ldr	pc, [ip, #1024]!	; 0x400

00004840 <abort@plt>:
    4840:	add	ip, pc, #0, 12
    4844:	add	ip, ip, #417792	; 0x66000
    4848:	ldr	pc, [ip, #1016]!	; 0x3f8

0000484c <connect@plt>:
    484c:	add	ip, pc, #0, 12
    4850:	add	ip, ip, #417792	; 0x66000
    4854:	ldr	pc, [ip, #1008]!	; 0x3f0

00004858 <__gcc_personality_v0@plt>:
    4858:	add	ip, pc, #0, 12
    485c:	add	ip, ip, #417792	; 0x66000
    4860:	ldr	pc, [ip, #1000]!	; 0x3e8

00004864 <getsockname@plt>:
    4864:	add	ip, pc, #0, 12
    4868:	add	ip, ip, #417792	; 0x66000
    486c:	ldr	pc, [ip, #992]!	; 0x3e0

00004870 <srand@plt>:
    4870:	add	ip, pc, #0, 12
    4874:	add	ip, ip, #417792	; 0x66000
    4878:	ldr	pc, [ip, #984]!	; 0x3d8

0000487c <statfs64@plt>:
    487c:	add	ip, pc, #0, 12
    4880:	add	ip, ip, #417792	; 0x66000
    4884:	ldr	pc, [ip, #976]!	; 0x3d0

00004888 <acl_get_qualifier@plt>:
    4888:	add	ip, pc, #0, 12
    488c:	add	ip, ip, #417792	; 0x66000
    4890:	ldr	pc, [ip, #968]!	; 0x3c8

00004894 <localtime@plt>:
    4894:	add	ip, pc, #0, 12
    4898:	add	ip, ip, #417792	; 0x66000
    489c:	ldr	pc, [ip, #960]!	; 0x3c0

000048a0 <signalfd@plt>:
    48a0:	add	ip, pc, #0, 12
    48a4:	add	ip, ip, #417792	; 0x66000
    48a8:	ldr	pc, [ip, #952]!	; 0x3b8

000048ac <opendir@plt>:
    48ac:	add	ip, pc, #0, 12
    48b0:	add	ip, ip, #417792	; 0x66000
    48b4:	ldr	pc, [ip, #944]!	; 0x3b0

000048b8 <memcmp@plt>:
    48b8:	add	ip, pc, #0, 12
    48bc:	add	ip, ip, #417792	; 0x66000
    48c0:	ldr	pc, [ip, #936]!	; 0x3a8

000048c4 <getauxval@plt>:
    48c4:	add	ip, pc, #0, 12
    48c8:	add	ip, ip, #417792	; 0x66000
    48cc:	ldr	pc, [ip, #928]!	; 0x3a0

000048d0 <security_getenforce@plt>:
    48d0:	add	ip, pc, #0, 12
    48d4:	add	ip, ip, #417792	; 0x66000
    48d8:	ldr	pc, [ip, #920]!	; 0x398

000048dc <blkid_probe_set_device@plt>:
    48dc:	add	ip, pc, #0, 12
    48e0:	add	ip, ip, #417792	; 0x66000
    48e4:	ldr	pc, [ip, #912]!	; 0x390

000048e8 <clock_gettime@plt>:
    48e8:	add	ip, pc, #0, 12
    48ec:	add	ip, ip, #417792	; 0x66000
    48f0:	ldr	pc, [ip, #904]!	; 0x388

000048f4 <__libc_start_main@plt>:
    48f4:	add	ip, pc, #0, 12
    48f8:	add	ip, ip, #417792	; 0x66000
    48fc:	ldr	pc, [ip, #896]!	; 0x380

00004900 <selabel_close@plt>:
    4900:	add	ip, pc, #0, 12
    4904:	add	ip, ip, #417792	; 0x66000
    4908:	ldr	pc, [ip, #888]!	; 0x378

0000490c <__openat64_2@plt>:
    490c:	add	ip, pc, #0, 12
    4910:	add	ip, ip, #417792	; 0x66000
    4914:	ldr	pc, [ip, #880]!	; 0x370

00004918 <mallinfo@plt>:
    4918:	add	ip, pc, #0, 12
    491c:	add	ip, ip, #417792	; 0x66000
    4920:	ldr	pc, [ip, #872]!	; 0x368

00004924 <lsetfilecon@plt>:
    4924:	add	ip, pc, #0, 12
    4928:	add	ip, ip, #417792	; 0x66000
    492c:	ldr	pc, [ip, #864]!	; 0x360

00004930 <__rawmemchr@plt>:
    4930:	add	ip, pc, #0, 12
    4934:	add	ip, ip, #417792	; 0x66000
    4938:	ldr	pc, [ip, #856]!	; 0x358

0000493c <__gmon_start__@plt>:
    493c:	add	ip, pc, #0, 12
    4940:	add	ip, ip, #417792	; 0x66000
    4944:	ldr	pc, [ip, #848]!	; 0x350

00004948 <kmod_validate_resources@plt>:
    4948:	add	ip, pc, #0, 12
    494c:	add	ip, ip, #417792	; 0x66000
    4950:	ldr	pc, [ip, #840]!	; 0x348

00004954 <blkid_probe_set_superblocks_flags@plt>:
    4954:	add	ip, pc, #0, 12
    4958:	add	ip, ip, #417792	; 0x66000
    495c:	ldr	pc, [ip, #832]!	; 0x340

00004960 <kmod_list_next@plt>:
    4960:	add	ip, pc, #0, 12
    4964:	add	ip, ip, #417792	; 0x66000
    4968:	ldr	pc, [ip, #824]!	; 0x338

0000496c <acl_get_permset@plt>:
    496c:	add	ip, pc, #0, 12
    4970:	add	ip, ip, #417792	; 0x66000
    4974:	ldr	pc, [ip, #816]!	; 0x330

00004978 <selabel_lookup_raw@plt>:
    4978:	add	ip, pc, #0, 12
    497c:	add	ip, ip, #417792	; 0x66000
    4980:	ldr	pc, [ip, #808]!	; 0x328

00004984 <rename@plt>:
    4984:	add	ip, pc, #0, 12
    4988:	add	ip, ip, #417792	; 0x66000
    498c:	ldr	pc, [ip, #800]!	; 0x320

00004990 <strncpy@plt>:
    4990:	add	ip, pc, #0, 12
    4994:	add	ip, ip, #417792	; 0x66000
    4998:	ldr	pc, [ip, #792]!	; 0x318

0000499c <fclose@plt>:
    499c:	add	ip, pc, #0, 12
    49a0:	add	ip, ip, #417792	; 0x66000
    49a4:	ldr	pc, [ip, #784]!	; 0x310

000049a8 <fgets@plt>:
    49a8:	add	ip, pc, #0, 12
    49ac:	add	ip, ip, #417792	; 0x66000
    49b0:	ldr	pc, [ip, #776]!	; 0x308

000049b4 <getenv@plt>:
    49b4:	add	ip, pc, #0, 12
    49b8:	add	ip, ip, #417792	; 0x66000
    49bc:	ldr	pc, [ip, #768]!	; 0x300

000049c0 <ftello64@plt>:
    49c0:	add	ip, pc, #0, 12
    49c4:	add	ip, ip, #417792	; 0x66000
    49c8:	ldr	pc, [ip, #760]!	; 0x2f8

000049cc <__printf_chk@plt>:
    49cc:	add	ip, pc, #0, 12
    49d0:	add	ip, ip, #417792	; 0x66000
    49d4:	ldr	pc, [ip, #752]!	; 0x2f0

000049d8 <_IO_getc@plt>:
    49d8:	add	ip, pc, #0, 12
    49dc:	add	ip, ip, #417792	; 0x66000
    49e0:	ldr	pc, [ip, #744]!	; 0x2e8

000049e4 <strchr@plt>:
    49e4:	add	ip, pc, #0, 12
    49e8:	add	ip, ip, #417792	; 0x66000
    49ec:	ldr	pc, [ip, #736]!	; 0x2e0

000049f0 <get_current_dir_name@plt>:
    49f0:	add	ip, pc, #0, 12
    49f4:	add	ip, ip, #417792	; 0x66000
    49f8:	ldr	pc, [ip, #728]!	; 0x2d8

000049fc <putchar@plt>:
    49fc:	add	ip, pc, #0, 12
    4a00:	add	ip, ip, #417792	; 0x66000
    4a04:	ldr	pc, [ip, #720]!	; 0x2d0

00004a08 <strcasecmp@plt>:
    4a08:	add	ip, pc, #0, 12
    4a0c:	add	ip, ip, #417792	; 0x66000
    4a10:	ldr	pc, [ip, #712]!	; 0x2c8

00004a14 <dirname@plt>:
    4a14:	add	ip, pc, #0, 12
    4a18:	add	ip, ip, #417792	; 0x66000
    4a1c:	ldr	pc, [ip, #704]!	; 0x2c0

00004a20 <getgrnam@plt>:
    4a20:	add	ip, pc, #0, 12
    4a24:	add	ip, ip, #417792	; 0x66000
    4a28:	ldr	pc, [ip, #696]!	; 0x2b8

00004a2c <freecon@plt>:
    4a2c:	add	ip, pc, #0, 12
    4a30:	add	ip, ip, #417792	; 0x66000
    4a34:	ldr	pc, [ip, #688]!	; 0x2b0

00004a38 <calloc@plt>:
    4a38:	add	ip, pc, #0, 12
    4a3c:	add	ip, ip, #417792	; 0x66000
    4a40:	ldr	pc, [ip, #680]!	; 0x2a8

00004a44 <__uflow@plt>:
    4a44:	add	ip, pc, #0, 12
    4a48:	add	ip, ip, #417792	; 0x66000
    4a4c:	ldr	pc, [ip, #672]!	; 0x2a0

00004a50 <sendto@plt>:
    4a50:	add	ip, pc, #0, 12
    4a54:	add	ip, ip, #417792	; 0x66000
    4a58:	ldr	pc, [ip, #664]!	; 0x298

00004a5c <stpcpy@plt>:
    4a5c:	add	ip, pc, #0, 12
    4a60:	add	ip, ip, #417792	; 0x66000
    4a64:	ldr	pc, [ip, #656]!	; 0x290

00004a68 <kmod_new@plt>:
    4a68:	add	ip, pc, #0, 12
    4a6c:	add	ip, ip, #417792	; 0x66000
    4a70:	ldr	pc, [ip, #648]!	; 0x288

00004a74 <memset@plt>:
    4a74:	add	ip, pc, #0, 12
    4a78:	add	ip, ip, #417792	; 0x66000
    4a7c:	ldr	pc, [ip, #640]!	; 0x280

00004a80 <uname@plt>:
    4a80:	add	ip, pc, #0, 12
    4a84:	add	ip, ip, #417792	; 0x66000
    4a88:	ldr	pc, [ip, #632]!	; 0x278

00004a8c <kmod_set_log_fn@plt>:
    4a8c:	add	ip, pc, #0, 12
    4a90:	add	ip, ip, #417792	; 0x66000
    4a94:	ldr	pc, [ip, #624]!	; 0x270

00004a98 <blkid_probe_numof_values@plt>:
    4a98:	add	ip, pc, #0, 12
    4a9c:	add	ip, ip, #417792	; 0x66000
    4aa0:	ldr	pc, [ip, #616]!	; 0x268

00004aa4 <strrchr@plt>:
    4aa4:	add	ip, pc, #0, 12
    4aa8:	add	ip, ip, #417792	; 0x66000
    4aac:	ldr	pc, [ip, #608]!	; 0x260

00004ab0 <blkid_encode_string@plt>:
    4ab0:	add	ip, pc, #0, 12
    4ab4:	add	ip, ip, #417792	; 0x66000
    4ab8:	ldr	pc, [ip, #600]!	; 0x258

00004abc <statvfs64@plt>:
    4abc:	add	ip, pc, #0, 12
    4ac0:	add	ip, ip, #417792	; 0x66000
    4ac4:	ldr	pc, [ip, #592]!	; 0x250

00004ac8 <mkostemp64@plt>:
    4ac8:	add	ip, pc, #0, 12
    4acc:	add	ip, ip, #417792	; 0x66000
    4ad0:	ldr	pc, [ip, #584]!	; 0x248

00004ad4 <strtoll@plt>:
    4ad4:	add	ip, pc, #0, 12
    4ad8:	add	ip, ip, #417792	; 0x66000
    4adc:	ldr	pc, [ip, #576]!	; 0x240

00004ae0 <__strndup@plt>:
    4ae0:	add	ip, pc, #0, 12
    4ae4:	add	ip, ip, #417792	; 0x66000
    4ae8:	ldr	pc, [ip, #568]!	; 0x238

00004aec <chmod@plt>:
    4aec:	add	ip, pc, #0, 12
    4af0:	add	ip, ip, #417792	; 0x66000
    4af4:	ldr	pc, [ip, #560]!	; 0x230

00004af8 <ppoll@plt>:
    4af8:	add	ip, pc, #0, 12
    4afc:	add	ip, ip, #417792	; 0x66000
    4b00:	ldr	pc, [ip, #552]!	; 0x228

00004b04 <__fxstat64@plt>:
    4b04:	add	ip, pc, #0, 12
    4b08:	add	ip, ip, #417792	; 0x66000
    4b0c:	ldr	pc, [ip, #544]!	; 0x220

00004b10 <writev@plt>:
    4b10:	add	ip, pc, #0, 12
    4b14:	add	ip, ip, #417792	; 0x66000
    4b18:	ldr	pc, [ip, #536]!	; 0x218

00004b1c <canonicalize_file_name@plt>:
    4b1c:	add	ip, pc, #0, 12
    4b20:	add	ip, ip, #417792	; 0x66000
    4b24:	ldr	pc, [ip, #528]!	; 0x210

00004b28 <usleep@plt>:
    4b28:	add	ip, pc, #0, 12
    4b2c:	add	ip, ip, #417792	; 0x66000
    4b30:	ldr	pc, [ip, #520]!	; 0x208

00004b34 <_exit@plt>:
    4b34:	add	ip, pc, #0, 12
    4b38:	add	ip, ip, #417792	; 0x66000
    4b3c:	ldr	pc, [ip, #512]!	; 0x200

00004b40 <funlockfile@plt>:
    4b40:	add	ip, pc, #0, 12
    4b44:	add	ip, ip, #417792	; 0x66000
    4b48:	ldr	pc, [ip, #504]!	; 0x1f8

00004b4c <getuid@plt>:
    4b4c:	add	ip, pc, #0, 12
    4b50:	add	ip, ip, #417792	; 0x66000
    4b54:	ldr	pc, [ip, #496]!	; 0x1f0

00004b58 <acl_set_qualifier@plt>:
    4b58:	add	ip, pc, #0, 12
    4b5c:	add	ip, ip, #417792	; 0x66000
    4b60:	ldr	pc, [ip, #488]!	; 0x1e8

00004b64 <strtoull@plt>:
    4b64:	add	ip, pc, #0, 12
    4b68:	add	ip, ip, #417792	; 0x66000
    4b6c:	ldr	pc, [ip, #480]!	; 0x1e0

00004b70 <kmod_module_get_name@plt>:
    4b70:	add	ip, pc, #0, 12
    4b74:	add	ip, ip, #417792	; 0x66000
    4b78:	ldr	pc, [ip, #472]!	; 0x1d8

00004b7c <free@plt>:
    4b7c:	add	ip, pc, #0, 12
    4b80:	add	ip, ip, #417792	; 0x66000
    4b84:	ldr	pc, [ip, #464]!	; 0x1d0

00004b88 <sendmsg@plt>:
    4b88:	add	ip, pc, #0, 12
    4b8c:	add	ip, ip, #417792	; 0x66000
    4b90:	ldr	pc, [ip, #456]!	; 0x1c8

00004b94 <read@plt>:
    4b94:	add	ip, pc, #0, 12
    4b98:	add	ip, ip, #417792	; 0x66000
    4b9c:	ldr	pc, [ip, #448]!	; 0x1c0

00004ba0 <write@plt>:
    4ba0:	add	ip, pc, #0, 12
    4ba4:	add	ip, ip, #417792	; 0x66000
    4ba8:	ldr	pc, [ip, #440]!	; 0x1b8

00004bac <getopt_long@plt>:
    4bac:	add	ip, pc, #0, 12
    4bb0:	add	ip, ip, #417792	; 0x66000
    4bb4:	ldr	pc, [ip, #432]!	; 0x1b0

00004bb8 <secure_getenv@plt>:
    4bb8:	add	ip, pc, #0, 12
    4bbc:	add	ip, ip, #417792	; 0x66000
    4bc0:	ldr	pc, [ip, #424]!	; 0x1a8

00004bc4 <access@plt>:
    4bc4:	add	ip, pc, #0, 12
    4bc8:	add	ip, ip, #417792	; 0x66000
    4bcc:	ldr	pc, [ip, #416]!	; 0x1a0

00004bd0 <openat64@plt>:
    4bd0:	add	ip, pc, #0, 12
    4bd4:	add	ip, ip, #417792	; 0x66000
    4bd8:	ldr	pc, [ip, #408]!	; 0x198

00004bdc <ether_aton@plt>:
    4bdc:	add	ip, pc, #0, 12
    4be0:	add	ip, ip, #417792	; 0x66000
    4be4:	ldr	pc, [ip, #400]!	; 0x190

00004be8 <blkid_probe_is_wholedisk@plt>:
    4be8:	add	ip, pc, #0, 12
    4bec:	add	ip, ip, #417792	; 0x66000
    4bf0:	ldr	pc, [ip, #392]!	; 0x188

00004bf4 <__asprintf_chk@plt>:
    4bf4:	add	ip, pc, #0, 12
    4bf8:	add	ip, ip, #417792	; 0x66000
    4bfc:	ldr	pc, [ip, #384]!	; 0x180

00004c00 <globfree64@plt>:
    4c00:	add	ip, pc, #0, 12
    4c04:	add	ip, ip, #417792	; 0x66000
    4c08:	ldr	pc, [ip, #376]!	; 0x178

00004c0c <bsearch@plt>:
    4c0c:	add	ip, pc, #0, 12
    4c10:	add	ip, ip, #417792	; 0x66000
    4c14:	ldr	pc, [ip, #368]!	; 0x170

00004c18 <acl_add_perm@plt>:
    4c18:	add	ip, pc, #0, 12
    4c1c:	add	ip, ip, #417792	; 0x66000
    4c20:	ldr	pc, [ip, #360]!	; 0x168

00004c24 <__memcpy_chk@plt>:
    4c24:	add	ip, pc, #0, 12
    4c28:	add	ip, ip, #417792	; 0x66000
    4c2c:	ldr	pc, [ip, #352]!	; 0x160

00004c30 <blkid_do_safeprobe@plt>:
    4c30:	add	ip, pc, #0, 12
    4c34:	add	ip, ip, #417792	; 0x66000
    4c38:	ldr	pc, [ip, #344]!	; 0x158

00004c3c <symlink@plt>:
    4c3c:	add	ip, pc, #0, 12
    4c40:	add	ip, ip, #417792	; 0x66000
    4c44:	ldr	pc, [ip, #336]!	; 0x150

00004c48 <strchrnul@plt>:
    4c48:	add	ip, pc, #0, 12
    4c4c:	add	ip, ip, #417792	; 0x66000
    4c50:	ldr	pc, [ip, #328]!	; 0x148

00004c54 <socket@plt>:
    4c54:	add	ip, pc, #0, 12
    4c58:	add	ip, ip, #417792	; 0x66000
    4c5c:	ldr	pc, [ip, #320]!	; 0x140

00004c60 <umask@plt>:
    4c60:	add	ip, pc, #0, 12
    4c64:	add	ip, ip, #417792	; 0x66000
    4c68:	ldr	pc, [ip, #312]!	; 0x138

00004c6c <name_to_handle_at@plt>:
    4c6c:	add	ip, pc, #0, 12
    4c70:	add	ip, ip, #417792	; 0x66000
    4c74:	ldr	pc, [ip, #304]!	; 0x130

00004c78 <ioctl@plt>:
    4c78:	add	ip, pc, #0, 12
    4c7c:	add	ip, ip, #417792	; 0x66000
    4c80:	ldr	pc, [ip, #296]!	; 0x128

00004c84 <isatty@plt>:
    4c84:	add	ip, pc, #0, 12
    4c88:	add	ip, ip, #417792	; 0x66000
    4c8c:	ldr	pc, [ip, #288]!	; 0x120

00004c90 <epoll_wait@plt>:
    4c90:	add	ip, pc, #0, 12
    4c94:	add	ip, ip, #417792	; 0x66000
    4c98:	ldr	pc, [ip, #280]!	; 0x118

00004c9c <lremovexattr@plt>:
    4c9c:	add	ip, pc, #0, 12
    4ca0:	add	ip, ip, #417792	; 0x66000
    4ca4:	ldr	pc, [ip, #272]!	; 0x110

00004ca8 <strsignal@plt>:
    4ca8:	add	ip, pc, #0, 12
    4cac:	add	ip, ip, #417792	; 0x66000
    4cb0:	ldr	pc, [ip, #264]!	; 0x108

00004cb4 <kmod_module_unref@plt>:
    4cb4:	add	ip, pc, #0, 12
    4cb8:	add	ip, ip, #417792	; 0x66000
    4cbc:	ldr	pc, [ip, #256]!	; 0x100

00004cc0 <glob64@plt>:
    4cc0:	add	ip, pc, #0, 12
    4cc4:	add	ip, ip, #417792	; 0x66000
    4cc8:	ldr	pc, [ip, #248]!	; 0xf8

00004ccc <flockfile@plt>:
    4ccc:	add	ip, pc, #0, 12
    4cd0:	add	ip, ip, #417792	; 0x66000
    4cd4:	ldr	pc, [ip, #240]!	; 0xf0

00004cd8 <mempcpy@plt>:
    4cd8:	add	ip, pc, #0, 12
    4cdc:	add	ip, ip, #417792	; 0x66000
    4ce0:	ldr	pc, [ip, #232]!	; 0xe8

00004ce4 <strlen@plt>:
    4ce4:	add	ip, pc, #0, 12
    4ce8:	add	ip, ip, #417792	; 0x66000
    4cec:	ldr	pc, [ip, #224]!	; 0xe0

00004cf0 <sscanf@plt>:
    4cf0:	add	ip, pc, #0, 12
    4cf4:	add	ip, ip, #417792	; 0x66000
    4cf8:	ldr	pc, [ip, #216]!	; 0xd8

00004cfc <blkid_probe_filter_superblocks_usage@plt>:
    4cfc:	add	ip, pc, #0, 12
    4d00:	add	ip, ip, #417792	; 0x66000
    4d04:	ldr	pc, [ip, #208]!	; 0xd0

00004d08 <kmod_unref@plt>:
    4d08:	add	ip, pc, #0, 12
    4d0c:	add	ip, ip, #417792	; 0x66000
    4d10:	ldr	pc, [ip, #200]!	; 0xc8

00004d14 <unlink@plt>:
    4d14:	add	ip, pc, #0, 12
    4d18:	add	ip, ip, #417792	; 0x66000
    4d1c:	ldr	pc, [ip, #192]!	; 0xc0

00004d20 <strtoul@plt>:
    4d20:	add	ip, pc, #0, 12
    4d24:	add	ip, ip, #417792	; 0x66000
    4d28:	ldr	pc, [ip, #184]!	; 0xb8

00004d2c <epoll_create1@plt>:
    4d2c:	add	ip, pc, #0, 12
    4d30:	add	ip, ip, #417792	; 0x66000
    4d34:	ldr	pc, [ip, #176]!	; 0xb0

00004d38 <memcpy@plt>:
    4d38:	add	ip, pc, #0, 12
    4d3c:	add	ip, ip, #417792	; 0x66000
    4d40:	ldr	pc, [ip, #168]!	; 0xa8

00004d44 <fopen64@plt>:
    4d44:	add	ip, pc, #0, 12
    4d48:	add	ip, ip, #417792	; 0x66000
    4d4c:	ldr	pc, [ip, #160]!	; 0xa0

00004d50 <getpwuid@plt>:
    4d50:	add	ip, pc, #0, 12
    4d54:	add	ip, ip, #417792	; 0x66000
    4d58:	ldr	pc, [ip, #152]!	; 0x98

00004d5c <kmod_module_new_from_lookup@plt>:
    4d5c:	add	ip, pc, #0, 12
    4d60:	add	ip, ip, #417792	; 0x66000
    4d64:	ldr	pc, [ip, #144]!	; 0x90

00004d68 <is_selinux_enabled@plt>:
    4d68:	add	ip, pc, #0, 12
    4d6c:	add	ip, ip, #417792	; 0x66000
    4d70:	ldr	pc, [ip, #136]!	; 0x88

00004d74 <setfilecon@plt>:
    4d74:	add	ip, pc, #0, 12
    4d78:	add	ip, ip, #417792	; 0x66000
    4d7c:	ldr	pc, [ip, #128]!	; 0x80

00004d80 <blkid_probe_lookup_value@plt>:
    4d80:	add	ip, pc, #0, 12
    4d84:	add	ip, ip, #417792	; 0x66000
    4d88:	ldr	pc, [ip, #120]!	; 0x78

00004d8c <acl_get_file@plt>:
    4d8c:	add	ip, pc, #0, 12
    4d90:	add	ip, ip, #417792	; 0x66000
    4d94:	ldr	pc, [ip, #112]!	; 0x70

00004d98 <blkid_partlist_numof_partitions@plt>:
    4d98:	add	ip, pc, #0, 12
    4d9c:	add	ip, ip, #417792	; 0x66000
    4da0:	ldr	pc, [ip, #104]!	; 0x68

00004da4 <strtol@plt>:
    4da4:	add	ip, pc, #0, 12
    4da8:	add	ip, ip, #417792	; 0x66000
    4dac:	ldr	pc, [ip, #96]!	; 0x60

00004db0 <sigaddset@plt>:
    4db0:	add	ip, pc, #0, 12
    4db4:	add	ip, ip, #417792	; 0x66000
    4db8:	ldr	pc, [ip, #88]!	; 0x58

00004dbc <fseeko64@plt>:
    4dbc:	add	ip, pc, #0, 12
    4dc0:	add	ip, ip, #417792	; 0x66000
    4dc4:	ldr	pc, [ip, #80]!	; 0x50

00004dc8 <waitpid@plt>:
    4dc8:	add	ip, pc, #0, 12
    4dcc:	add	ip, ip, #417792	; 0x66000
    4dd0:	ldr	pc, [ip, #72]!	; 0x48

00004dd4 <acl_calc_mask@plt>:
    4dd4:	add	ip, pc, #0, 12
    4dd8:	add	ip, ip, #417792	; 0x66000
    4ddc:	ldr	pc, [ip, #64]!	; 0x40

00004de0 <__vsnprintf_chk@plt>:
    4de0:	add	ip, pc, #0, 12
    4de4:	add	ip, ip, #417792	; 0x66000
    4de8:	ldr	pc, [ip, #56]!	; 0x38

00004dec <blkid_partition_get_uuid@plt>:
    4dec:	add	ip, pc, #0, 12
    4df0:	add	ip, ip, #417792	; 0x66000
    4df4:	ldr	pc, [ip, #48]!	; 0x30

00004df8 <open64@plt>:
    4df8:	add	ip, pc, #0, 12
    4dfc:	add	ip, ip, #417792	; 0x66000
    4e00:	ldr	pc, [ip, #40]!	; 0x28

00004e04 <raise@plt>:
    4e04:	add	ip, pc, #0, 12
    4e08:	add	ip, ip, #417792	; 0x66000
    4e0c:	ldr	pc, [ip, #32]!

00004e10 <lsetxattr@plt>:
    4e10:	add	ip, pc, #0, 12
    4e14:	add	ip, ip, #417792	; 0x66000
    4e18:	ldr	pc, [ip, #24]!

00004e1c <kmod_module_unref_list@plt>:
    4e1c:	add	ip, pc, #0, 12
    4e20:	add	ip, ip, #417792	; 0x66000
    4e24:	ldr	pc, [ip, #16]!

00004e28 <blkid_do_fullprobe@plt>:
    4e28:	add	ip, pc, #0, 12
    4e2c:	add	ip, ip, #417792	; 0x66000
    4e30:	ldr	pc, [ip, #8]!

00004e34 <utimensat@plt>:
    4e34:	add	ip, pc, #0, 12
    4e38:	add	ip, ip, #417792	; 0x66000
    4e3c:	ldr	pc, [ip, #0]!

00004e40 <inotify_init1@plt>:
    4e40:	add	ip, pc, #0, 12
    4e44:	add	ip, ip, #413696	; 0x65000
    4e48:	ldr	pc, [ip, #4088]!	; 0xff8

00004e4c <__snprintf_chk@plt>:
    4e4c:	add	ip, pc, #0, 12
    4e50:	add	ip, ip, #413696	; 0x65000
    4e54:	ldr	pc, [ip, #4080]!	; 0xff0

00004e58 <dirfd@plt>:
    4e58:	add	ip, pc, #0, 12
    4e5c:	add	ip, ip, #413696	; 0x65000
    4e60:	ldr	pc, [ip, #4072]!	; 0xfe8

00004e64 <bind@plt>:
    4e64:	add	ip, pc, #0, 12
    4e68:	add	ip, ip, #413696	; 0x65000
    4e6c:	ldr	pc, [ip, #4064]!	; 0xfe0

00004e70 <fdopen@plt>:
    4e70:	add	ip, pc, #0, 12
    4e74:	add	ip, ip, #413696	; 0x65000
    4e78:	ldr	pc, [ip, #4056]!	; 0xfd8

00004e7c <strstr@plt>:
    4e7c:	add	ip, pc, #0, 12
    4e80:	add	ip, ip, #413696	; 0x65000
    4e84:	ldr	pc, [ip, #4048]!	; 0xfd0

00004e88 <close@plt>:
    4e88:	add	ip, pc, #0, 12
    4e8c:	add	ip, ip, #413696	; 0x65000
    4e90:	ldr	pc, [ip, #4040]!	; 0xfc8

00004e94 <parse_printf_format@plt>:
    4e94:	add	ip, pc, #0, 12
    4e98:	add	ip, ip, #413696	; 0x65000
    4e9c:	ldr	pc, [ip, #4032]!	; 0xfc0

00004ea0 <fwrite@plt>:
    4ea0:	add	ip, pc, #0, 12
    4ea4:	add	ip, ip, #413696	; 0x65000
    4ea8:	ldr	pc, [ip, #4024]!	; 0xfb8

00004eac <closedir@plt>:
    4eac:	add	ip, pc, #0, 12
    4eb0:	add	ip, ip, #413696	; 0x65000
    4eb4:	ldr	pc, [ip, #4016]!	; 0xfb0

00004eb8 <blkid_partlist_get_partition@plt>:
    4eb8:	add	ip, pc, #0, 12
    4ebc:	add	ip, ip, #413696	; 0x65000
    4ec0:	ldr	pc, [ip, #4008]!	; 0xfa8

00004ec4 <__ctype_b_loc@plt>:
    4ec4:	add	ip, pc, #0, 12
    4ec8:	add	ip, ip, #413696	; 0x65000
    4ecc:	ldr	pc, [ip, #4000]!	; 0xfa0

00004ed0 <__xstat64@plt>:
    4ed0:	add	ip, pc, #0, 12
    4ed4:	add	ip, ip, #413696	; 0x65000
    4ed8:	ldr	pc, [ip, #3992]!	; 0xf98

00004edc <acl_set_file@plt>:
    4edc:	add	ip, pc, #0, 12
    4ee0:	add	ip, ip, #413696	; 0x65000
    4ee4:	ldr	pc, [ip, #3984]!	; 0xf90

00004ee8 <execve@plt>:
    4ee8:	add	ip, pc, #0, 12
    4eec:	add	ip, ip, #413696	; 0x65000
    4ef0:	ldr	pc, [ip, #3976]!	; 0xf88

00004ef4 <selabel_open@plt>:
    4ef4:	add	ip, pc, #0, 12
    4ef8:	add	ip, ip, #413696	; 0x65000
    4efc:	ldr	pc, [ip, #3968]!	; 0xf80

00004f00 <blkid_probe_get_size@plt>:
    4f00:	add	ip, pc, #0, 12
    4f04:	add	ip, ip, #413696	; 0x65000
    4f08:	ldr	pc, [ip, #3960]!	; 0xf78

00004f0c <acl_set_tag_type@plt>:
    4f0c:	add	ip, pc, #0, 12
    4f10:	add	ip, ip, #413696	; 0x65000
    4f14:	ldr	pc, [ip, #3952]!	; 0xf70

00004f18 <qsort_r@plt>:
    4f18:	add	ip, pc, #0, 12
    4f1c:	add	ip, ip, #413696	; 0x65000
    4f20:	ldr	pc, [ip, #3944]!	; 0xf68

00004f24 <malloc@plt>:
    4f24:	add	ip, pc, #0, 12
    4f28:	add	ip, ip, #413696	; 0x65000
    4f2c:	ldr	pc, [ip, #3936]!	; 0xf60

00004f30 <__tls_get_addr@plt>:
    4f30:	add	ip, pc, #0, 12
    4f34:	add	ip, ip, #413696	; 0x65000
    4f38:	ldr	pc, [ip, #3928]!	; 0xf58

00004f3c <mmap64@plt>:
    4f3c:	add	ip, pc, #0, 12
    4f40:	add	ip, ip, #413696	; 0x65000
    4f44:	ldr	pc, [ip, #3920]!	; 0xf50

00004f48 <blkid_probe_get_partitions@plt>:
    4f48:	add	ip, pc, #0, 12
    4f4c:	add	ip, ip, #413696	; 0x65000
    4f50:	ldr	pc, [ip, #3912]!	; 0xf48

00004f54 <sigprocmask@plt>:
    4f54:	add	ip, pc, #0, 12
    4f58:	add	ip, ip, #413696	; 0x65000
    4f5c:	ldr	pc, [ip, #3904]!	; 0xf40

00004f60 <blkid_safe_string@plt>:
    4f60:	add	ip, pc, #0, 12
    4f64:	add	ip, ip, #413696	; 0x65000
    4f68:	ldr	pc, [ip, #3896]!	; 0xf38

00004f6c <__stack_chk_fail@plt>:
    4f6c:	add	ip, pc, #0, 12
    4f70:	add	ip, ip, #413696	; 0x65000
    4f74:	ldr	pc, [ip, #3888]!	; 0xf30

00004f78 <sigaction@plt>:
    4f78:	add	ip, pc, #0, 12
    4f7c:	add	ip, ip, #413696	; 0x65000
    4f80:	ldr	pc, [ip, #3880]!	; 0xf28

00004f84 <sigdelset@plt>:
    4f84:	add	ip, pc, #0, 12
    4f88:	add	ip, ip, #413696	; 0x65000
    4f8c:	ldr	pc, [ip, #3872]!	; 0xf20

00004f90 <__fprintf_chk@plt>:
    4f90:	add	ip, pc, #0, 12
    4f94:	add	ip, ip, #413696	; 0x65000
    4f98:	ldr	pc, [ip, #3864]!	; 0xf18

00004f9c <poll@plt>:
    4f9c:	add	ip, pc, #0, 12
    4fa0:	add	ip, ip, #413696	; 0x65000
    4fa4:	ldr	pc, [ip, #3856]!	; 0xf10

00004fa8 <strnlen@plt>:
    4fa8:	add	ip, pc, #0, 12
    4fac:	add	ip, ip, #413696	; 0x65000
    4fb0:	ldr	pc, [ip, #3848]!	; 0xf08

00004fb4 <blkid_partition_get_type_string@plt>:
    4fb4:	add	ip, pc, #0, 12
    4fb8:	add	ip, ip, #413696	; 0x65000
    4fbc:	ldr	pc, [ip, #3840]!	; 0xf00

00004fc0 <inotify_rm_watch@plt>:
    4fc0:	add	ip, pc, #0, 12
    4fc4:	add	ip, ip, #413696	; 0x65000
    4fc8:	ldr	pc, [ip, #3832]!	; 0xef8

00004fcc <rmdir@plt>:
    4fcc:	add	ip, pc, #0, 12
    4fd0:	add	ip, ip, #413696	; 0x65000
    4fd4:	ldr	pc, [ip, #3824]!	; 0xef0

00004fd8 <getgrgid@plt>:
    4fd8:	add	ip, pc, #0, 12
    4fdc:	add	ip, ip, #413696	; 0x65000
    4fe0:	ldr	pc, [ip, #3816]!	; 0xee8

00004fe4 <acl_get_tag_type@plt>:
    4fe4:	add	ip, pc, #0, 12
    4fe8:	add	ip, ip, #413696	; 0x65000
    4fec:	ldr	pc, [ip, #3808]!	; 0xee0

00004ff0 <setfscreatecon@plt>:
    4ff0:	add	ip, pc, #0, 12
    4ff4:	add	ip, ip, #413696	; 0x65000
    4ff8:	ldr	pc, [ip, #3800]!	; 0xed8

00004ffc <blkid_probe_get_fd@plt>:
    4ffc:	add	ip, pc, #0, 12
    5000:	add	ip, ip, #413696	; 0x65000
    5004:	ldr	pc, [ip, #3792]!	; 0xed0

00005008 <send@plt>:
    5008:	add	ip, pc, #0, 12
    500c:	add	ip, ip, #413696	; 0x65000
    5010:	ldr	pc, [ip, #3784]!	; 0xec8

00005014 <memmove@plt>:
    5014:	add	ip, pc, #0, 12
    5018:	add	ip, ip, #413696	; 0x65000
    501c:	ldr	pc, [ip, #3776]!	; 0xec0

00005020 <fnmatch@plt>:
    5020:	add	ip, pc, #0, 12
    5024:	add	ip, ip, #413696	; 0x65000
    5028:	ldr	pc, [ip, #3768]!	; 0xeb8

0000502c <sigfillset@plt>:
    502c:	add	ip, pc, #0, 12
    5030:	add	ip, ip, #413696	; 0x65000
    5034:	ldr	pc, [ip, #3760]!	; 0xeb0

00005038 <dup2@plt>:
    5038:	add	ip, pc, #0, 12
    503c:	add	ip, ip, #413696	; 0x65000
    5040:	ldr	pc, [ip, #3752]!	; 0xea8

00005044 <puts@plt>:
    5044:	add	ip, pc, #0, 12
    5048:	add	ip, ip, #413696	; 0x65000
    504c:	ldr	pc, [ip, #3744]!	; 0xea0

00005050 <strftime@plt>:
    5050:	add	ip, pc, #0, 12
    5054:	add	ip, ip, #413696	; 0x65000
    5058:	ldr	pc, [ip, #3736]!	; 0xe98

0000505c <acl_get_entry@plt>:
    505c:	add	ip, pc, #0, 12
    5060:	add	ip, ip, #413696	; 0x65000
    5064:	ldr	pc, [ip, #3728]!	; 0xe90

00005068 <getpid@plt>:
    5068:	add	ip, pc, #0, 12
    506c:	add	ip, ip, #413696	; 0x65000
    5070:	ldr	pc, [ip, #3720]!	; 0xe88

00005074 <prctl@plt>:
    5074:	add	ip, pc, #0, 12
    5078:	add	ip, ip, #413696	; 0x65000
    507c:	ldr	pc, [ip, #3712]!	; 0xe80

00005080 <inotify_add_watch@plt>:
    5080:	add	ip, pc, #0, 12
    5084:	add	ip, ip, #413696	; 0x65000
    5088:	ldr	pc, [ip, #3704]!	; 0xe78

0000508c <readlink@plt>:
    508c:	add	ip, pc, #0, 12
    5090:	add	ip, ip, #413696	; 0x65000
    5094:	ldr	pc, [ip, #3696]!	; 0xe70

00005098 <fork@plt>:
    5098:	add	ip, pc, #0, 12
    509c:	add	ip, ip, #413696	; 0x65000
    50a0:	ldr	pc, [ip, #3688]!	; 0xe68

000050a4 <acl_get_perm@plt>:
    50a4:	add	ip, pc, #0, 12
    50a8:	add	ip, ip, #413696	; 0x65000
    50ac:	ldr	pc, [ip, #3680]!	; 0xe60

000050b0 <recvmsg@plt>:
    50b0:	add	ip, pc, #0, 12
    50b4:	add	ip, ip, #413696	; 0x65000
    50b8:	ldr	pc, [ip, #3672]!	; 0xe58

000050bc <acl_delete_entry@plt>:
    50bc:	add	ip, pc, #0, 12
    50c0:	add	ip, ip, #413696	; 0x65000
    50c4:	ldr	pc, [ip, #3664]!	; 0xe50

000050c8 <rand@plt>:
    50c8:	add	ip, pc, #0, 12
    50cc:	add	ip, ip, #413696	; 0x65000
    50d0:	ldr	pc, [ip, #3656]!	; 0xe48

000050d4 <munmap@plt>:
    50d4:	add	ip, pc, #0, 12
    50d8:	add	ip, ip, #413696	; 0x65000
    50dc:	ldr	pc, [ip, #3648]!	; 0xe40

000050e0 <strspn@plt>:
    50e0:	add	ip, pc, #0, 12
    50e4:	add	ip, ip, #413696	; 0x65000
    50e8:	ldr	pc, [ip, #3640]!	; 0xe38

000050ec <__lxstat64@plt>:
    50ec:	add	ip, pc, #0, 12
    50f0:	add	ip, ip, #413696	; 0x65000
    50f4:	ldr	pc, [ip, #3632]!	; 0xe30

000050f8 <readdir64@plt>:
    50f8:	add	ip, pc, #0, 12
    50fc:	add	ip, ip, #413696	; 0x65000
    5100:	ldr	pc, [ip, #3624]!	; 0xe28

00005104 <unlinkat@plt>:
    5104:	add	ip, pc, #0, 12
    5108:	add	ip, ip, #413696	; 0x65000
    510c:	ldr	pc, [ip, #3616]!	; 0xe20

00005110 <kmod_module_get_module@plt>:
    5110:	add	ip, pc, #0, 12
    5114:	add	ip, ip, #413696	; 0x65000
    5118:	ldr	pc, [ip, #3608]!	; 0xe18

0000511c <acl_free@plt>:
    511c:	add	ip, pc, #0, 12
    5120:	add	ip, ip, #413696	; 0x65000
    5124:	ldr	pc, [ip, #3600]!	; 0xe10

00005128 <blkid_probe_enable_superblocks@plt>:
    5128:	add	ip, pc, #0, 12
    512c:	add	ip, ip, #413696	; 0x65000
    5130:	ldr	pc, [ip, #3592]!	; 0xe08

00005134 <snprintf@plt>:
    5134:	add	ip, pc, #0, 12
    5138:	add	ip, ip, #413696	; 0x65000
    513c:	ldr	pc, [ip, #3584]!	; 0xe00

00005140 <strcspn@plt>:
    5140:	add	ip, pc, #0, 12
    5144:	add	ip, ip, #413696	; 0x65000
    5148:	ldr	pc, [ip, #3576]!	; 0xdf8

0000514c <__sprintf_chk@plt>:
    514c:	add	ip, pc, #0, 12
    5150:	add	ip, ip, #413696	; 0x65000
    5154:	ldr	pc, [ip, #3568]!	; 0xdf0

00005158 <fread@plt>:
    5158:	add	ip, pc, #0, 12
    515c:	add	ip, ip, #413696	; 0x65000
    5160:	ldr	pc, [ip, #3560]!	; 0xde8

00005164 <strncmp@plt>:
    5164:	add	ip, pc, #0, 12
    5168:	add	ip, ip, #413696	; 0x65000
    516c:	ldr	pc, [ip, #3552]!	; 0xde0

00005170 <kill@plt>:
    5170:	add	ip, pc, #0, 12
    5174:	add	ip, ip, #413696	; 0x65000
    5178:	ldr	pc, [ip, #3544]!	; 0xdd8

0000517c <nanosleep@plt>:
    517c:	add	ip, pc, #0, 12
    5180:	add	ip, ip, #413696	; 0x65000
    5184:	ldr	pc, [ip, #3536]!	; 0xdd0

00005188 <ferror@plt>:
    5188:	add	ip, pc, #0, 12
    518c:	add	ip, ip, #413696	; 0x65000
    5190:	ldr	pc, [ip, #3528]!	; 0xdc8

00005194 <realloc@plt>:
    5194:	add	ip, pc, #0, 12
    5198:	add	ip, ip, #413696	; 0x65000
    519c:	ldr	pc, [ip, #3520]!	; 0xdc0

000051a0 <chown@plt>:
    51a0:	add	ip, pc, #0, 12
    51a4:	add	ip, ip, #413696	; 0x65000
    51a8:	ldr	pc, [ip, #3512]!	; 0xdb8

000051ac <epoll_ctl@plt>:
    51ac:	add	ip, pc, #0, 12
    51b0:	add	ip, ip, #413696	; 0x65000
    51b4:	ldr	pc, [ip, #3504]!	; 0xdb0

000051b8 <getsockopt@plt>:
    51b8:	add	ip, pc, #0, 12
    51bc:	add	ip, ip, #413696	; 0x65000
    51c0:	ldr	pc, [ip, #3496]!	; 0xda8

000051c4 <__strdup@plt>:
    51c4:	add	ip, pc, #0, 12
    51c8:	add	ip, ip, #413696	; 0x65000
    51cc:	ldr	pc, [ip, #3488]!	; 0xda0

000051d0 <_Unwind_Resume@plt>:
    51d0:	add	ip, pc, #0, 12
    51d4:	add	ip, ip, #413696	; 0x65000
    51d8:	ldr	pc, [ip, #3480]!	; 0xd98

000051dc <syscall@plt>:
    51dc:	add	ip, pc, #0, 12
    51e0:	add	ip, ip, #413696	; 0x65000
    51e4:	ldr	pc, [ip, #3472]!	; 0xd90

000051e8 <setsockopt@plt>:
    51e8:	add	ip, pc, #0, 12
    51ec:	add	ip, ip, #413696	; 0x65000
    51f0:	ldr	pc, [ip, #3464]!	; 0xd88

000051f4 <__fxstatat64@plt>:
    51f4:	add	ip, pc, #0, 12
    51f8:	add	ip, ip, #413696	; 0x65000
    51fc:	ldr	pc, [ip, #3456]!	; 0xd80

00005200 <fchmod@plt>:
    5200:	add	ip, pc, #0, 12
    5204:	add	ip, ip, #413696	; 0x65000
    5208:	ldr	pc, [ip, #3448]!	; 0xd78

0000520c <strcmp@plt>:
    520c:	add	ip, pc, #0, 12
    5210:	add	ip, ip, #413696	; 0x65000
    5214:	ldr	pc, [ip, #3440]!	; 0xd70

00005218 <exit@plt>:
    5218:	add	ip, pc, #0, 12
    521c:	add	ip, ip, #413696	; 0x65000
    5220:	ldr	pc, [ip, #3432]!	; 0xd68

00005224 <blkid_probe_enable_partitions@plt>:
    5224:	add	ip, pc, #0, 12
    5228:	add	ip, ip, #413696	; 0x65000
    522c:	ldr	pc, [ip, #3424]!	; 0xd60

00005230 <kmod_load_resources@plt>:
    5230:	add	ip, pc, #0, 12
    5234:	add	ip, ip, #413696	; 0x65000
    5238:	ldr	pc, [ip, #3416]!	; 0xd58

0000523c <__vasprintf_chk@plt>:
    523c:	add	ip, pc, #0, 12
    5240:	add	ip, ip, #413696	; 0x65000
    5244:	ldr	pc, [ip, #3408]!	; 0xd50

00005248 <__errno_location@plt>:
    5248:	add	ip, pc, #0, 12
    524c:	add	ip, ip, #413696	; 0x65000
    5250:	ldr	pc, [ip, #3400]!	; 0xd48

00005254 <basename@plt>:
    5254:	add	ip, pc, #0, 12
    5258:	add	ip, ip, #413696	; 0x65000
    525c:	ldr	pc, [ip, #3392]!	; 0xd40

00005260 <__cxa_finalize@plt>:
    5260:	add	ip, pc, #0, 12
    5264:	add	ip, ip, #413696	; 0x65000
    5268:	ldr	pc, [ip, #3384]!	; 0xd38

0000526c <getpwnam@plt>:
    526c:	add	ip, pc, #0, 12
    5270:	add	ip, ip, #413696	; 0x65000
    5274:	ldr	pc, [ip, #3376]!	; 0xd30

00005278 <fdopendir@plt>:
    5278:	add	ip, pc, #0, 12
    527c:	add	ip, ip, #413696	; 0x65000
    5280:	ldr	pc, [ip, #3368]!	; 0xd28

00005284 <acl_create_entry@plt>:
    5284:	add	ip, pc, #0, 12
    5288:	add	ip, ip, #413696	; 0x65000
    528c:	ldr	pc, [ip, #3360]!	; 0xd20

Disassembly of section .text:

00005290 <__libc_csu_init@@Base-0x3ae44>:
    5290:	ldr	r3, [pc, #332]	; 53e4 <acl_create_entry@plt+0x160>
    5294:	push	{r4, r5, r6, r7, r8, r9, lr}
    5298:	mov	r5, r2
    529c:	ldr	r2, [pc, #324]	; 53e8 <acl_create_entry@plt+0x164>
    52a0:	add	r3, pc, r3
    52a4:	sub	sp, sp, #52	; 0x34
    52a8:	cmp	r5, #38	; 0x26
    52ac:	mov	r9, #0
    52b0:	mov	r8, r1
    52b4:	ldr	r6, [r3, r2]
    52b8:	mov	r7, r0
    52bc:	str	r9, [sp]
    52c0:	ldr	r3, [r6]
    52c4:	str	r3, [sp, #44]	; 0x2c
    52c8:	bls	52ec <acl_create_entry@plt+0x68>
    52cc:	ldr	r0, [pc, #280]	; 53ec <acl_create_entry@plt+0x168>
    52d0:	movw	r2, #435	; 0x1b3
    52d4:	ldr	r1, [pc, #276]	; 53f0 <acl_create_entry@plt+0x16c>
    52d8:	ldr	r3, [pc, #276]	; 53f4 <acl_create_entry@plt+0x170>
    52dc:	add	r0, pc, r0
    52e0:	add	r1, pc, r1
    52e4:	add	r3, pc, r3
    52e8:	bl	33308 <acl_create_entry@plt+0x2e084>
    52ec:	ldr	r1, [pc, #260]	; 53f8 <acl_create_entry@plt+0x174>
    52f0:	ldr	r2, [pc, #260]	; 53fc <acl_create_entry@plt+0x178>
    52f4:	add	r1, pc, r1
    52f8:	add	r2, pc, r2
    52fc:	bl	2216c <acl_create_entry@plt+0x1cee8>
    5300:	cmp	r0, #0
    5304:	bne	5310 <acl_create_entry@plt+0x8c>
    5308:	mov	r0, #0
    530c:	b	53c8 <acl_create_entry@plt+0x144>
    5310:	bl	217cc <acl_create_entry@plt+0x1c548>
    5314:	cmp	r0, #0
    5318:	beq	5308 <acl_create_entry@plt+0x84>
    531c:	ldr	r1, [pc, #220]	; 5400 <acl_create_entry@plt+0x17c>
    5320:	add	r1, pc, r1
    5324:	bl	20304 <acl_create_entry@plt+0x1b080>
    5328:	subs	r4, r0, #0
    532c:	beq	5308 <acl_create_entry@plt+0x84>
    5330:	bl	4ce4 <strlen@plt>
    5334:	cmp	r0, r5
    5338:	bcc	5308 <acl_create_entry@plt+0x84>
    533c:	ldrb	r3, [r4]
    5340:	cmp	r3, #123	; 0x7b
    5344:	bne	5308 <acl_create_entry@plt+0x84>
    5348:	sub	r2, r5, #1
    534c:	ldrb	r3, [r4, r2]
    5350:	cmp	r3, #125	; 0x7d
    5354:	bne	5308 <acl_create_entry@plt+0x84>
    5358:	mov	lr, r9
    535c:	mov	r3, #1
    5360:	cmp	r3, r2
    5364:	bcs	5388 <acl_create_entry@plt+0x104>
    5368:	ldrb	ip, [r4, r3]
    536c:	add	r3, r3, #1
    5370:	cmp	ip, #45	; 0x2d
    5374:	addne	r1, sp, #48	; 0x30
    5378:	addne	r5, r1, lr
    537c:	addne	lr, lr, #1
    5380:	strbne	ip, [r5, #-44]	; 0xffffffd4
    5384:	b	5360 <acl_create_entry@plt+0xdc>
    5388:	add	r3, sp, #48	; 0x30
    538c:	mov	r1, sp
    5390:	add	lr, r3, lr
    5394:	mov	r0, r7
    5398:	mov	r3, #0
    539c:	strb	r3, [lr, #-44]	; 0xffffffd4
    53a0:	bl	19568 <acl_create_entry@plt+0x142e4>
    53a4:	ldr	r1, [pc, #88]	; 5404 <acl_create_entry@plt+0x180>
    53a8:	add	r2, sp, #4
    53ac:	ldr	r3, [sp]
    53b0:	mov	r0, r8
    53b4:	add	r1, pc, r1
    53b8:	bl	19498 <acl_create_entry@plt+0x14214>
    53bc:	ldr	r0, [sp]
    53c0:	bl	4b7c <free@plt>
    53c4:	mov	r0, r7
    53c8:	ldr	r2, [sp, #44]	; 0x2c
    53cc:	ldr	r3, [r6]
    53d0:	cmp	r2, r3
    53d4:	beq	53dc <acl_create_entry@plt+0x158>
    53d8:	bl	4f6c <__stack_chk_fail@plt>
    53dc:	add	sp, sp, #52	; 0x34
    53e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    53e4:	andeq	r5, r6, r0, ror #18
    53e8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    53ec:	andeq	r2, r4, r8, ror r4
    53f0:	muleq	r4, r0, r4
    53f4:	andeq	r2, r4, r8, lsr r4
    53f8:	muleq	r4, ip, r4
    53fc:	andeq	r2, r4, r0, lsr #9
    5400:	andeq	r2, r4, r4, lsl #9
    5404:	strdeq	r2, [r4], -ip
    5408:	push	{r3, lr}
    540c:	movw	r2, #1494	; 0x5d6
    5410:	ldr	r0, [pc, #20]	; 542c <acl_create_entry@plt+0x1a8>
    5414:	ldr	r1, [pc, #20]	; 5430 <acl_create_entry@plt+0x1ac>
    5418:	ldr	r3, [pc, #20]	; 5434 <acl_create_entry@plt+0x1b0>
    541c:	add	r0, pc, r0
    5420:	add	r1, pc, r1
    5424:	add	r3, pc, r3
    5428:	bl	33308 <acl_create_entry@plt+0x2e084>
    542c:	andeq	fp, r4, ip, lsr #7
    5430:	andeq	r7, r4, r0, lsl #15
    5434:	andeq	r7, r4, r8, ror #13
    5438:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    543c:	cmp	r3, #0
    5440:	sub	sp, sp, #132	; 0x84
    5444:	ldr	r7, [pc, #736]	; 572c <acl_create_entry@plt+0x4a8>
    5448:	mov	ip, r2
    544c:	moveq	r4, #1
    5450:	and	r2, r1, #7
    5454:	add	r7, pc, r7
    5458:	ubfx	r1, r1, #3, #7
    545c:	ldr	lr, [sp, #172]	; 0xac
    5460:	ldr	r5, [sp, #180]	; 0xb4
    5464:	beq	5474 <acl_create_entry@plt+0x1f0>
    5468:	ldrb	r4, [r3]
    546c:	rsbs	r4, r4, #1
    5470:	movcc	r4, #0
    5474:	cmp	r4, #0
    5478:	ldrne	fp, [pc, #688]	; 5730 <acl_create_entry@plt+0x4ac>
    547c:	addne	fp, pc, fp
    5480:	ldreq	fp, [pc, #684]	; 5734 <acl_create_entry@plt+0x4b0>
    5484:	addeq	fp, pc, fp
    5488:	cmp	r3, #0
    548c:	moveq	r4, #1
    5490:	beq	54a0 <acl_create_entry@plt+0x21c>
    5494:	ldrb	r4, [r3]
    5498:	rsbs	r4, r4, #1
    549c:	movcc	r4, #0
    54a0:	cmp	r4, #0
    54a4:	streq	r3, [sp, #100]	; 0x64
    54a8:	ldrne	r4, [pc, #648]	; 5738 <acl_create_entry@plt+0x4b4>
    54ac:	addne	r4, pc, r4
    54b0:	strne	r4, [sp, #100]	; 0x64
    54b4:	cmp	r3, #0
    54b8:	moveq	r3, #1
    54bc:	beq	54cc <acl_create_entry@plt+0x248>
    54c0:	ldrb	r3, [r3]
    54c4:	rsbs	r3, r3, #1
    54c8:	movcc	r3, #0
    54cc:	cmp	r3, #0
    54d0:	ldrne	r4, [pc, #612]	; 573c <acl_create_entry@plt+0x4b8>
    54d4:	addne	r4, pc, r4
    54d8:	strne	r4, [sp, #104]	; 0x68
    54dc:	ldreq	r4, [pc, #604]	; 5740 <acl_create_entry@plt+0x4bc>
    54e0:	addeq	r4, pc, r4
    54e4:	streq	r4, [sp, #104]	; 0x68
    54e8:	ldr	r4, [sp, #168]	; 0xa8
    54ec:	cmp	r4, #0
    54f0:	ldrne	r4, [pc, #588]	; 5744 <acl_create_entry@plt+0x4c0>
    54f4:	addne	r4, pc, r4
    54f8:	strne	r4, [sp, #108]	; 0x6c
    54fc:	ldreq	r4, [pc, #580]	; 5748 <acl_create_entry@plt+0x4c4>
    5500:	addeq	r4, pc, r4
    5504:	streq	r4, [sp, #108]	; 0x6c
    5508:	ldr	r3, [sp, #168]	; 0xa8
    550c:	adds	r4, r3, #0
    5510:	movne	r4, #1
    5514:	cmp	r4, #0
    5518:	ldreq	r3, [pc, #556]	; 574c <acl_create_entry@plt+0x4c8>
    551c:	addeq	r3, pc, r3
    5520:	streq	r3, [sp, #112]	; 0x70
    5524:	ldrne	r3, [pc, #548]	; 5750 <acl_create_entry@plt+0x4cc>
    5528:	addne	r3, pc, r3
    552c:	strne	r3, [sp, #112]	; 0x70
    5530:	cmp	lr, #0
    5534:	moveq	r3, #1
    5538:	beq	5548 <acl_create_entry@plt+0x2c4>
    553c:	ldrb	r3, [lr]
    5540:	rsbs	r3, r3, #1
    5544:	movcc	r3, #0
    5548:	cmp	r3, #0
    554c:	ldrne	r3, [pc, #512]	; 5754 <acl_create_entry@plt+0x4d0>
    5550:	addne	r3, pc, r3
    5554:	strne	r3, [sp, #116]	; 0x74
    5558:	ldreq	r3, [pc, #504]	; 5758 <acl_create_entry@plt+0x4d4>
    555c:	addeq	r3, pc, r3
    5560:	streq	r3, [sp, #116]	; 0x74
    5564:	cmp	lr, #0
    5568:	moveq	r3, #1
    556c:	beq	557c <acl_create_entry@plt+0x2f8>
    5570:	ldrb	r3, [lr]
    5574:	rsbs	r3, r3, #1
    5578:	movcc	r3, #0
    557c:	cmp	r3, #0
    5580:	streq	lr, [sp, #120]	; 0x78
    5584:	ldrne	r3, [pc, #464]	; 575c <acl_create_entry@plt+0x4d8>
    5588:	addne	r3, pc, r3
    558c:	strne	r3, [sp, #120]	; 0x78
    5590:	cmp	lr, #0
    5594:	moveq	r3, #1
    5598:	beq	55a8 <acl_create_entry@plt+0x324>
    559c:	ldrb	r3, [lr]
    55a0:	rsbs	r3, r3, #1
    55a4:	movcc	r3, #0
    55a8:	cmp	r3, #0
    55ac:	ldrne	lr, [pc, #428]	; 5760 <acl_create_entry@plt+0x4dc>
    55b0:	addne	lr, pc, lr
    55b4:	strne	lr, [sp, #124]	; 0x7c
    55b8:	ldreq	lr, [pc, #420]	; 5764 <acl_create_entry@plt+0x4e0>
    55bc:	addeq	lr, pc, lr
    55c0:	streq	lr, [sp, #124]	; 0x7c
    55c4:	cmp	ip, #0
    55c8:	ldrne	lr, [pc, #408]	; 5768 <acl_create_entry@plt+0x4e4>
    55cc:	addne	lr, pc, lr
    55d0:	strne	lr, [sp, #88]	; 0x58
    55d4:	ldreq	lr, [pc, #400]	; 576c <acl_create_entry@plt+0x4e8>
    55d8:	addeq	lr, pc, lr
    55dc:	streq	lr, [sp, #88]	; 0x58
    55e0:	adds	lr, ip, #0
    55e4:	movne	lr, #1
    55e8:	cmp	lr, #0
    55ec:	ldreq	sl, [pc, #380]	; 5770 <acl_create_entry@plt+0x4ec>
    55f0:	addeq	sl, pc, sl
    55f4:	ldrne	sl, [pc, #376]	; 5774 <acl_create_entry@plt+0x4f0>
    55f8:	addne	sl, pc, sl
    55fc:	cmp	r5, #0
    5600:	moveq	r3, #1
    5604:	beq	5614 <acl_create_entry@plt+0x390>
    5608:	ldrb	r3, [r5]
    560c:	rsbs	r3, r3, #1
    5610:	movcc	r3, #0
    5614:	cmp	r3, #0
    5618:	ldreq	r9, [sp, #176]	; 0xb0
    561c:	ldrne	r9, [pc, #340]	; 5778 <acl_create_entry@plt+0x4f4>
    5620:	addne	r9, pc, r9
    5624:	cmp	r5, #0
    5628:	moveq	r3, #1
    562c:	beq	563c <acl_create_entry@plt+0x3b8>
    5630:	ldrb	r3, [r5]
    5634:	rsbs	r3, r3, #1
    5638:	movcc	r3, #0
    563c:	cmp	r3, #0
    5640:	moveq	r8, r5
    5644:	ldrne	r8, [pc, #304]	; 577c <acl_create_entry@plt+0x4f8>
    5648:	addne	r8, pc, r8
    564c:	cmp	r5, #0
    5650:	moveq	r3, #1
    5654:	beq	5664 <acl_create_entry@plt+0x3e0>
    5658:	ldrb	r3, [r5]
    565c:	rsbs	r3, r3, #1
    5660:	movcc	r3, #0
    5664:	cmp	r3, #0
    5668:	ldrne	r3, [pc, #272]	; 5780 <acl_create_entry@plt+0x4fc>
    566c:	addne	r3, pc, r3
    5670:	strne	r3, [sp, #92]	; 0x5c
    5674:	ldreq	r3, [pc, #264]	; 5784 <acl_create_entry@plt+0x500>
    5678:	addeq	r3, pc, r3
    567c:	streq	r3, [sp, #92]	; 0x5c
    5680:	str	fp, [sp, #12]
    5684:	mvn	r3, #0
    5688:	ldr	fp, [sp, #100]	; 0x64
    568c:	str	r4, [sp, #28]
    5690:	ldr	r4, [sp, #168]	; 0xa8
    5694:	str	fp, [sp, #16]
    5698:	ldr	fp, [sp, #104]	; 0x68
    569c:	str	r4, [sp, #32]
    56a0:	ldr	r4, [sp, #116]	; 0x74
    56a4:	str	fp, [sp, #20]
    56a8:	ldr	fp, [sp, #108]	; 0x6c
    56ac:	str	r4, [sp, #40]	; 0x28
    56b0:	str	ip, [sp, #60]	; 0x3c
    56b4:	str	fp, [sp, #24]
    56b8:	ldr	fp, [sp, #112]	; 0x70
    56bc:	ldr	ip, [sp, #92]	; 0x5c
    56c0:	ldr	r4, [sp, #124]	; 0x7c
    56c4:	str	fp, [sp, #36]	; 0x24
    56c8:	ldr	fp, [sp, #120]	; 0x78
    56cc:	ldr	r5, [pc, #180]	; 5788 <acl_create_entry@plt+0x504>
    56d0:	ldr	r6, [pc, #180]	; 578c <acl_create_entry@plt+0x508>
    56d4:	str	fp, [sp, #44]	; 0x2c
    56d8:	ldr	fp, [sp, #88]	; 0x58
    56dc:	add	r6, pc, r6
    56e0:	str	r2, [sp, #4]
    56e4:	mov	r2, #1
    56e8:	str	r1, [sp, #8]
    56ec:	mov	r1, #2048	; 0x800
    56f0:	str	r4, [sp, #48]	; 0x30
    56f4:	str	fp, [sp, #52]	; 0x34
    56f8:	str	lr, [sp, #56]	; 0x38
    56fc:	str	sl, [sp, #64]	; 0x40
    5700:	str	r9, [sp, #68]	; 0x44
    5704:	str	r8, [sp, #72]	; 0x48
    5708:	str	ip, [sp, #76]	; 0x4c
    570c:	str	r6, [sp]
    5710:	ldr	ip, [r7, r5]
    5714:	ldr	ip, [ip]
    5718:	str	ip, [sp, #80]	; 0x50
    571c:	bl	4e4c <__snprintf_chk@plt>
    5720:	mov	r0, #0
    5724:	add	sp, sp, #132	; 0x84
    5728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    572c:	andeq	r5, r6, ip, lsr #15
    5730:	andeq	sp, r3, ip, ror #3
    5734:	andeq	r8, r4, r0, asr r8
    5738:			; <UNDEFINED> instruction: 0x0003d1bc
    573c:	muleq	r3, r4, r1
    5740:	andeq	fp, r3, r4, lsl r4
    5744:	andeq	r8, r4, ip, ror #15
    5748:	andeq	sp, r3, r8, ror #2
    574c:	andeq	sp, r3, ip, asr #2
    5750:	andeq	fp, r3, ip, asr #7
    5754:	andeq	sp, r3, r8, lsl r1
    5758:	muleq	r4, r0, r7
    575c:	andeq	sp, r3, r0, ror #1
    5760:	strheq	sp, [r3], -r8
    5764:	andeq	fp, r3, r8, lsr r3
    5768:	andeq	r8, r4, r0, lsr r7
    576c:	muleq	r3, r0, r0
    5770:	andeq	sp, r3, r8, ror r0
    5774:	strdeq	fp, [r3], -ip
    5778:	andeq	sp, r3, r8, asr #32
    577c:	andeq	sp, r3, r0, lsr #32
    5780:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    5784:	andeq	fp, r3, ip, ror r2
    5788:	ldrdeq	r0, [r0], -r8
    578c:	andeq	r8, r4, r8, lsr #12
    5790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5794:	sub	sp, sp, #2144	; 0x860
    5798:	ldr	lr, [pc, #328]	; 58e8 <acl_create_entry@plt+0x664>
    579c:	sub	sp, sp, #4
    57a0:	ldr	ip, [pc, #324]	; 58ec <acl_create_entry@plt+0x668>
    57a4:	add	r4, sp, #60	; 0x3c
    57a8:	add	lr, pc, lr
    57ac:	str	r0, [sp, #20]
    57b0:	ldr	sl, [pc, #312]	; 58f0 <acl_create_entry@plt+0x66c>
    57b4:	add	r5, sp, #32
    57b8:	ldr	r7, [lr, ip]
    57bc:	mov	r9, r1
    57c0:	ldr	ip, [sp, #2188]	; 0x88c
    57c4:	mov	r1, #0
    57c8:	mov	r8, r2
    57cc:	mov	r0, r4
    57d0:	ldr	lr, [r7]
    57d4:	mov	r2, #32
    57d8:	str	ip, [sp, #24]
    57dc:	add	sl, pc, sl
    57e0:	ldr	ip, [sp, #2192]	; 0x890
    57e4:	str	r3, [sp, #16]
    57e8:	str	lr, [sp, #2140]	; 0x85c
    57ec:	str	ip, [sp, #28]
    57f0:	ldr	fp, [sp, #2184]	; 0x888
    57f4:	ldr	r6, [sp, #2196]	; 0x894
    57f8:	bl	4a74 <memset@plt>
    57fc:	mov	r2, #28
    5800:	mov	r0, r5
    5804:	mov	r1, #0
    5808:	bl	4a74 <memset@plt>
    580c:	ldr	r2, [sl]
    5810:	ldr	r3, [sp, #16]
    5814:	cmp	r2, #0
    5818:	movlt	r0, #0
    581c:	blt	58c8 <acl_create_entry@plt+0x644>
    5820:	stm	sp, {r3, fp}
    5824:	mov	r2, r9
    5828:	ldr	r3, [sp, #24]
    582c:	mov	r9, #1
    5830:	ldr	ip, [sp, #28]
    5834:	ldr	r1, [sp, #20]
    5838:	str	r3, [sp, #8]
    583c:	mov	r3, r8
    5840:	add	r8, sp, #92	; 0x5c
    5844:	str	ip, [sp, #12]
    5848:	mov	r0, r8
    584c:	bl	5438 <acl_create_entry@plt+0x1b4>
    5850:	mov	r0, r8
    5854:	str	r8, [sp, #60]	; 0x3c
    5858:	bl	4ce4 <strlen@plt>
    585c:	ldr	r3, [pc, #144]	; 58f4 <acl_create_entry@plt+0x670>
    5860:	mov	r2, #8
    5864:	str	r6, [sp, #76]	; 0x4c
    5868:	add	r3, pc, r3
    586c:	str	r2, [sp, #72]	; 0x48
    5870:	str	r3, [sp, #68]	; 0x44
    5874:	str	r0, [sp, #64]	; 0x40
    5878:	mov	r0, r6
    587c:	bl	4ce4 <strlen@plt>
    5880:	ldr	lr, [pc, #112]	; 58f8 <acl_create_entry@plt+0x674>
    5884:	mov	r1, r5
    5888:	mov	r2, #16384	; 0x4000
    588c:	add	lr, pc, lr
    5890:	mov	r3, #4
    5894:	str	r4, [sp, #40]	; 0x28
    5898:	str	lr, [sp, #84]	; 0x54
    589c:	str	r9, [sp, #88]	; 0x58
    58a0:	str	r3, [sp, #44]	; 0x2c
    58a4:	str	r0, [sp, #80]	; 0x50
    58a8:	ldr	r0, [sl]
    58ac:	bl	4b88 <sendmsg@plt>
    58b0:	cmp	r0, #0
    58b4:	movge	r0, r9
    58b8:	bge	58c8 <acl_create_entry@plt+0x644>
    58bc:	bl	5248 <__errno_location@plt>
    58c0:	ldr	r0, [r0]
    58c4:	rsb	r0, r0, #0
    58c8:	ldr	r2, [sp, #2140]	; 0x85c
    58cc:	ldr	r3, [r7]
    58d0:	cmp	r2, r3
    58d4:	beq	58dc <acl_create_entry@plt+0x658>
    58d8:	bl	4f6c <__stack_chk_fail@plt>
    58dc:	add	sp, sp, #2144	; 0x860
    58e0:	add	sp, sp, #4
    58e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    58e8:	andeq	r5, r6, r8, asr r4
    58ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    58f0:	andeq	r5, r6, r0, lsl #17
    58f4:	strdeq	r8, [r4], -r4
    58f8:	andeq	fp, r3, r8, rrx
    58fc:	push	{r3, lr}
    5900:	movw	r2, #299	; 0x12b
    5904:	ldr	r0, [pc, #20]	; 5920 <acl_create_entry@plt+0x69c>
    5908:	ldr	r1, [pc, #20]	; 5924 <acl_create_entry@plt+0x6a0>
    590c:	ldr	r3, [pc, #20]	; 5928 <acl_create_entry@plt+0x6a4>
    5910:	add	r0, pc, r0
    5914:	add	r1, pc, r1
    5918:	add	r3, pc, r3
    591c:	bl	33308 <acl_create_entry@plt+0x2e084>
    5920:	ldrdeq	r8, [r4], -r0
    5924:	muleq	r4, ip, r4
    5928:	andeq	r8, r4, r8, asr r3
    592c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5930:	sub	sp, sp, #252	; 0xfc
    5934:	ldr	ip, [pc, #2076]	; 6158 <acl_create_entry@plt+0xed4>
    5938:	mov	r9, r0
    593c:	ldr	r0, [pc, #2072]	; 615c <acl_create_entry@plt+0xed8>
    5940:	add	ip, pc, ip
    5944:	str	ip, [sp, #52]	; 0x34
    5948:	ldr	ip, [sp, #288]	; 0x120
    594c:	str	r2, [sp, #32]
    5950:	str	r3, [sp, #36]	; 0x24
    5954:	str	ip, [sp, #40]	; 0x28
    5958:	ldr	ip, [sp, #52]	; 0x34
    595c:	ldr	r6, [sp, #300]	; 0x12c
    5960:	ldr	r3, [ip, r0]
    5964:	cmp	r6, #0
    5968:	ldr	ip, [sp, #292]	; 0x124
    596c:	ldr	r2, [r3]
    5970:	str	ip, [sp, #44]	; 0x2c
    5974:	ldr	ip, [sp, #296]	; 0x128
    5978:	str	r3, [sp, #60]	; 0x3c
    597c:	str	r2, [sp, #244]	; 0xf4
    5980:	str	ip, [sp, #48]	; 0x30
    5984:	bne	59a8 <acl_create_entry@plt+0x724>
    5988:	ldr	r0, [pc, #2000]	; 6160 <acl_create_entry@plt+0xedc>
    598c:	movw	r2, #545	; 0x221
    5990:	ldr	r1, [pc, #1996]	; 6164 <acl_create_entry@plt+0xee0>
    5994:	ldr	r3, [pc, #1996]	; 6168 <acl_create_entry@plt+0xee4>
    5998:	add	r0, pc, r0
    599c:	add	r1, pc, r1
    59a0:	add	r3, pc, r3
    59a4:	bl	33308 <acl_create_entry@plt+0x2e084>
    59a8:	ldr	r3, [pc, #1980]	; 616c <acl_create_entry@plt+0xee8>
    59ac:	add	r3, pc, r3
    59b0:	ldr	r3, [r3]
    59b4:	cmp	r3, #9
    59b8:	rsbeq	r0, r1, #0
    59bc:	beq	6138 <acl_create_entry@plt+0xeb4>
    59c0:	tst	r9, #1016	; 0x3f8
    59c4:	bne	59dc <acl_create_entry@plt+0x758>
    59c8:	ldr	r3, [pc, #1952]	; 6170 <acl_create_entry@plt+0xeec>
    59cc:	and	r9, r9, #7
    59d0:	add	r3, pc, r3
    59d4:	ldr	r3, [r3]
    59d8:	orr	r9, r9, r3
    59dc:	eor	ip, r1, r1, asr #31
    59e0:	sub	ip, ip, r1, asr #31
    59e4:	ldr	r7, [pc, #1928]	; 6174 <acl_create_entry@plt+0xef0>
    59e8:	str	ip, [sp, #24]
    59ec:	mov	sl, r9
    59f0:	ldr	ip, [pc, #1920]	; 6178 <acl_create_entry@plt+0xef4>
    59f4:	add	r7, pc, r7
    59f8:	ldr	fp, [pc, #1916]	; 617c <acl_create_entry@plt+0xef8>
    59fc:	add	ip, pc, ip
    5a00:	str	ip, [sp, #56]	; 0x38
    5a04:	add	fp, pc, fp
    5a08:	ldr	ip, [pc, #1904]	; 6180 <acl_create_entry@plt+0xefc>
    5a0c:	add	ip, pc, ip
    5a10:	str	ip, [sp, #20]
    5a14:	mov	r4, r6
    5a18:	add	r6, r6, #1
    5a1c:	ldrb	r3, [r4]
    5a20:	cmp	r3, #10
    5a24:	beq	5a14 <acl_create_entry@plt+0x790>
    5a28:	cmp	r3, #13
    5a2c:	beq	5a14 <acl_create_entry@plt+0x790>
    5a30:	cmp	r3, #0
    5a34:	beq	5af0 <acl_create_entry@plt+0x86c>
    5a38:	mov	r3, r4
    5a3c:	b	5b0c <acl_create_entry@plt+0x888>
    5a40:	add	r0, sp, #144	; 0x90
    5a44:	str	ip, [sp, #16]
    5a48:	str	r0, [sp, #96]	; 0x60
    5a4c:	bl	4ce4 <strlen@plt>
    5a50:	str	r9, [sp, #104]	; 0x68
    5a54:	str	r0, [sp, #100]	; 0x64
    5a58:	mov	r0, r9
    5a5c:	bl	4ce4 <strlen@plt>
    5a60:	ldr	lr, [sp, #52]	; 0x34
    5a64:	ldr	r3, [pc, #1816]	; 6184 <acl_create_entry@plt+0xf00>
    5a68:	str	r0, [sp, #108]	; 0x6c
    5a6c:	ldr	r3, [lr, r3]
    5a70:	ldr	r3, [r3]
    5a74:	mov	r0, r3
    5a78:	str	r3, [sp, #112]	; 0x70
    5a7c:	bl	4ce4 <strlen@plt>
    5a80:	ldr	ip, [sp, #16]
    5a84:	str	ip, [sp, #120]	; 0x78
    5a88:	str	r0, [sp, #116]	; 0x74
    5a8c:	mov	r0, ip
    5a90:	bl	4ce4 <strlen@plt>
    5a94:	str	r4, [sp, #128]	; 0x80
    5a98:	str	r0, [sp, #124]	; 0x7c
    5a9c:	mov	r0, r4
    5aa0:	bl	4ce4 <strlen@plt>
    5aa4:	ldr	r3, [pc, #1756]	; 6188 <acl_create_entry@plt+0xf04>
    5aa8:	add	r3, pc, r3
    5aac:	ldrb	r3, [r3]
    5ab0:	cmp	r3, #0
    5ab4:	str	r0, [sp, #132]	; 0x84
    5ab8:	addne	r0, r0, #1
    5abc:	strne	r0, [sp, #132]	; 0x84
    5ac0:	ldr	r0, [fp]
    5ac4:	mov	r1, r8
    5ac8:	mov	r2, #16384	; 0x4000
    5acc:	bl	4b88 <sendmsg@plt>
    5ad0:	cmp	r0, #0
    5ad4:	blt	5d00 <acl_create_entry@plt+0xa7c>
    5ad8:	ldr	ip, [sp, #20]
    5adc:	ldrb	r3, [ip]
    5ae0:	cmp	r3, #0
    5ae4:	bne	5d18 <acl_create_entry@plt+0xa94>
    5ae8:	cmp	r6, #0
    5aec:	bne	5a14 <acl_create_entry@plt+0x790>
    5af0:	ldr	ip, [sp, #24]
    5af4:	rsb	r0, ip, #0
    5af8:	b	6138 <acl_create_entry@plt+0xeb4>
    5afc:	cmp	r6, #10
    5b00:	beq	5b20 <acl_create_entry@plt+0x89c>
    5b04:	cmp	r6, #13
    5b08:	beq	5b20 <acl_create_entry@plt+0x89c>
    5b0c:	mov	r2, r3
    5b10:	ldrb	r6, [r3], #1
    5b14:	cmp	r6, #0
    5b18:	bne	5afc <acl_create_entry@plt+0x878>
    5b1c:	b	5b2c <acl_create_entry@plt+0x8a8>
    5b20:	add	r6, r2, #1
    5b24:	mov	r3, #0
    5b28:	strb	r3, [r2]
    5b2c:	ldr	r3, [r7]
    5b30:	cmp	r3, #7
    5b34:	beq	5b48 <acl_create_entry@plt+0x8c4>
    5b38:	sub	r3, r3, #3
    5b3c:	cmp	r3, #1
    5b40:	movhi	r5, #0
    5b44:	bhi	5ba0 <acl_create_entry@plt+0x91c>
    5b48:	ldr	ip, [sp, #40]	; 0x28
    5b4c:	mov	r0, sl
    5b50:	ldr	r1, [sp, #24]
    5b54:	ldr	r2, [sp, #32]
    5b58:	str	ip, [sp]
    5b5c:	ldr	ip, [sp, #44]	; 0x2c
    5b60:	str	r4, [sp, #12]
    5b64:	ldr	r3, [sp, #36]	; 0x24
    5b68:	str	ip, [sp, #4]
    5b6c:	ldr	ip, [sp, #48]	; 0x30
    5b70:	str	ip, [sp, #8]
    5b74:	bl	5790 <acl_create_entry@plt+0x50c>
    5b78:	subs	r5, r0, #0
    5b7c:	bge	5ba0 <acl_create_entry@plt+0x91c>
    5b80:	cmn	r5, #11
    5b84:	beq	5b9c <acl_create_entry@plt+0x918>
    5b88:	ldr	ip, [sp, #56]	; 0x38
    5b8c:	ldr	r0, [ip]
    5b90:	bl	38998 <acl_create_entry@plt+0x33714>
    5b94:	ldr	ip, [sp, #56]	; 0x38
    5b98:	str	r0, [ip]
    5b9c:	bl	32da8 <acl_create_entry@plt+0x2db24>
    5ba0:	ldr	r3, [pc, #1508]	; 618c <acl_create_entry@plt+0xf08>
    5ba4:	add	r3, pc, r3
    5ba8:	ldr	r3, [r3]
    5bac:	sub	r3, r3, #5
    5bb0:	cmp	r3, #1
    5bb4:	bhi	5db0 <acl_create_entry@plt+0xb2c>
    5bb8:	add	r5, sp, #96	; 0x60
    5bbc:	add	r8, sp, #68	; 0x44
    5bc0:	mov	r1, #0
    5bc4:	mov	r2, #40	; 0x28
    5bc8:	mov	r0, r5
    5bcc:	bl	4a74 <memset@plt>
    5bd0:	mov	r2, #28
    5bd4:	mov	r0, r8
    5bd8:	mov	r1, #0
    5bdc:	bl	4a74 <memset@plt>
    5be0:	ldr	r3, [pc, #1448]	; 6190 <acl_create_entry@plt+0xf0c>
    5be4:	mov	r2, #5
    5be8:	str	r5, [sp, #76]	; 0x4c
    5bec:	add	r3, pc, r3
    5bf0:	str	r2, [sp, #80]	; 0x50
    5bf4:	ldr	r3, [r3]
    5bf8:	cmp	r3, #0
    5bfc:	blt	5db8 <acl_create_entry@plt+0xb34>
    5c00:	add	ip, sp, #144	; 0x90
    5c04:	ldr	r2, [pc, #1416]	; 6194 <acl_create_entry@plt+0xf10>
    5c08:	mov	r1, #15
    5c0c:	str	sl, [sp, #4]
    5c10:	add	r2, pc, r2
    5c14:	mov	r0, ip
    5c18:	str	r2, [sp]
    5c1c:	mov	r3, r1
    5c20:	mov	r2, #1
    5c24:	str	ip, [sp, #28]
    5c28:	bl	4e4c <__snprintf_chk@plt>
    5c2c:	cmp	r0, #14
    5c30:	bls	5c54 <acl_create_entry@plt+0x9d0>
    5c34:	ldr	r0, [pc, #1372]	; 6198 <acl_create_entry@plt+0xf14>
    5c38:	mov	r2, #392	; 0x188
    5c3c:	ldr	r1, [pc, #1368]	; 619c <acl_create_entry@plt+0xf18>
    5c40:	ldr	r3, [pc, #1368]	; 61a0 <acl_create_entry@plt+0xf1c>
    5c44:	add	r0, pc, r0
    5c48:	add	r1, pc, r1
    5c4c:	add	r3, pc, r3
    5c50:	bl	33308 <acl_create_entry@plt+0x2e084>
    5c54:	mov	r0, #0
    5c58:	bl	376c4 <acl_create_entry@plt+0x32440>
    5c5c:	mov	r3, #0
    5c60:	movw	r2, #16960	; 0x4240
    5c64:	movt	r2, #15
    5c68:	bl	3f708 <acl_create_entry@plt+0x3a484>
    5c6c:	add	r3, sp, #248	; 0xf8
    5c70:	str	r0, [r3, #-184]!	; 0xffffff48
    5c74:	mov	r0, r3
    5c78:	bl	4894 <localtime@plt>
    5c7c:	subs	r3, r0, #0
    5c80:	beq	5d94 <acl_create_entry@plt+0xb10>
    5c84:	add	r9, sp, #180	; 0xb4
    5c88:	ldr	r2, [pc, #1300]	; 61a4 <acl_create_entry@plt+0xf20>
    5c8c:	mov	r1, #64	; 0x40
    5c90:	add	r2, pc, r2
    5c94:	mov	r0, r9
    5c98:	bl	5050 <strftime@plt>
    5c9c:	cmp	r0, #0
    5ca0:	beq	5d94 <acl_create_entry@plt+0xb10>
    5ca4:	bl	5068 <getpid@plt>
    5ca8:	add	ip, sp, #160	; 0xa0
    5cac:	ldr	lr, [pc, #1268]	; 61a8 <acl_create_entry@plt+0xf24>
    5cb0:	mov	r1, #17
    5cb4:	mov	r3, r1
    5cb8:	mov	r2, #1
    5cbc:	add	lr, pc, lr
    5cc0:	str	lr, [sp]
    5cc4:	str	ip, [sp, #16]
    5cc8:	str	r0, [sp, #4]
    5ccc:	mov	r0, ip
    5cd0:	bl	4e4c <__snprintf_chk@plt>
    5cd4:	ldr	ip, [sp, #16]
    5cd8:	cmp	r0, #16
    5cdc:	bls	5a40 <acl_create_entry@plt+0x7bc>
    5ce0:	ldr	r0, [pc, #1220]	; 61ac <acl_create_entry@plt+0xf28>
    5ce4:	movw	r2, #402	; 0x192
    5ce8:	ldr	r1, [pc, #1216]	; 61b0 <acl_create_entry@plt+0xf2c>
    5cec:	ldr	r3, [pc, #1216]	; 61b4 <acl_create_entry@plt+0xf30>
    5cf0:	add	r0, pc, r0
    5cf4:	add	r1, pc, r1
    5cf8:	add	r3, pc, r3
    5cfc:	bl	33308 <acl_create_entry@plt+0x2e084>
    5d00:	bl	5248 <__errno_location@plt>
    5d04:	ldr	r5, [r0]
    5d08:	rsb	r5, r5, #0
    5d0c:	cmp	r5, #0
    5d10:	bge	5db0 <acl_create_entry@plt+0xb2c>
    5d14:	b	5d8c <acl_create_entry@plt+0xb08>
    5d18:	ldr	r1, [sp, #108]	; 0x6c
    5d1c:	ldr	r3, [sp, #100]	; 0x64
    5d20:	ldr	r2, [sp, #116]	; 0x74
    5d24:	add	r3, r1, r3
    5d28:	ldr	r1, [sp, #124]	; 0x7c
    5d2c:	add	r3, r3, r2
    5d30:	ldr	r2, [sp, #132]	; 0x84
    5d34:	add	r3, r3, r1
    5d38:	add	r3, r3, r2
    5d3c:	cmp	r0, r3
    5d40:	bcs	5ae8 <acl_create_entry@plt+0x864>
    5d44:	mov	r3, #0
    5d48:	cmp	r0, #0
    5d4c:	beq	5ac0 <acl_create_entry@plt+0x83c>
    5d50:	add	r1, r5, r3
    5d54:	ldr	ip, [r1, #4]
    5d58:	cmp	ip, r0
    5d5c:	movcc	r2, ip
    5d60:	movcs	r2, r0
    5d64:	rsb	ip, r2, ip
    5d68:	str	ip, [r1, #4]
    5d6c:	ldr	r1, [r5, r3]
    5d70:	rsb	r0, r2, r0
    5d74:	add	r2, r1, r2
    5d78:	str	r2, [r5, r3]
    5d7c:	add	r3, r3, #8
    5d80:	cmp	r3, #40	; 0x28
    5d84:	bne	5d48 <acl_create_entry@plt+0xac4>
    5d88:	b	5ac0 <acl_create_entry@plt+0x83c>
    5d8c:	cmn	r5, #11
    5d90:	beq	5da8 <acl_create_entry@plt+0xb24>
    5d94:	ldr	r5, [pc, #1052]	; 61b8 <acl_create_entry@plt+0xf34>
    5d98:	add	r5, pc, r5
    5d9c:	ldr	r0, [r5]
    5da0:	bl	38998 <acl_create_entry@plt+0x33714>
    5da4:	str	r0, [r5]
    5da8:	bl	32da8 <acl_create_entry@plt+0x2db24>
    5dac:	b	5db8 <acl_create_entry@plt+0xb34>
    5db0:	cmp	r5, #0
    5db4:	bgt	5ae8 <acl_create_entry@plt+0x864>
    5db8:	ldr	r3, [pc, #1020]	; 61bc <acl_create_entry@plt+0xf38>
    5dbc:	add	r5, sp, #96	; 0x60
    5dc0:	add	r3, pc, r3
    5dc4:	ldr	r3, [r3]
    5dc8:	sub	r2, r3, #6
    5dcc:	cmp	r3, #4
    5dd0:	cmpne	r2, #2
    5dd4:	bls	5de0 <acl_create_entry@plt+0xb5c>
    5dd8:	cmp	r3, #2
    5ddc:	bne	5f68 <acl_create_entry@plt+0xce4>
    5de0:	ldr	r8, [pc, #984]	; 61c0 <acl_create_entry@plt+0xf3c>
    5de4:	mov	r0, r5
    5de8:	mov	r1, #0
    5dec:	mov	r2, #40	; 0x28
    5df0:	add	r8, pc, r8
    5df4:	bl	4a74 <memset@plt>
    5df8:	ldr	r3, [r8]
    5dfc:	cmp	r3, #0
    5e00:	blt	5f54 <acl_create_entry@plt+0xcd0>
    5e04:	ldr	r2, [pc, #952]	; 61c4 <acl_create_entry@plt+0xf40>
    5e08:	add	r9, sp, #160	; 0xa0
    5e0c:	mov	r1, #15
    5e10:	str	sl, [sp, #4]
    5e14:	add	r2, pc, r2
    5e18:	mov	r0, r9
    5e1c:	str	r2, [sp]
    5e20:	mov	r3, r1
    5e24:	mov	r2, #1
    5e28:	bl	4e4c <__snprintf_chk@plt>
    5e2c:	cmp	r0, #14
    5e30:	bls	5e54 <acl_create_entry@plt+0xbd0>
    5e34:	ldr	r0, [pc, #908]	; 61c8 <acl_create_entry@plt+0xf44>
    5e38:	mov	r2, #448	; 0x1c0
    5e3c:	ldr	r1, [pc, #904]	; 61cc <acl_create_entry@plt+0xf48>
    5e40:	ldr	r3, [pc, #904]	; 61d0 <acl_create_entry@plt+0xf4c>
    5e44:	add	r0, pc, r0
    5e48:	add	r1, pc, r1
    5e4c:	add	r3, pc, r3
    5e50:	bl	33308 <acl_create_entry@plt+0x2e084>
    5e54:	bl	5068 <getpid@plt>
    5e58:	add	lr, sp, #180	; 0xb4
    5e5c:	ldr	ip, [pc, #880]	; 61d4 <acl_create_entry@plt+0xf50>
    5e60:	mov	r1, #17
    5e64:	mov	r3, r1
    5e68:	mov	r2, #1
    5e6c:	add	ip, pc, ip
    5e70:	str	ip, [sp]
    5e74:	str	lr, [sp, #28]
    5e78:	str	r0, [sp, #4]
    5e7c:	mov	r0, lr
    5e80:	bl	4e4c <__snprintf_chk@plt>
    5e84:	cmp	r0, #16
    5e88:	bls	5eac <acl_create_entry@plt+0xc28>
    5e8c:	ldr	r0, [pc, #836]	; 61d8 <acl_create_entry@plt+0xf54>
    5e90:	movw	r2, #449	; 0x1c1
    5e94:	ldr	r1, [pc, #832]	; 61dc <acl_create_entry@plt+0xf58>
    5e98:	ldr	r3, [pc, #832]	; 61e0 <acl_create_entry@plt+0xf5c>
    5e9c:	add	r0, pc, r0
    5ea0:	add	r1, pc, r1
    5ea4:	add	r3, pc, r3
    5ea8:	bl	33308 <acl_create_entry@plt+0x2e084>
    5eac:	mov	r0, r9
    5eb0:	str	r9, [sp, #96]	; 0x60
    5eb4:	bl	4ce4 <strlen@plt>
    5eb8:	ldr	ip, [sp, #52]	; 0x34
    5ebc:	ldr	r3, [pc, #704]	; 6184 <acl_create_entry@plt+0xf00>
    5ec0:	mov	r9, #1
    5ec4:	str	r0, [sp, #100]	; 0x64
    5ec8:	ldr	r3, [ip, r3]
    5ecc:	ldr	r3, [r3]
    5ed0:	mov	r0, r3
    5ed4:	str	r3, [sp, #104]	; 0x68
    5ed8:	bl	4ce4 <strlen@plt>
    5edc:	add	lr, sp, #180	; 0xb4
    5ee0:	str	lr, [sp, #112]	; 0x70
    5ee4:	str	r0, [sp, #108]	; 0x6c
    5ee8:	mov	r0, lr
    5eec:	bl	4ce4 <strlen@plt>
    5ef0:	str	r4, [sp, #120]	; 0x78
    5ef4:	str	r0, [sp, #116]	; 0x74
    5ef8:	mov	r0, r4
    5efc:	bl	4ce4 <strlen@plt>
    5f00:	ldr	r3, [pc, #732]	; 61e4 <acl_create_entry@plt+0xf60>
    5f04:	mov	r1, r5
    5f08:	mov	r2, #5
    5f0c:	add	r3, pc, r3
    5f10:	str	r9, [sp, #132]	; 0x84
    5f14:	str	r3, [sp, #128]	; 0x80
    5f18:	str	r0, [sp, #124]	; 0x7c
    5f1c:	ldr	r0, [r8]
    5f20:	bl	4b10 <writev@plt>
    5f24:	cmp	r0, #0
    5f28:	bge	5f60 <acl_create_entry@plt+0xcdc>
    5f2c:	bl	5248 <__errno_location@plt>
    5f30:	ldr	r3, [r0]
    5f34:	rsb	r3, r3, #0
    5f38:	cmp	r3, #0
    5f3c:	bge	5f64 <acl_create_entry@plt+0xce0>
    5f40:	ldr	r0, [r8]
    5f44:	bl	38998 <acl_create_entry@plt+0x33714>
    5f48:	str	r0, [r8]
    5f4c:	bl	32eb8 <acl_create_entry@plt+0x2dc34>
    5f50:	b	5f68 <acl_create_entry@plt+0xce4>
    5f54:	mov	r3, #0
    5f58:	cmp	r3, r3
    5f5c:	b	5f64 <acl_create_entry@plt+0xce0>
    5f60:	cmp	r9, #0
    5f64:	bne	5ae8 <acl_create_entry@plt+0x864>
    5f68:	mov	r0, r5
    5f6c:	mov	r1, #0
    5f70:	mov	r2, #48	; 0x30
    5f74:	bl	4a74 <memset@plt>
    5f78:	ldr	r3, [pc, #616]	; 61e8 <acl_create_entry@plt+0xf64>
    5f7c:	add	r3, pc, r3
    5f80:	ldr	r3, [r3]
    5f84:	cmp	r3, #0
    5f88:	blt	5ae8 <acl_create_entry@plt+0x864>
    5f8c:	ldr	r3, [pc, #600]	; 61ec <acl_create_entry@plt+0xf68>
    5f90:	ldr	r8, [pc, r3]
    5f94:	cmp	r8, #1
    5f98:	movne	r8, #0
    5f9c:	bne	5fd0 <acl_create_entry@plt+0xd4c>
    5fa0:	add	r9, sp, #160	; 0xa0
    5fa4:	ldr	r3, [pc, #580]	; 61f0 <acl_create_entry@plt+0xf6c>
    5fa8:	mov	r1, r8
    5fac:	mov	r2, #15
    5fb0:	add	r3, pc, r3
    5fb4:	str	sl, [sp]
    5fb8:	mov	r0, r9
    5fbc:	bl	514c <__sprintf_chk@plt>
    5fc0:	mov	r0, r9
    5fc4:	str	r9, [sp, #96]	; 0x60
    5fc8:	bl	4ce4 <strlen@plt>
    5fcc:	str	r0, [sp, #100]	; 0x64
    5fd0:	and	r3, sl, #7
    5fd4:	cmp	r3, #3
    5fd8:	movgt	r9, #0
    5fdc:	ldrle	r3, [pc, #528]	; 61f4 <acl_create_entry@plt+0xf70>
    5fe0:	addle	r3, pc, r3
    5fe4:	ldrble	r9, [r3]
    5fe8:	ldr	r3, [pc, #520]	; 61f8 <acl_create_entry@plt+0xf74>
    5fec:	and	r9, r9, #1
    5ff0:	add	r3, pc, r3
    5ff4:	ldrb	r3, [r3]
    5ff8:	cmp	r3, #0
    5ffc:	beq	605c <acl_create_entry@plt+0xdd8>
    6000:	ldr	ip, [sp, #32]
    6004:	mov	r1, #64	; 0x40
    6008:	ldr	r3, [pc, #492]	; 61fc <acl_create_entry@plt+0xf78>
    600c:	mov	r2, #1
    6010:	add	lr, r8, r2
    6014:	str	lr, [sp, #28]
    6018:	str	ip, [sp, #4]
    601c:	add	r3, pc, r3
    6020:	ldr	ip, [sp, #36]	; 0x24
    6024:	str	r3, [sp]
    6028:	mov	r3, r1
    602c:	str	ip, [sp, #8]
    6030:	add	ip, sp, #180	; 0xb4
    6034:	str	ip, [sp, #16]
    6038:	mov	r0, ip
    603c:	bl	4e4c <__snprintf_chk@plt>
    6040:	ldr	ip, [sp, #16]
    6044:	str	ip, [r5, r8, lsl #3]
    6048:	mov	r0, ip
    604c:	bl	4ce4 <strlen@plt>
    6050:	add	r3, r5, r8, lsl #3
    6054:	ldr	r8, [sp, #28]
    6058:	str	r0, [r3, #4]
    605c:	cmp	r9, #0
    6060:	beq	6080 <acl_create_entry@plt+0xdfc>
    6064:	ldr	r1, [pc, #404]	; 6200 <acl_create_entry@plt+0xf7c>
    6068:	add	r3, r5, r8, lsl #3
    606c:	mov	r2, #7
    6070:	add	r1, pc, r1
    6074:	str	r1, [r5, r8, lsl #3]
    6078:	add	r8, r8, #1
    607c:	str	r2, [r3, #4]
    6080:	mov	r0, r4
    6084:	str	r4, [r5, r8, lsl #3]
    6088:	bl	4ce4 <strlen@plt>
    608c:	add	r2, r5, r8, lsl #3
    6090:	cmp	r9, #0
    6094:	add	r3, r8, #1
    6098:	str	r0, [r2, #4]
    609c:	beq	60bc <acl_create_entry@plt+0xe38>
    60a0:	ldr	r0, [pc, #348]	; 6204 <acl_create_entry@plt+0xf80>
    60a4:	add	r2, r5, r3, lsl #3
    60a8:	mov	r1, #4
    60ac:	add	r0, pc, r0
    60b0:	str	r0, [r5, r3, lsl #3]
    60b4:	add	r3, r8, #2
    60b8:	str	r1, [r2, #4]
    60bc:	ldr	r8, [pc, #324]	; 6208 <acl_create_entry@plt+0xf84>
    60c0:	add	ip, r5, r3, lsl #3
    60c4:	add	r4, r3, #1
    60c8:	ldr	r0, [pc, #316]	; 620c <acl_create_entry@plt+0xf88>
    60cc:	add	r8, pc, r8
    60d0:	mov	r1, r5
    60d4:	add	r0, pc, r0
    60d8:	mov	r2, r4
    60dc:	str	r0, [r5, r3, lsl #3]
    60e0:	mov	r3, #1
    60e4:	ldr	r0, [r8]
    60e8:	str	r3, [ip, #4]
    60ec:	bl	4b10 <writev@plt>
    60f0:	cmp	r0, #0
    60f4:	bge	5ae8 <acl_create_entry@plt+0x864>
    60f8:	bl	5248 <__errno_location@plt>
    60fc:	ldr	r3, [r0]
    6100:	cmp	r3, #5
    6104:	bne	5ae8 <acl_create_entry@plt+0x864>
    6108:	bl	5068 <getpid@plt>
    610c:	cmp	r0, #1
    6110:	bne	5ae8 <acl_create_entry@plt+0x864>
    6114:	bl	32f24 <acl_create_entry@plt+0x2dca0>
    6118:	bl	32eb8 <acl_create_entry@plt+0x2dc34>
    611c:	ldr	r0, [r8]
    6120:	cmp	r0, #0
    6124:	blt	5ae8 <acl_create_entry@plt+0x864>
    6128:	mov	r1, r5
    612c:	mov	r2, r4
    6130:	bl	4b10 <writev@plt>
    6134:	b	5ae8 <acl_create_entry@plt+0x864>
    6138:	ldr	ip, [sp, #60]	; 0x3c
    613c:	ldr	r2, [sp, #244]	; 0xf4
    6140:	ldr	r3, [ip]
    6144:	cmp	r2, r3
    6148:	beq	6150 <acl_create_entry@plt+0xecc>
    614c:	bl	4f6c <__stack_chk_fail@plt>
    6150:	add	sp, sp, #252	; 0xfc
    6154:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6158:	andeq	r5, r6, r0, asr #5
    615c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6160:	andeq	r8, r4, r0, ror #8
    6164:	andeq	r8, r4, r4, lsl r4
    6168:	muleq	r4, r0, r8
    616c:	andeq	r5, r6, r0, lsl r7
    6170:	andeq	r5, r6, r8, ror r6
    6174:	andeq	r5, r6, r8, asr #13
    6178:	andeq	r5, r6, r0, ror #12
    617c:	andeq	r5, r6, r4, asr r6
    6180:			; <UNDEFINED> instruction: 0x000656ba
    6184:	ldrdeq	r0, [r0], -r8
    6188:	andeq	r5, r6, lr, lsl r6
    618c:	andeq	r5, r6, r8, lsl r5
    6190:	andeq	r5, r6, ip, ror #8
    6194:	strdeq	r8, [r4], -r0
    6198:	andeq	r8, r4, r4, asr #3
    619c:	andeq	r8, r4, r8, ror #2
    61a0:	andeq	r8, r4, r8, lsr r0
    61a4:	andeq	r8, r4, r8, ror #3
    61a8:	andeq	r8, r4, r8, asr #3
    61ac:	muleq	r4, ip, r1
    61b0:	strheq	r8, [r4], -ip
    61b4:	andeq	r7, r4, ip, lsl #31
    61b8:	andeq	r5, r6, r0, asr #5
    61bc:	strdeq	r5, [r6], -ip
    61c0:	andeq	r5, r6, r0, ror #4
    61c4:	andeq	r7, r4, ip, ror #31
    61c8:	andeq	r7, r4, r4, asr #31
    61cc:	andeq	r7, r4, r8, ror #30
    61d0:	andeq	r7, r4, ip, asr lr
    61d4:	andeq	r8, r4, r8, lsl r0
    61d8:	strdeq	r7, [r4], -r0
    61dc:	andeq	r7, r4, r0, lsl pc
    61e0:	andeq	r7, r4, r4, lsl #28
    61e4:	andeq	sl, r3, r8, ror #19
    61e8:	ldrdeq	r5, [r6], -r0
    61ec:	andeq	r5, r6, ip, lsr #2
    61f0:	andeq	r7, r4, r0, asr lr
    61f4:	andeq	r5, r6, r8, ror #1
    61f8:	ldrdeq	r5, [r6], -r4
    61fc:	ldrdeq	r7, [r4], -ip
    6200:	muleq	r4, r4, lr
    6204:	andeq	r7, r4, r0, ror #28
    6208:	andeq	r4, r6, r0, lsl #31
    620c:	andeq	sl, r3, r0, lsr #16
    6210:	push	{r4, r5, r6, r7, r8, lr}
    6214:	sub	sp, sp, #24
    6218:	ldr	r4, [pc, #120]	; 6298 <acl_create_entry@plt+0x1014>
    621c:	mov	r6, r3
    6220:	ldr	r5, [sp, #48]	; 0x30
    6224:	mov	r8, r0
    6228:	ldr	ip, [sp, #52]	; 0x34
    622c:	add	r4, pc, r4
    6230:	str	r1, [sp, #4]
    6234:	mov	r1, #2048	; 0x800
    6238:	mov	r7, r2
    623c:	str	r2, [sp, #8]
    6240:	mov	r3, r1
    6244:	str	ip, [sp]
    6248:	str	r6, [sp, #12]
    624c:	mov	r0, r4
    6250:	str	r5, [sp, #16]
    6254:	mov	r2, #1
    6258:	bl	4e4c <__snprintf_chk@plt>
    625c:	ldr	lr, [pc, #56]	; 629c <acl_create_entry@plt+0x1018>
    6260:	mov	ip, #0
    6264:	str	r5, [sp]
    6268:	add	lr, pc, lr
    626c:	str	r4, [sp, #12]
    6270:	str	ip, [sp, #4]
    6274:	mov	r0, r8
    6278:	str	ip, [sp, #8]
    627c:	mov	r2, r7
    6280:	mov	r3, r6
    6284:	mov	r1, ip
    6288:	str	r4, [lr]
    628c:	bl	592c <acl_create_entry@plt+0x6a8>
    6290:	add	sp, sp, #24
    6294:	pop	{r4, r5, r6, r7, r8, pc}
    6298:	andeq	r4, r6, r0, lsr #29
    629c:	andeq	r4, r6, r8, asr lr
    62a0:	push	{r4, r5, r6, lr}
    62a4:	mov	r5, r0
    62a8:	mov	r0, r1
    62ac:	mov	r4, r1
    62b0:	bl	4ce4 <strlen@plt>
    62b4:	mov	r1, r4
    62b8:	mov	r6, r0
    62bc:	mov	r0, r5
    62c0:	mov	r2, r6
    62c4:	bl	5164 <strncmp@plt>
    62c8:	cmp	r0, #0
    62cc:	addeq	r0, r5, r6
    62d0:	movne	r0, #0
    62d4:	pop	{r4, r5, r6, pc}
    62d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    62dc:	sub	sp, sp, #28
    62e0:	mov	r5, r0
    62e4:	mov	r4, r1
    62e8:	bl	264cc <acl_create_entry@plt+0x21248>
    62ec:	ldr	r7, [pc, #448]	; 64b4 <acl_create_entry@plt+0x1230>
    62f0:	add	r7, pc, r7
    62f4:	subs	r6, r0, #0
    62f8:	beq	6358 <acl_create_entry@plt+0x10d4>
    62fc:	bl	34090 <acl_create_entry@plt+0x2ee0c>
    6300:	ldr	sl, [pc, #432]	; 64b8 <acl_create_entry@plt+0x1234>
    6304:	bl	32f74 <acl_create_entry@plt+0x2dcf0>
    6308:	mov	r0, #0
    630c:	bl	269ac <acl_create_entry@plt+0x21728>
    6310:	ldr	r9, [pc, #420]	; 64bc <acl_create_entry@plt+0x1238>
    6314:	add	sl, pc, sl
    6318:	mov	r8, #0
    631c:	add	r9, pc, r9
    6320:	str	r8, [sp]
    6324:	mov	r0, r5
    6328:	mov	r1, r4
    632c:	mov	r2, sl
    6330:	mov	r3, r9
    6334:	bl	4bac <getopt_long@plt>
    6338:	cmp	r0, #0
    633c:	blt	63b0 <acl_create_entry@plt+0x112c>
    6340:	cmp	r0, #100	; 0x64
    6344:	beq	63a4 <acl_create_entry@plt+0x1120>
    6348:	cmp	r0, #104	; 0x68
    634c:	beq	638c <acl_create_entry@plt+0x1108>
    6350:	cmp	r0, #86	; 0x56
    6354:	beq	6378 <acl_create_entry@plt+0x10f4>
    6358:	mov	r4, #1
    635c:	bl	26bac <acl_create_entry@plt+0x21928>
    6360:	mov	r0, r6
    6364:	bl	26840 <acl_create_entry@plt+0x215bc>
    6368:	bl	332b4 <acl_create_entry@plt+0x2e030>
    636c:	mov	r0, r4
    6370:	add	sp, sp, #28
    6374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6378:	ldr	r0, [pc, #320]	; 64c0 <acl_create_entry@plt+0x123c>
    637c:	mov	r4, #0
    6380:	add	r0, pc, r0
    6384:	bl	5044 <puts@plt>
    6388:	b	635c <acl_create_entry@plt+0x10d8>
    638c:	mov	r2, r4
    6390:	mov	r1, r5
    6394:	mov	r0, r6
    6398:	bl	66dc <acl_create_entry@plt+0x1458>
    639c:	mov	r4, r0
    63a0:	b	635c <acl_create_entry@plt+0x10d8>
    63a4:	mov	r0, #7
    63a8:	bl	3340c <acl_create_entry@plt+0x2e188>
    63ac:	b	6320 <acl_create_entry@plt+0x109c>
    63b0:	ldr	r3, [pc, #268]	; 64c4 <acl_create_entry@plt+0x1240>
    63b4:	ldr	r3, [r7, r3]
    63b8:	ldr	sl, [r3]
    63bc:	str	r3, [sp, #16]
    63c0:	ldr	r8, [r4, sl, lsl #2]
    63c4:	add	r4, r4, sl, lsl #2
    63c8:	str	r4, [sp, #20]
    63cc:	cmp	r8, #0
    63d0:	beq	6404 <acl_create_entry@plt+0x1180>
    63d4:	ldr	r9, [pc, #236]	; 64c8 <acl_create_entry@plt+0x1244>
    63d8:	mov	r4, #0
    63dc:	add	r9, pc, r9
    63e0:	ldr	fp, [r4, r9]
    63e4:	mov	r1, r8
    63e8:	add	r4, r4, #4
    63ec:	ldr	r0, [fp]
    63f0:	bl	520c <strcmp@plt>
    63f4:	cmp	r0, #0
    63f8:	beq	6434 <acl_create_entry@plt+0x11b0>
    63fc:	cmp	r4, #40	; 0x28
    6400:	bne	63e0 <acl_create_entry@plt+0x115c>
    6404:	ldr	r0, [pc, #192]	; 64cc <acl_create_entry@plt+0x1248>
    6408:	mov	r1, #1
    640c:	ldr	r3, [pc, #188]	; 64d0 <acl_create_entry@plt+0x124c>
    6410:	mov	r4, #2
    6414:	ldr	r2, [pc, #184]	; 64d4 <acl_create_entry@plt+0x1250>
    6418:	ldr	r0, [r7, r0]
    641c:	ldr	r3, [r7, r3]
    6420:	add	r2, pc, r2
    6424:	ldr	r0, [r0]
    6428:	ldr	r3, [r3]
    642c:	bl	4f90 <__fprintf_chk@plt>
    6430:	b	635c <acl_create_entry@plt+0x10d8>
    6434:	ldr	r3, [fp, #12]
    6438:	rsb	r5, sl, r5
    643c:	ldr	r2, [sp, #16]
    6440:	cmp	r3, #0
    6444:	str	r0, [r2]
    6448:	bne	64a8 <acl_create_entry@plt+0x1224>
    644c:	bl	342fc <acl_create_entry@plt+0x2f078>
    6450:	cmp	r0, #6
    6454:	ble	648c <acl_create_entry@plt+0x1208>
    6458:	ldr	r7, [pc, #120]	; 64d8 <acl_create_entry@plt+0x1254>
    645c:	mov	r0, #7
    6460:	ldr	lr, [pc, #116]	; 64dc <acl_create_entry@plt+0x1258>
    6464:	mov	r1, #0
    6468:	add	r7, pc, r7
    646c:	ldr	r2, [pc, #108]	; 64e0 <acl_create_entry@plt+0x125c>
    6470:	add	lr, pc, lr
    6474:	stm	sp, {r7, lr}
    6478:	ldr	lr, [fp]
    647c:	add	r2, pc, r2
    6480:	mov	r3, #77	; 0x4d
    6484:	str	lr, [sp, #8]
    6488:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    648c:	ldr	r3, [fp, #4]
    6490:	mov	r1, r5
    6494:	ldr	r2, [sp, #20]
    6498:	mov	r0, r6
    649c:	blx	r3
    64a0:	mov	r4, r0
    64a4:	b	635c <acl_create_entry@plt+0x10d8>
    64a8:	mov	r0, #7
    64ac:	bl	3340c <acl_create_entry@plt+0x2e188>
    64b0:	b	644c <acl_create_entry@plt+0x11c8>
    64b4:	andeq	r4, r6, r0, lsl r9
    64b8:	andeq	r9, r3, r8, asr #29
    64bc:	strdeq	lr, [r5], -r4
    64c0:	andeq	r9, r3, ip, asr #27
    64c4:	andeq	r0, r0, r4, asr #7
    64c8:			; <UNDEFINED> instruction: 0x000643b4
    64cc:	andeq	r0, r0, r0, ror #7
    64d0:	ldrdeq	r0, [r0], -r8
    64d4:	andeq	r9, r3, r4, ror #27
    64d8:	ldrdeq	r9, [r3], -r8
    64dc:	andeq	r9, r3, r8, lsl #27
    64e0:	andeq	r9, r3, r8, ror #26
    64e4:	mov	fp, #0
    64e8:	mov	lr, #0
    64ec:	pop	{r1}		; (ldr r1, [sp], #4)
    64f0:	mov	r2, sp
    64f4:	push	{r2}		; (str r2, [sp, #-4]!)
    64f8:	push	{r0}		; (str r0, [sp, #-4]!)
    64fc:	ldr	sl, [pc, #40]	; 652c <acl_create_entry@plt+0x12a8>
    6500:	add	r3, pc, #36	; 0x24
    6504:	add	sl, sl, r3
    6508:	ldr	ip, [pc, #32]	; 6530 <acl_create_entry@plt+0x12ac>
    650c:	ldr	ip, [sl, ip]
    6510:	push	{ip}		; (str ip, [sp, #-4]!)
    6514:	ldr	r3, [pc, #24]	; 6534 <acl_create_entry@plt+0x12b0>
    6518:	ldr	r3, [sl, r3]
    651c:	ldr	r0, [pc, #20]	; 6538 <acl_create_entry@plt+0x12b4>
    6520:	ldr	r0, [sl, r0]
    6524:	bl	48f4 <__libc_start_main@plt>
    6528:	bl	4840 <abort@plt>
    652c:	ldrdeq	r4, [r6], -ip
    6530:			; <UNDEFINED> instruction: 0x000003b4
    6534:	andeq	r0, r0, ip, asr #7
    6538:	strdeq	r0, [r0], -r4
    653c:	ldr	r3, [pc, #20]	; 6558 <acl_create_entry@plt+0x12d4>
    6540:	ldr	r2, [pc, #20]	; 655c <acl_create_entry@plt+0x12d8>
    6544:	add	r3, pc, r3
    6548:	ldr	r2, [r3, r2]
    654c:	cmp	r2, #0
    6550:	bxeq	lr
    6554:	b	493c <__gmon_start__@plt>
    6558:			; <UNDEFINED> instruction: 0x000646bc
    655c:			; <UNDEFINED> instruction: 0x000003b8
    6560:	ldr	r2, [pc, #60]	; 65a4 <acl_create_entry@plt+0x1320>
    6564:	ldr	r0, [pc, #60]	; 65a8 <acl_create_entry@plt+0x1324>
    6568:	add	r2, pc, r2
    656c:	add	r0, pc, r0
    6570:	add	r2, r2, #3
    6574:	rsb	r2, r0, r2
    6578:	push	{r3, lr}
    657c:	cmp	r2, #6
    6580:	ldr	r3, [pc, #36]	; 65ac <acl_create_entry@plt+0x1328>
    6584:	add	r3, pc, r3
    6588:	popls	{r3, pc}
    658c:	ldr	r2, [pc, #28]	; 65b0 <acl_create_entry@plt+0x132c>
    6590:	ldr	r3, [r3, r2]
    6594:	cmp	r3, #0
    6598:	popeq	{r3, pc}
    659c:	blx	r3
    65a0:	pop	{r3, pc}
    65a4:	andeq	r4, r6, r0, lsl fp
    65a8:	andeq	r4, r6, ip, lsl #22
    65ac:	andeq	r4, r6, ip, ror r6
    65b0:	andeq	r0, r0, r0, asr #7
    65b4:	push	{r3, lr}
    65b8:	ldr	r0, [pc, #64]	; 6600 <acl_create_entry@plt+0x137c>
    65bc:	ldr	r3, [pc, #64]	; 6604 <acl_create_entry@plt+0x1380>
    65c0:	add	r0, pc, r0
    65c4:	ldr	r2, [pc, #60]	; 6608 <acl_create_entry@plt+0x1384>
    65c8:	add	r3, pc, r3
    65cc:	rsb	r3, r0, r3
    65d0:	add	r2, pc, r2
    65d4:	asr	r3, r3, #2
    65d8:	add	r3, r3, r3, lsr #31
    65dc:	asrs	r3, r3, #1
    65e0:	popeq	{r3, pc}
    65e4:	ldr	r1, [pc, #32]	; 660c <acl_create_entry@plt+0x1388>
    65e8:	ldr	r2, [r2, r1]
    65ec:	cmp	r2, #0
    65f0:	popeq	{r3, pc}
    65f4:	mov	r1, r3
    65f8:	blx	r2
    65fc:	pop	{r3, pc}
    6600:			; <UNDEFINED> instruction: 0x00064ab8
    6604:			; <UNDEFINED> instruction: 0x00064ab0
    6608:	andeq	r4, r6, r0, lsr r6
    660c:	andeq	r0, r0, r8, asr #7
    6610:	ldr	r2, [pc, #76]	; 6664 <acl_create_entry@plt+0x13e0>
    6614:	push	{r3, lr}
    6618:	add	r2, pc, r2
    661c:	ldr	r3, [pc, #68]	; 6668 <acl_create_entry@plt+0x13e4>
    6620:	ldrb	r2, [r2]
    6624:	add	r3, pc, r3
    6628:	cmp	r2, #0
    662c:	popne	{r3, pc}
    6630:	ldr	r2, [pc, #52]	; 666c <acl_create_entry@plt+0x13e8>
    6634:	ldr	r3, [r3, r2]
    6638:	cmp	r3, #0
    663c:	beq	664c <acl_create_entry@plt+0x13c8>
    6640:	ldr	r0, [pc, #40]	; 6670 <acl_create_entry@plt+0x13ec>
    6644:	add	r0, pc, r0
    6648:	bl	5260 <__cxa_finalize@plt>
    664c:	bl	6560 <acl_create_entry@plt+0x12dc>
    6650:	ldr	r3, [pc, #28]	; 6674 <acl_create_entry@plt+0x13f0>
    6654:	mov	r2, #1
    6658:	add	r3, pc, r3
    665c:	strb	r2, [r3]
    6660:	pop	{r3, pc}
    6664:	andeq	r4, r6, r0, ror #20
    6668:	ldrdeq	r4, [r6], -ip
    666c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6670:	andeq	r4, r6, r8, asr #2
    6674:	andeq	r4, r6, r0, lsr #20
    6678:	ldr	r0, [pc, #52]	; 66b4 <acl_create_entry@plt+0x1430>
    667c:	push	{r3, lr}
    6680:	add	r0, pc, r0
    6684:	ldr	r3, [pc, #44]	; 66b8 <acl_create_entry@plt+0x1434>
    6688:	ldr	r2, [r0]
    668c:	add	r3, pc, r3
    6690:	cmp	r2, #0
    6694:	beq	66ac <acl_create_entry@plt+0x1428>
    6698:	ldr	r2, [pc, #28]	; 66bc <acl_create_entry@plt+0x1438>
    669c:	ldr	r3, [r3, r2]
    66a0:	cmp	r3, #0
    66a4:	beq	66ac <acl_create_entry@plt+0x1428>
    66a8:	blx	r3
    66ac:	pop	{r3, lr}
    66b0:	b	65b4 <acl_create_entry@plt+0x1330>
    66b4:	andeq	lr, r5, r8, lsl #9
    66b8:	andeq	r4, r6, r4, ror r5
    66bc:			; <UNDEFINED> instruction: 0x000003bc
    66c0:	ldr	r0, [pc, #16]	; 66d8 <acl_create_entry@plt+0x1454>
    66c4:	push	{r3, lr}
    66c8:	add	r0, pc, r0
    66cc:	bl	5044 <puts@plt>
    66d0:	mov	r0, #0
    66d4:	pop	{r3, pc}
    66d8:	andeq	r9, r3, r4, lsl #21
    66dc:	ldr	r3, [pc, #104]	; 674c <acl_create_entry@plt+0x14c8>
    66e0:	mov	r0, #1
    66e4:	ldr	r2, [pc, #100]	; 6750 <acl_create_entry@plt+0x14cc>
    66e8:	add	r3, pc, r3
    66ec:	ldr	r1, [pc, #96]	; 6754 <acl_create_entry@plt+0x14d0>
    66f0:	push	{r4, r5, r6, lr}
    66f4:	add	r1, pc, r1
    66f8:	ldr	r3, [r3, r2]
    66fc:	ldr	r5, [pc, #84]	; 6758 <acl_create_entry@plt+0x14d4>
    6700:	ldr	r6, [pc, #84]	; 675c <acl_create_entry@plt+0x14d8>
    6704:	ldr	r2, [r3]
    6708:	add	r5, pc, r5
    670c:	bl	49cc <__printf_chk@plt>
    6710:	sub	r4, r5, #4
    6714:	add	r6, pc, r6
    6718:	add	r5, r5, #36	; 0x24
    671c:	ldr	r2, [r4, #4]!
    6720:	mov	r0, #1
    6724:	mov	r1, r6
    6728:	ldr	r3, [r2, #8]
    672c:	cmp	r3, #0
    6730:	beq	673c <acl_create_entry@plt+0x14b8>
    6734:	ldr	r2, [r2]
    6738:	bl	49cc <__printf_chk@plt>
    673c:	cmp	r4, r5
    6740:	bne	671c <acl_create_entry@plt+0x1498>
    6744:	mov	r0, #0
    6748:	pop	{r4, r5, r6, pc}
    674c:	andeq	r4, r6, r8, lsl r5
    6750:	ldrdeq	r0, [r0], -r8
    6754:	andeq	r9, r3, ip, asr sl
    6758:	andeq	r4, r6, r8, lsl #1
    675c:			; <UNDEFINED> instruction: 0x00039ab8
    6760:	push	{r4, r5, r6, lr}
    6764:	mov	r6, r0
    6768:	bl	20148 <acl_create_entry@plt+0x1aec4>
    676c:	ldr	r1, [pc, #240]	; 6864 <acl_create_entry@plt+0x15e0>
    6770:	add	r1, pc, r1
    6774:	mov	r2, r0
    6778:	mov	r0, #1
    677c:	bl	49cc <__printf_chk@plt>
    6780:	mov	r0, r6
    6784:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    6788:	cmp	r0, #0
    678c:	beq	67a4 <acl_create_entry@plt+0x1520>
    6790:	ldr	r1, [pc, #208]	; 6868 <acl_create_entry@plt+0x15e4>
    6794:	add	r2, r0, #5
    6798:	mov	r0, #1
    679c:	add	r1, pc, r1
    67a0:	bl	49cc <__printf_chk@plt>
    67a4:	mov	r0, r6
    67a8:	bl	22d7c <acl_create_entry@plt+0x1daf8>
    67ac:	subs	r2, r0, #0
    67b0:	bne	6850 <acl_create_entry@plt+0x15cc>
    67b4:	mov	r0, r6
    67b8:	ldr	r5, [pc, #172]	; 686c <acl_create_entry@plt+0x15e8>
    67bc:	bl	20a94 <acl_create_entry@plt+0x1b810>
    67c0:	add	r5, pc, r5
    67c4:	subs	r4, r0, #0
    67c8:	beq	67f4 <acl_create_entry@plt+0x1570>
    67cc:	mov	r0, r4
    67d0:	bl	24994 <acl_create_entry@plt+0x1f710>
    67d4:	mov	r1, r5
    67d8:	add	r2, r0, #5
    67dc:	mov	r0, #1
    67e0:	bl	49cc <__printf_chk@plt>
    67e4:	mov	r0, r4
    67e8:	bl	248d4 <acl_create_entry@plt+0x1f650>
    67ec:	subs	r4, r0, #0
    67f0:	bne	67cc <acl_create_entry@plt+0x1548>
    67f4:	mov	r0, r6
    67f8:	ldr	r6, [pc, #112]	; 6870 <acl_create_entry@plt+0x15ec>
    67fc:	bl	20b1c <acl_create_entry@plt+0x1b898>
    6800:	add	r6, pc, r6
    6804:	subs	r4, r0, #0
    6808:	beq	6844 <acl_create_entry@plt+0x15c0>
    680c:	mov	r0, r4
    6810:	bl	24994 <acl_create_entry@plt+0x1f710>
    6814:	mov	r5, r0
    6818:	mov	r0, r4
    681c:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    6820:	mov	r2, r5
    6824:	mov	r1, r6
    6828:	mov	r3, r0
    682c:	mov	r0, #1
    6830:	bl	49cc <__printf_chk@plt>
    6834:	mov	r0, r4
    6838:	bl	248d4 <acl_create_entry@plt+0x1f650>
    683c:	subs	r4, r0, #0
    6840:	bne	680c <acl_create_entry@plt+0x1588>
    6844:	mov	r0, #10
    6848:	pop	{r4, r5, r6, lr}
    684c:	b	49fc <putchar@plt>
    6850:	ldr	r1, [pc, #28]	; 6874 <acl_create_entry@plt+0x15f0>
    6854:	mov	r0, #1
    6858:	add	r1, pc, r1
    685c:	bl	49cc <__printf_chk@plt>
    6860:	b	67b4 <acl_create_entry@plt+0x1530>
    6864:	andeq	r9, r3, ip, asr #21
    6868:	andeq	r9, r3, r8, lsr #21
    686c:	muleq	r3, r4, sl
    6870:	andeq	r9, r3, ip, asr sl
    6874:	strdeq	r9, [r3], -r4
    6878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    687c:	sub	sp, sp, #20
    6880:	mov	sl, r1
    6884:	mov	r9, r0
    6888:	bl	206ac <acl_create_entry@plt+0x1b428>
    688c:	subs	r7, r0, #0
    6890:	beq	6944 <acl_create_entry@plt+0x16c0>
    6894:	ldr	r8, [pc, #228]	; 6980 <acl_create_entry@plt+0x16fc>
    6898:	ldr	r3, [pc, #228]	; 6984 <acl_create_entry@plt+0x1700>
    689c:	add	r8, pc, r8
    68a0:	add	r6, r8, #24
    68a4:	add	r3, pc, r3
    68a8:	str	r3, [sp, #12]
    68ac:	mov	r0, r7
    68b0:	sub	r4, r8, #4
    68b4:	bl	24994 <acl_create_entry@plt+0x1f710>
    68b8:	mov	r5, r0
    68bc:	mov	r0, r5
    68c0:	ldr	r1, [r4, #4]!
    68c4:	bl	520c <strcmp@plt>
    68c8:	cmp	r0, #0
    68cc:	beq	6934 <acl_create_entry@plt+0x16b0>
    68d0:	cmp	r4, r6
    68d4:	bne	68bc <acl_create_entry@plt+0x1638>
    68d8:	mov	r0, r9
    68dc:	mov	r1, r5
    68e0:	bl	20304 <acl_create_entry@plt+0x1b080>
    68e4:	subs	fp, r0, #0
    68e8:	beq	6934 <acl_create_entry@plt+0x16b0>
    68ec:	ldrb	r3, [fp]
    68f0:	cmp	r3, #47	; 0x2f
    68f4:	beq	6934 <acl_create_entry@plt+0x16b0>
    68f8:	bl	4ce4 <strlen@plt>
    68fc:	subs	r4, r0, #0
    6900:	beq	6954 <acl_create_entry@plt+0x16d0>
    6904:	bl	4ec4 <__ctype_b_loc@plt>
    6908:	add	r3, fp, r4
    690c:	ldr	r0, [r0]
    6910:	b	691c <acl_create_entry@plt+0x1698>
    6914:	cmp	r4, #0
    6918:	beq	6954 <acl_create_entry@plt+0x16d0>
    691c:	ldrb	r2, [r3, #-1]!
    6920:	sub	r4, r4, #1
    6924:	lsl	r2, r2, #1
    6928:	ldrh	r2, [r0, r2]
    692c:	tst	r2, #16384	; 0x4000
    6930:	bne	6914 <acl_create_entry@plt+0x1690>
    6934:	mov	r0, r7
    6938:	bl	248d4 <acl_create_entry@plt+0x1f650>
    693c:	subs	r7, r0, #0
    6940:	bne	68ac <acl_create_entry@plt+0x1628>
    6944:	mov	r0, #10
    6948:	add	sp, sp, #20
    694c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6950:	b	49fc <putchar@plt>
    6954:	mov	r3, r5
    6958:	ldr	r1, [sp, #12]
    695c:	mov	r2, sl
    6960:	str	fp, [sp]
    6964:	mov	r0, #1
    6968:	bl	49cc <__printf_chk@plt>
    696c:	mov	r0, r7
    6970:	bl	248d4 <acl_create_entry@plt+0x1f650>
    6974:	subs	r7, r0, #0
    6978:	bne	68ac <acl_create_entry@plt+0x1628>
    697c:	b	6944 <acl_create_entry@plt+0x16c0>
    6980:	andeq	lr, r5, r4, lsr #7
    6984:	andeq	r9, r3, r4, asr #19
    6988:	ldr	r3, [pc, #284]	; 6aac <acl_create_entry@plt+0x1828>
    698c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6990:	mov	r5, r1
    6994:	ldr	r1, [pc, #276]	; 6ab0 <acl_create_entry@plt+0x182c>
    6998:	add	r3, pc, r3
    699c:	sub	sp, sp, #124	; 0x7c
    69a0:	mov	r9, r2
    69a4:	mov	r4, r0
    69a8:	ldr	r8, [r3, r1]
    69ac:	ldr	r3, [r8]
    69b0:	str	r3, [sp, #116]	; 0x74
    69b4:	bl	50f8 <readdir64@plt>
    69b8:	cmp	r0, #0
    69bc:	beq	6a3c <acl_create_entry@plt+0x17b8>
    69c0:	add	r7, sp, #8
    69c4:	mov	r6, #256	; 0x100
    69c8:	ldrb	lr, [r0, #19]
    69cc:	cmp	lr, #46	; 0x2e
    69d0:	beq	6a2c <acl_create_entry@plt+0x17a8>
    69d4:	add	sl, r0, #19
    69d8:	mov	r0, r4
    69dc:	bl	4e58 <dirfd@plt>
    69e0:	str	r6, [sp]
    69e4:	mov	r2, sl
    69e8:	mov	r3, r7
    69ec:	mov	r1, r0
    69f0:	mov	r0, #3
    69f4:	bl	51f4 <__fxstatat64@plt>
    69f8:	cmp	r0, #0
    69fc:	bne	6a2c <acl_create_entry@plt+0x17a8>
    6a00:	ldr	r3, [sp, #24]
    6a04:	ands	fp, r5, r3
    6a08:	bne	6a2c <acl_create_entry@plt+0x17a8>
    6a0c:	and	r3, r3, #61440	; 0xf000
    6a10:	mov	r0, r4
    6a14:	cmp	r3, #16384	; 0x4000
    6a18:	beq	6a54 <acl_create_entry@plt+0x17d0>
    6a1c:	bl	4e58 <dirfd@plt>
    6a20:	mov	r1, sl
    6a24:	mov	r2, fp
    6a28:	bl	5104 <unlinkat@plt>
    6a2c:	mov	r0, r4
    6a30:	bl	50f8 <readdir64@plt>
    6a34:	cmp	r0, #0
    6a38:	bne	69c8 <acl_create_entry@plt+0x1744>
    6a3c:	ldr	r2, [sp, #116]	; 0x74
    6a40:	ldr	r3, [r8]
    6a44:	cmp	r2, r3
    6a48:	bne	6aa8 <acl_create_entry@plt+0x1824>
    6a4c:	add	sp, sp, #124	; 0x7c
    6a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6a54:	bl	4e58 <dirfd@plt>
    6a58:	mov	r1, sl
    6a5c:	mov	r2, #18432	; 0x4800
    6a60:	movt	r2, #8
    6a64:	bl	4bd0 <openat64@plt>
    6a68:	bl	5278 <fdopendir@plt>
    6a6c:	subs	fp, r0, #0
    6a70:	beq	6a90 <acl_create_entry@plt+0x180c>
    6a74:	sub	r2, r9, #1
    6a78:	cmp	r2, #0
    6a7c:	ble	6a88 <acl_create_entry@plt+0x1804>
    6a80:	mov	r1, r5
    6a84:	bl	6988 <acl_create_entry@plt+0x1704>
    6a88:	mov	r0, fp
    6a8c:	bl	4eac <closedir@plt>
    6a90:	mov	r0, r4
    6a94:	bl	4e58 <dirfd@plt>
    6a98:	mov	r1, sl
    6a9c:	mov	r2, #512	; 0x200
    6aa0:	bl	5104 <unlinkat@plt>
    6aa4:	b	6a2c <acl_create_entry@plt+0x17a8>
    6aa8:	bl	4f6c <__stack_chk_fail@plt>
    6aac:	andeq	r4, r6, r8, ror #4
    6ab0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6ab4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6ab8:	sub	sp, sp, #1184	; 0x4a0
    6abc:	ldr	r5, [pc, #2856]	; 75ec <acl_create_entry@plt+0x2368>
    6ac0:	sub	sp, sp, #4
    6ac4:	ldr	r3, [pc, #2852]	; 75f0 <acl_create_entry@plt+0x236c>
    6ac8:	mov	r4, #0
    6acc:	add	r5, pc, r5
    6ad0:	str	r4, [sp, #16]
    6ad4:	ldr	r8, [pc, #2840]	; 75f4 <acl_create_entry@plt+0x2370>
    6ad8:	mov	r9, r1
    6adc:	ldr	r3, [r5, r3]
    6ae0:	mov	r1, #4
    6ae4:	ldr	r7, [pc, #2828]	; 75f8 <acl_create_entry@plt+0x2374>
    6ae8:	mov	r6, r2
    6aec:	str	r1, [sp, #32]
    6af0:	add	r8, pc, r8
    6af4:	str	r3, [sp, #12]
    6af8:	add	r7, pc, r7
    6afc:	ldr	r3, [r3]
    6b00:	mov	sl, r0
    6b04:	ldr	r2, [pc, #2800]	; 75fc <acl_create_entry@plt+0x2378>
    6b08:	mov	fp, r4
    6b0c:	ldr	ip, [pc, #2796]	; 7600 <acl_create_entry@plt+0x237c>
    6b10:	str	r3, [sp, #1180]	; 0x49c
    6b14:	add	r2, pc, r2
    6b18:	ldr	r3, [pc, #2788]	; 7604 <acl_create_entry@plt+0x2380>
    6b1c:	add	ip, pc, ip
    6b20:	ldr	r1, [pc, #2784]	; 7608 <acl_create_entry@plt+0x2384>
    6b24:	add	r3, pc, r3
    6b28:	str	r4, [sp, #24]
    6b2c:	add	r1, pc, r1
    6b30:	str	r4, [sp, #20]
    6b34:	str	r2, [sp, #28]
    6b38:	str	r3, [sp, #36]	; 0x24
    6b3c:	str	ip, [sp, #40]	; 0x28
    6b40:	str	r1, [sp, #44]	; 0x2c
    6b44:	mov	r3, #0
    6b48:	mov	r0, r9
    6b4c:	str	r3, [sp]
    6b50:	mov	r1, r6
    6b54:	mov	r2, r8
    6b58:	mov	r3, r7
    6b5c:	bl	4bac <getopt_long@plt>
    6b60:	cmp	r0, #0
    6b64:	blt	6fa8 <acl_create_entry@plt+0x1d24>
    6b68:	sub	r0, r0, #80	; 0x50
    6b6c:	cmp	r0, #40	; 0x28
    6b70:	addls	pc, pc, r0, lsl #2
    6b74:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b78:	b	6f2c <acl_create_entry@plt+0x1ca8>
    6b7c:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b80:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b84:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b88:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b8c:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b90:	b	6f40 <acl_create_entry@plt+0x1cbc>
    6b94:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b98:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6b9c:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6ba0:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6ba4:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6ba8:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bac:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bb0:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bb4:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bb8:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bbc:	b	6c1c <acl_create_entry@plt+0x1998>
    6bc0:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bc4:	b	6c24 <acl_create_entry@plt+0x19a0>
    6bc8:	b	6d30 <acl_create_entry@plt+0x1aac>
    6bcc:	b	6d50 <acl_create_entry@plt+0x1acc>
    6bd0:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bd4:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bd8:	b	6db4 <acl_create_entry@plt+0x1b30>
    6bdc:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6be0:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6be4:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6be8:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bec:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bf0:	b	6dd4 <acl_create_entry@plt+0x1b50>
    6bf4:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6bf8:	b	6e24 <acl_create_entry@plt+0x1ba0>
    6bfc:	b	6e78 <acl_create_entry@plt+0x1bf4>
    6c00:	b	6f20 <acl_create_entry@plt+0x1c9c>
    6c04:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6c08:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6c0c:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6c10:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6c14:	b	6f5c <acl_create_entry@plt+0x1cd8>
    6c18:	b	6f50 <acl_create_entry@plt+0x1ccc>
    6c1c:	mov	fp, #1
    6c20:	b	6b44 <acl_create_entry@plt+0x18c0>
    6c24:	ldr	r0, [pc, #2528]	; 760c <acl_create_entry@plt+0x2388>
    6c28:	add	r0, pc, r0
    6c2c:	bl	4d14 <unlink@plt>
    6c30:	ldr	r0, [pc, #2520]	; 7610 <acl_create_entry@plt+0x238c>
    6c34:	add	r0, pc, r0
    6c38:	bl	48ac <opendir@plt>
    6c3c:	subs	r5, r0, #0
    6c40:	beq	6c58 <acl_create_entry@plt+0x19d4>
    6c44:	mov	r1, #512	; 0x200
    6c48:	mov	r2, #1
    6c4c:	bl	6988 <acl_create_entry@plt+0x1704>
    6c50:	mov	r0, r5
    6c54:	bl	4eac <closedir@plt>
    6c58:	ldr	r0, [pc, #2484]	; 7614 <acl_create_entry@plt+0x2390>
    6c5c:	add	r0, pc, r0
    6c60:	bl	48ac <opendir@plt>
    6c64:	subs	r5, r0, #0
    6c68:	beq	6c80 <acl_create_entry@plt+0x19fc>
    6c6c:	mov	r1, #0
    6c70:	mov	r2, #2
    6c74:	bl	6988 <acl_create_entry@plt+0x1704>
    6c78:	mov	r0, r5
    6c7c:	bl	4eac <closedir@plt>
    6c80:	ldr	r0, [pc, #2448]	; 7618 <acl_create_entry@plt+0x2394>
    6c84:	add	r0, pc, r0
    6c88:	bl	48ac <opendir@plt>
    6c8c:	subs	r5, r0, #0
    6c90:	beq	6ca8 <acl_create_entry@plt+0x1a24>
    6c94:	mov	r1, #0
    6c98:	mov	r2, #2
    6c9c:	bl	6988 <acl_create_entry@plt+0x1704>
    6ca0:	mov	r0, r5
    6ca4:	bl	4eac <closedir@plt>
    6ca8:	ldr	r0, [pc, #2412]	; 761c <acl_create_entry@plt+0x2398>
    6cac:	add	r0, pc, r0
    6cb0:	bl	48ac <opendir@plt>
    6cb4:	subs	r5, r0, #0
    6cb8:	beq	6cd0 <acl_create_entry@plt+0x1a4c>
    6cbc:	mov	r1, #0
    6cc0:	mov	r2, #2
    6cc4:	bl	6988 <acl_create_entry@plt+0x1704>
    6cc8:	mov	r0, r5
    6ccc:	bl	4eac <closedir@plt>
    6cd0:	ldr	r0, [pc, #2376]	; 7620 <acl_create_entry@plt+0x239c>
    6cd4:	add	r0, pc, r0
    6cd8:	bl	48ac <opendir@plt>
    6cdc:	subs	r5, r0, #0
    6ce0:	beq	6cf8 <acl_create_entry@plt+0x1a74>
    6ce4:	mov	r1, #0
    6ce8:	mov	r2, #1
    6cec:	bl	6988 <acl_create_entry@plt+0x1704>
    6cf0:	mov	r0, r5
    6cf4:	bl	4eac <closedir@plt>
    6cf8:	mov	r5, #0
    6cfc:	cmp	r4, #0
    6d00:	beq	6d0c <acl_create_entry@plt+0x1a88>
    6d04:	mov	r0, r4
    6d08:	bl	20080 <acl_create_entry@plt+0x1adfc>
    6d0c:	ldr	r1, [sp, #12]
    6d10:	mov	r0, r5
    6d14:	ldr	r2, [sp, #1180]	; 0x49c
    6d18:	ldr	r3, [r1]
    6d1c:	cmp	r2, r3
    6d20:	bne	74e4 <acl_create_entry@plt+0x2260>
    6d24:	add	sp, sp, #1184	; 0x4a0
    6d28:	add	sp, sp, #4
    6d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6d30:	ldr	r3, [pc, #2284]	; 7624 <acl_create_entry@plt+0x23a0>
    6d34:	add	r0, sp, #156	; 0x9c
    6d38:	mov	r1, #1024	; 0x400
    6d3c:	ldr	r3, [r5, r3]
    6d40:	ldr	r2, [r3]
    6d44:	bl	3752c <acl_create_entry@plt+0x322a8>
    6d48:	mov	fp, #2
    6d4c:	b	6b44 <acl_create_entry@plt+0x18c0>
    6d50:	mov	r0, sl
    6d54:	bl	23c28 <acl_create_entry@plt+0x1e9a4>
    6d58:	subs	r7, r0, #0
    6d5c:	beq	6cf8 <acl_create_entry@plt+0x1a74>
    6d60:	bl	242fc <acl_create_entry@plt+0x1f078>
    6d64:	mov	r0, r7
    6d68:	bl	23da0 <acl_create_entry@plt+0x1eb1c>
    6d6c:	b	6da0 <acl_create_entry@plt+0x1b1c>
    6d70:	mov	r0, r5
    6d74:	bl	24994 <acl_create_entry@plt+0x1f710>
    6d78:	mov	r1, r0
    6d7c:	mov	r0, sl
    6d80:	bl	21098 <acl_create_entry@plt+0x1be14>
    6d84:	subs	r6, r0, #0
    6d88:	beq	6d98 <acl_create_entry@plt+0x1b14>
    6d8c:	bl	6760 <acl_create_entry@plt+0x14dc>
    6d90:	mov	r0, r6
    6d94:	bl	20080 <acl_create_entry@plt+0x1adfc>
    6d98:	mov	r0, r5
    6d9c:	bl	248d4 <acl_create_entry@plt+0x1f650>
    6da0:	subs	r5, r0, #0
    6da4:	bne	6d70 <acl_create_entry@plt+0x1aec>
    6da8:	mov	r0, r7
    6dac:	bl	23cec <acl_create_entry@plt+0x1ea68>
    6db0:	b	6cf8 <acl_create_entry@plt+0x1a74>
    6db4:	ldr	r3, [pc, #2156]	; 7628 <acl_create_entry@plt+0x23a4>
    6db8:	mov	r0, #1
    6dbc:	ldr	r1, [pc, #2152]	; 762c <acl_create_entry@plt+0x23a8>
    6dc0:	ldr	r3, [r5, r3]
    6dc4:	add	r1, pc, r1
    6dc8:	ldr	r2, [r3]
    6dcc:	bl	49cc <__printf_chk@plt>
    6dd0:	b	6cf8 <acl_create_entry@plt+0x1a74>
    6dd4:	cmp	r4, #0
    6dd8:	bne	739c <acl_create_entry@plt+0x2118>
    6ddc:	ldr	r3, [pc, #2112]	; 7624 <acl_create_entry@plt+0x23a0>
    6de0:	mov	r0, sl
    6de4:	ldr	r2, [pc, #2116]	; 7630 <acl_create_entry@plt+0x23ac>
    6de8:	ldr	r3, [r5, r3]
    6dec:	add	r2, pc, r2
    6df0:	ldr	r1, [r3]
    6df4:	bl	b824 <acl_create_entry@plt+0x65a0>
    6df8:	subs	r4, r0, #0
    6dfc:	bne	6b44 <acl_create_entry@plt+0x18c0>
    6e00:	ldr	r3, [pc, #2092]	; 7634 <acl_create_entry@plt+0x23b0>
    6e04:	mov	r1, #1
    6e08:	ldr	r0, [pc, #2088]	; 7638 <acl_create_entry@plt+0x23b4>
    6e0c:	mov	r2, #22
    6e10:	ldr	r3, [r5, r3]
    6e14:	add	r0, pc, r0
    6e18:	ldr	r3, [r3]
    6e1c:	bl	4ea0 <fwrite@plt>
    6e20:	b	6e70 <acl_create_entry@plt+0x1bec>
    6e24:	cmp	r4, #0
    6e28:	bne	7374 <acl_create_entry@plt+0x20f0>
    6e2c:	ldr	r3, [pc, #2032]	; 7624 <acl_create_entry@plt+0x23a0>
    6e30:	mov	r0, sl
    6e34:	ldr	r2, [pc, #2048]	; 763c <acl_create_entry@plt+0x23b8>
    6e38:	ldr	r3, [r5, r3]
    6e3c:	add	r2, pc, r2
    6e40:	ldr	r1, [r3]
    6e44:	bl	b824 <acl_create_entry@plt+0x65a0>
    6e48:	subs	r4, r0, #0
    6e4c:	bne	6b44 <acl_create_entry@plt+0x18c0>
    6e50:	ldr	r3, [pc, #2012]	; 7634 <acl_create_entry@plt+0x23b0>
    6e54:	mov	r1, #1
    6e58:	ldr	r0, [pc, #2016]	; 7640 <acl_create_entry@plt+0x23bc>
    6e5c:	mov	r2, #18
    6e60:	ldr	r3, [r5, r3]
    6e64:	add	r0, pc, r0
    6e68:	ldr	r3, [r3]
    6e6c:	bl	4ea0 <fwrite@plt>
    6e70:	mov	r5, #2
    6e74:	b	6d0c <acl_create_entry@plt+0x1a88>
    6e78:	ldr	r3, [pc, #1956]	; 7624 <acl_create_entry@plt+0x23a0>
    6e7c:	ldr	r1, [sp, #28]
    6e80:	ldr	r3, [r5, r3]
    6e84:	ldr	fp, [r3]
    6e88:	mov	r0, fp
    6e8c:	bl	520c <strcmp@plt>
    6e90:	cmp	r0, #0
    6e94:	beq	6f64 <acl_create_entry@plt+0x1ce0>
    6e98:	ldrb	r3, [fp]
    6e9c:	cmp	r3, #101	; 0x65
    6ea0:	beq	6f74 <acl_create_entry@plt+0x1cf0>
    6ea4:	mov	r0, fp
    6ea8:	ldr	r1, [sp, #36]	; 0x24
    6eac:	str	r3, [sp, #8]
    6eb0:	bl	520c <strcmp@plt>
    6eb4:	cmp	r0, #0
    6eb8:	beq	7034 <acl_create_entry@plt+0x1db0>
    6ebc:	mov	r0, fp
    6ec0:	ldr	r1, [sp, #40]	; 0x28
    6ec4:	bl	520c <strcmp@plt>
    6ec8:	cmp	r0, #0
    6ecc:	beq	732c <acl_create_entry@plt+0x20a8>
    6ed0:	mov	r0, fp
    6ed4:	ldr	r1, [sp, #44]	; 0x2c
    6ed8:	bl	520c <strcmp@plt>
    6edc:	ldr	r3, [sp, #8]
    6ee0:	cmp	r0, #0
    6ee4:	beq	733c <acl_create_entry@plt+0x20b8>
    6ee8:	cmp	r3, #97	; 0x61
    6eec:	bne	734c <acl_create_entry@plt+0x20c8>
    6ef0:	ldrb	r3, [fp, #1]
    6ef4:	cmp	r3, #108	; 0x6c
    6ef8:	bne	734c <acl_create_entry@plt+0x20c8>
    6efc:	ldrb	r3, [fp, #2]
    6f00:	cmp	r3, #108	; 0x6c
    6f04:	bne	734c <acl_create_entry@plt+0x20c8>
    6f08:	ldrb	fp, [fp, #3]
    6f0c:	cmp	fp, #0
    6f10:	bne	734c <acl_create_entry@plt+0x20c8>
    6f14:	mov	ip, #4
    6f18:	str	ip, [sp, #32]
    6f1c:	b	6b44 <acl_create_entry@plt+0x18c0>
    6f20:	mov	r3, #1
    6f24:	str	r3, [sp, #20]
    6f28:	b	6b44 <acl_create_entry@plt+0x18c0>
    6f2c:	ldr	r3, [pc, #1776]	; 7624 <acl_create_entry@plt+0x23a0>
    6f30:	ldr	r3, [r5, r3]
    6f34:	ldr	r3, [r3]
    6f38:	str	r3, [sp, #16]
    6f3c:	b	6b44 <acl_create_entry@plt+0x18c0>
    6f40:	ldr	r0, [pc, #1788]	; 7644 <acl_create_entry@plt+0x23c0>
    6f44:	add	r0, pc, r0
    6f48:	bl	5044 <puts@plt>
    6f4c:	b	6cf8 <acl_create_entry@plt+0x1a74>
    6f50:	mov	r2, #1
    6f54:	str	r2, [sp, #24]
    6f58:	b	6b44 <acl_create_entry@plt+0x18c0>
    6f5c:	mov	r5, #1
    6f60:	b	6cfc <acl_create_entry@plt+0x1a78>
    6f64:	mov	ip, #3
    6f68:	mov	fp, r0
    6f6c:	str	ip, [sp, #32]
    6f70:	b	6b44 <acl_create_entry@plt+0x18c0>
    6f74:	ldrb	r2, [fp, #1]
    6f78:	cmp	r2, #110	; 0x6e
    6f7c:	bne	6ea4 <acl_create_entry@plt+0x1c20>
    6f80:	ldrb	r2, [fp, #2]
    6f84:	cmp	r2, #118	; 0x76
    6f88:	bne	6ea4 <acl_create_entry@plt+0x1c20>
    6f8c:	ldrb	r2, [fp, #3]
    6f90:	cmp	r2, #0
    6f94:	moveq	r1, #3
    6f98:	moveq	fp, r2
    6f9c:	streq	r1, [sp, #32]
    6fa0:	beq	6b44 <acl_create_entry@plt+0x18c0>
    6fa4:	b	6ea4 <acl_create_entry@plt+0x1c20>
    6fa8:	cmp	fp, #1
    6fac:	beq	71d0 <acl_create_entry@plt+0x1f4c>
    6fb0:	cmp	fp, #2
    6fb4:	bne	7040 <acl_create_entry@plt+0x1dbc>
    6fb8:	mov	r0, #3
    6fbc:	add	r1, sp, #156	; 0x9c
    6fc0:	add	r2, sp, #48	; 0x30
    6fc4:	bl	4ed0 <__xstat64@plt>
    6fc8:	subs	r5, r0, #0
    6fcc:	bne	6f5c <acl_create_entry@plt+0x1cd8>
    6fd0:	ldr	r2, [sp, #24]
    6fd4:	cmp	r2, #0
    6fd8:	beq	73c0 <acl_create_entry@plt+0x213c>
    6fdc:	ldr	r3, [sp, #16]
    6fe0:	cmp	r3, #0
    6fe4:	beq	7408 <acl_create_entry@plt+0x2184>
    6fe8:	ldr	r1, [sp, #48]	; 0x30
    6fec:	mov	r0, #1
    6ff0:	ldr	lr, [sp, #52]	; 0x34
    6ff4:	ubfx	r3, r1, #8, #12
    6ff8:	ldr	r2, [sp, #16]
    6ffc:	lsr	ip, r1, #12
    7000:	uxtb	r1, r1
    7004:	orr	ip, ip, lr, lsl #20
    7008:	bic	r6, lr, #4080	; 0xff0
    700c:	bic	ip, ip, #255	; 0xff
    7010:	bic	lr, r6, #15
    7014:	orr	r1, ip, r1
    7018:	str	r1, [sp, #4]
    701c:	ldr	r1, [pc, #1572]	; 7648 <acl_create_entry@plt+0x23c4>
    7020:	orr	r3, lr, r3
    7024:	str	r2, [sp]
    7028:	add	r1, pc, r1
    702c:	bl	49cc <__printf_chk@plt>
    7030:	b	6cfc <acl_create_entry@plt+0x1a78>
    7034:	str	r0, [sp, #32]
    7038:	mov	fp, r0
    703c:	b	6b44 <acl_create_entry@plt+0x18c0>
    7040:	cmp	r4, #0
    7044:	beq	7418 <acl_create_entry@plt+0x2194>
    7048:	ldr	r1, [sp, #32]
    704c:	mov	r0, r4
    7050:	sub	r3, r1, #1
    7054:	cmp	r3, #3
    7058:	addls	pc, pc, r3, lsl #2
    705c:	b	7188 <acl_create_entry@plt+0x1f04>
    7060:	b	7178 <acl_create_entry@plt+0x1ef4>
    7064:	b	711c <acl_create_entry@plt+0x1e98>
    7068:	b	7070 <acl_create_entry@plt+0x1dec>
    706c:	b	7400 <acl_create_entry@plt+0x217c>
    7070:	bl	20b1c <acl_create_entry@plt+0x1b898>
    7074:	subs	r5, r0, #0
    7078:	beq	6d04 <acl_create_entry@plt+0x1a80>
    707c:	ldr	sl, [pc, #1480]	; 764c <acl_create_entry@plt+0x23c8>
    7080:	ldr	r8, [pc, #1480]	; 7650 <acl_create_entry@plt+0x23cc>
    7084:	ldr	r9, [pc, #1480]	; 7654 <acl_create_entry@plt+0x23d0>
    7088:	add	sl, pc, sl
    708c:	add	r8, pc, r8
    7090:	add	r9, pc, r9
    7094:	b	70e4 <acl_create_entry@plt+0x1e60>
    7098:	ldr	r1, [sp, #16]
    709c:	mov	r0, r5
    70a0:	cmp	r1, #0
    70a4:	mov	r7, r1
    70a8:	moveq	r7, r9
    70ac:	bl	24994 <acl_create_entry@plt+0x1f710>
    70b0:	mov	r6, r0
    70b4:	mov	r0, r5
    70b8:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    70bc:	str	r0, [sp]
    70c0:	mov	r2, r7
    70c4:	mov	r3, r6
    70c8:	mov	r0, #1
    70cc:	mov	r1, r8
    70d0:	bl	49cc <__printf_chk@plt>
    70d4:	mov	r0, r5
    70d8:	bl	248d4 <acl_create_entry@plt+0x1f650>
    70dc:	subs	r5, r0, #0
    70e0:	beq	6d04 <acl_create_entry@plt+0x1a80>
    70e4:	ldr	ip, [sp, #24]
    70e8:	cmp	ip, #0
    70ec:	bne	7098 <acl_create_entry@plt+0x1e14>
    70f0:	mov	r0, r5
    70f4:	bl	24994 <acl_create_entry@plt+0x1f710>
    70f8:	mov	r6, r0
    70fc:	mov	r0, r5
    7100:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    7104:	mov	r3, r0
    7108:	mov	r2, r6
    710c:	mov	r0, #1
    7110:	mov	r1, sl
    7114:	bl	49cc <__printf_chk@plt>
    7118:	b	70d4 <acl_create_entry@plt+0x1e50>
    711c:	bl	20a94 <acl_create_entry@plt+0x1b810>
    7120:	ldr	r6, [pc, #1328]	; 7658 <acl_create_entry@plt+0x23d4>
    7124:	subs	r5, r0, #0
    7128:	ldr	r7, [pc, #1324]	; 765c <acl_create_entry@plt+0x23d8>
    712c:	add	r6, pc, r6
    7130:	add	r7, pc, r7
    7134:	beq	71c4 <acl_create_entry@plt+0x1f40>
    7138:	ldr	r3, [sp, #20]
    713c:	mov	r0, r5
    7140:	cmp	r3, #0
    7144:	beq	71ac <acl_create_entry@plt+0x1f28>
    7148:	bl	24994 <acl_create_entry@plt+0x1f710>
    714c:	mov	r2, r0
    7150:	mov	r1, r7
    7154:	mov	r0, #1
    7158:	bl	49cc <__printf_chk@plt>
    715c:	mov	r0, r5
    7160:	bl	248d4 <acl_create_entry@plt+0x1f650>
    7164:	subs	r5, r0, #0
    7168:	beq	71c4 <acl_create_entry@plt+0x1f40>
    716c:	mov	r0, #32
    7170:	bl	49fc <putchar@plt>
    7174:	b	7138 <acl_create_entry@plt+0x1eb4>
    7178:	bl	20148 <acl_create_entry@plt+0x1aec4>
    717c:	bl	5044 <puts@plt>
    7180:	mov	r5, #0
    7184:	b	6d04 <acl_create_entry@plt+0x1a80>
    7188:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    718c:	cmp	r0, #0
    7190:	beq	752c <acl_create_entry@plt+0x22a8>
    7194:	ldr	r2, [sp, #20]
    7198:	mov	r0, r4
    719c:	cmp	r2, #0
    71a0:	beq	74d4 <acl_create_entry@plt+0x2250>
    71a4:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    71a8:	b	717c <acl_create_entry@plt+0x1ef8>
    71ac:	bl	24994 <acl_create_entry@plt+0x1f710>
    71b0:	add	r2, r0, #5
    71b4:	mov	r1, r6
    71b8:	mov	r0, #1
    71bc:	bl	49cc <__printf_chk@plt>
    71c0:	b	715c <acl_create_entry@plt+0x1ed8>
    71c4:	mov	r0, #10
    71c8:	bl	49fc <putchar@plt>
    71cc:	b	7180 <acl_create_entry@plt+0x1efc>
    71d0:	cmp	r4, #0
    71d4:	beq	746c <acl_create_entry@plt+0x21e8>
    71d8:	ldr	r0, [pc, #1152]	; 7660 <acl_create_entry@plt+0x23dc>
    71dc:	add	r0, pc, r0
    71e0:	bl	5044 <puts@plt>
    71e4:	mov	r0, r4
    71e8:	bl	20148 <acl_create_entry@plt+0x1aec4>
    71ec:	ldr	r1, [pc, #1136]	; 7664 <acl_create_entry@plt+0x23e0>
    71f0:	mov	r2, r0
    71f4:	mov	r0, #1
    71f8:	add	r1, pc, r1
    71fc:	bl	49cc <__printf_chk@plt>
    7200:	mov	r0, r4
    7204:	bl	202c4 <acl_create_entry@plt+0x1b040>
    7208:	ldr	r1, [pc, #1112]	; 7668 <acl_create_entry@plt+0x23e4>
    720c:	mov	r2, r0
    7210:	mov	r0, #1
    7214:	add	r1, pc, r1
    7218:	bl	49cc <__printf_chk@plt>
    721c:	mov	r0, r4
    7220:	bl	20db8 <acl_create_entry@plt+0x1bb34>
    7224:	subs	r2, r0, #0
    7228:	beq	74c8 <acl_create_entry@plt+0x2244>
    722c:	ldr	r1, [pc, #1080]	; 766c <acl_create_entry@plt+0x23e8>
    7230:	mov	r0, #1
    7234:	add	r1, pc, r1
    7238:	bl	49cc <__printf_chk@plt>
    723c:	mov	r0, r4
    7240:	bl	1ffa8 <acl_create_entry@plt+0x1ad24>
    7244:	subs	r2, r0, #0
    7248:	beq	74bc <acl_create_entry@plt+0x2238>
    724c:	ldr	r1, [pc, #1052]	; 7670 <acl_create_entry@plt+0x23ec>
    7250:	mov	r0, #1
    7254:	add	r1, pc, r1
    7258:	bl	49cc <__printf_chk@plt>
    725c:	ldr	r1, [pc, #1040]	; 7674 <acl_create_entry@plt+0x23f0>
    7260:	mov	r0, r4
    7264:	add	r1, pc, r1
    7268:	bl	6878 <acl_create_entry@plt+0x15f4>
    726c:	ldr	r6, [pc, #1028]	; 7678 <acl_create_entry@plt+0x23f4>
    7270:	mov	r5, r4
    7274:	ldr	r7, [pc, #1024]	; 767c <acl_create_entry@plt+0x23f8>
    7278:	ldr	r8, [pc, #1024]	; 7680 <acl_create_entry@plt+0x23fc>
    727c:	add	r6, pc, r6
    7280:	ldr	r9, [pc, #1020]	; 7684 <acl_create_entry@plt+0x2400>
    7284:	add	r7, pc, r7
    7288:	ldr	sl, [pc, #1016]	; 7688 <acl_create_entry@plt+0x2404>
    728c:	add	r8, pc, r8
    7290:	ldr	fp, [pc, #1012]	; 768c <acl_create_entry@plt+0x2408>
    7294:	add	r9, pc, r9
    7298:	add	sl, pc, sl
    729c:	add	fp, pc, fp
    72a0:	b	7318 <acl_create_entry@plt+0x2094>
    72a4:	bl	20148 <acl_create_entry@plt+0x1aec4>
    72a8:	mov	r2, r0
    72ac:	mov	r1, r6
    72b0:	mov	r0, #1
    72b4:	bl	49cc <__printf_chk@plt>
    72b8:	mov	r0, r5
    72bc:	bl	202c4 <acl_create_entry@plt+0x1b040>
    72c0:	mov	r2, r0
    72c4:	mov	r1, r7
    72c8:	mov	r0, #1
    72cc:	bl	49cc <__printf_chk@plt>
    72d0:	mov	r0, r5
    72d4:	bl	20db8 <acl_create_entry@plt+0x1bb34>
    72d8:	subs	r2, r0, #0
    72dc:	mov	r1, r9
    72e0:	mov	r0, #1
    72e4:	moveq	r2, r8
    72e8:	bl	49cc <__printf_chk@plt>
    72ec:	mov	r0, r5
    72f0:	bl	1ffa8 <acl_create_entry@plt+0x1ad24>
    72f4:	subs	r2, r0, #0
    72f8:	mov	r1, fp
    72fc:	mov	r0, #1
    7300:	moveq	r2, sl
    7304:	bl	49cc <__printf_chk@plt>
    7308:	ldr	r1, [pc, #896]	; 7690 <acl_create_entry@plt+0x240c>
    730c:	mov	r0, r5
    7310:	add	r1, pc, r1
    7314:	bl	6878 <acl_create_entry@plt+0x15f4>
    7318:	mov	r0, r5
    731c:	bl	217cc <acl_create_entry@plt+0x1c548>
    7320:	subs	r5, r0, #0
    7324:	bne	72a4 <acl_create_entry@plt+0x2020>
    7328:	b	6d04 <acl_create_entry@plt+0x1a80>
    732c:	mov	r2, #2
    7330:	mov	fp, r0
    7334:	str	r2, [sp, #32]
    7338:	b	6b44 <acl_create_entry@plt+0x18c0>
    733c:	mov	r3, #1
    7340:	mov	fp, r0
    7344:	str	r3, [sp, #32]
    7348:	b	6b44 <acl_create_entry@plt+0x18c0>
    734c:	ldr	r3, [pc, #736]	; 7634 <acl_create_entry@plt+0x23b0>
    7350:	mov	r1, #1
    7354:	ldr	r0, [pc, #824]	; 7694 <acl_create_entry@plt+0x2410>
    7358:	mov	r2, #19
    735c:	ldr	r3, [r5, r3]
    7360:	add	r0, pc, r0
    7364:	ldr	r3, [r3]
    7368:	bl	4ea0 <fwrite@plt>
    736c:	mov	r5, #3
    7370:	b	6cfc <acl_create_entry@plt+0x1a78>
    7374:	ldr	r3, [pc, #696]	; 7634 <acl_create_entry@plt+0x23b0>
    7378:	mov	r1, #1
    737c:	ldr	r0, [pc, #788]	; 7698 <acl_create_entry@plt+0x2414>
    7380:	mov	r2, #25
    7384:	ldr	r3, [r5, r3]
    7388:	add	r0, pc, r0
    738c:	ldr	r3, [r3]
    7390:	bl	4ea0 <fwrite@plt>
    7394:	mov	r5, #2
    7398:	b	6d04 <acl_create_entry@plt+0x1a80>
    739c:	ldr	r3, [pc, #656]	; 7634 <acl_create_entry@plt+0x23b0>
    73a0:	mov	r1, #1
    73a4:	ldr	r0, [pc, #752]	; 769c <acl_create_entry@plt+0x2418>
    73a8:	mov	r2, #25
    73ac:	ldr	r3, [r5, r3]
    73b0:	add	r0, pc, r0
    73b4:	ldr	r3, [r3]
    73b8:	bl	4ea0 <fwrite@plt>
    73bc:	b	7394 <acl_create_entry@plt+0x2110>
    73c0:	ldr	ip, [sp, #48]	; 0x30
    73c4:	mov	r0, #1
    73c8:	ldr	lr, [sp, #52]	; 0x34
    73cc:	ldr	r1, [pc, #716]	; 76a0 <acl_create_entry@plt+0x241c>
    73d0:	ubfx	r2, ip, #8, #12
    73d4:	lsr	r3, ip, #12
    73d8:	bic	r6, lr, #4080	; 0xff0
    73dc:	orr	r3, r3, lr, lsl #20
    73e0:	uxtb	ip, ip
    73e4:	bic	lr, r6, #15
    73e8:	bic	r3, r3, #255	; 0xff
    73ec:	add	r1, pc, r1
    73f0:	orr	r3, r3, ip
    73f4:	orr	r2, lr, r2
    73f8:	bl	49cc <__printf_chk@plt>
    73fc:	b	6cfc <acl_create_entry@plt+0x1a78>
    7400:	bl	6760 <acl_create_entry@plt+0x14dc>
    7404:	b	7180 <acl_create_entry@plt+0x1efc>
    7408:	ldr	ip, [pc, #660]	; 76a4 <acl_create_entry@plt+0x2420>
    740c:	add	ip, pc, ip
    7410:	str	ip, [sp, #16]
    7414:	b	6fe8 <acl_create_entry@plt+0x1d64>
    7418:	ldr	r3, [pc, #648]	; 76a8 <acl_create_entry@plt+0x2424>
    741c:	ldr	r3, [r5, r3]
    7420:	ldr	r3, [r3]
    7424:	ldr	r1, [r6, r3, lsl #2]
    7428:	cmp	r1, #0
    742c:	beq	750c <acl_create_entry@plt+0x2288>
    7430:	mov	r2, r4
    7434:	mov	r0, sl
    7438:	bl	b824 <acl_create_entry@plt+0x65a0>
    743c:	subs	r4, r0, #0
    7440:	bne	7048 <acl_create_entry@plt+0x1dc4>
    7444:	ldr	r3, [pc, #488]	; 7634 <acl_create_entry@plt+0x23b0>
    7448:	mov	r1, #1
    744c:	ldr	r0, [pc, #600]	; 76ac <acl_create_entry@plt+0x2428>
    7450:	mov	r2, #78	; 0x4e
    7454:	ldr	r3, [r5, r3]
    7458:	add	r0, pc, r0
    745c:	ldr	r3, [r3]
    7460:	bl	4ea0 <fwrite@plt>
    7464:	mov	r5, #4
    7468:	b	6d0c <acl_create_entry@plt+0x1a88>
    746c:	ldr	r3, [pc, #564]	; 76a8 <acl_create_entry@plt+0x2424>
    7470:	ldr	r3, [r5, r3]
    7474:	ldr	r3, [r3]
    7478:	ldr	r1, [r6, r3, lsl #2]
    747c:	cmp	r1, #0
    7480:	beq	74e8 <acl_create_entry@plt+0x2264>
    7484:	mov	r2, r4
    7488:	mov	r0, sl
    748c:	bl	b824 <acl_create_entry@plt+0x65a0>
    7490:	subs	r4, r0, #0
    7494:	bne	71d8 <acl_create_entry@plt+0x1f54>
    7498:	ldr	r3, [pc, #404]	; 7634 <acl_create_entry@plt+0x23b0>
    749c:	mov	r1, fp
    74a0:	ldr	r0, [pc, #520]	; 76b0 <acl_create_entry@plt+0x242c>
    74a4:	mov	r2, #57	; 0x39
    74a8:	ldr	r3, [r5, r3]
    74ac:	add	r0, pc, r0
    74b0:	ldr	r3, [r3]
    74b4:	bl	4ea0 <fwrite@plt>
    74b8:	b	7464 <acl_create_entry@plt+0x21e0>
    74bc:	ldr	r2, [pc, #496]	; 76b4 <acl_create_entry@plt+0x2430>
    74c0:	add	r2, pc, r2
    74c4:	b	724c <acl_create_entry@plt+0x1fc8>
    74c8:	ldr	r2, [pc, #488]	; 76b8 <acl_create_entry@plt+0x2434>
    74cc:	add	r2, pc, r2
    74d0:	b	722c <acl_create_entry@plt+0x1fa8>
    74d4:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    74d8:	add	r0, r0, #5
    74dc:	bl	5044 <puts@plt>
    74e0:	b	7180 <acl_create_entry@plt+0x1efc>
    74e4:	bl	4f6c <__stack_chk_fail@plt>
    74e8:	ldr	r3, [pc, #324]	; 7634 <acl_create_entry@plt+0x23b0>
    74ec:	mov	r1, fp
    74f0:	ldr	r0, [pc, #452]	; 76bc <acl_create_entry@plt+0x2438>
    74f4:	mov	r2, #78	; 0x4e
    74f8:	ldr	r3, [r5, r3]
    74fc:	add	r0, pc, r0
    7500:	ldr	r3, [r3]
    7504:	bl	4ea0 <fwrite@plt>
    7508:	b	7464 <acl_create_entry@plt+0x21e0>
    750c:	ldr	r3, [pc, #276]	; 7628 <acl_create_entry@plt+0x23a4>
    7510:	mov	r0, #1
    7514:	ldr	r1, [pc, #420]	; 76c0 <acl_create_entry@plt+0x243c>
    7518:	ldr	r3, [r5, r3]
    751c:	add	r1, pc, r1
    7520:	ldr	r2, [r3]
    7524:	bl	49cc <__printf_chk@plt>
    7528:	b	6e70 <acl_create_entry@plt+0x1bec>
    752c:	ldr	r3, [pc, #256]	; 7634 <acl_create_entry@plt+0x23b0>
    7530:	mov	r1, #1
    7534:	ldr	r0, [pc, #392]	; 76c4 <acl_create_entry@plt+0x2440>
    7538:	mov	r2, #21
    753c:	ldr	r3, [r5, r3]
    7540:	add	r0, pc, r0
    7544:	ldr	r3, [r3]
    7548:	bl	4ea0 <fwrite@plt>
    754c:	mov	r5, #5
    7550:	b	6d04 <acl_create_entry@plt+0x1a80>
    7554:	cmp	r4, #0
    7558:	mov	r5, r0
    755c:	beq	7568 <acl_create_entry@plt+0x22e4>
    7560:	mov	r0, r4
    7564:	bl	20080 <acl_create_entry@plt+0x1adfc>
    7568:	mov	r0, r5
    756c:	bl	51d0 <_Unwind_Resume@plt>
    7570:	b	7554 <acl_create_entry@plt+0x22d0>
    7574:	b	7554 <acl_create_entry@plt+0x22d0>
    7578:	b	7554 <acl_create_entry@plt+0x22d0>
    757c:	b	7554 <acl_create_entry@plt+0x22d0>
    7580:	b	7554 <acl_create_entry@plt+0x22d0>
    7584:	b	7554 <acl_create_entry@plt+0x22d0>
    7588:	b	7554 <acl_create_entry@plt+0x22d0>
    758c:	b	7554 <acl_create_entry@plt+0x22d0>
    7590:	mov	r5, r0
    7594:	b	7560 <acl_create_entry@plt+0x22dc>
    7598:	b	7554 <acl_create_entry@plt+0x22d0>
    759c:	b	7554 <acl_create_entry@plt+0x22d0>
    75a0:	b	7554 <acl_create_entry@plt+0x22d0>
    75a4:	b	7554 <acl_create_entry@plt+0x22d0>
    75a8:	b	7554 <acl_create_entry@plt+0x22d0>
    75ac:	b	7554 <acl_create_entry@plt+0x22d0>
    75b0:	b	7554 <acl_create_entry@plt+0x22d0>
    75b4:	b	7554 <acl_create_entry@plt+0x22d0>
    75b8:	b	7554 <acl_create_entry@plt+0x22d0>
    75bc:	b	7554 <acl_create_entry@plt+0x22d0>
    75c0:	b	7554 <acl_create_entry@plt+0x22d0>
    75c4:	b	7554 <acl_create_entry@plt+0x22d0>
    75c8:	b	7554 <acl_create_entry@plt+0x22d0>
    75cc:	b	7554 <acl_create_entry@plt+0x22d0>
    75d0:	b	7554 <acl_create_entry@plt+0x22d0>
    75d4:	b	7554 <acl_create_entry@plt+0x22d0>
    75d8:	b	7554 <acl_create_entry@plt+0x22d0>
    75dc:	b	7554 <acl_create_entry@plt+0x22d0>
    75e0:	b	7554 <acl_create_entry@plt+0x22d0>
    75e4:	b	7554 <acl_create_entry@plt+0x22d0>
    75e8:	b	7554 <acl_create_entry@plt+0x22d0>
    75ec:	andeq	r4, r6, r4, lsr r1
    75f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    75f4:	andeq	r9, r3, ip, lsl #26
    75f8:	andeq	lr, r5, r8, ror r0
    75fc:	andeq	r9, r3, r8, asr #15
    7600:	andeq	r9, r3, ip, asr #15
    7604:	andeq	r1, r4, ip, lsr r5
    7608:	ldrdeq	r2, [r4], -r4
    760c:	ldrdeq	r9, [r3], -ip
    7610:	andeq	r9, r3, r4, ror #13
    7614:	andeq	r9, r3, ip, asr #13
    7618:			; <UNDEFINED> instruction: 0x000396b4
    761c:	muleq	r3, ip, r6
    7620:	muleq	r3, r0, r6
    7624:	andeq	r0, r0, r4, ror #7
    7628:	ldrdeq	r0, [r0], -r8
    762c:			; <UNDEFINED> instruction: 0x000395b0
    7630:			; <UNDEFINED> instruction: 0x000394b4
    7634:	andeq	r0, r0, r0, ror #7
    7638:	muleq	r3, r4, r4
    763c:	andeq	r9, r3, r4, lsl #9
    7640:	andeq	r9, r3, r4, ror #8
    7644:	andeq	r9, r3, r8, lsl #4
    7648:	andeq	r9, r3, r0, ror r9
    764c:	strdeq	r9, [r3], -ip
    7650:	andeq	r9, r3, ip, ror #15
    7654:	ldrdeq	fp, [r3], -r8
    7658:	andeq	ip, r3, ip, asr #4
    765c:	andeq	ip, r3, r8, asr #4
    7660:	ldrdeq	r9, [r3], -ip
    7664:	ldrdeq	r9, [r3], -r0
    7668:	ldrdeq	r9, [r3], -r0
    766c:	andeq	r9, r3, r4, asr #13
    7670:			; <UNDEFINED> instruction: 0x000396bc
    7674:	andeq	r9, r3, r0, asr #13
    7678:			; <UNDEFINED> instruction: 0x000396b0
    767c:	andeq	r9, r3, ip, asr #13
    7680:	ldrdeq	fp, [r3], -ip
    7684:	ldrdeq	r9, [r3], -r0
    7688:	ldrdeq	fp, [r3], -r0
    768c:	andeq	r9, r3, r0, ror #13
    7690:	andeq	r9, r3, r0, lsl #13
    7694:	muleq	r3, r0, pc	; <UNPREDICTABLE>
    7698:	strdeq	r8, [r3], -ip
    769c:	ldrdeq	r8, [r3], -r4
    76a0:	andeq	r9, r3, r4, asr #11
    76a4:	andeq	r8, r3, r0, ror lr
    76a8:	andeq	r0, r0, r4, asr #7
    76ac:			; <UNDEFINED> instruction: 0x000393b8
    76b0:	andeq	r9, r3, r0, ror #7
    76b4:	andeq	fp, r3, r8, lsr #3
    76b8:	muleq	r3, ip, r1
    76bc:	andeq	r9, r3, r4, lsl r3
    76c0:	andeq	r8, r3, r8, asr lr
    76c4:	andeq	r9, r3, r0, lsr #6
    76c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    76cc:	sub	sp, sp, #44	; 0x2c
    76d0:	ldr	sl, [pc, #1004]	; 7ac4 <acl_create_entry@plt+0x2840>
    76d4:	mov	r6, r0
    76d8:	ldr	r3, [pc, #1000]	; 7ac8 <acl_create_entry@plt+0x2844>
    76dc:	mov	r4, r1
    76e0:	add	sl, pc, sl
    76e4:	mov	r5, r2
    76e8:	ldr	r3, [sl, r3]
    76ec:	str	r3, [sp, #20]
    76f0:	ldr	r3, [r3]
    76f4:	str	r3, [sp, #36]	; 0x24
    76f8:	bl	4b4c <getuid@plt>
    76fc:	cmp	r0, #0
    7700:	beq	7744 <acl_create_entry@plt+0x24c0>
    7704:	ldr	r3, [pc, #960]	; 7acc <acl_create_entry@plt+0x2848>
    7708:	mov	r1, #1
    770c:	ldr	r0, [pc, #956]	; 7ad0 <acl_create_entry@plt+0x284c>
    7710:	mov	r2, #25
    7714:	ldr	r3, [sl, r3]
    7718:	add	r0, pc, r0
    771c:	ldr	r3, [r3]
    7720:	bl	4ea0 <fwrite@plt>
    7724:	mov	r0, #1
    7728:	ldr	r1, [sp, #20]
    772c:	ldr	r2, [sp, #36]	; 0x24
    7730:	ldr	r3, [r1]
    7734:	cmp	r2, r3
    7738:	bne	7aa4 <acl_create_entry@plt+0x2820>
    773c:	add	sp, sp, #44	; 0x2c
    7740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7744:	mov	r0, r6
    7748:	bl	15a1c <acl_create_entry@plt+0x10798>
    774c:	cmp	r0, #0
    7750:	str	r0, [sp, #12]
    7754:	beq	79e4 <acl_create_entry@plt+0x2760>
    7758:	ldr	r7, [pc, #884]	; 7ad4 <acl_create_entry@plt+0x2850>
    775c:	mov	r9, #1
    7760:	ldr	r6, [pc, #880]	; 7ad8 <acl_create_entry@plt+0x2854>
    7764:	mov	fp, #60	; 0x3c
    7768:	ldr	r1, [pc, #876]	; 7adc <acl_create_entry@plt+0x2858>
    776c:	add	r7, pc, r7
    7770:	ldr	r2, [pc, #872]	; 7ae0 <acl_create_entry@plt+0x285c>
    7774:	add	r6, pc, r6
    7778:	mov	r8, #0
    777c:	add	r1, pc, r1
    7780:	add	r2, pc, r2
    7784:	str	r1, [sp, #24]
    7788:	str	r2, [sp, #28]
    778c:	str	r8, [sp]
    7790:	mov	r0, r4
    7794:	mov	r1, r5
    7798:	mov	r2, r7
    779c:	mov	r3, r6
    77a0:	bl	4bac <getopt_long@plt>
    77a4:	cmp	r0, #0
    77a8:	blt	79b8 <acl_create_entry@plt+0x2734>
    77ac:	sub	r0, r0, #82	; 0x52
    77b0:	cmp	r0, #34	; 0x22
    77b4:	addls	pc, pc, r0, lsl #2
    77b8:	b	778c <acl_create_entry@plt+0x2508>
    77bc:	b	79a8 <acl_create_entry@plt+0x2724>
    77c0:	b	7998 <acl_create_entry@plt+0x2714>
    77c4:	b	778c <acl_create_entry@plt+0x2508>
    77c8:	b	778c <acl_create_entry@plt+0x2508>
    77cc:	b	778c <acl_create_entry@plt+0x2508>
    77d0:	b	778c <acl_create_entry@plt+0x2508>
    77d4:	b	778c <acl_create_entry@plt+0x2508>
    77d8:	b	778c <acl_create_entry@plt+0x2508>
    77dc:	b	778c <acl_create_entry@plt+0x2508>
    77e0:	b	778c <acl_create_entry@plt+0x2508>
    77e4:	b	778c <acl_create_entry@plt+0x2508>
    77e8:	b	778c <acl_create_entry@plt+0x2508>
    77ec:	b	778c <acl_create_entry@plt+0x2508>
    77f0:	b	778c <acl_create_entry@plt+0x2508>
    77f4:	b	778c <acl_create_entry@plt+0x2508>
    77f8:	b	778c <acl_create_entry@plt+0x2508>
    77fc:	b	778c <acl_create_entry@plt+0x2508>
    7800:	b	778c <acl_create_entry@plt+0x2508>
    7804:	b	778c <acl_create_entry@plt+0x2508>
    7808:	b	7988 <acl_create_entry@plt+0x2704>
    780c:	b	778c <acl_create_entry@plt+0x2508>
    7810:	b	778c <acl_create_entry@plt+0x2508>
    7814:	b	7968 <acl_create_entry@plt+0x26e4>
    7818:	b	778c <acl_create_entry@plt+0x2508>
    781c:	b	778c <acl_create_entry@plt+0x2508>
    7820:	b	778c <acl_create_entry@plt+0x2508>
    7824:	b	792c <acl_create_entry@plt+0x26a8>
    7828:	b	78e4 <acl_create_entry@plt+0x2660>
    782c:	b	778c <acl_create_entry@plt+0x2508>
    7830:	b	778c <acl_create_entry@plt+0x2508>
    7834:	b	78a8 <acl_create_entry@plt+0x2624>
    7838:	b	778c <acl_create_entry@plt+0x2508>
    783c:	b	778c <acl_create_entry@plt+0x2508>
    7840:	b	788c <acl_create_entry@plt+0x2608>
    7844:	b	7848 <acl_create_entry@plt+0x25c4>
    7848:	ldr	r3, [pc, #660]	; 7ae4 <acl_create_entry@plt+0x2860>
    784c:	mov	r1, #0
    7850:	mov	r2, #10
    7854:	ldr	r3, [sl, r3]
    7858:	ldr	r0, [r3]
    785c:	bl	4da4 <strtol@plt>
    7860:	cmp	r0, #0
    7864:	movge	fp, r0
    7868:	bge	778c <acl_create_entry@plt+0x2508>
    786c:	ldr	r3, [pc, #600]	; 7acc <acl_create_entry@plt+0x2848>
    7870:	mov	r1, #1
    7874:	ldr	r0, [sp, #28]
    7878:	mov	r2, #22
    787c:	ldr	r3, [sl, r3]
    7880:	ldr	r3, [r3]
    7884:	bl	4ea0 <fwrite@plt>
    7888:	b	778c <acl_create_entry@plt+0x2508>
    788c:	ldr	r0, [sp, #12]
    7890:	mov	r1, fp
    7894:	bl	15a4c <acl_create_entry@plt+0x107c8>
    7898:	cmp	r0, #0
    789c:	movlt	r9, #2
    78a0:	movge	r9, #0
    78a4:	b	778c <acl_create_entry@plt+0x2508>
    78a8:	ldr	r3, [pc, #564]	; 7ae4 <acl_create_entry@plt+0x2860>
    78ac:	mov	r1, #61	; 0x3d
    78b0:	ldr	r3, [sl, r3]
    78b4:	ldr	r3, [r3]
    78b8:	mov	r0, r3
    78bc:	str	r3, [sp, #8]
    78c0:	bl	49e4 <strchr@plt>
    78c4:	ldr	r3, [sp, #8]
    78c8:	cmp	r0, #0
    78cc:	beq	7a38 <acl_create_entry@plt+0x27b4>
    78d0:	mov	r1, r3
    78d4:	ldr	r0, [sp, #12]
    78d8:	mov	r2, fp
    78dc:	bl	15ab8 <acl_create_entry@plt+0x10834>
    78e0:	b	7898 <acl_create_entry@plt+0x2614>
    78e4:	ldr	r3, [pc, #504]	; 7ae4 <acl_create_entry@plt+0x2860>
    78e8:	add	r1, sp, #32
    78ec:	mov	r2, #0
    78f0:	ldr	r3, [sl, r3]
    78f4:	ldr	r0, [r3]
    78f8:	str	r3, [sp, #16]
    78fc:	bl	4d20 <strtoul@plt>
    7900:	ldr	r3, [sp, #32]
    7904:	ldrb	r3, [r3]
    7908:	cmp	r3, #0
    790c:	bne	7a10 <acl_create_entry@plt+0x278c>
    7910:	cmp	r0, #0
    7914:	ble	7a10 <acl_create_entry@plt+0x278c>
    7918:	mov	r1, r0
    791c:	mov	r2, fp
    7920:	ldr	r0, [sp, #12]
    7924:	bl	15adc <acl_create_entry@plt+0x10858>
    7928:	b	7898 <acl_create_entry@plt+0x2614>
    792c:	ldr	r3, [pc, #432]	; 7ae4 <acl_create_entry@plt+0x2860>
    7930:	ldr	r3, [sl, r3]
    7934:	ldr	r0, [r3]
    7938:	str	r3, [sp, #16]
    793c:	bl	2606c <acl_create_entry@plt+0x20de8>
    7940:	cmp	r0, #0
    7944:	blt	7a58 <acl_create_entry@plt+0x27d4>
    7948:	ldr	r3, [sp, #16]
    794c:	ldr	r0, [r3]
    7950:	bl	2606c <acl_create_entry@plt+0x20de8>
    7954:	mov	r1, r0
    7958:	mov	r2, fp
    795c:	ldr	r0, [sp, #12]
    7960:	bl	15a24 <acl_create_entry@plt+0x107a0>
    7964:	b	7898 <acl_create_entry@plt+0x2614>
    7968:	ldr	r3, [pc, #376]	; 7ae8 <acl_create_entry@plt+0x2864>
    796c:	mov	r0, #1
    7970:	ldr	r1, [sp, #24]
    7974:	ldr	r3, [sl, r3]
    7978:	ldr	r2, [r3]
    797c:	bl	49cc <__printf_chk@plt>
    7980:	mov	r9, #0
    7984:	b	778c <acl_create_entry@plt+0x2508>
    7988:	ldr	r0, [sp, #12]
    798c:	mov	r1, fp
    7990:	bl	15b28 <acl_create_entry@plt+0x108a4>
    7994:	b	7898 <acl_create_entry@plt+0x2614>
    7998:	ldr	r0, [sp, #12]
    799c:	mov	r1, fp
    79a0:	bl	15a70 <acl_create_entry@plt+0x107ec>
    79a4:	b	7898 <acl_create_entry@plt+0x2614>
    79a8:	ldr	r0, [sp, #12]
    79ac:	mov	r1, fp
    79b0:	bl	15a94 <acl_create_entry@plt+0x10810>
    79b4:	b	7898 <acl_create_entry@plt+0x2614>
    79b8:	ldr	r3, [pc, #300]	; 7aec <acl_create_entry@plt+0x2868>
    79bc:	ldr	r3, [sl, r3]
    79c0:	ldr	r3, [r3]
    79c4:	cmp	r4, r3
    79c8:	bgt	79ec <acl_create_entry@plt+0x2768>
    79cc:	cmp	r3, #1
    79d0:	beq	7a80 <acl_create_entry@plt+0x27fc>
    79d4:	ldr	r0, [sp, #12]
    79d8:	bl	1581c <acl_create_entry@plt+0x10598>
    79dc:	mov	r0, r9
    79e0:	b	7728 <acl_create_entry@plt+0x24a4>
    79e4:	mov	r0, #2
    79e8:	b	7728 <acl_create_entry@plt+0x24a4>
    79ec:	ldr	r0, [pc, #216]	; 7acc <acl_create_entry@plt+0x2848>
    79f0:	mov	r1, #1
    79f4:	ldr	r2, [pc, #244]	; 7af0 <acl_create_entry@plt+0x286c>
    79f8:	ldr	r3, [r5, r3, lsl #2]
    79fc:	ldr	r0, [sl, r0]
    7a00:	add	r2, pc, r2
    7a04:	ldr	r0, [r0]
    7a08:	bl	4f90 <__fprintf_chk@plt>
    7a0c:	b	79d4 <acl_create_entry@plt+0x2750>
    7a10:	ldr	r0, [pc, #180]	; 7acc <acl_create_entry@plt+0x2848>
    7a14:	mov	r1, #1
    7a18:	ldr	r2, [sp, #16]
    7a1c:	ldr	r0, [sl, r0]
    7a20:	ldr	r3, [r2]
    7a24:	ldr	r2, [pc, #200]	; 7af4 <acl_create_entry@plt+0x2870>
    7a28:	ldr	r0, [r0]
    7a2c:	add	r2, pc, r2
    7a30:	bl	4f90 <__fprintf_chk@plt>
    7a34:	b	79d4 <acl_create_entry@plt+0x2750>
    7a38:	ldr	r0, [pc, #140]	; 7acc <acl_create_entry@plt+0x2848>
    7a3c:	mov	r1, #1
    7a40:	ldr	r2, [pc, #176]	; 7af8 <acl_create_entry@plt+0x2874>
    7a44:	ldr	r0, [sl, r0]
    7a48:	add	r2, pc, r2
    7a4c:	ldr	r0, [r0]
    7a50:	bl	4f90 <__fprintf_chk@plt>
    7a54:	b	79d4 <acl_create_entry@plt+0x2750>
    7a58:	ldr	r0, [pc, #108]	; 7acc <acl_create_entry@plt+0x2848>
    7a5c:	mov	r1, #1
    7a60:	ldr	r2, [sp, #16]
    7a64:	ldr	r0, [sl, r0]
    7a68:	ldr	r3, [r2]
    7a6c:	ldr	r2, [pc, #136]	; 7afc <acl_create_entry@plt+0x2878>
    7a70:	ldr	r0, [r0]
    7a74:	add	r2, pc, r2
    7a78:	bl	4f90 <__fprintf_chk@plt>
    7a7c:	b	79d4 <acl_create_entry@plt+0x2750>
    7a80:	ldr	ip, [pc, #68]	; 7acc <acl_create_entry@plt+0x2848>
    7a84:	mov	r1, r3
    7a88:	ldr	r0, [pc, #112]	; 7b00 <acl_create_entry@plt+0x287c>
    7a8c:	mov	r2, #15
    7a90:	ldr	r3, [sl, ip]
    7a94:	add	r0, pc, r0
    7a98:	ldr	r3, [r3]
    7a9c:	bl	4ea0 <fwrite@plt>
    7aa0:	b	79d4 <acl_create_entry@plt+0x2750>
    7aa4:	bl	4f6c <__stack_chk_fail@plt>
    7aa8:	mov	r4, r0
    7aac:	mov	r0, r4
    7ab0:	bl	51d0 <_Unwind_Resume@plt>
    7ab4:	mov	r4, r0
    7ab8:	ldr	r0, [sp, #12]
    7abc:	bl	1581c <acl_create_entry@plt+0x10598>
    7ac0:	b	7aac <acl_create_entry@plt+0x2828>
    7ac4:	andeq	r3, r6, r0, lsr #10
    7ac8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7acc:	andeq	r0, r0, r0, ror #7
    7ad0:	andeq	r9, r3, ip, ror r4
    7ad4:	andeq	r9, r3, r8, lsl #14
    7ad8:	strdeq	sp, [r5], -r8
    7adc:	andeq	r9, r3, ip, lsl #9
    7ae0:	andeq	r9, r3, r0, ror r4
    7ae4:	andeq	r0, r0, r4, ror #7
    7ae8:	ldrdeq	r0, [r0], -r8
    7aec:	andeq	r0, r0, r4, asr #7
    7af0:	andeq	r9, r3, r0, lsl #9
    7af4:	andeq	r9, r3, r4, lsl #3
    7af8:	andeq	r9, r3, r0, lsl #3
    7afc:	andeq	r9, r3, ip, lsr r1
    7b00:	andeq	r9, r3, r8, lsl #8
    7b04:	cmp	r0, #2
    7b08:	cmpne	r0, #15
    7b0c:	ldreq	r3, [pc, #12]	; 7b20 <acl_create_entry@plt+0x289c>
    7b10:	moveq	r2, #1
    7b14:	addeq	r3, pc, r3
    7b18:	strbeq	r2, [r3]
    7b1c:	bx	lr
    7b20:	andeq	r3, r6, r5, ror #10
    7b24:	ldr	r3, [pc, #276]	; 7c40 <acl_create_entry@plt+0x29bc>
    7b28:	ldr	ip, [pc, #276]	; 7c44 <acl_create_entry@plt+0x29c0>
    7b2c:	add	r3, pc, r3
    7b30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7b34:	sub	sp, sp, #36	; 0x24
    7b38:	ldr	r7, [r3, ip]
    7b3c:	mov	r4, r0
    7b40:	mov	r6, r1
    7b44:	mov	r0, #1
    7b48:	add	r1, sp, #20
    7b4c:	mov	r5, r2
    7b50:	ldr	r3, [r7]
    7b54:	str	r3, [sp, #28]
    7b58:	bl	48e8 <clock_gettime@plt>
    7b5c:	ldr	ip, [sp, #24]
    7b60:	movw	lr, #19923	; 0x4dd3
    7b64:	movt	lr, #4194	; 0x1062
    7b68:	mov	r0, r4
    7b6c:	ldr	r8, [sp, #20]
    7b70:	smull	r3, lr, lr, ip
    7b74:	asr	ip, ip, #31
    7b78:	rsb	fp, ip, lr, asr #6
    7b7c:	bl	202f0 <acl_create_entry@plt+0x1b06c>
    7b80:	mov	sl, r0
    7b84:	mov	r0, r4
    7b88:	bl	20148 <acl_create_entry@plt+0x1aec4>
    7b8c:	mov	r9, r0
    7b90:	mov	r0, r4
    7b94:	bl	20db8 <acl_create_entry@plt+0x1bb34>
    7b98:	ldr	r1, [pc, #168]	; 7c48 <acl_create_entry@plt+0x29c4>
    7b9c:	str	fp, [sp]
    7ba0:	mov	r2, r6
    7ba4:	str	sl, [sp, #4]
    7ba8:	mov	r3, r8
    7bac:	str	r9, [sp, #8]
    7bb0:	add	r1, pc, r1
    7bb4:	str	r0, [sp, #12]
    7bb8:	mov	r0, #1
    7bbc:	bl	49cc <__printf_chk@plt>
    7bc0:	cmp	r5, #0
    7bc4:	bne	7be0 <acl_create_entry@plt+0x295c>
    7bc8:	ldr	r2, [sp, #28]
    7bcc:	ldr	r3, [r7]
    7bd0:	cmp	r2, r3
    7bd4:	bne	7c3c <acl_create_entry@plt+0x29b8>
    7bd8:	add	sp, sp, #36	; 0x24
    7bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7be0:	mov	r0, r4
    7be4:	ldr	r6, [pc, #96]	; 7c4c <acl_create_entry@plt+0x29c8>
    7be8:	bl	20b1c <acl_create_entry@plt+0x1b898>
    7bec:	add	r6, pc, r6
    7bf0:	subs	r4, r0, #0
    7bf4:	beq	7c30 <acl_create_entry@plt+0x29ac>
    7bf8:	mov	r0, r4
    7bfc:	bl	24994 <acl_create_entry@plt+0x1f710>
    7c00:	mov	r5, r0
    7c04:	mov	r0, r4
    7c08:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    7c0c:	mov	r2, r5
    7c10:	mov	r1, r6
    7c14:	mov	r3, r0
    7c18:	mov	r0, #1
    7c1c:	bl	49cc <__printf_chk@plt>
    7c20:	mov	r0, r4
    7c24:	bl	248d4 <acl_create_entry@plt+0x1f650>
    7c28:	subs	r4, r0, #0
    7c2c:	bne	7bf8 <acl_create_entry@plt+0x2974>
    7c30:	mov	r0, #10
    7c34:	bl	49fc <putchar@plt>
    7c38:	b	7bc8 <acl_create_entry@plt+0x2944>
    7c3c:	bl	4f6c <__stack_chk_fail@plt>
    7c40:	ldrdeq	r3, [r6], -r4
    7c44:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7c48:	muleq	r3, r8, r3
    7c4c:	muleq	r3, r8, ip
    7c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7c54:	sub	sp, sp, #996	; 0x3e4
    7c58:	ldr	r3, [pc, #2428]	; 85dc <acl_create_entry@plt+0x3358>
    7c5c:	mov	r7, r1
    7c60:	add	ip, sp, #336	; 0x150
    7c64:	str	ip, [sp, #12]
    7c68:	add	r3, pc, r3
    7c6c:	str	r3, [sp, #20]
    7c70:	ldr	r1, [sp, #20]
    7c74:	add	ip, sp, #88	; 0x58
    7c78:	ldr	r3, [pc, #2400]	; 85e0 <acl_create_entry@plt+0x335c>
    7c7c:	mov	r9, r0
    7c80:	str	ip, [sp, #28]
    7c84:	mov	r8, r2
    7c88:	add	r0, sp, #336	; 0x150
    7c8c:	mov	r2, #140	; 0x8c
    7c90:	ldr	r3, [r1, r3]
    7c94:	mov	r1, #0
    7c98:	str	r3, [sp, #36]	; 0x24
    7c9c:	ldr	r3, [r3]
    7ca0:	str	r3, [sp, #988]	; 0x3dc
    7ca4:	bl	4a74 <memset@plt>
    7ca8:	mov	r0, r9
    7cac:	add	r1, sp, #88	; 0x58
    7cb0:	mov	r2, #1
    7cb4:	bl	245f8 <acl_create_entry@plt+0x1f374>
    7cb8:	add	r2, sp, #116	; 0x74
    7cbc:	str	r2, [sp, #24]
    7cc0:	mov	r0, r9
    7cc4:	mov	r2, #1
    7cc8:	ldr	r1, [sp, #24]
    7ccc:	bl	245f8 <acl_create_entry@plt+0x1f374>
    7cd0:	ldr	r6, [pc, #2316]	; 85e4 <acl_create_entry@plt+0x3360>
    7cd4:	mov	sl, #0
    7cd8:	ldr	r5, [pc, #2312]	; 85e8 <acl_create_entry@plt+0x3364>
    7cdc:	add	fp, sp, #476	; 0x1dc
    7ce0:	add	r6, pc, r6
    7ce4:	mov	r4, sl
    7ce8:	add	r5, pc, r5
    7cec:	str	sl, [sp, #32]
    7cf0:	str	sl, [sp, #16]
    7cf4:	str	r4, [sp]
    7cf8:	mov	r0, r7
    7cfc:	mov	r1, r8
    7d00:	mov	r2, r6
    7d04:	mov	r3, r5
    7d08:	bl	4bac <getopt_long@plt>
    7d0c:	cmp	r0, #0
    7d10:	blt	7e8c <acl_create_entry@plt+0x2c08>
    7d14:	sub	r3, r0, #101	; 0x65
    7d18:	cmp	r3, #16
    7d1c:	addls	pc, pc, r3, lsl #2
    7d20:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d24:	b	7e68 <acl_create_entry@plt+0x2be4>
    7d28:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d2c:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d30:	b	7ddc <acl_create_entry@plt+0x2b58>
    7d34:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d38:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d3c:	b	7d68 <acl_create_entry@plt+0x2ae4>
    7d40:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d44:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d48:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d4c:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d50:	b	7e68 <acl_create_entry@plt+0x2be4>
    7d54:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d58:	b	7e74 <acl_create_entry@plt+0x2bf0>
    7d5c:	b	7d9c <acl_create_entry@plt+0x2b18>
    7d60:	b	7d7c <acl_create_entry@plt+0x2af8>
    7d64:	b	7d74 <acl_create_entry@plt+0x2af0>
    7d68:	mov	r0, #1
    7d6c:	str	r0, [sp, #32]
    7d70:	b	7cf4 <acl_create_entry@plt+0x2a70>
    7d74:	mov	sl, #1
    7d78:	b	7cf4 <acl_create_entry@plt+0x2a70>
    7d7c:	ldr	r3, [pc, #2152]	; 85ec <acl_create_entry@plt+0x3368>
    7d80:	mov	r2, #0
    7d84:	ldr	ip, [sp, #20]
    7d88:	ldr	r0, [sp, #24]
    7d8c:	ldr	r3, [ip, r3]
    7d90:	ldr	r1, [r3]
    7d94:	bl	2462c <acl_create_entry@plt+0x1f3a8>
    7d98:	b	7cf4 <acl_create_entry@plt+0x2a70>
    7d9c:	ldr	r3, [pc, #2120]	; 85ec <acl_create_entry@plt+0x3368>
    7da0:	mov	r0, fp
    7da4:	ldr	ip, [sp, #20]
    7da8:	mov	r1, #512	; 0x200
    7dac:	ldr	r3, [ip, r3]
    7db0:	ldr	r2, [r3]
    7db4:	bl	3752c <acl_create_entry@plt+0x322a8>
    7db8:	mov	r1, #47	; 0x2f
    7dbc:	mov	r0, fp
    7dc0:	bl	49e4 <strchr@plt>
    7dc4:	mov	r1, fp
    7dc8:	subs	r2, r0, #0
    7dcc:	add	r0, sp, #88	; 0x58
    7dd0:	strbne	r4, [r2], #1
    7dd4:	bl	2462c <acl_create_entry@plt+0x1f3a8>
    7dd8:	b	7cf4 <acl_create_entry@plt+0x2a70>
    7ddc:	ldr	r2, [sp, #20]
    7de0:	mov	r0, #1
    7de4:	ldr	r3, [pc, #2052]	; 85f0 <acl_create_entry@plt+0x336c>
    7de8:	ldr	r1, [pc, #2052]	; 85f4 <acl_create_entry@plt+0x3370>
    7dec:	ldr	r3, [r2, r3]
    7df0:	add	r1, pc, r1
    7df4:	ldr	r2, [r3]
    7df8:	bl	49cc <__printf_chk@plt>
    7dfc:	mov	r9, #0
    7e00:	mvn	r3, #0
    7e04:	mov	sl, r9
    7e08:	mov	r4, r9
    7e0c:	str	r3, [sp, #12]
    7e10:	ldr	r0, [sp, #12]
    7e14:	bl	38998 <acl_create_entry@plt+0x33714>
    7e18:	cmp	r9, #0
    7e1c:	beq	7e28 <acl_create_entry@plt+0x2ba4>
    7e20:	mov	r0, r9
    7e24:	bl	25340 <acl_create_entry@plt+0x200bc>
    7e28:	cmp	sl, #0
    7e2c:	beq	7e38 <acl_create_entry@plt+0x2bb4>
    7e30:	mov	r0, sl
    7e34:	bl	25340 <acl_create_entry@plt+0x200bc>
    7e38:	ldr	r0, [sp, #24]
    7e3c:	bl	248f4 <acl_create_entry@plt+0x1f670>
    7e40:	add	r0, sp, #88	; 0x58
    7e44:	bl	248f4 <acl_create_entry@plt+0x1f670>
    7e48:	ldr	ip, [sp, #36]	; 0x24
    7e4c:	ldr	r2, [sp, #988]	; 0x3dc
    7e50:	mov	r0, r4
    7e54:	ldr	r3, [ip]
    7e58:	cmp	r2, r3
    7e5c:	bne	8550 <acl_create_entry@plt+0x32cc>
    7e60:	add	sp, sp, #996	; 0x3e4
    7e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e68:	mov	ip, #1
    7e6c:	str	ip, [sp, #16]
    7e70:	b	7cf4 <acl_create_entry@plt+0x2a70>
    7e74:	mov	r9, #0
    7e78:	mvn	r2, #0
    7e7c:	mov	sl, r9
    7e80:	str	r2, [sp, #12]
    7e84:	mov	r4, #1
    7e88:	b	7e10 <acl_create_entry@plt+0x2b8c>
    7e8c:	ldr	r1, [sp, #32]
    7e90:	eor	r2, sl, #1
    7e94:	add	r4, sp, #208	; 0xd0
    7e98:	mov	r0, #2
    7e9c:	eor	r3, r1, #1
    7ea0:	add	r1, sp, #336	; 0x150
    7ea4:	tst	r2, r3
    7ea8:	ldr	r3, [pc, #1864]	; 85f8 <acl_create_entry@plt+0x3374>
    7eac:	mov	r2, #0
    7eb0:	movne	sl, #1
    7eb4:	add	r3, pc, r3
    7eb8:	strne	sl, [sp, #32]
    7ebc:	str	r3, [sp, #336]	; 0x150
    7ec0:	mov	r3, #268435456	; 0x10000000
    7ec4:	str	r3, [sp, #468]	; 0x1d4
    7ec8:	bl	4f78 <sigaction@plt>
    7ecc:	mov	r2, #0
    7ed0:	add	r1, sp, #336	; 0x150
    7ed4:	mov	r0, #15
    7ed8:	bl	4f78 <sigaction@plt>
    7edc:	mov	r0, r4
    7ee0:	bl	47f8 <sigemptyset@plt>
    7ee4:	mov	r1, #2
    7ee8:	mov	r0, r4
    7eec:	bl	4db0 <sigaddset@plt>
    7ef0:	mov	r1, #15
    7ef4:	mov	r0, r4
    7ef8:	bl	4db0 <sigaddset@plt>
    7efc:	mov	r1, r4
    7f00:	mov	r2, #0
    7f04:	mov	r0, #1
    7f08:	bl	4f54 <sigprocmask@plt>
    7f0c:	mov	r0, #524288	; 0x80000
    7f10:	bl	4d2c <epoll_create1@plt>
    7f14:	cmp	r0, #0
    7f18:	str	r0, [sp, #12]
    7f1c:	blt	7fe4 <acl_create_entry@plt+0x2d60>
    7f20:	ldr	r0, [pc, #1748]	; 85fc <acl_create_entry@plt+0x3378>
    7f24:	add	r0, pc, r0
    7f28:	bl	5044 <puts@plt>
    7f2c:	cmp	sl, #0
    7f30:	mvneq	r8, #0
    7f34:	bne	819c <acl_create_entry@plt+0x2f18>
    7f38:	ldr	r0, [sp, #32]
    7f3c:	cmp	r0, #0
    7f40:	beq	8190 <acl_create_entry@plt+0x2f0c>
    7f44:	ldr	r1, [pc, #1716]	; 8600 <acl_create_entry@plt+0x337c>
    7f48:	mov	r0, r9
    7f4c:	add	r1, pc, r1
    7f50:	bl	24d80 <acl_create_entry@plt+0x1fafc>
    7f54:	subs	r9, r0, #0
    7f58:	beq	833c <acl_create_entry@plt+0x30b8>
    7f5c:	mov	r1, #134217728	; 0x8000000
    7f60:	bl	25300 <acl_create_entry@plt+0x2007c>
    7f64:	mov	r0, r9
    7f68:	bl	25398 <acl_create_entry@plt+0x20114>
    7f6c:	mov	r7, r0
    7f70:	add	r0, sp, #88	; 0x58
    7f74:	bl	248b4 <acl_create_entry@plt+0x1f630>
    7f78:	ldr	r6, [pc, #1668]	; 8604 <acl_create_entry@plt+0x3380>
    7f7c:	subs	r4, r0, #0
    7f80:	add	r6, pc, r6
    7f84:	bne	7f9c <acl_create_entry@plt+0x2d18>
    7f88:	b	8008 <acl_create_entry@plt+0x2d84>
    7f8c:	mov	r0, r4
    7f90:	bl	248d4 <acl_create_entry@plt+0x1f650>
    7f94:	subs	r4, r0, #0
    7f98:	beq	8008 <acl_create_entry@plt+0x2d84>
    7f9c:	mov	r0, r4
    7fa0:	bl	24994 <acl_create_entry@plt+0x1f710>
    7fa4:	mov	r5, r0
    7fa8:	mov	r2, #0
    7fac:	mov	r0, r9
    7fb0:	mov	r1, r5
    7fb4:	bl	25a88 <acl_create_entry@plt+0x20804>
    7fb8:	cmp	r0, #0
    7fbc:	bge	7f8c <acl_create_entry@plt+0x2d08>
    7fc0:	ldr	r0, [pc, #1600]	; 8608 <acl_create_entry@plt+0x3384>
    7fc4:	mov	r3, r5
    7fc8:	ldr	ip, [sp, #20]
    7fcc:	mov	r1, #1
    7fd0:	mov	r2, r6
    7fd4:	ldr	r0, [ip, r0]
    7fd8:	ldr	r0, [r0]
    7fdc:	bl	4f90 <__fprintf_chk@plt>
    7fe0:	b	7f8c <acl_create_entry@plt+0x2d08>
    7fe4:	bl	5248 <__errno_location@plt>
    7fe8:	ldr	r4, [r0]
    7fec:	bl	342fc <acl_create_entry@plt+0x2f078>
    7ff0:	cmp	r0, #2
    7ff4:	bgt	8308 <acl_create_entry@plt+0x3084>
    7ff8:	mov	r9, #0
    7ffc:	mov	r4, #1
    8000:	mov	sl, r9
    8004:	b	7e10 <acl_create_entry@plt+0x2b8c>
    8008:	mov	r0, r9
    800c:	bl	25180 <acl_create_entry@plt+0x1fefc>
    8010:	cmp	r0, #0
    8014:	blt	83cc <acl_create_entry@plt+0x3148>
    8018:	mov	ip, #1
    801c:	ldr	r0, [sp, #12]
    8020:	mov	r1, ip
    8024:	mov	r2, r7
    8028:	add	r3, sp, #56	; 0x38
    802c:	str	ip, [sp, #56]	; 0x38
    8030:	str	r7, [sp, #64]	; 0x40
    8034:	mov	ip, #0
    8038:	str	ip, [sp, #60]	; 0x3c
    803c:	str	ip, [sp, #68]	; 0x44
    8040:	bl	51ac <epoll_ctl@plt>
    8044:	cmp	r0, #0
    8048:	blt	83b0 <acl_create_entry@plt+0x312c>
    804c:	ldr	r0, [pc, #1464]	; 860c <acl_create_entry@plt+0x3388>
    8050:	add	r0, pc, r0
    8054:	bl	5044 <puts@plt>
    8058:	mov	r0, #10
    805c:	bl	49fc <putchar@plt>
    8060:	ldr	r0, [pc, #1448]	; 8610 <acl_create_entry@plt+0x338c>
    8064:	add	r1, sp, #144	; 0x90
    8068:	ldr	r2, [pc, #1444]	; 8614 <acl_create_entry@plt+0x3390>
    806c:	ldr	r3, [pc, #1444]	; 8618 <acl_create_entry@plt+0x3394>
    8070:	add	r0, pc, r0
    8074:	ldr	ip, [pc, #1440]	; 861c <acl_create_entry@plt+0x3398>
    8078:	add	r2, pc, r2
    807c:	add	r3, pc, r3
    8080:	str	r0, [sp, #44]	; 0x2c
    8084:	add	ip, pc, ip
    8088:	str	r1, [sp, #48]	; 0x30
    808c:	str	r2, [sp, #52]	; 0x34
    8090:	str	r3, [sp, #40]	; 0x28
    8094:	str	ip, [sp, #32]
    8098:	ldr	r1, [sp, #44]	; 0x2c
    809c:	ldrb	r3, [r1]
    80a0:	cmp	r3, #0
    80a4:	bne	8188 <acl_create_entry@plt+0x2f04>
    80a8:	ldr	r0, [sp, #12]
    80ac:	add	r1, sp, #144	; 0x90
    80b0:	mov	r2, #4
    80b4:	mvn	r3, #0
    80b8:	bl	4c90 <epoll_wait@plt>
    80bc:	subs	r6, r0, #0
    80c0:	blt	8158 <acl_create_entry@plt+0x2ed4>
    80c4:	addne	r4, sp, #152	; 0x98
    80c8:	movne	r5, #0
    80cc:	bne	80ec <acl_create_entry@plt+0x2e68>
    80d0:	b	8098 <acl_create_entry@plt+0x2e14>
    80d4:	cmp	r8, r3
    80d8:	beq	812c <acl_create_entry@plt+0x2ea8>
    80dc:	add	r5, r5, #1
    80e0:	add	r4, r4, #16
    80e4:	cmp	r5, r6
    80e8:	beq	8098 <acl_create_entry@plt+0x2e14>
    80ec:	ldr	r3, [r4]
    80f0:	cmp	r3, r7
    80f4:	bne	80d4 <acl_create_entry@plt+0x2e50>
    80f8:	ldr	r2, [r4, #-8]
    80fc:	tst	r2, #1
    8100:	beq	80d4 <acl_create_entry@plt+0x2e50>
    8104:	mov	r0, r9
    8108:	bl	253a8 <acl_create_entry@plt+0x20124>
    810c:	subs	fp, r0, #0
    8110:	beq	80dc <acl_create_entry@plt+0x2e58>
    8114:	ldr	r1, [sp, #32]
    8118:	ldr	r2, [sp, #16]
    811c:	bl	7b24 <acl_create_entry@plt+0x28a0>
    8120:	mov	r0, fp
    8124:	bl	20080 <acl_create_entry@plt+0x1adfc>
    8128:	b	80dc <acl_create_entry@plt+0x2e58>
    812c:	ldr	r3, [r4, #-8]
    8130:	tst	r3, #1
    8134:	beq	80dc <acl_create_entry@plt+0x2e58>
    8138:	mov	r0, sl
    813c:	bl	253a8 <acl_create_entry@plt+0x20124>
    8140:	subs	fp, r0, #0
    8144:	beq	80dc <acl_create_entry@plt+0x2e58>
    8148:	ldr	r1, [sp, #40]	; 0x28
    814c:	ldr	r2, [sp, #16]
    8150:	bl	7b24 <acl_create_entry@plt+0x28a0>
    8154:	b	8120 <acl_create_entry@plt+0x2e9c>
    8158:	bl	5248 <__errno_location@plt>
    815c:	ldr	r3, [r0]
    8160:	cmp	r3, #4
    8164:	beq	8098 <acl_create_entry@plt+0x2e14>
    8168:	ldr	r0, [sp, #20]
    816c:	mov	r1, #1
    8170:	ldr	r3, [pc, #1168]	; 8608 <acl_create_entry@plt+0x3384>
    8174:	ldr	r2, [sp, #52]	; 0x34
    8178:	ldr	r3, [r0, r3]
    817c:	ldr	r0, [r3]
    8180:	bl	4f90 <__fprintf_chk@plt>
    8184:	b	8098 <acl_create_entry@plt+0x2e14>
    8188:	mov	r4, #0
    818c:	b	7e10 <acl_create_entry@plt+0x2b8c>
    8190:	ldr	r9, [sp, #32]
    8194:	mvn	r7, #0
    8198:	b	8058 <acl_create_entry@plt+0x2dd4>
    819c:	ldr	r1, [pc, #1148]	; 8620 <acl_create_entry@plt+0x339c>
    81a0:	mov	r0, r9
    81a4:	add	r1, pc, r1
    81a8:	bl	24d80 <acl_create_entry@plt+0x1fafc>
    81ac:	subs	sl, r0, #0
    81b0:	beq	8488 <acl_create_entry@plt+0x3204>
    81b4:	mov	r1, #134217728	; 0x8000000
    81b8:	bl	25300 <acl_create_entry@plt+0x2007c>
    81bc:	mov	r0, sl
    81c0:	bl	25398 <acl_create_entry@plt+0x20114>
    81c4:	mov	r8, r0
    81c8:	add	r0, sp, #88	; 0x58
    81cc:	bl	248b4 <acl_create_entry@plt+0x1f630>
    81d0:	subs	r4, r0, #0
    81d4:	beq	8244 <acl_create_entry@plt+0x2fc0>
    81d8:	ldr	r6, [pc, #1092]	; 8624 <acl_create_entry@plt+0x33a0>
    81dc:	ldr	r7, [sp, #20]
    81e0:	add	r6, pc, r6
    81e4:	b	81f8 <acl_create_entry@plt+0x2f74>
    81e8:	mov	r0, r4
    81ec:	bl	248d4 <acl_create_entry@plt+0x1f650>
    81f0:	subs	r4, r0, #0
    81f4:	beq	8244 <acl_create_entry@plt+0x2fc0>
    81f8:	mov	r0, r4
    81fc:	bl	24994 <acl_create_entry@plt+0x1f710>
    8200:	mov	r5, r0
    8204:	mov	r0, r4
    8208:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    820c:	mov	r2, r0
    8210:	mov	r1, r5
    8214:	mov	r0, sl
    8218:	bl	25a88 <acl_create_entry@plt+0x20804>
    821c:	cmp	r0, #0
    8220:	bge	81e8 <acl_create_entry@plt+0x2f64>
    8224:	ldr	r0, [pc, #988]	; 8608 <acl_create_entry@plt+0x3384>
    8228:	mov	r3, r5
    822c:	mov	r1, #1
    8230:	mov	r2, r6
    8234:	ldr	r0, [r7, r0]
    8238:	ldr	r0, [r0]
    823c:	bl	4f90 <__fprintf_chk@plt>
    8240:	b	81e8 <acl_create_entry@plt+0x2f64>
    8244:	ldr	r0, [sp, #24]
    8248:	bl	248b4 <acl_create_entry@plt+0x1f630>
    824c:	subs	r4, r0, #0
    8250:	beq	82b4 <acl_create_entry@plt+0x3030>
    8254:	ldr	r6, [pc, #972]	; 8628 <acl_create_entry@plt+0x33a4>
    8258:	ldr	r7, [sp, #20]
    825c:	add	r6, pc, r6
    8260:	b	8274 <acl_create_entry@plt+0x2ff0>
    8264:	mov	r0, r4
    8268:	bl	248d4 <acl_create_entry@plt+0x1f650>
    826c:	subs	r4, r0, #0
    8270:	beq	82b4 <acl_create_entry@plt+0x3030>
    8274:	mov	r0, r4
    8278:	bl	24994 <acl_create_entry@plt+0x1f710>
    827c:	mov	r5, r0
    8280:	mov	r0, sl
    8284:	mov	r1, r5
    8288:	bl	25abc <acl_create_entry@plt+0x20838>
    828c:	cmp	r0, #0
    8290:	bge	8264 <acl_create_entry@plt+0x2fe0>
    8294:	ldr	r0, [pc, #876]	; 8608 <acl_create_entry@plt+0x3384>
    8298:	mov	r3, r5
    829c:	mov	r1, #1
    82a0:	mov	r2, r6
    82a4:	ldr	r0, [r7, r0]
    82a8:	ldr	r0, [r0]
    82ac:	bl	4f90 <__fprintf_chk@plt>
    82b0:	b	8264 <acl_create_entry@plt+0x2fe0>
    82b4:	mov	r0, sl
    82b8:	bl	25180 <acl_create_entry@plt+0x1fefc>
    82bc:	cmp	r0, #0
    82c0:	blt	8388 <acl_create_entry@plt+0x3104>
    82c4:	mov	ip, #1
    82c8:	ldr	r0, [sp, #12]
    82cc:	mov	r1, ip
    82d0:	mov	r2, r8
    82d4:	add	r3, sp, #72	; 0x48
    82d8:	str	ip, [sp, #72]	; 0x48
    82dc:	str	r8, [sp, #80]	; 0x50
    82e0:	mov	ip, #0
    82e4:	str	ip, [sp, #76]	; 0x4c
    82e8:	str	ip, [sp, #84]	; 0x54
    82ec:	bl	51ac <epoll_ctl@plt>
    82f0:	cmp	r0, #0
    82f4:	blt	8368 <acl_create_entry@plt+0x30e4>
    82f8:	ldr	r0, [pc, #812]	; 862c <acl_create_entry@plt+0x33a8>
    82fc:	add	r0, pc, r0
    8300:	bl	5044 <puts@plt>
    8304:	b	7f38 <acl_create_entry@plt+0x2cb4>
    8308:	ldr	lr, [pc, #800]	; 8630 <acl_create_entry@plt+0x33ac>
    830c:	mov	r1, r4
    8310:	ldr	ip, [pc, #796]	; 8634 <acl_create_entry@plt+0x33b0>
    8314:	mov	r0, #3
    8318:	ldr	r2, [pc, #792]	; 8638 <acl_create_entry@plt+0x33b4>
    831c:	add	lr, pc, lr
    8320:	add	ip, pc, ip
    8324:	mov	r3, #161	; 0xa1
    8328:	add	r2, pc, r2
    832c:	str	lr, [sp]
    8330:	str	ip, [sp, #4]
    8334:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    8338:	b	7ff8 <acl_create_entry@plt+0x2d74>
    833c:	ldr	r3, [pc, #708]	; 8608 <acl_create_entry@plt+0x3384>
    8340:	mov	r1, #1
    8344:	ldr	ip, [sp, #20]
    8348:	mov	r2, #39	; 0x27
    834c:	ldr	r0, [pc, #744]	; 863c <acl_create_entry@plt+0x33b8>
    8350:	ldr	r3, [ip, r3]
    8354:	add	r0, pc, r0
    8358:	ldr	r3, [r3]
    835c:	bl	4ea0 <fwrite@plt>
    8360:	mov	r4, #3
    8364:	b	7e10 <acl_create_entry@plt+0x2b8c>
    8368:	bl	5248 <__errno_location@plt>
    836c:	ldr	r4, [r0]
    8370:	bl	342fc <acl_create_entry@plt+0x2f078>
    8374:	cmp	r0, #2
    8378:	bgt	855c <acl_create_entry@plt+0x32d8>
    837c:	mov	r9, #0
    8380:	mov	r4, #2
    8384:	b	7e10 <acl_create_entry@plt+0x2b8c>
    8388:	ldr	r3, [pc, #632]	; 8608 <acl_create_entry@plt+0x3384>
    838c:	mov	r1, #1
    8390:	ldr	ip, [sp, #20]
    8394:	mov	r2, #42	; 0x2a
    8398:	ldr	r0, [pc, #672]	; 8640 <acl_create_entry@plt+0x33bc>
    839c:	ldr	r3, [ip, r3]
    83a0:	add	r0, pc, r0
    83a4:	ldr	r3, [r3]
    83a8:	bl	4ea0 <fwrite@plt>
    83ac:	b	837c <acl_create_entry@plt+0x30f8>
    83b0:	bl	5248 <__errno_location@plt>
    83b4:	ldr	r4, [r0]
    83b8:	bl	342fc <acl_create_entry@plt+0x2f078>
    83bc:	cmp	r0, #2
    83c0:	bgt	85a8 <acl_create_entry@plt+0x3324>
    83c4:	mov	r4, #5
    83c8:	b	7e10 <acl_create_entry@plt+0x2b8c>
    83cc:	ldr	r3, [pc, #564]	; 8608 <acl_create_entry@plt+0x3384>
    83d0:	mov	r1, #1
    83d4:	ldr	ip, [sp, #20]
    83d8:	mov	r2, #44	; 0x2c
    83dc:	ldr	r0, [pc, #608]	; 8644 <acl_create_entry@plt+0x33c0>
    83e0:	ldr	r3, [ip, r3]
    83e4:	add	r0, pc, r0
    83e8:	ldr	r3, [r3]
    83ec:	bl	4ea0 <fwrite@plt>
    83f0:	mov	r4, #4
    83f4:	b	7e10 <acl_create_entry@plt+0x2b8c>
    83f8:	mov	r4, r0
    83fc:	mov	r9, #0
    8400:	ldr	r0, [sp, #12]
    8404:	bl	38998 <acl_create_entry@plt+0x33714>
    8408:	cmp	r9, #0
    840c:	beq	8418 <acl_create_entry@plt+0x3194>
    8410:	mov	r0, r9
    8414:	bl	25340 <acl_create_entry@plt+0x200bc>
    8418:	cmp	sl, #0
    841c:	beq	8428 <acl_create_entry@plt+0x31a4>
    8420:	mov	r0, sl
    8424:	bl	25340 <acl_create_entry@plt+0x200bc>
    8428:	ldr	r0, [sp, #24]
    842c:	bl	248f4 <acl_create_entry@plt+0x1f670>
    8430:	add	r0, sp, #88	; 0x58
    8434:	bl	248f4 <acl_create_entry@plt+0x1f670>
    8438:	mov	r0, r4
    843c:	bl	51d0 <_Unwind_Resume@plt>
    8440:	b	83f8 <acl_create_entry@plt+0x3174>
    8444:	b	83f8 <acl_create_entry@plt+0x3174>
    8448:	mov	r9, #0
    844c:	mov	r4, r0
    8450:	add	r1, sp, #116	; 0x74
    8454:	mvn	r0, #0
    8458:	mov	sl, r9
    845c:	str	r0, [sp, #12]
    8460:	str	r1, [sp, #24]
    8464:	b	8400 <acl_create_entry@plt+0x317c>
    8468:	mov	r9, #0
    846c:	mov	r4, r0
    8470:	mov	sl, r9
    8474:	mvn	r0, #0
    8478:	str	r0, [sp, #12]
    847c:	b	8400 <acl_create_entry@plt+0x317c>
    8480:	b	83f8 <acl_create_entry@plt+0x3174>
    8484:	b	83f8 <acl_create_entry@plt+0x3174>
    8488:	ldr	r3, [pc, #376]	; 8608 <acl_create_entry@plt+0x3384>
    848c:	mov	r1, #1
    8490:	ldr	ip, [sp, #20]
    8494:	mov	r2, #39	; 0x27
    8498:	ldr	r0, [pc, #424]	; 8648 <acl_create_entry@plt+0x33c4>
    849c:	ldr	r3, [ip, r3]
    84a0:	add	r0, pc, r0
    84a4:	ldr	r3, [r3]
    84a8:	bl	4ea0 <fwrite@plt>
    84ac:	mov	r9, #0
    84b0:	mov	r4, #1
    84b4:	b	7e10 <acl_create_entry@plt+0x2b8c>
    84b8:	mov	r9, #0
    84bc:	mov	r4, r0
    84c0:	mov	sl, r9
    84c4:	b	8400 <acl_create_entry@plt+0x317c>
    84c8:	b	83f8 <acl_create_entry@plt+0x3174>
    84cc:	mov	r9, #0
    84d0:	mvn	r3, #0
    84d4:	mov	r4, r0
    84d8:	mov	sl, r9
    84dc:	str	r3, [sp, #12]
    84e0:	b	8400 <acl_create_entry@plt+0x317c>
    84e4:	b	83f8 <acl_create_entry@plt+0x3174>
    84e8:	b	84b8 <acl_create_entry@plt+0x3234>
    84ec:	b	83f8 <acl_create_entry@plt+0x3174>
    84f0:	b	83f8 <acl_create_entry@plt+0x3174>
    84f4:	b	83f8 <acl_create_entry@plt+0x3174>
    84f8:	b	83f8 <acl_create_entry@plt+0x3174>
    84fc:	b	83f8 <acl_create_entry@plt+0x3174>
    8500:	b	83f8 <acl_create_entry@plt+0x3174>
    8504:	b	83f8 <acl_create_entry@plt+0x3174>
    8508:	b	83f8 <acl_create_entry@plt+0x3174>
    850c:	b	83f8 <acl_create_entry@plt+0x3174>
    8510:	b	8468 <acl_create_entry@plt+0x31e4>
    8514:	mov	r9, #0
    8518:	mvn	r1, #0
    851c:	mov	r4, r0
    8520:	mov	sl, r9
    8524:	str	r1, [sp, #12]
    8528:	b	8400 <acl_create_entry@plt+0x317c>
    852c:	b	84cc <acl_create_entry@plt+0x3248>
    8530:	mov	r4, r0
    8534:	b	8408 <acl_create_entry@plt+0x3184>
    8538:	mov	r4, r0
    853c:	b	8418 <acl_create_entry@plt+0x3194>
    8540:	mov	r4, r0
    8544:	b	8428 <acl_create_entry@plt+0x31a4>
    8548:	mov	r4, r0
    854c:	b	8430 <acl_create_entry@plt+0x31ac>
    8550:	bl	4f6c <__stack_chk_fail@plt>
    8554:	b	84b8 <acl_create_entry@plt+0x3234>
    8558:	b	83f8 <acl_create_entry@plt+0x3174>
    855c:	ldr	lr, [pc, #232]	; 864c <acl_create_entry@plt+0x33c8>
    8560:	mov	r1, r4
    8564:	ldr	ip, [pc, #228]	; 8650 <acl_create_entry@plt+0x33cc>
    8568:	mov	r0, #3
    856c:	ldr	r2, [pc, #224]	; 8654 <acl_create_entry@plt+0x33d0>
    8570:	add	lr, pc, lr
    8574:	add	ip, pc, ip
    8578:	mov	r3, #201	; 0xc9
    857c:	add	r2, pc, r2
    8580:	str	lr, [sp]
    8584:	str	ip, [sp, #4]
    8588:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    858c:	b	837c <acl_create_entry@plt+0x30f8>
    8590:	b	83f8 <acl_create_entry@plt+0x3174>
    8594:	b	83f8 <acl_create_entry@plt+0x3174>
    8598:	mov	r4, r0
    859c:	b	8400 <acl_create_entry@plt+0x317c>
    85a0:	b	84b8 <acl_create_entry@plt+0x3234>
    85a4:	b	83f8 <acl_create_entry@plt+0x3174>
    85a8:	ldr	lr, [pc, #168]	; 8658 <acl_create_entry@plt+0x33d4>
    85ac:	mov	r1, r4
    85b0:	ldr	ip, [pc, #164]	; 865c <acl_create_entry@plt+0x33d8>
    85b4:	mov	r0, #3
    85b8:	ldr	r2, [pc, #160]	; 8660 <acl_create_entry@plt+0x33dc>
    85bc:	add	lr, pc, lr
    85c0:	add	ip, pc, ip
    85c4:	mov	r3, #235	; 0xeb
    85c8:	add	r2, pc, r2
    85cc:	str	lr, [sp]
    85d0:	str	ip, [sp, #4]
    85d4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    85d8:	b	83c4 <acl_create_entry@plt+0x3140>
    85dc:	muleq	r6, r8, pc	; <UNPREDICTABLE>
    85e0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    85e4:	andeq	r9, r3, r8, lsr #9
    85e8:	andeq	sp, r5, r4, asr r0
    85ec:	andeq	r0, r0, r4, ror #7
    85f0:	ldrdeq	r0, [r0], -r8
    85f4:	andeq	r9, r3, r8, ror r1
    85f8:			; <UNDEFINED> instruction: 0xfffffc48
    85fc:	andeq	r9, r3, r8, lsr #5
    8600:	andeq	sl, r3, r8, asr #5
    8604:	andeq	r9, r3, r8, lsr #5
    8608:	andeq	r0, r0, r0, ror #7
    860c:	andeq	r9, r3, r4, ror #5
    8610:	andeq	r3, r6, r9
    8614:	ldrdeq	r9, [r3], -r8
    8618:	andeq	r9, r3, r0, lsl #6
    861c:	strdeq	r9, [r3], -r0
    8620:	andeq	r9, r3, r4, asr r0
    8624:	andeq	r9, r3, r8, asr #32
    8628:	strdeq	r8, [r3], -ip
    862c:	andeq	r8, r3, ip, asr #31
    8630:	andeq	r8, r3, r0, lsr #24
    8634:	muleq	r3, r0, lr
    8638:	andeq	r8, r3, ip, ror #28
    863c:	andeq	r8, r3, ip, lsr #29
    8640:	andeq	r8, r3, r0, ror #29
    8644:	andeq	r8, r3, r0, lsr #30
    8648:	andeq	r8, r3, r0, ror #26
    864c:	andeq	r8, r3, ip, asr #19
    8650:	andeq	r8, r3, r8, lsr sp
    8654:	andeq	r8, r3, r8, lsl ip
    8658:	andeq	r8, r3, r0, lsl #19
    865c:	andeq	r8, r3, ip, ror #25
    8660:	andeq	r8, r3, ip, asr #23
    8664:	ldrb	r3, [r0]
    8668:	ldrb	r0, [r1]
    866c:	rsb	r0, r0, r3
    8670:	bx	lr
    8674:	push	{r3, r4, r5, r6, r7, lr}
    8678:	mov	r6, r1
    867c:	ldrb	r3, [r1, #8]
    8680:	mov	r7, r0
    8684:	cmp	r3, #0
    8688:	movne	r4, #0
    868c:	movne	r5, #0
    8690:	beq	86c4 <acl_create_entry@plt+0x3440>
    8694:	ldr	r3, [r6, #4]
    8698:	mov	r0, r7
    869c:	add	r3, r3, r4, lsl #3
    86a0:	adds	r4, r4, #1
    86a4:	adc	r5, r5, #0
    86a8:	ldr	r1, [r3, #4]
    86ac:	bl	8674 <acl_create_entry@plt+0x33f0>
    86b0:	ldrb	r2, [r6, #8]
    86b4:	mov	r3, #0
    86b8:	cmp	r3, r5
    86bc:	cmpeq	r2, r4
    86c0:	bhi	8694 <acl_create_entry@plt+0x3410>
    86c4:	ldrd	r0, [r7, #8]
    86c8:	adds	r0, r0, #24
    86cc:	adc	r1, r1, #0
    86d0:	strd	r0, [r7, #8]
    86d4:	ldrb	r3, [r6, #8]
    86d8:	cmp	r3, #0
    86dc:	movne	r2, #0
    86e0:	movne	r3, #0
    86e4:	beq	8710 <acl_create_entry@plt+0x348c>
    86e8:	adds	r0, r0, #16
    86ec:	mov	r5, #0
    86f0:	adc	r1, r1, #0
    86f4:	adds	r2, r2, #1
    86f8:	strd	r0, [r7, #8]
    86fc:	adc	r3, r3, #0
    8700:	ldrb	r4, [r6, #8]
    8704:	cmp	r5, r3
    8708:	cmpeq	r4, r2
    870c:	bhi	86e8 <acl_create_entry@plt+0x3464>
    8710:	ldr	r3, [r6, #16]
    8714:	cmp	r3, #0
    8718:	popeq	{r3, r4, r5, r6, r7, pc}
    871c:	ldrd	r4, [r7, #8]
    8720:	mov	r2, #0
    8724:	mov	r3, #0
    8728:	adds	r4, r4, #16
    872c:	mov	r1, #0
    8730:	adc	r5, r5, #0
    8734:	adds	r2, r2, #1
    8738:	strd	r4, [r7, #8]
    873c:	adc	r3, r3, #0
    8740:	ldr	r0, [r6, #16]
    8744:	cmp	r1, r3
    8748:	cmpeq	r0, r2
    874c:	bhi	8728 <acl_create_entry@plt+0x34a4>
    8750:	pop	{r3, r4, r5, r6, r7, pc}
    8754:	push	{r3, r4, r5, lr}
    8758:	mov	r5, r0
    875c:	ldrb	r3, [r0, #8]
    8760:	cmp	r3, #0
    8764:	movne	r4, #0
    8768:	beq	878c <acl_create_entry@plt+0x3508>
    876c:	ldr	r3, [r5, #4]
    8770:	add	r3, r3, r4, lsl #3
    8774:	add	r4, r4, #1
    8778:	ldr	r0, [r3, #4]
    877c:	bl	8754 <acl_create_entry@plt+0x34d0>
    8780:	ldrb	r3, [r5, #8]
    8784:	cmp	r3, r4
    8788:	bhi	876c <acl_create_entry@plt+0x34e8>
    878c:	ldr	r0, [r5, #4]
    8790:	bl	4b7c <free@plt>
    8794:	ldr	r0, [r5, #12]
    8798:	bl	4b7c <free@plt>
    879c:	mov	r0, r5
    87a0:	pop	{r3, r4, r5, lr}
    87a4:	b	4b7c <free@plt>
    87a8:	ldr	r3, [r2, #4]
    87ac:	ldr	r0, [r0]
    87b0:	ldr	r1, [r1]
    87b4:	ldr	r3, [r3]
    87b8:	add	r0, r3, r0
    87bc:	add	r1, r3, r1
    87c0:	b	520c <strcmp@plt>
    87c4:	ldr	r3, [pc, #592]	; 8a1c <acl_create_entry@plt+0x3798>
    87c8:	ldr	ip, [pc, #592]	; 8a20 <acl_create_entry@plt+0x379c>
    87cc:	add	r3, pc, r3
    87d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    87d4:	mov	r9, r0
    87d8:	mov	r0, r3
    87dc:	sub	sp, sp, #68	; 0x44
    87e0:	ldr	ip, [r0, ip]
    87e4:	mov	r8, r1
    87e8:	ldr	lr, [r1]
    87ec:	mov	r1, #0
    87f0:	ldrd	r2, [r9, #8]
    87f4:	ldrb	r0, [r8, #8]
    87f8:	adds	r2, r2, lr
    87fc:	str	ip, [sp, #4]
    8800:	ldr	lr, [r8, #16]
    8804:	adc	r3, r3, #0
    8808:	ldr	ip, [ip]
    880c:	cmp	r0, r1
    8810:	str	r1, [sp, #44]	; 0x2c
    8814:	str	r2, [sp, #36]	; 0x24
    8818:	str	r3, [sp, #40]	; 0x28
    881c:	str	ip, [sp, #60]	; 0x3c
    8820:	str	r1, [sp, #48]	; 0x30
    8824:	strb	r0, [sp, #44]	; 0x2c
    8828:	str	r1, [sp, #56]	; 0x38
    882c:	str	lr, [sp, #52]	; 0x34
    8830:	streq	r0, [sp, #8]
    8834:	bne	892c <acl_create_entry@plt+0x36a8>
    8838:	ldr	r0, [r9]
    883c:	bl	49c0 <ftello64@plt>
    8840:	mov	r2, #1
    8844:	ldr	r3, [r9]
    8848:	str	r1, [sp, #12]
    884c:	mov	fp, r0
    8850:	mov	r1, #24
    8854:	add	r0, sp, #36	; 0x24
    8858:	bl	4ea0 <fwrite@plt>
    885c:	ldrd	r2, [r9, #16]
    8860:	adds	r2, r2, #1
    8864:	adc	r3, r3, #0
    8868:	strd	r2, [r9, #16]
    886c:	ldrb	r2, [r8, #8]
    8870:	cmp	r2, #0
    8874:	bne	89cc <acl_create_entry@plt+0x3748>
    8878:	ldr	r3, [r8, #16]
    887c:	cmp	r3, #0
    8880:	beq	8908 <acl_create_entry@plt+0x3684>
    8884:	add	sl, sp, #20
    8888:	mov	r4, #0
    888c:	mov	r5, #0
    8890:	ldr	r2, [r8, #12]
    8894:	lsl	r3, r4, #3
    8898:	ldrd	r6, [r9, #8]
    889c:	adds	r4, r4, #1
    88a0:	add	ip, r2, r3
    88a4:	adc	r5, r5, #0
    88a8:	ldr	lr, [r2, r3]
    88ac:	mov	r0, sl
    88b0:	mov	r1, #16
    88b4:	adds	r2, r6, lr
    88b8:	str	r2, [sp, #20]
    88bc:	adc	r3, r7, #0
    88c0:	str	r3, [sp, #24]
    88c4:	ldr	ip, [ip, #4]
    88c8:	mov	r2, #1
    88cc:	ldr	r3, [r9]
    88d0:	adds	r6, r6, ip
    88d4:	str	r6, [sp, #28]
    88d8:	adc	r7, r7, #0
    88dc:	str	r7, [sp, #32]
    88e0:	bl	4ea0 <fwrite@plt>
    88e4:	ldrd	r2, [r9, #32]
    88e8:	adds	r2, r2, #1
    88ec:	adc	r3, r3, #0
    88f0:	strd	r2, [r9, #32]
    88f4:	ldr	r2, [r8, #16]
    88f8:	mov	r3, #0
    88fc:	cmp	r3, r5
    8900:	cmpeq	r2, r4
    8904:	bhi	8890 <acl_create_entry@plt+0x360c>
    8908:	ldr	r1, [sp, #12]
    890c:	mov	r0, fp
    8910:	ldr	r4, [sp, #4]
    8914:	ldr	r2, [sp, #60]	; 0x3c
    8918:	ldr	r3, [r4]
    891c:	cmp	r2, r3
    8920:	bne	8a18 <acl_create_entry@plt+0x3794>
    8924:	add	sp, sp, #68	; 0x44
    8928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    892c:	mov	r1, #16
    8930:	bl	4a38 <calloc@plt>
    8934:	cmp	r0, #0
    8938:	str	r0, [sp, #8]
    893c:	beq	8a0c <acl_create_entry@plt+0x3788>
    8940:	ldr	r7, [sp, #8]
    8944:	mov	r4, #0
    8948:	mov	r5, #0
    894c:	mov	r6, r7
    8950:	b	898c <acl_create_entry@plt+0x3708>
    8954:	ldr	r2, [r8, #4]
    8958:	lsl	r3, r4, #4
    895c:	adds	r4, r4, #1
    8960:	add	r7, r7, #16
    8964:	adc	r5, r5, #0
    8968:	ldrb	r2, [r2, sl]
    896c:	strb	r2, [r6, r3]
    8970:	mov	r3, #0
    8974:	str	r0, [r7, #-8]
    8978:	str	r1, [r7, #-4]
    897c:	ldrb	r2, [r8, #8]
    8980:	cmp	r3, r5
    8984:	cmpeq	r2, r4
    8988:	bls	8838 <acl_create_entry@plt+0x35b4>
    898c:	ldr	r3, [r8, #4]
    8990:	lsl	sl, r4, #3
    8994:	mov	r0, r9
    8998:	add	r3, r3, sl
    899c:	ldr	r1, [r3, #4]
    89a0:	bl	87c4 <acl_create_entry@plt+0x3540>
    89a4:	cmp	r0, #0
    89a8:	sbcs	r3, r1, #0
    89ac:	bge	8954 <acl_create_entry@plt+0x36d0>
    89b0:	mov	sl, r0
    89b4:	mov	fp, r1
    89b8:	ldr	r0, [sp, #8]
    89bc:	bl	4b7c <free@plt>
    89c0:	mov	r0, sl
    89c4:	mov	r1, fp
    89c8:	b	8910 <acl_create_entry@plt+0x368c>
    89cc:	mov	r1, #16
    89d0:	ldr	r3, [r9]
    89d4:	ldr	r0, [sp, #8]
    89d8:	mov	r5, #0
    89dc:	bl	4ea0 <fwrite@plt>
    89e0:	ldrd	r2, [r9, #24]
    89e4:	ldrb	r4, [r8, #8]
    89e8:	ldr	r0, [sp, #8]
    89ec:	adds	r2, r2, r4
    89f0:	adc	r3, r3, r5
    89f4:	strd	r2, [r9, #24]
    89f8:	bl	4b7c <free@plt>
    89fc:	ldr	r3, [r8, #16]
    8a00:	cmp	r3, #0
    8a04:	bne	8884 <acl_create_entry@plt+0x3600>
    8a08:	b	8908 <acl_create_entry@plt+0x3684>
    8a0c:	mvn	r0, #11
    8a10:	mvn	r1, #0
    8a14:	b	8910 <acl_create_entry@plt+0x368c>
    8a18:	bl	4f6c <__stack_chk_fail@plt>
    8a1c:	andeq	r2, r6, r4, lsr r4
    8a20:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8a24:	push	{r4, r5, r6, r7, r8, lr}
    8a28:	mov	r5, r3
    8a2c:	ldrb	r3, [r3]
    8a30:	mov	r7, r1
    8a34:	mov	r6, r0
    8a38:	ldr	r0, [r2]
    8a3c:	add	r1, r3, #1
    8a40:	mov	r4, r2
    8a44:	ldrb	r8, [sp, #28]
    8a48:	lsl	r1, r1, #3
    8a4c:	bl	5194 <realloc@plt>
    8a50:	cmp	r0, #0
    8a54:	beq	8ac0 <acl_create_entry@plt+0x383c>
    8a58:	str	r0, [r4]
    8a5c:	mov	r2, #8
    8a60:	ldr	r1, [r7]
    8a64:	ldr	r3, [pc, #92]	; 8ac8 <acl_create_entry@plt+0x3844>
    8a68:	add	r1, r1, #1
    8a6c:	str	r1, [r7]
    8a70:	ldrb	r0, [r5]
    8a74:	add	r3, pc, r3
    8a78:	ldr	r1, [r4]
    8a7c:	strb	r8, [r1, r0, lsl #3]
    8a80:	ldrb	r0, [r5]
    8a84:	ldr	r1, [r4]
    8a88:	add	r1, r1, r0, lsl #3
    8a8c:	ldr	r0, [sp, #24]
    8a90:	str	r0, [r1, #4]
    8a94:	ldrb	r1, [r5]
    8a98:	add	r1, r1, #1
    8a9c:	uxtb	r1, r1
    8aa0:	strb	r1, [r5]
    8aa4:	ldr	r0, [r4]
    8aa8:	bl	47ec <qsort@plt>
    8aac:	ldr	r3, [r6]
    8ab0:	mov	r0, #0
    8ab4:	add	r3, r3, #1
    8ab8:	str	r3, [r6]
    8abc:	pop	{r4, r5, r6, r7, r8, pc}
    8ac0:	mvn	r0, #11
    8ac4:	pop	{r4, r5, r6, r7, r8, pc}
    8ac8:			; <UNDEFINED> instruction: 0xfffffbe8
    8acc:	ldr	ip, [pc, #336]	; 8c24 <acl_create_entry@plt+0x39a0>
    8ad0:	push	{r4, r5, r6, r7, r8, r9, lr}
    8ad4:	add	ip, pc, ip
    8ad8:	ldr	lr, [pc, #328]	; 8c28 <acl_create_entry@plt+0x39a4>
    8adc:	mov	r6, r3
    8ae0:	mov	r4, r0
    8ae4:	mov	r0, r3
    8ae8:	mov	r3, ip
    8aec:	sub	sp, sp, #28
    8af0:	ldr	r5, [ip, lr]
    8af4:	mov	r8, r1
    8af8:	mov	r7, r2
    8afc:	ldr	r9, [sp, #56]	; 0x38
    8b00:	ldr	r3, [r5]
    8b04:	str	r3, [sp, #20]
    8b08:	bl	4ce4 <strlen@plt>
    8b0c:	mov	r1, r6
    8b10:	mov	r2, r0
    8b14:	ldr	r0, [r4, #4]
    8b18:	bl	36b0c <acl_create_entry@plt+0x31888>
    8b1c:	subs	r6, r0, #0
    8b20:	movlt	r0, r6
    8b24:	blt	8b90 <acl_create_entry@plt+0x390c>
    8b28:	mov	r0, r9
    8b2c:	bl	4ce4 <strlen@plt>
    8b30:	mov	r1, r9
    8b34:	mov	r2, r0
    8b38:	ldr	r0, [r4, #4]
    8b3c:	bl	36b0c <acl_create_entry@plt+0x31888>
    8b40:	subs	r9, r0, #0
    8b44:	movlt	r0, r9
    8b48:	blt	8b90 <acl_create_entry@plt+0x390c>
    8b4c:	ldr	r2, [r7]
    8b50:	cmp	r2, #0
    8b54:	beq	8bac <acl_create_entry@plt+0x3928>
    8b58:	ldr	ip, [pc, #204]	; 8c2c <acl_create_entry@plt+0x39a8>
    8b5c:	add	r0, sp, #12
    8b60:	ldr	r1, [r8]
    8b64:	mov	r3, #8
    8b68:	add	ip, pc, ip
    8b6c:	str	r4, [sp, #4]
    8b70:	str	ip, [sp]
    8b74:	str	r6, [sp, #12]
    8b78:	str	r9, [sp, #16]
    8b7c:	bl	3b21c <acl_create_entry@plt+0x35f98>
    8b80:	cmp	r0, #0
    8b84:	beq	8ba8 <acl_create_entry@plt+0x3924>
    8b88:	str	r9, [r0, #4]
    8b8c:	mov	r0, #0
    8b90:	ldr	r2, [sp, #20]
    8b94:	ldr	r3, [r5]
    8b98:	cmp	r2, r3
    8b9c:	bne	8c20 <acl_create_entry@plt+0x399c>
    8ba0:	add	sp, sp, #28
    8ba4:	pop	{r4, r5, r6, r7, r8, r9, pc}
    8ba8:	ldr	r2, [r7]
    8bac:	add	r1, r2, #1
    8bb0:	ldr	r0, [r8]
    8bb4:	lsl	r1, r1, #3
    8bb8:	bl	5194 <realloc@plt>
    8bbc:	cmp	r0, #0
    8bc0:	beq	8c18 <acl_create_entry@plt+0x3994>
    8bc4:	ldr	r1, [r4, #16]
    8bc8:	mov	r2, #8
    8bcc:	ldr	r3, [pc, #92]	; 8c30 <acl_create_entry@plt+0x39ac>
    8bd0:	add	r1, r1, #1
    8bd4:	str	r1, [r4, #16]
    8bd8:	str	r0, [r8]
    8bdc:	add	r3, pc, r3
    8be0:	ldr	r1, [r7]
    8be4:	str	r6, [r0, r1, lsl #3]
    8be8:	ldr	r0, [r7]
    8bec:	ldr	r1, [r8]
    8bf0:	add	r1, r1, r0, lsl #3
    8bf4:	str	r9, [r1, #4]
    8bf8:	ldr	r1, [r7]
    8bfc:	str	r4, [sp]
    8c00:	add	r1, r1, #1
    8c04:	str	r1, [r7]
    8c08:	ldr	r0, [r8]
    8c0c:	bl	4f18 <qsort_r@plt>
    8c10:	mov	r0, #0
    8c14:	b	8b90 <acl_create_entry@plt+0x390c>
    8c18:	mvn	r0, #11
    8c1c:	b	8b90 <acl_create_entry@plt+0x390c>
    8c20:	bl	4f6c <__stack_chk_fail@plt>
    8c24:	andeq	r2, r6, ip, lsr #2
    8c28:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8c2c:			; <UNDEFINED> instruction: 0xfffffc38
    8c30:			; <UNDEFINED> instruction: 0xfffffbc4
    8c34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8c38:	sub	sp, sp, #68	; 0x44
    8c3c:	ldr	ip, [pc, #1056]	; 9064 <acl_create_entry@plt+0x3de0>
    8c40:	mov	r4, r3
    8c44:	str	r2, [sp, #32]
    8c48:	mov	sl, r0
    8c4c:	ldr	r2, [pc, #1044]	; 9068 <acl_create_entry@plt+0x3de4>
    8c50:	add	ip, pc, ip
    8c54:	mov	r5, r1
    8c58:	ldr	r0, [sp, #32]
    8c5c:	mov	r3, ip
    8c60:	mov	r1, #61	; 0x3d
    8c64:	ldr	r2, [ip, r2]
    8c68:	ldr	r3, [r2]
    8c6c:	str	r2, [sp, #40]	; 0x28
    8c70:	str	r3, [sp, #60]	; 0x3c
    8c74:	bl	49e4 <strchr@plt>
    8c78:	subs	r6, r0, #0
    8c7c:	beq	8fe8 <acl_create_entry@plt+0x3d64>
    8c80:	mov	r3, #0
    8c84:	strb	r3, [r6]
    8c88:	bl	4ec4 <__ctype_b_loc@plt>
    8c8c:	ldr	ip, [sp, #32]
    8c90:	ldrb	r1, [ip]
    8c94:	lsl	r3, r1, #1
    8c98:	ldr	r0, [r0]
    8c9c:	ldrh	r2, [r0, r3]
    8ca0:	b	8cc0 <acl_create_entry@plt+0x3a3c>
    8ca4:	ldrb	r3, [ip, #1]
    8ca8:	lsl	r2, r3, #1
    8cac:	ldrh	r2, [r0, r2]
    8cb0:	tst	r2, #1
    8cb4:	beq	8cc8 <acl_create_entry@plt+0x3a44>
    8cb8:	add	ip, ip, #1
    8cbc:	mov	r1, r3
    8cc0:	tst	r2, #1
    8cc4:	bne	8ca4 <acl_create_entry@plt+0x3a20>
    8cc8:	cmp	r1, #0
    8ccc:	str	ip, [sp, #32]
    8cd0:	bne	8d00 <acl_create_entry@plt+0x3a7c>
    8cd4:	bl	342fc <acl_create_entry@plt+0x2f078>
    8cd8:	cmp	r0, #2
    8cdc:	bgt	8ecc <acl_create_entry@plt+0x3c48>
    8ce0:	mvn	r0, #21
    8ce4:	ldr	ip, [sp, #40]	; 0x28
    8ce8:	ldr	r2, [sp, #60]	; 0x3c
    8cec:	ldr	r3, [ip]
    8cf0:	cmp	r2, r3
    8cf4:	bne	9060 <acl_create_entry@plt+0x3ddc>
    8cf8:	add	sp, sp, #68	; 0x44
    8cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8d00:	ldrb	r3, [r6, #1]
    8d04:	cmp	r3, #0
    8d08:	beq	8cd4 <acl_create_entry@plt+0x3a50>
    8d0c:	mov	r0, r5
    8d10:	bl	248b4 <acl_create_entry@plt+0x1f630>
    8d14:	cmp	r0, #0
    8d18:	str	r0, [sp, #36]	; 0x24
    8d1c:	beq	8f38 <acl_create_entry@plt+0x3cb4>
    8d20:	ldr	ip, [pc, #836]	; 906c <acl_create_entry@plt+0x3de8>
    8d24:	mov	r9, #0
    8d28:	add	r6, r6, #1
    8d2c:	add	r1, sl, #8
    8d30:	add	ip, pc, ip
    8d34:	add	r2, sl, #12
    8d38:	str	ip, [sp, #20]
    8d3c:	str	r6, [sp, #44]	; 0x2c
    8d40:	str	r1, [sp, #24]
    8d44:	str	r2, [sp, #28]
    8d48:	ldr	r0, [sp, #36]	; 0x24
    8d4c:	mov	r8, #0
    8d50:	ldr	r4, [sl]
    8d54:	bl	24994 <acl_create_entry@plt+0x1f710>
    8d58:	str	r0, [sp, #16]
    8d5c:	b	8e68 <acl_create_entry@plt+0x3be4>
    8d60:	mov	r7, #0
    8d64:	mov	r0, #1
    8d68:	mov	r1, #20
    8d6c:	bl	4a38 <calloc@plt>
    8d70:	subs	r6, r0, #0
    8d74:	beq	8f10 <acl_create_entry@plt+0x3c8c>
    8d78:	add	fp, fp, #1
    8d7c:	str	fp, [r6]
    8d80:	ldr	r3, [r4, #4]
    8d84:	mov	r1, r7
    8d88:	str	r3, [r6, #4]
    8d8c:	ldrb	r3, [r4, #8]
    8d90:	strb	r3, [r6, #8]
    8d94:	ldr	r3, [r4, #12]
    8d98:	str	r3, [r6, #12]
    8d9c:	ldr	r3, [r4, #16]
    8da0:	str	r3, [r6, #16]
    8da4:	ldr	r2, [sl, #4]
    8da8:	ldr	r3, [r4]
    8dac:	ldr	r0, [r2]
    8db0:	add	r0, r0, r3
    8db4:	bl	4ae0 <__strndup@plt>
    8db8:	subs	fp, r0, #0
    8dbc:	beq	8f14 <acl_create_entry@plt+0x3c90>
    8dc0:	ldr	r0, [sl, #4]
    8dc4:	mov	r1, fp
    8dc8:	mov	r2, r7
    8dcc:	bl	36b0c <acl_create_entry@plt+0x31888>
    8dd0:	cmp	r0, #0
    8dd4:	blt	8f14 <acl_create_entry@plt+0x3c90>
    8dd8:	str	r0, [r4]
    8ddc:	add	r2, r4, #4
    8de0:	str	r9, [r4, #4]
    8de4:	add	r3, r4, #8
    8de8:	strb	r9, [r4, #8]
    8dec:	str	r9, [r4, #12]
    8df0:	str	r9, [r4, #16]
    8df4:	ldr	r0, [sp, #24]
    8df8:	ldr	r1, [sp, #28]
    8dfc:	str	r6, [sp]
    8e00:	str	r5, [sp, #4]
    8e04:	bl	8a24 <acl_create_entry@plt+0x37a0>
    8e08:	cmp	r0, #0
    8e0c:	bne	8f14 <acl_create_entry@plt+0x3c90>
    8e10:	mov	r0, fp
    8e14:	bl	4b7c <free@plt>
    8e18:	ldr	ip, [sp, #16]
    8e1c:	add	r8, r7, r8
    8e20:	ldrb	r5, [ip, r8]
    8e24:	cmp	r5, #0
    8e28:	beq	8f40 <acl_create_entry@plt+0x3cbc>
    8e2c:	ldr	ip, [sp, #20]
    8e30:	add	r0, sp, #64	; 0x40
    8e34:	ldr	r1, [r4, #4]
    8e38:	mov	r3, #8
    8e3c:	ldrb	r2, [r4, #8]
    8e40:	strb	r5, [r0, #-12]!
    8e44:	str	ip, [sp]
    8e48:	bl	4c0c <bsearch@plt>
    8e4c:	cmp	r0, #0
    8e50:	beq	8f60 <acl_create_entry@plt+0x3cdc>
    8e54:	ldr	r3, [r0, #4]
    8e58:	cmp	r3, #0
    8e5c:	beq	8f60 <acl_create_entry@plt+0x3cdc>
    8e60:	add	r8, r8, #1
    8e64:	mov	r4, r3
    8e68:	ldr	r3, [sl, #4]
    8e6c:	ldr	fp, [r4]
    8e70:	ldr	r3, [r3]
    8e74:	add	r0, r3, fp
    8e78:	ldrb	r5, [r3, fp]
    8e7c:	cmp	r5, #0
    8e80:	moveq	r7, r5
    8e84:	beq	8e18 <acl_create_entry@plt+0x3b94>
    8e88:	ldr	r3, [sp, #16]
    8e8c:	add	r2, r3, r8
    8e90:	ldrb	r1, [r3, r8]
    8e94:	cmp	r1, r5
    8e98:	moveq	r3, r0
    8e9c:	moveq	r7, #0
    8ea0:	bne	8d60 <acl_create_entry@plt+0x3adc>
    8ea4:	ldrb	r5, [r3, #1]!
    8ea8:	add	r7, r7, #1
    8eac:	add	r0, fp, r7
    8eb0:	cmp	r5, #0
    8eb4:	beq	8e18 <acl_create_entry@plt+0x3b94>
    8eb8:	ldrb	r1, [r2, #1]!
    8ebc:	cmp	r1, r5
    8ec0:	beq	8ea4 <acl_create_entry@plt+0x3c20>
    8ec4:	mov	fp, r0
    8ec8:	b	8d64 <acl_create_entry@plt+0x3ae0>
    8ecc:	ldr	r2, [pc, #412]	; 9070 <acl_create_entry@plt+0x3dec>
    8ed0:	mov	r0, #3
    8ed4:	ldr	r3, [sp, #32]
    8ed8:	mov	r1, #0
    8edc:	add	r2, pc, r2
    8ee0:	ldr	ip, [pc, #396]	; 9074 <acl_create_entry@plt+0x3df0>
    8ee4:	str	r2, [sp, #4]
    8ee8:	ldr	r2, [pc, #392]	; 9078 <acl_create_entry@plt+0x3df4>
    8eec:	add	ip, pc, ip
    8ef0:	str	r3, [sp, #8]
    8ef4:	movw	r3, #439	; 0x1b7
    8ef8:	str	r4, [sp, #12]
    8efc:	add	r2, pc, r2
    8f00:	str	ip, [sp]
    8f04:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    8f08:	mvn	r0, #21
    8f0c:	b	8ce4 <acl_create_entry@plt+0x3a60>
    8f10:	mov	fp, r6
    8f14:	mov	r0, r6
    8f18:	bl	4b7c <free@plt>
    8f1c:	mov	r0, fp
    8f20:	bl	4b7c <free@plt>
    8f24:	ldr	r0, [sp, #36]	; 0x24
    8f28:	bl	248d4 <acl_create_entry@plt+0x1f650>
    8f2c:	cmp	r0, #0
    8f30:	str	r0, [sp, #36]	; 0x24
    8f34:	bne	8d48 <acl_create_entry@plt+0x3ac4>
    8f38:	mov	r0, #0
    8f3c:	b	8ce4 <acl_create_entry@plt+0x3a60>
    8f40:	ldr	r1, [sp, #44]	; 0x2c
    8f44:	mov	r0, sl
    8f48:	add	r2, r4, #16
    8f4c:	ldr	r3, [sp, #32]
    8f50:	str	r1, [sp]
    8f54:	add	r1, r4, #12
    8f58:	bl	8acc <acl_create_entry@plt+0x3848>
    8f5c:	b	8f24 <acl_create_entry@plt+0x3ca0>
    8f60:	mov	r0, #1
    8f64:	mov	r1, #20
    8f68:	bl	4a38 <calloc@plt>
    8f6c:	subs	r6, r0, #0
    8f70:	beq	8f24 <acl_create_entry@plt+0x3ca0>
    8f74:	ldr	r1, [sp, #16]
    8f78:	add	r7, r8, #1
    8f7c:	add	r7, r1, r7
    8f80:	mov	r0, r7
    8f84:	bl	4ce4 <strlen@plt>
    8f88:	mov	r1, r7
    8f8c:	mov	r2, r0
    8f90:	ldr	r0, [sl, #4]
    8f94:	bl	36b0c <acl_create_entry@plt+0x31888>
    8f98:	cmp	r0, #0
    8f9c:	blt	9038 <acl_create_entry@plt+0x3db4>
    8fa0:	str	r0, [r6]
    8fa4:	add	r2, r4, #4
    8fa8:	ldr	r0, [sp, #24]
    8fac:	add	r3, r4, #8
    8fb0:	str	r6, [sp]
    8fb4:	ldr	r1, [sp, #28]
    8fb8:	str	r5, [sp, #4]
    8fbc:	bl	8a24 <acl_create_entry@plt+0x37a0>
    8fc0:	cmp	r0, #0
    8fc4:	bne	9038 <acl_create_entry@plt+0x3db4>
    8fc8:	ldr	r2, [sp, #44]	; 0x2c
    8fcc:	mov	r0, sl
    8fd0:	add	r1, r6, #12
    8fd4:	ldr	r3, [sp, #32]
    8fd8:	str	r2, [sp]
    8fdc:	add	r2, r6, #16
    8fe0:	bl	8acc <acl_create_entry@plt+0x3848>
    8fe4:	b	8f24 <acl_create_entry@plt+0x3ca0>
    8fe8:	bl	342fc <acl_create_entry@plt+0x2f078>
    8fec:	cmp	r0, #2
    8ff0:	ble	8ce0 <acl_create_entry@plt+0x3a5c>
    8ff4:	ldr	r2, [pc, #128]	; 907c <acl_create_entry@plt+0x3df8>
    8ff8:	mov	r1, r6
    8ffc:	ldr	r3, [sp, #32]
    9000:	mov	r0, #3
    9004:	add	r2, pc, r2
    9008:	ldr	ip, [pc, #112]	; 9080 <acl_create_entry@plt+0x3dfc>
    900c:	str	r2, [sp, #4]
    9010:	ldr	r2, [pc, #108]	; 9084 <acl_create_entry@plt+0x3e00>
    9014:	add	ip, pc, ip
    9018:	str	r3, [sp, #8]
    901c:	movw	r3, #427	; 0x1ab
    9020:	str	r4, [sp, #12]
    9024:	add	r2, pc, r2
    9028:	str	ip, [sp]
    902c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9030:	mvn	r0, #21
    9034:	b	8ce4 <acl_create_entry@plt+0x3a60>
    9038:	mov	r0, r6
    903c:	bl	4b7c <free@plt>
    9040:	b	8f24 <acl_create_entry@plt+0x3ca0>
    9044:	mov	r4, r0
    9048:	mov	r0, r6
    904c:	bl	4b7c <free@plt>
    9050:	mov	r0, fp
    9054:	bl	4b7c <free@plt>
    9058:	mov	r0, r4
    905c:	bl	51d0 <_Unwind_Resume@plt>
    9060:	bl	4f6c <__stack_chk_fail@plt>
    9064:			; <UNDEFINED> instruction: 0x00061fb0
    9068:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    906c:			; <UNDEFINED> instruction: 0xfffff92c
    9070:	andeq	r8, r3, r0, ror r5
    9074:	andeq	r8, r3, r0, asr #20
    9078:	andeq	r8, r3, r0, lsl #10
    907c:	andeq	r8, r3, r0, lsl r4
    9080:	andeq	r8, r3, r8, lsl r9
    9084:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    9088:	ldr	r3, [pc, #708]	; 9354 <acl_create_entry@plt+0x40d0>
    908c:	ldr	ip, [pc, #708]	; 9358 <acl_create_entry@plt+0x40d4>
    9090:	add	r3, pc, r3
    9094:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9098:	sub	sp, sp, #2128	; 0x850
    909c:	ldr	ip, [r3, ip]
    90a0:	sub	sp, sp, #4
    90a4:	add	r7, sp, #48	; 0x30
    90a8:	mov	r8, r2
    90ac:	mov	r9, r1
    90b0:	mov	r2, #0
    90b4:	ldr	r3, [ip]
    90b8:	mov	r1, r7
    90bc:	str	ip, [sp, #20]
    90c0:	str	r3, [sp, #2124]	; 0x84c
    90c4:	bl	245f8 <acl_create_entry@plt+0x1f374>
    90c8:	ldr	r1, [pc, #652]	; 935c <acl_create_entry@plt+0x40d8>
    90cc:	mov	r0, r8
    90d0:	add	r1, pc, r1
    90d4:	bl	4d44 <fopen64@plt>
    90d8:	subs	r6, r0, #0
    90dc:	beq	9340 <acl_create_entry@plt+0x40bc>
    90e0:	ldr	ip, [pc, #632]	; 9360 <acl_create_entry@plt+0x40dc>
    90e4:	add	r4, sp, #76	; 0x4c
    90e8:	mov	r5, #2
    90ec:	add	ip, pc, ip
    90f0:	str	ip, [sp, #24]
    90f4:	ldr	ip, [pc, #616]	; 9364 <acl_create_entry@plt+0x40e0>
    90f8:	add	ip, pc, ip
    90fc:	str	ip, [sp, #28]
    9100:	ldr	ip, [pc, #608]	; 9368 <acl_create_entry@plt+0x40e4>
    9104:	add	ip, pc, ip
    9108:	str	ip, [sp, #32]
    910c:	ldr	ip, [pc, #600]	; 936c <acl_create_entry@plt+0x40e8>
    9110:	add	ip, pc, ip
    9114:	str	ip, [sp, #36]	; 0x24
    9118:	ldr	ip, [pc, #592]	; 9370 <acl_create_entry@plt+0x40ec>
    911c:	add	ip, pc, ip
    9120:	str	ip, [sp, #40]	; 0x28
    9124:	ldr	ip, [pc, #584]	; 9374 <acl_create_entry@plt+0x40f0>
    9128:	add	ip, pc, ip
    912c:	str	ip, [sp, #44]	; 0x2c
    9130:	mov	r0, r4
    9134:	mov	r1, #2048	; 0x800
    9138:	mov	r2, r6
    913c:	bl	49a8 <fgets@plt>
    9140:	cmp	r0, #0
    9144:	beq	926c <acl_create_entry@plt+0x3fe8>
    9148:	ldrb	r3, [sp, #76]	; 0x4c
    914c:	cmp	r3, #35	; 0x23
    9150:	beq	9130 <acl_create_entry@plt+0x3eac>
    9154:	mov	r1, #35	; 0x23
    9158:	mov	r0, r4
    915c:	bl	49e4 <strchr@plt>
    9160:	cmp	r0, #0
    9164:	movne	r3, #0
    9168:	strbne	r3, [r0]
    916c:	mov	r0, r4
    9170:	bl	4ce4 <strlen@plt>
    9174:	subs	sl, r0, #0
    9178:	beq	91ac <acl_create_entry@plt+0x3f28>
    917c:	bl	4ec4 <__ctype_b_loc@plt>
    9180:	add	r3, r4, sl
    9184:	ldr	r1, [r0]
    9188:	b	9194 <acl_create_entry@plt+0x3f10>
    918c:	subs	sl, ip, #0
    9190:	beq	91ac <acl_create_entry@plt+0x3f28>
    9194:	ldrb	r2, [r3, #-1]!
    9198:	sub	ip, sl, #1
    919c:	lsl	r2, r2, #1
    91a0:	ldrh	r2, [r1, r2]
    91a4:	tst	r2, #8192	; 0x2000
    91a8:	bne	918c <acl_create_entry@plt+0x3f08>
    91ac:	add	r1, sp, #2128	; 0x850
    91b0:	cmp	r5, #1
    91b4:	add	r3, r1, sl
    91b8:	mov	fp, #0
    91bc:	strb	fp, [r3, #-2052]	; 0xfffff7fc
    91c0:	beq	921c <acl_create_entry@plt+0x3f98>
    91c4:	cmp	r5, #2
    91c8:	bne	91f8 <acl_create_entry@plt+0x3f74>
    91cc:	cmp	sl, fp
    91d0:	beq	9130 <acl_create_entry@plt+0x3eac>
    91d4:	ldrb	r3, [sp, #76]	; 0x4c
    91d8:	cmp	r3, #32
    91dc:	beq	92cc <acl_create_entry@plt+0x4048>
    91e0:	mov	r2, #0
    91e4:	mov	r0, r7
    91e8:	mov	r1, r4
    91ec:	mov	r5, r2
    91f0:	bl	2462c <acl_create_entry@plt+0x1f3a8>
    91f4:	b	9130 <acl_create_entry@plt+0x3eac>
    91f8:	cmp	sl, #0
    91fc:	bne	92a4 <acl_create_entry@plt+0x4020>
    9200:	bl	342fc <acl_create_entry@plt+0x2f078>
    9204:	cmp	r0, #2
    9208:	bgt	9314 <acl_create_entry@plt+0x4090>
    920c:	mov	r0, r7
    9210:	mov	r5, #2
    9214:	bl	248f4 <acl_create_entry@plt+0x1f670>
    9218:	b	9130 <acl_create_entry@plt+0x3eac>
    921c:	cmp	sl, #0
    9220:	beq	920c <acl_create_entry@plt+0x3f88>
    9224:	ldrb	r3, [sp, #76]	; 0x4c
    9228:	cmp	r3, #32
    922c:	beq	92b0 <acl_create_entry@plt+0x402c>
    9230:	bl	342fc <acl_create_entry@plt+0x2f078>
    9234:	cmp	r0, #2
    9238:	ble	920c <acl_create_entry@plt+0x3f88>
    923c:	ldr	ip, [sp, #28]
    9240:	mov	r1, fp
    9244:	str	r4, [sp, #8]
    9248:	movw	r3, #527	; 0x20f
    924c:	ldr	r2, [sp, #24]
    9250:	mov	r0, #3
    9254:	str	ip, [sp]
    9258:	ldr	ip, [sp, #32]
    925c:	str	r8, [sp, #12]
    9260:	str	ip, [sp, #4]
    9264:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9268:	b	920c <acl_create_entry@plt+0x3f88>
    926c:	mov	sl, r0
    9270:	mov	r0, r6
    9274:	bl	499c <fclose@plt>
    9278:	mov	r0, r7
    927c:	bl	248f4 <acl_create_entry@plt+0x1f670>
    9280:	mov	r0, sl
    9284:	ldr	ip, [sp, #20]
    9288:	ldr	r2, [sp, #2124]	; 0x84c
    928c:	ldr	r3, [ip]
    9290:	cmp	r2, r3
    9294:	bne	9350 <acl_create_entry@plt+0x40cc>
    9298:	add	sp, sp, #2128	; 0x850
    929c:	add	sp, sp, #4
    92a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    92a4:	ldrb	r3, [sp, #76]	; 0x4c
    92a8:	cmp	r3, #32
    92ac:	bne	91e0 <acl_create_entry@plt+0x3f5c>
    92b0:	mov	r0, r9
    92b4:	mov	r1, r7
    92b8:	mov	r2, r4
    92bc:	mov	r3, r8
    92c0:	bl	8c34 <acl_create_entry@plt+0x39b0>
    92c4:	mov	r5, #1
    92c8:	b	9130 <acl_create_entry@plt+0x3eac>
    92cc:	bl	342fc <acl_create_entry@plt+0x2f078>
    92d0:	cmp	r0, #2
    92d4:	ble	9130 <acl_create_entry@plt+0x3eac>
    92d8:	ldr	r2, [pc, #152]	; 9378 <acl_create_entry@plt+0x40f4>
    92dc:	mov	r1, fp
    92e0:	ldr	ip, [pc, #148]	; 937c <acl_create_entry@plt+0x40f8>
    92e4:	movw	r3, #490	; 0x1ea
    92e8:	add	r2, pc, r2
    92ec:	str	r2, [sp, #4]
    92f0:	ldr	r2, [pc, #136]	; 9380 <acl_create_entry@plt+0x40fc>
    92f4:	add	ip, pc, ip
    92f8:	str	r4, [sp, #8]
    92fc:	mov	r0, #3
    9300:	str	r8, [sp, #12]
    9304:	add	r2, pc, r2
    9308:	str	ip, [sp]
    930c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9310:	b	9130 <acl_create_entry@plt+0x3eac>
    9314:	ldr	ip, [sp, #40]	; 0x28
    9318:	mov	r1, sl
    931c:	str	r8, [sp, #8]
    9320:	movw	r3, #501	; 0x1f5
    9324:	ldr	r2, [sp, #36]	; 0x24
    9328:	mov	r0, #3
    932c:	str	ip, [sp]
    9330:	ldr	ip, [sp, #44]	; 0x2c
    9334:	str	ip, [sp, #4]
    9338:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    933c:	b	920c <acl_create_entry@plt+0x3f88>
    9340:	bl	5248 <__errno_location@plt>
    9344:	ldr	r0, [r0]
    9348:	rsb	r0, r0, #0
    934c:	b	9284 <acl_create_entry@plt+0x4000>
    9350:	bl	4f6c <__stack_chk_fail@plt>
    9354:	andeq	r1, r6, r0, ror fp
    9358:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    935c:	ldrdeq	r3, [r4], -r4
    9360:	andeq	r8, r3, r0, lsl r3
    9364:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    9368:	ldrdeq	r8, [r3], -r0
    936c:	andeq	r8, r3, ip, ror #5
    9370:	ldrdeq	r8, [r3], -r4
    9374:	andeq	r8, r3, r8, ror r3
    9378:	andeq	r8, r3, ip, lsl #3
    937c:	strdeq	r8, [r3], -ip
    9380:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    9384:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9388:	sub	sp, sp, #188	; 0xbc
    938c:	ldr	r4, [pc, #3088]	; 9fa4 <acl_create_entry@plt+0x4d20>
    9390:	mov	r5, #0
    9394:	ldr	r3, [pc, #3084]	; 9fa8 <acl_create_entry@plt+0x4d24>
    9398:	mov	sl, r1
    939c:	add	r4, pc, r4
    93a0:	str	r0, [sp, #44]	; 0x2c
    93a4:	ldr	r7, [pc, #3072]	; 9fac <acl_create_entry@plt+0x4d28>
    93a8:	mov	r9, r2
    93ac:	ldr	r3, [r4, r3]
    93b0:	mov	fp, r5
    93b4:	ldr	r6, [pc, #3060]	; 9fb0 <acl_create_entry@plt+0x4d2c>
    93b8:	add	r7, pc, r7
    93bc:	ldr	r1, [pc, #3056]	; 9fb4 <acl_create_entry@plt+0x4d30>
    93c0:	mov	r8, r5
    93c4:	str	r3, [sp, #32]
    93c8:	add	r6, pc, r6
    93cc:	ldr	r3, [r3]
    93d0:	add	r1, pc, r1
    93d4:	ldr	r2, [pc, #3036]	; 9fb8 <acl_create_entry@plt+0x4d34>
    93d8:	str	r1, [sp, #36]	; 0x24
    93dc:	str	r3, [sp, #180]	; 0xb4
    93e0:	add	r2, pc, r2
    93e4:	ldr	r3, [pc, #3024]	; 9fbc <acl_create_entry@plt+0x4d38>
    93e8:	str	r2, [sp, #24]
    93ec:	add	r3, pc, r3
    93f0:	str	r3, [sp, #40]	; 0x28
    93f4:	str	r8, [sp]
    93f8:	mov	r0, sl
    93fc:	mov	r1, r9
    9400:	mov	r2, r7
    9404:	mov	r3, r6
    9408:	bl	4bac <getopt_long@plt>
    940c:	cmp	r0, #0
    9410:	blt	94d4 <acl_create_entry@plt+0x4250>
    9414:	cmp	r0, #114	; 0x72
    9418:	beq	94c0 <acl_create_entry@plt+0x423c>
    941c:	ble	9458 <acl_create_entry@plt+0x41d4>
    9420:	cmp	r0, #117	; 0x75
    9424:	beq	94b8 <acl_create_entry@plt+0x4234>
    9428:	cmp	r0, #256	; 0x100
    942c:	beq	949c <acl_create_entry@plt+0x4218>
    9430:	cmp	r0, #116	; 0x74
    9434:	beq	94a8 <acl_create_entry@plt+0x4224>
    9438:	ldr	r0, [pc, #2944]	; 9fc0 <acl_create_entry@plt+0x4d3c>
    943c:	movw	r2, #593	; 0x251
    9440:	ldr	r1, [pc, #2940]	; 9fc4 <acl_create_entry@plt+0x4d40>
    9444:	ldr	r3, [pc, #2940]	; 9fc8 <acl_create_entry@plt+0x4d44>
    9448:	add	r0, pc, r0
    944c:	add	r1, pc, r1
    9450:	add	r3, pc, r3
    9454:	bl	335c8 <acl_create_entry@plt+0x2e344>
    9458:	cmp	r0, #63	; 0x3f
    945c:	beq	9494 <acl_create_entry@plt+0x4210>
    9460:	cmp	r0, #104	; 0x68
    9464:	bne	9438 <acl_create_entry@plt+0x41b4>
    9468:	ldr	r0, [pc, #2908]	; 9fcc <acl_create_entry@plt+0x4d48>
    946c:	add	r0, pc, r0
    9470:	bl	5044 <puts@plt>
    9474:	mov	r0, #0
    9478:	ldr	r4, [sp, #32]
    947c:	ldr	r2, [sp, #180]	; 0xb4
    9480:	ldr	r3, [r4]
    9484:	cmp	r2, r3
    9488:	bne	9ae8 <acl_create_entry@plt+0x4864>
    948c:	add	sp, sp, #188	; 0xbc
    9490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9494:	mov	r0, #1
    9498:	b	9478 <acl_create_entry@plt+0x41f4>
    949c:	ldr	r1, [sp, #40]	; 0x28
    94a0:	str	r1, [sp, #36]	; 0x24
    94a4:	b	93f4 <acl_create_entry@plt+0x4170>
    94a8:	ldr	r3, [pc, #2848]	; 9fd0 <acl_create_entry@plt+0x4d4c>
    94ac:	ldr	r3, [r4, r3]
    94b0:	ldr	fp, [r3]
    94b4:	b	93f4 <acl_create_entry@plt+0x4170>
    94b8:	mov	r5, #1
    94bc:	b	93f4 <acl_create_entry@plt+0x4170>
    94c0:	ldr	r3, [pc, #2824]	; 9fd0 <acl_create_entry@plt+0x4d4c>
    94c4:	ldr	r3, [r4, r3]
    94c8:	ldr	r3, [r3]
    94cc:	str	r3, [sp, #24]
    94d0:	b	93f4 <acl_create_entry@plt+0x4170>
    94d4:	eor	r3, r5, #1
    94d8:	cmp	fp, #0
    94dc:	movne	r3, #0
    94e0:	andeq	r3, r3, #1
    94e4:	cmp	r3, #0
    94e8:	bne	95b0 <acl_create_entry@plt+0x432c>
    94ec:	cmp	r5, #0
    94f0:	moveq	r6, r5
    94f4:	bne	95f4 <acl_create_entry@plt+0x4370>
    94f8:	cmp	fp, #0
    94fc:	beq	957c <acl_create_entry@plt+0x42f8>
    9500:	add	r0, sp, #184	; 0xb8
    9504:	mov	r3, #0
    9508:	str	r3, [r0, #-136]!	; 0xffffff78
    950c:	bl	27d30 <acl_create_entry@plt+0x22aac>
    9510:	cmp	r0, #0
    9514:	blt	956c <acl_create_entry@plt+0x42e8>
    9518:	mov	r1, fp
    951c:	ldr	r0, [sp, #48]	; 0x30
    9520:	bl	283cc <acl_create_entry@plt+0x23148>
    9524:	cmp	r0, #0
    9528:	blt	956c <acl_create_entry@plt+0x42e8>
    952c:	ldr	r8, [pc, #2720]	; 9fd4 <acl_create_entry@plt+0x4d50>
    9530:	add	r7, sp, #56	; 0x38
    9534:	add	r4, sp, #52	; 0x34
    9538:	add	r8, pc, r8
    953c:	b	9554 <acl_create_entry@plt+0x42d0>
    9540:	mov	r0, #1
    9544:	mov	r1, r8
    9548:	ldr	r2, [sp, #52]	; 0x34
    954c:	ldr	r3, [sp, #56]	; 0x38
    9550:	bl	49cc <__printf_chk@plt>
    9554:	ldr	r0, [sp, #48]	; 0x30
    9558:	mov	r1, r4
    955c:	mov	r2, r7
    9560:	bl	284b0 <acl_create_entry@plt+0x2322c>
    9564:	cmp	r0, #0
    9568:	bgt	9540 <acl_create_entry@plt+0x42bc>
    956c:	ldr	r0, [sp, #48]	; 0x30
    9570:	cmp	r0, #0
    9574:	beq	957c <acl_create_entry@plt+0x42f8>
    9578:	bl	27cbc <acl_create_entry@plt+0x22a38>
    957c:	cmp	r6, #0
    9580:	moveq	r0, r5
    9584:	beq	9478 <acl_create_entry@plt+0x41f4>
    9588:	ldr	r0, [r6]
    958c:	cmp	r0, #0
    9590:	beq	9598 <acl_create_entry@plt+0x4314>
    9594:	bl	8754 <acl_create_entry@plt+0x34d0>
    9598:	ldr	r0, [r6, #4]
    959c:	bl	36adc <acl_create_entry@plt+0x31858>
    95a0:	mov	r0, r6
    95a4:	bl	4b7c <free@plt>
    95a8:	mov	r0, r5
    95ac:	b	9478 <acl_create_entry@plt+0x41f4>
    95b0:	bl	342fc <acl_create_entry@plt+0x2f078>
    95b4:	cmp	r0, #2
    95b8:	ble	9494 <acl_create_entry@plt+0x4210>
    95bc:	ldr	lr, [pc, #2580]	; 9fd8 <acl_create_entry@plt+0x4d54>
    95c0:	mov	r0, #3
    95c4:	ldr	ip, [pc, #2576]	; 9fdc <acl_create_entry@plt+0x4d58>
    95c8:	mov	r1, #0
    95cc:	ldr	r2, [pc, #2572]	; 9fe0 <acl_create_entry@plt+0x4d5c>
    95d0:	add	lr, pc, lr
    95d4:	add	ip, pc, ip
    95d8:	movw	r3, #597	; 0x255
    95dc:	add	r2, pc, r2
    95e0:	str	lr, [sp]
    95e4:	str	ip, [sp, #4]
    95e8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    95ec:	mov	r0, #1
    95f0:	b	9478 <acl_create_entry@plt+0x41f4>
    95f4:	mov	r0, #1
    95f8:	mov	r1, #20
    95fc:	bl	4a38 <calloc@plt>
    9600:	subs	r6, r0, #0
    9604:	beq	9a9c <acl_create_entry@plt+0x4818>
    9608:	bl	36a20 <acl_create_entry@plt+0x3179c>
    960c:	cmp	r0, #0
    9610:	str	r0, [r6, #4]
    9614:	beq	9a9c <acl_create_entry@plt+0x4818>
    9618:	mov	r0, #1
    961c:	mov	r1, #20
    9620:	bl	4a38 <calloc@plt>
    9624:	cmp	r0, #0
    9628:	str	r0, [r6]
    962c:	beq	9a9c <acl_create_entry@plt+0x4818>
    9630:	ldr	ip, [r6, #8]
    9634:	add	r0, sp, #48	; 0x30
    9638:	ldr	r1, [pc, #2468]	; 9fe4 <acl_create_entry@plt+0x4d60>
    963c:	ldr	r3, [pc, #2468]	; 9fe8 <acl_create_entry@plt+0x4d64>
    9640:	add	ip, ip, #1
    9644:	add	r1, pc, r1
    9648:	ldr	r2, [sp, #24]
    964c:	add	r3, pc, r3
    9650:	str	ip, [r6, #8]
    9654:	bl	2dd88 <acl_create_entry@plt+0x28b04>
    9658:	subs	r4, r0, #0
    965c:	blt	9a60 <acl_create_entry@plt+0x47dc>
    9660:	ldr	r0, [sp, #48]	; 0x30
    9664:	cmp	r0, #0
    9668:	beq	96f0 <acl_create_entry@plt+0x446c>
    966c:	ldr	r5, [r0]
    9670:	cmp	r5, #0
    9674:	beq	96f0 <acl_create_entry@plt+0x446c>
    9678:	ldr	r7, [pc, #2412]	; 9fec <acl_create_entry@plt+0x4d68>
    967c:	add	r4, r0, #4
    9680:	ldr	r8, [pc, #2408]	; 9ff0 <acl_create_entry@plt+0x4d6c>
    9684:	ldr	r9, [pc, #2408]	; 9ff4 <acl_create_entry@plt+0x4d70>
    9688:	add	r7, pc, r7
    968c:	add	r8, pc, r8
    9690:	ldr	sl, [sp, #44]	; 0x2c
    9694:	add	r9, pc, r9
    9698:	b	96a8 <acl_create_entry@plt+0x4424>
    969c:	ldr	r5, [r4], #4
    96a0:	cmp	r5, #0
    96a4:	beq	96ec <acl_create_entry@plt+0x4468>
    96a8:	bl	342fc <acl_create_entry@plt+0x2f078>
    96ac:	cmp	r0, #6
    96b0:	ble	96d4 <acl_create_entry@plt+0x4450>
    96b4:	str	r8, [sp]
    96b8:	mov	r0, #7
    96bc:	str	r9, [sp, #4]
    96c0:	mov	r1, #0
    96c4:	str	r5, [sp, #8]
    96c8:	mov	r2, r7
    96cc:	movw	r3, #633	; 0x279
    96d0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    96d4:	mov	r0, sl
    96d8:	mov	r1, r6
    96dc:	ldr	r2, [r4, #-4]
    96e0:	bl	9088 <acl_create_entry@plt+0x3e04>
    96e4:	cmp	r4, #0
    96e8:	bne	969c <acl_create_entry@plt+0x4418>
    96ec:	ldr	r0, [sp, #48]	; 0x30
    96f0:	bl	36e58 <acl_create_entry@plt+0x31bd4>
    96f4:	ldr	r0, [r6, #4]
    96f8:	bl	36ab4 <acl_create_entry@plt+0x31830>
    96fc:	bl	342fc <acl_create_entry@plt+0x2f078>
    9700:	cmp	r0, #6
    9704:	bgt	9bfc <acl_create_entry@plt+0x4978>
    9708:	bl	342fc <acl_create_entry@plt+0x2f078>
    970c:	cmp	r0, #6
    9710:	bgt	9b70 <acl_create_entry@plt+0x48ec>
    9714:	bl	342fc <acl_create_entry@plt+0x2f078>
    9718:	cmp	r0, #6
    971c:	bgt	9c30 <acl_create_entry@plt+0x49ac>
    9720:	bl	342fc <acl_create_entry@plt+0x2f078>
    9724:	cmp	r0, #6
    9728:	bgt	9bb8 <acl_create_entry@plt+0x4934>
    972c:	bl	342fc <acl_create_entry@plt+0x2f078>
    9730:	cmp	r0, #6
    9734:	bgt	9b30 <acl_create_entry@plt+0x48ac>
    9738:	bl	342fc <acl_create_entry@plt+0x2f078>
    973c:	cmp	r0, #6
    9740:	bgt	9aec <acl_create_entry@plt+0x4868>
    9744:	bl	342fc <acl_create_entry@plt+0x2f078>
    9748:	cmp	r0, #6
    974c:	ble	9790 <acl_create_entry@plt+0x450c>
    9750:	ldr	ip, [r6, #4]
    9754:	mov	r0, #7
    9758:	ldr	r4, [pc, #2200]	; 9ff8 <acl_create_entry@plt+0x4d74>
    975c:	mov	r1, #0
    9760:	ldr	lr, [pc, #2196]	; 9ffc <acl_create_entry@plt+0x4d78>
    9764:	mov	r3, #652	; 0x28c
    9768:	add	r4, pc, r4
    976c:	ldr	r2, [pc, #2188]	; a000 <acl_create_entry@plt+0x4d7c>
    9770:	add	lr, pc, lr
    9774:	stm	sp, {r4, lr}
    9778:	ldr	lr, [ip, #24]
    977c:	add	r2, pc, r2
    9780:	str	lr, [sp, #8]
    9784:	ldr	ip, [ip, #28]
    9788:	str	ip, [sp, #12]
    978c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9790:	mov	r3, #0
    9794:	ldr	r1, [pc, #2152]	; a004 <acl_create_entry@plt+0x4d80>
    9798:	str	r3, [sp]
    979c:	ldr	r3, [pc, #2148]	; a008 <acl_create_entry@plt+0x4d84>
    97a0:	add	r1, pc, r1
    97a4:	ldr	r0, [sp, #24]
    97a8:	ldr	r2, [sp, #36]	; 0x24
    97ac:	add	r3, pc, r3
    97b0:	bl	3abb4 <acl_create_entry@plt+0x35930>
    97b4:	subs	r8, r0, #0
    97b8:	beq	9a9c <acl_create_entry@plt+0x4818>
    97bc:	movw	r1, #493	; 0x1ed
    97c0:	bl	26944 <acl_create_entry@plt+0x216c0>
    97c4:	add	r9, sp, #100	; 0x64
    97c8:	mov	sl, #0
    97cc:	mov	r4, #80	; 0x50
    97d0:	mov	r1, sl
    97d4:	mov	r2, r4
    97d8:	mov	r0, r9
    97dc:	str	r6, [sp, #60]	; 0x3c
    97e0:	add	r7, sp, #56	; 0x38
    97e4:	str	sl, [sp, #56]	; 0x38
    97e8:	str	sl, [sp, #64]	; 0x40
    97ec:	str	sl, [sp, #68]	; 0x44
    97f0:	str	sl, [sp, #72]	; 0x48
    97f4:	str	sl, [sp, #76]	; 0x4c
    97f8:	str	sl, [sp, #80]	; 0x50
    97fc:	str	sl, [sp, #84]	; 0x54
    9800:	str	sl, [sp, #88]	; 0x58
    9804:	str	sl, [sp, #92]	; 0x5c
    9808:	str	sl, [sp, #52]	; 0x34
    980c:	bl	4a74 <memset@plt>
    9810:	ldr	r0, [pc, #2036]	; a00c <acl_create_entry@plt+0x4d88>
    9814:	mov	r1, sl
    9818:	mov	r2, #10
    981c:	strb	r4, [sp, #103]	; 0x67
    9820:	add	r0, pc, r0
    9824:	mov	ip, #75	; 0x4b
    9828:	mov	r3, #83	; 0x53
    982c:	strb	ip, [sp, #100]	; 0x64
    9830:	strb	r3, [sp, #101]	; 0x65
    9834:	mov	ip, #76	; 0x4c
    9838:	mov	r3, #72	; 0x48
    983c:	strb	ip, [sp, #102]	; 0x66
    9840:	strb	r3, [sp, #104]	; 0x68
    9844:	mov	ip, #82	; 0x52
    9848:	strb	r3, [sp, #105]	; 0x69
    984c:	strb	r3, [sp, #107]	; 0x6b
    9850:	strb	ip, [sp, #106]	; 0x6a
    9854:	bl	4da4 <strtol@plt>
    9858:	str	r4, [sp, #124]	; 0x7c
    985c:	mov	lr, #24
    9860:	ldr	r1, [r6]
    9864:	str	sl, [sp, #128]	; 0x80
    9868:	str	sl, [sp, #136]	; 0x88
    986c:	str	sl, [sp, #144]	; 0x90
    9870:	str	sl, [sp, #152]	; 0x98
    9874:	str	lr, [sp, #132]	; 0x84
    9878:	mov	ip, r0
    987c:	mov	r0, r7
    9880:	mov	r2, ip
    9884:	asr	r3, ip, #31
    9888:	strd	r2, [sp, #24]
    988c:	mov	r2, #80	; 0x50
    9890:	ldr	r4, [sp, #28]
    9894:	mov	r3, #0
    9898:	str	ip, [sp, #108]	; 0x6c
    989c:	mov	ip, #16
    98a0:	strd	r2, [sp, #64]	; 0x40
    98a4:	str	r4, [sp, #112]	; 0x70
    98a8:	str	ip, [sp, #140]	; 0x8c
    98ac:	str	ip, [sp, #148]	; 0x94
    98b0:	bl	8674 <acl_create_entry@plt+0x33f0>
    98b4:	mov	r0, r8
    98b8:	mov	r1, r7
    98bc:	add	r2, sp, #52	; 0x34
    98c0:	bl	3bdb4 <acl_create_entry@plt+0x36b30>
    98c4:	cmp	r0, #0
    98c8:	blt	9c90 <acl_create_entry@plt+0x4a0c>
    98cc:	ldr	r0, [sp, #56]	; 0x38
    98d0:	bl	4810 <fileno@plt>
    98d4:	mov	r1, #292	; 0x124
    98d8:	bl	5200 <fchmod@plt>
    98dc:	ldr	r0, [sp, #56]	; 0x38
    98e0:	mov	r2, #80	; 0x50
    98e4:	mov	r3, #0
    98e8:	str	sl, [sp]
    98ec:	bl	4dbc <fseeko64@plt>
    98f0:	cmp	r0, sl
    98f4:	blt	9aa4 <acl_create_entry@plt+0x4820>
    98f8:	mov	r0, r7
    98fc:	ldr	r1, [r6]
    9900:	bl	87c4 <acl_create_entry@plt+0x3540>
    9904:	str	r0, [sp, #156]	; 0x9c
    9908:	ldr	r0, [sp, #56]	; 0x38
    990c:	str	r1, [sp, #160]	; 0xa0
    9910:	bl	49c0 <ftello64@plt>
    9914:	ldr	ip, [r6, #4]
    9918:	subs	r0, r0, #80	; 0x50
    991c:	sbc	r1, r1, #0
    9920:	str	r0, [sp, #164]	; 0xa4
    9924:	str	r1, [sp, #168]	; 0xa8
    9928:	mov	r2, #1
    992c:	ldr	r3, [sp, #56]	; 0x38
    9930:	ldm	ip, {r0, r1}
    9934:	bl	4ea0 <fwrite@plt>
    9938:	ldr	r3, [r6, #4]
    993c:	mov	r2, #0
    9940:	ldr	r0, [sp, #56]	; 0x38
    9944:	ldr	r3, [r3, #4]
    9948:	str	r2, [sp, #176]	; 0xb0
    994c:	str	r3, [sp, #172]	; 0xac
    9950:	bl	49c0 <ftello64@plt>
    9954:	mov	r7, r0
    9958:	mov	r5, r1
    995c:	ldr	r0, [sp, #56]	; 0x38
    9960:	mov	r1, #0
    9964:	mov	r2, #0
    9968:	mov	r3, #0
    996c:	str	r1, [sp]
    9970:	str	r7, [sp, #116]	; 0x74
    9974:	str	r5, [sp, #120]	; 0x78
    9978:	bl	4dbc <fseeko64@plt>
    997c:	cmp	r0, #0
    9980:	blt	9aa4 <acl_create_entry@plt+0x4820>
    9984:	mov	r0, r9
    9988:	mov	r1, #80	; 0x50
    998c:	mov	r2, #1
    9990:	ldr	r3, [sp, #56]	; 0x38
    9994:	bl	4ea0 <fwrite@plt>
    9998:	ldr	r0, [sp, #56]	; 0x38
    999c:	bl	5188 <ferror@plt>
    99a0:	subs	r4, r0, #0
    99a4:	beq	99b4 <acl_create_entry@plt+0x4730>
    99a8:	bl	5248 <__errno_location@plt>
    99ac:	ldr	r4, [r0]
    99b0:	rsb	r4, r4, #0
    99b4:	ldr	r0, [sp, #56]	; 0x38
    99b8:	bl	499c <fclose@plt>
    99bc:	cmp	r4, #0
    99c0:	blt	9c74 <acl_create_entry@plt+0x49f0>
    99c4:	ldr	r0, [sp, #52]	; 0x34
    99c8:	mov	r1, r8
    99cc:	bl	4984 <rename@plt>
    99d0:	cmp	r0, #0
    99d4:	blt	9c74 <acl_create_entry@plt+0x49f0>
    99d8:	bl	342fc <acl_create_entry@plt+0x2f078>
    99dc:	cmp	r0, #6
    99e0:	bgt	9f2c <acl_create_entry@plt+0x4ca8>
    99e4:	bl	342fc <acl_create_entry@plt+0x2f078>
    99e8:	cmp	r0, #6
    99ec:	bgt	9ef0 <acl_create_entry@plt+0x4c6c>
    99f0:	bl	342fc <acl_create_entry@plt+0x2f078>
    99f4:	cmp	r0, #6
    99f8:	bgt	9eb4 <acl_create_entry@plt+0x4c30>
    99fc:	bl	342fc <acl_create_entry@plt+0x2f078>
    9a00:	cmp	r0, #6
    9a04:	bgt	9e64 <acl_create_entry@plt+0x4be0>
    9a08:	bl	342fc <acl_create_entry@plt+0x2f078>
    9a0c:	cmp	r0, #6
    9a10:	bgt	9e0c <acl_create_entry@plt+0x4b88>
    9a14:	bl	342fc <acl_create_entry@plt+0x2f078>
    9a18:	cmp	r0, #6
    9a1c:	bgt	9db4 <acl_create_entry@plt+0x4b30>
    9a20:	bl	342fc <acl_create_entry@plt+0x2f078>
    9a24:	cmp	r0, #6
    9a28:	bgt	9d74 <acl_create_entry@plt+0x4af0>
    9a2c:	bl	342fc <acl_create_entry@plt+0x2f078>
    9a30:	cmp	r0, #6
    9a34:	bgt	9c98 <acl_create_entry@plt+0x4a14>
    9a38:	ldr	r0, [sp, #52]	; 0x34
    9a3c:	mov	r5, #0
    9a40:	bl	4b7c <free@plt>
    9a44:	mov	r1, #0
    9a48:	mov	r0, r8
    9a4c:	mov	r2, r1
    9a50:	bl	26874 <acl_create_entry@plt+0x215f0>
    9a54:	mov	r0, r8
    9a58:	bl	4b7c <free@plt>
    9a5c:	b	94f8 <acl_create_entry@plt+0x4274>
    9a60:	bl	342fc <acl_create_entry@plt+0x2f078>
    9a64:	cmp	r0, #2
    9a68:	ble	9a9c <acl_create_entry@plt+0x4818>
    9a6c:	ldr	lr, [pc, #1436]	; a010 <acl_create_entry@plt+0x4d8c>
    9a70:	mov	r1, r4
    9a74:	ldr	ip, [pc, #1432]	; a014 <acl_create_entry@plt+0x4d90>
    9a78:	mov	r0, #3
    9a7c:	ldr	r2, [pc, #1428]	; a018 <acl_create_entry@plt+0x4d94>
    9a80:	add	lr, pc, lr
    9a84:	add	ip, pc, ip
    9a88:	mov	r3, #628	; 0x274
    9a8c:	add	r2, pc, r2
    9a90:	str	lr, [sp]
    9a94:	str	ip, [sp, #4]
    9a98:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9a9c:	mov	r5, #1
    9aa0:	b	957c <acl_create_entry@plt+0x42f8>
    9aa4:	ldr	r0, [sp, #56]	; 0x38
    9aa8:	bl	499c <fclose@plt>
    9aac:	ldr	r0, [sp, #52]	; 0x34
    9ab0:	bl	38a00 <acl_create_entry@plt+0x3377c>
    9ab4:	bl	5248 <__errno_location@plt>
    9ab8:	ldr	r4, [r0]
    9abc:	ldr	r0, [sp, #52]	; 0x34
    9ac0:	rsb	r4, r4, #0
    9ac4:	bl	4b7c <free@plt>
    9ac8:	cmp	r4, #0
    9acc:	movge	r5, #0
    9ad0:	bge	9a44 <acl_create_entry@plt+0x47c0>
    9ad4:	bl	342fc <acl_create_entry@plt+0x2f078>
    9ad8:	cmp	r0, #2
    9adc:	bgt	9cd4 <acl_create_entry@plt+0x4a50>
    9ae0:	mov	r5, #1
    9ae4:	b	9a44 <acl_create_entry@plt+0x47c0>
    9ae8:	bl	4f6c <__stack_chk_fail@plt>
    9aec:	ldr	ip, [r6, #4]
    9af0:	mov	r0, #7
    9af4:	ldr	r4, [pc, #1312]	; a01c <acl_create_entry@plt+0x4d98>
    9af8:	mov	r1, #0
    9afc:	ldr	lr, [pc, #1308]	; a020 <acl_create_entry@plt+0x4d9c>
    9b00:	movw	r3, #650	; 0x28a
    9b04:	add	r4, pc, r4
    9b08:	ldr	r2, [pc, #1300]	; a024 <acl_create_entry@plt+0x4da0>
    9b0c:	add	lr, pc, lr
    9b10:	stm	sp, {r4, lr}
    9b14:	ldr	lr, [ip, #20]
    9b18:	add	r2, pc, r2
    9b1c:	str	lr, [sp, #8]
    9b20:	ldr	ip, [ip, #16]
    9b24:	str	ip, [sp, #12]
    9b28:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9b2c:	b	9744 <acl_create_entry@plt+0x44c0>
    9b30:	ldr	lr, [pc, #1264]	; a028 <acl_create_entry@plt+0x4da4>
    9b34:	mov	r0, #7
    9b38:	ldr	ip, [pc, #1260]	; a02c <acl_create_entry@plt+0x4da8>
    9b3c:	mov	r1, #0
    9b40:	add	lr, pc, lr
    9b44:	str	lr, [sp]
    9b48:	add	ip, pc, ip
    9b4c:	str	ip, [sp, #4]
    9b50:	ldr	ip, [r6, #4]
    9b54:	mov	r3, #648	; 0x288
    9b58:	ldr	r2, [pc, #1232]	; a030 <acl_create_entry@plt+0x4dac>
    9b5c:	ldr	ip, [ip, #4]
    9b60:	add	r2, pc, r2
    9b64:	str	ip, [sp, #8]
    9b68:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9b6c:	b	9738 <acl_create_entry@plt+0x44b4>
    9b70:	ldr	r3, [r6, #8]
    9b74:	mov	ip, #20
    9b78:	ldr	r2, [pc, #1204]	; a034 <acl_create_entry@plt+0x4db0>
    9b7c:	mov	r0, #7
    9b80:	ldr	lr, [pc, #1200]	; a038 <acl_create_entry@plt+0x4db4>
    9b84:	mov	r1, #0
    9b88:	mul	ip, ip, r3
    9b8c:	add	r2, pc, r2
    9b90:	str	r2, [sp, #4]
    9b94:	add	lr, pc, lr
    9b98:	ldr	r2, [pc, #1180]	; a03c <acl_create_entry@plt+0x4db8>
    9b9c:	str	r3, [sp, #12]
    9ba0:	movw	r3, #642	; 0x282
    9ba4:	str	lr, [sp]
    9ba8:	add	r2, pc, r2
    9bac:	str	ip, [sp, #8]
    9bb0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9bb4:	b	9714 <acl_create_entry@plt+0x4490>
    9bb8:	ldr	r2, [r6, #16]
    9bbc:	mov	r0, #7
    9bc0:	ldr	lr, [pc, #1144]	; a040 <acl_create_entry@plt+0x4dbc>
    9bc4:	mov	r1, #0
    9bc8:	ldr	ip, [pc, #1140]	; a044 <acl_create_entry@plt+0x4dc0>
    9bcc:	movw	r3, #646	; 0x286
    9bd0:	str	r2, [sp, #12]
    9bd4:	lsl	r2, r2, #3
    9bd8:	str	r2, [sp, #8]
    9bdc:	add	lr, pc, lr
    9be0:	ldr	r2, [pc, #1120]	; a048 <acl_create_entry@plt+0x4dc4>
    9be4:	add	ip, pc, ip
    9be8:	str	lr, [sp]
    9bec:	str	ip, [sp, #4]
    9bf0:	add	r2, pc, r2
    9bf4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9bf8:	b	972c <acl_create_entry@plt+0x44a8>
    9bfc:	ldr	lr, [pc, #1096]	; a04c <acl_create_entry@plt+0x4dc8>
    9c00:	mov	r0, #7
    9c04:	ldr	ip, [pc, #1092]	; a050 <acl_create_entry@plt+0x4dcc>
    9c08:	mov	r1, #0
    9c0c:	ldr	r2, [pc, #1088]	; a054 <acl_create_entry@plt+0x4dd0>
    9c10:	add	lr, pc, lr
    9c14:	add	ip, pc, ip
    9c18:	mov	r3, #640	; 0x280
    9c1c:	add	r2, pc, r2
    9c20:	str	lr, [sp]
    9c24:	str	ip, [sp, #4]
    9c28:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9c2c:	b	9708 <acl_create_entry@plt+0x4484>
    9c30:	ldr	r2, [r6, #12]
    9c34:	mov	r0, #7
    9c38:	ldr	lr, [pc, #1048]	; a058 <acl_create_entry@plt+0x4dd4>
    9c3c:	mov	r1, #0
    9c40:	ldr	ip, [pc, #1044]	; a05c <acl_create_entry@plt+0x4dd8>
    9c44:	mov	r3, #644	; 0x284
    9c48:	str	r2, [sp, #12]
    9c4c:	lsl	r2, r2, #3
    9c50:	str	r2, [sp, #8]
    9c54:	add	lr, pc, lr
    9c58:	ldr	r2, [pc, #1024]	; a060 <acl_create_entry@plt+0x4ddc>
    9c5c:	add	ip, pc, ip
    9c60:	str	lr, [sp]
    9c64:	str	ip, [sp, #4]
    9c68:	add	r2, pc, r2
    9c6c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9c70:	b	9720 <acl_create_entry@plt+0x449c>
    9c74:	ldr	r0, [sp, #52]	; 0x34
    9c78:	bl	38a00 <acl_create_entry@plt+0x3377c>
    9c7c:	cmp	r4, #0
    9c80:	bge	9ab4 <acl_create_entry@plt+0x4830>
    9c84:	ldr	r0, [sp, #52]	; 0x34
    9c88:	bl	4b7c <free@plt>
    9c8c:	b	9ad4 <acl_create_entry@plt+0x4850>
    9c90:	mov	r4, r0
    9c94:	b	9c84 <acl_create_entry@plt+0x4a00>
    9c98:	ldr	r2, [pc, #964]	; a064 <acl_create_entry@plt+0x4de0>
    9c9c:	mov	r0, #7
    9ca0:	ldrd	r4, [sp, #64]	; 0x40
    9ca4:	mov	r1, #0
    9ca8:	add	r2, pc, r2
    9cac:	ldr	ip, [pc, #948]	; a068 <acl_create_entry@plt+0x4de4>
    9cb0:	str	r2, [sp, #4]
    9cb4:	movw	r3, #415	; 0x19f
    9cb8:	ldr	r2, [pc, #940]	; a06c <acl_create_entry@plt+0x4de8>
    9cbc:	add	ip, pc, ip
    9cc0:	strd	r4, [sp, #8]
    9cc4:	str	ip, [sp]
    9cc8:	add	r2, pc, r2
    9ccc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9cd0:	b	9a38 <acl_create_entry@plt+0x47b4>
    9cd4:	ldr	r2, [pc, #916]	; a070 <acl_create_entry@plt+0x4dec>
    9cd8:	mov	r1, r4
    9cdc:	ldr	ip, [pc, #912]	; a074 <acl_create_entry@plt+0x4df0>
    9ce0:	mov	r0, #3
    9ce4:	add	r2, pc, r2
    9ce8:	str	r2, [sp, #4]
    9cec:	ldr	r2, [pc, #900]	; a078 <acl_create_entry@plt+0x4df4>
    9cf0:	add	ip, pc, ip
    9cf4:	str	r8, [sp, #8]
    9cf8:	movw	r3, #662	; 0x296
    9cfc:	str	ip, [sp]
    9d00:	add	r2, pc, r2
    9d04:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9d08:	b	9ae0 <acl_create_entry@plt+0x485c>
    9d0c:	mov	r4, r0
    9d10:	mov	r8, #0
    9d14:	mov	r0, r8
    9d18:	bl	4b7c <free@plt>
    9d1c:	mov	r0, r4
    9d20:	bl	51d0 <_Unwind_Resume@plt>
    9d24:	ldr	r3, [sp, #48]	; 0x30
    9d28:	mov	r4, r0
    9d2c:	cmp	r3, #0
    9d30:	beq	9d3c <acl_create_entry@plt+0x4ab8>
    9d34:	mov	r0, r3
    9d38:	bl	27cbc <acl_create_entry@plt+0x22a38>
    9d3c:	mov	r0, r4
    9d40:	bl	51d0 <_Unwind_Resume@plt>
    9d44:	mov	r4, r0
    9d48:	ldr	r0, [sp, #52]	; 0x34
    9d4c:	bl	4b7c <free@plt>
    9d50:	b	9d14 <acl_create_entry@plt+0x4a90>
    9d54:	mov	r4, r0
    9d58:	b	9d14 <acl_create_entry@plt+0x4a90>
    9d5c:	b	9d0c <acl_create_entry@plt+0x4a88>
    9d60:	b	9d0c <acl_create_entry@plt+0x4a88>
    9d64:	b	9d0c <acl_create_entry@plt+0x4a88>
    9d68:	b	9d0c <acl_create_entry@plt+0x4a88>
    9d6c:	b	9d0c <acl_create_entry@plt+0x4a88>
    9d70:	b	9d0c <acl_create_entry@plt+0x4a88>
    9d74:	ldr	lr, [pc, #768]	; a07c <acl_create_entry@plt+0x4df8>
    9d78:	mov	r0, #7
    9d7c:	ldr	ip, [pc, #764]	; a080 <acl_create_entry@plt+0x4dfc>
    9d80:	mov	r1, #0
    9d84:	add	lr, pc, lr
    9d88:	str	lr, [sp]
    9d8c:	add	ip, pc, ip
    9d90:	str	ip, [sp, #4]
    9d94:	ldr	ip, [r6, #4]
    9d98:	movw	r3, #414	; 0x19e
    9d9c:	ldr	r2, [pc, #736]	; a084 <acl_create_entry@plt+0x4e00>
    9da0:	ldr	ip, [ip, #4]
    9da4:	add	r2, pc, r2
    9da8:	str	ip, [sp, #8]
    9dac:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9db0:	b	9a2c <acl_create_entry@plt+0x47a8>
    9db4:	ldr	lr, [sp, #92]	; 0x5c
    9db8:	mov	r0, #7
    9dbc:	ldr	ip, [sp, #88]	; 0x58
    9dc0:	mov	r1, #0
    9dc4:	ldr	r5, [pc, #700]	; a088 <acl_create_entry@plt+0x4e04>
    9dc8:	movw	r3, #413	; 0x19d
    9dcc:	lsl	r2, lr, #4
    9dd0:	ldr	r4, [pc, #692]	; a08c <acl_create_entry@plt+0x4e08>
    9dd4:	orr	r2, r2, ip, lsr #28
    9dd8:	str	r2, [sp, #12]
    9ddc:	ldr	r2, [pc, #684]	; a090 <acl_create_entry@plt+0x4e0c>
    9de0:	add	r5, pc, r5
    9de4:	add	r4, pc, r4
    9de8:	str	ip, [sp, #16]
    9dec:	str	lr, [sp, #20]
    9df0:	lsl	ip, ip, #4
    9df4:	str	r5, [sp]
    9df8:	add	r2, pc, r2
    9dfc:	str	ip, [sp, #8]
    9e00:	str	r4, [sp, #4]
    9e04:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9e08:	b	9a20 <acl_create_entry@plt+0x479c>
    9e0c:	ldr	lr, [sp, #84]	; 0x54
    9e10:	mov	r0, #7
    9e14:	ldr	ip, [sp, #80]	; 0x50
    9e18:	mov	r1, #0
    9e1c:	ldr	r5, [pc, #624]	; a094 <acl_create_entry@plt+0x4e10>
    9e20:	movw	r3, #411	; 0x19b
    9e24:	lsl	r2, lr, #4
    9e28:	ldr	r4, [pc, #616]	; a098 <acl_create_entry@plt+0x4e14>
    9e2c:	orr	r2, r2, ip, lsr #28
    9e30:	str	r2, [sp, #12]
    9e34:	ldr	r2, [pc, #608]	; a09c <acl_create_entry@plt+0x4e18>
    9e38:	add	r5, pc, r5
    9e3c:	add	r4, pc, r4
    9e40:	str	ip, [sp, #16]
    9e44:	str	lr, [sp, #20]
    9e48:	lsl	ip, ip, #4
    9e4c:	str	r5, [sp]
    9e50:	add	r2, pc, r2
    9e54:	str	ip, [sp, #8]
    9e58:	str	r4, [sp, #4]
    9e5c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9e60:	b	9a14 <acl_create_entry@plt+0x4790>
    9e64:	ldr	r3, [sp, #72]	; 0x48
    9e68:	mov	ip, #24
    9e6c:	ldr	r2, [sp, #76]	; 0x4c
    9e70:	mov	r0, #7
    9e74:	ldr	r7, [pc, #548]	; a0a0 <acl_create_entry@plt+0x4e1c>
    9e78:	mov	r1, #0
    9e7c:	umull	r4, r5, r3, ip
    9e80:	ldr	lr, [pc, #540]	; a0a4 <acl_create_entry@plt+0x4e20>
    9e84:	str	r2, [sp, #20]
    9e88:	add	r7, pc, r7
    9e8c:	add	lr, pc, lr
    9e90:	str	r3, [sp, #16]
    9e94:	stm	sp, {r7, lr}
    9e98:	movw	r3, #409	; 0x199
    9e9c:	mla	r5, ip, r2, r5
    9ea0:	ldr	r2, [pc, #512]	; a0a8 <acl_create_entry@plt+0x4e24>
    9ea4:	add	r2, pc, r2
    9ea8:	strd	r4, [sp, #8]
    9eac:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9eb0:	b	9a08 <acl_create_entry@plt+0x4784>
    9eb4:	ldr	r2, [pc, #496]	; a0ac <acl_create_entry@plt+0x4e28>
    9eb8:	mov	r1, #80	; 0x50
    9ebc:	ldr	r3, [pc, #492]	; a0b0 <acl_create_entry@plt+0x4e2c>
    9ec0:	mov	r0, #7
    9ec4:	add	r2, pc, r2
    9ec8:	str	r2, [sp, #4]
    9ecc:	ldr	r2, [pc, #480]	; a0b4 <acl_create_entry@plt+0x4e30>
    9ed0:	add	r3, pc, r3
    9ed4:	str	r1, [sp, #8]
    9ed8:	mov	r1, #0
    9edc:	str	r3, [sp]
    9ee0:	add	r2, pc, r2
    9ee4:	movw	r3, #407	; 0x197
    9ee8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9eec:	b	99fc <acl_create_entry@plt+0x4778>
    9ef0:	ldr	r2, [pc, #448]	; a0b8 <acl_create_entry@plt+0x4e34>
    9ef4:	mov	r0, #7
    9ef8:	ldr	ip, [pc, #444]	; a0bc <acl_create_entry@plt+0x4e38>
    9efc:	mov	r1, #0
    9f00:	add	r2, pc, r2
    9f04:	str	r2, [sp, #4]
    9f08:	ldr	r2, [pc, #432]	; a0c0 <acl_create_entry@plt+0x4e3c>
    9f0c:	add	ip, pc, ip
    9f10:	str	r7, [sp, #8]
    9f14:	movw	r3, #406	; 0x196
    9f18:	str	r5, [sp, #12]
    9f1c:	add	r2, pc, r2
    9f20:	str	ip, [sp]
    9f24:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9f28:	b	99f0 <acl_create_entry@plt+0x476c>
    9f2c:	ldr	lr, [pc, #400]	; a0c4 <acl_create_entry@plt+0x4e40>
    9f30:	mov	r0, #7
    9f34:	ldr	ip, [pc, #396]	; a0c8 <acl_create_entry@plt+0x4e44>
    9f38:	mov	r1, #0
    9f3c:	ldr	r2, [pc, #392]	; a0cc <acl_create_entry@plt+0x4e48>
    9f40:	add	lr, pc, lr
    9f44:	add	ip, pc, ip
    9f48:	movw	r3, #405	; 0x195
    9f4c:	add	r2, pc, r2
    9f50:	str	lr, [sp]
    9f54:	str	ip, [sp, #4]
    9f58:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    9f5c:	b	99e4 <acl_create_entry@plt+0x4760>
    9f60:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f64:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f68:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f6c:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f70:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f74:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f78:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f7c:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f80:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f84:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f88:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f8c:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f90:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f94:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f98:	b	9d0c <acl_create_entry@plt+0x4a88>
    9f9c:	b	9d0c <acl_create_entry@plt+0x4a88>
    9fa0:	b	9d0c <acl_create_entry@plt+0x4a88>
    9fa4:	andeq	r1, r6, r4, ror #16
    9fa8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9fac:	muleq	r3, r0, r2
    9fb0:	andeq	fp, r5, r0, lsr #20
    9fb4:	andeq	r8, r3, r0, asr #2
    9fb8:	andeq	r9, r3, r8, lsl #5
    9fbc:	andeq	r8, r3, r4, lsl r1
    9fc0:	strdeq	r8, [r3], -r0
    9fc4:			; <UNDEFINED> instruction: 0x00037fb0
    9fc8:	ldrdeq	r8, [r3], -r0
    9fcc:	strheq	r8, [r3], -r0
    9fd0:	andeq	r0, r0, r4, ror #7
    9fd4:	andeq	r7, r3, ip, asr #6
    9fd8:	andeq	r7, r3, r4, lsl lr
    9fdc:	andeq	r8, r3, ip, ror r0
    9fe0:	andeq	r7, r3, r0, lsr #28
    9fe4:	andeq	r8, r3, r4, lsr r0
    9fe8:	muleq	r5, r0, r7
    9fec:	andeq	r7, r3, r4, ror sp
    9ff0:	andeq	r7, r3, r8, asr sp
    9ff4:	andeq	r8, r3, r0, lsl r0
    9ff8:	andeq	r7, r3, ip, ror ip
    9ffc:	andeq	r8, r3, ip, lsl r0
    a000:	andeq	r7, r3, r0, lsl #25
    a004:	andeq	r8, r4, r0, lsr r1
    a008:	ldrdeq	r7, [r3], -r4
    a00c:	andeq	r6, r3, ip, lsr #18
    a010:	andeq	r7, r3, r4, ror #18
    a014:	strdeq	r7, [r3], -ip
    a018:	andeq	r7, r3, r0, ror r9
    a01c:	andeq	r7, r3, r0, ror #17
    a020:	andeq	r7, r3, r0, asr ip
    a024:	andeq	r7, r3, r4, ror #17
    a028:	andeq	r7, r3, r4, lsr #17
    a02c:	strdeq	r7, [r3], -r4
    a030:	muleq	r3, ip, r8
    a034:	andeq	r7, r3, r4, asr #22
    a038:	andeq	r7, r3, r0, asr r8
    a03c:	andeq	r7, r3, r4, asr r8
    a040:	andeq	r7, r3, r8, lsl #16
    a044:	andeq	r7, r3, r4, lsr fp
    a048:	andeq	r7, r3, ip, lsl #16
    a04c:	ldrdeq	r7, [r3], -r4
    a050:	andeq	r7, r3, r4, lsr #21
    a054:	andeq	r7, r3, r0, ror #15
    a058:	muleq	r3, r0, r7
    a05c:	muleq	r3, r8, sl
    a060:	muleq	r3, r4, r7
    a064:	strdeq	r7, [r3], -r8
    a068:	andeq	r7, r3, ip, lsl r7
    a06c:	andeq	r7, r3, r4, lsr r7
    a070:	ldrdeq	r7, [r3], -r4
    a074:	strdeq	r7, [r3], -r4
    a078:	strdeq	r7, [r3], -ip
    a07c:	andeq	r7, r3, r4, asr r6
    a080:	strdeq	r7, [r3], -r4
    a084:	andeq	r7, r3, r8, asr r6
    a088:	strdeq	r7, [r3], -r8
    a08c:	andeq	r7, r3, r4, ror sl
    a090:	andeq	r7, r3, r4, lsl #12
    a094:	andeq	r7, r3, r0, lsr #11
    a098:	strdeq	r7, [r3], -r4
    a09c:	andeq	r7, r3, ip, lsr #11
    a0a0:	andeq	r7, r3, r0, asr r5
    a0a4:	andeq	r7, r3, ip, ror r9
    a0a8:	andeq	r7, r3, r8, asr r5
    a0ac:	andeq	r7, r3, r4, lsr #18
    a0b0:	andeq	r7, r3, r8, lsl #10
    a0b4:	andeq	r7, r3, ip, lsl r5
    a0b8:	andeq	r7, r3, r8, asr #17
    a0bc:	andeq	r7, r3, ip, asr #9
    a0c0:	andeq	r7, r3, r0, ror #9
    a0c4:	muleq	r3, r8, r4
    a0c8:	andeq	r7, r3, ip, ror #16
    a0cc:			; <UNDEFINED> instruction: 0x000374b0
    a0d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a0d4:	sub	sp, sp, #52	; 0x34
    a0d8:	ldr	sl, [pc, #1184]	; a580 <acl_create_entry@plt+0x52fc>
    a0dc:	mov	r3, #0
    a0e0:	ldr	lr, [pc, #1180]	; a584 <acl_create_entry@plt+0x5300>
    a0e4:	mov	r9, r3
    a0e8:	add	sl, pc, sl
    a0ec:	str	r0, [sp, #28]
    a0f0:	ldr	r7, [pc, #1168]	; a588 <acl_create_entry@plt+0x5304>
    a0f4:	mov	r8, r3
    a0f8:	ldr	lr, [sl, lr]
    a0fc:	mov	r4, r1
    a100:	ldr	r6, [pc, #1156]	; a58c <acl_create_entry@plt+0x5308>
    a104:	add	r7, pc, r7
    a108:	str	r3, [sp, #40]	; 0x28
    a10c:	mov	r1, #120	; 0x78
    a110:	ldr	r3, [lr]
    a114:	add	r6, pc, r6
    a118:	mov	r5, r2
    a11c:	str	r1, [sp, #32]
    a120:	mvn	r2, #0
    a124:	add	r1, sp, #32
    a128:	str	lr, [sp, #20]
    a12c:	str	r1, [sp, #24]
    a130:	str	r2, [sp, #36]	; 0x24
    a134:	str	r3, [sp, #44]	; 0x2c
    a138:	str	r8, [sp]
    a13c:	mov	r0, r4
    a140:	mov	r1, r5
    a144:	mov	r2, r7
    a148:	mov	r3, r6
    a14c:	bl	4bac <getopt_long@plt>
    a150:	cmp	r0, #0
    a154:	blt	a358 <acl_create_entry@plt+0x50d4>
    a158:	sub	ip, r0, #63	; 0x3f
    a15c:	cmp	ip, #53	; 0x35
    a160:	addls	pc, pc, ip, lsl #2
    a164:	b	a2fc <acl_create_entry@plt+0x5078>
    a168:	b	a250 <acl_create_entry@plt+0x4fcc>
    a16c:	b	a2fc <acl_create_entry@plt+0x5078>
    a170:	b	a2fc <acl_create_entry@plt+0x5078>
    a174:	b	a2fc <acl_create_entry@plt+0x5078>
    a178:	b	a2fc <acl_create_entry@plt+0x5078>
    a17c:	b	a2fc <acl_create_entry@plt+0x5078>
    a180:	b	a2ec <acl_create_entry@plt+0x5068>
    a184:	b	a2fc <acl_create_entry@plt+0x5078>
    a188:	b	a2fc <acl_create_entry@plt+0x5078>
    a18c:	b	a2fc <acl_create_entry@plt+0x5078>
    a190:	b	a2fc <acl_create_entry@plt+0x5078>
    a194:	b	a2fc <acl_create_entry@plt+0x5078>
    a198:	b	a2fc <acl_create_entry@plt+0x5078>
    a19c:	b	a2fc <acl_create_entry@plt+0x5078>
    a1a0:	b	a2fc <acl_create_entry@plt+0x5078>
    a1a4:	b	a2fc <acl_create_entry@plt+0x5078>
    a1a8:	b	a2fc <acl_create_entry@plt+0x5078>
    a1ac:	b	a2fc <acl_create_entry@plt+0x5078>
    a1b0:	b	a2fc <acl_create_entry@plt+0x5078>
    a1b4:	b	a2fc <acl_create_entry@plt+0x5078>
    a1b8:	b	a2fc <acl_create_entry@plt+0x5078>
    a1bc:	b	a2fc <acl_create_entry@plt+0x5078>
    a1c0:	b	a2fc <acl_create_entry@plt+0x5078>
    a1c4:	b	a2fc <acl_create_entry@plt+0x5078>
    a1c8:	b	a2fc <acl_create_entry@plt+0x5078>
    a1cc:	b	a2fc <acl_create_entry@plt+0x5078>
    a1d0:	b	a2fc <acl_create_entry@plt+0x5078>
    a1d4:	b	a2fc <acl_create_entry@plt+0x5078>
    a1d8:	b	a2fc <acl_create_entry@plt+0x5078>
    a1dc:	b	a2fc <acl_create_entry@plt+0x5078>
    a1e0:	b	a2fc <acl_create_entry@plt+0x5078>
    a1e4:	b	a2fc <acl_create_entry@plt+0x5078>
    a1e8:	b	a2fc <acl_create_entry@plt+0x5078>
    a1ec:	b	a2fc <acl_create_entry@plt+0x5078>
    a1f0:	b	a2fc <acl_create_entry@plt+0x5078>
    a1f4:	b	a2fc <acl_create_entry@plt+0x5078>
    a1f8:	b	a2fc <acl_create_entry@plt+0x5078>
    a1fc:	b	a2fc <acl_create_entry@plt+0x5078>
    a200:	b	a240 <acl_create_entry@plt+0x4fbc>
    a204:	b	a2fc <acl_create_entry@plt+0x5078>
    a208:	b	a2fc <acl_create_entry@plt+0x5078>
    a20c:	b	a2c8 <acl_create_entry@plt+0x5044>
    a210:	b	a2fc <acl_create_entry@plt+0x5078>
    a214:	b	a2fc <acl_create_entry@plt+0x5078>
    a218:	b	a2fc <acl_create_entry@plt+0x5078>
    a21c:	b	a2fc <acl_create_entry@plt+0x5078>
    a220:	b	a2fc <acl_create_entry@plt+0x5078>
    a224:	b	a2fc <acl_create_entry@plt+0x5078>
    a228:	b	a2fc <acl_create_entry@plt+0x5078>
    a22c:	b	a2fc <acl_create_entry@plt+0x5078>
    a230:	b	a240 <acl_create_entry@plt+0x4fbc>
    a234:	b	a2fc <acl_create_entry@plt+0x5078>
    a238:	b	a240 <acl_create_entry@plt+0x4fbc>
    a23c:	b	a270 <acl_create_entry@plt+0x4fec>
    a240:	mov	fp, r0
    a244:	bl	342fc <acl_create_entry@plt+0x2f078>
    a248:	cmp	r0, #5
    a24c:	bgt	a31c <acl_create_entry@plt+0x5098>
    a250:	mov	r0, #1
    a254:	ldr	r1, [sp, #20]
    a258:	ldr	r2, [sp, #44]	; 0x2c
    a25c:	ldr	r3, [r1]
    a260:	cmp	r2, r3
    a264:	bne	a57c <acl_create_entry@plt+0x52f8>
    a268:	add	sp, sp, #52	; 0x34
    a26c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a270:	ldr	r3, [pc, #792]	; a590 <acl_create_entry@plt+0x530c>
    a274:	add	r1, sp, #32
    a278:	ldr	fp, [sl, r3]
    a27c:	ldr	r0, [fp]
    a280:	bl	38bc0 <acl_create_entry@plt+0x3393c>
    a284:	cmp	r0, #0
    a288:	bge	a138 <acl_create_entry@plt+0x4eb4>
    a28c:	ldr	r3, [pc, #768]	; a594 <acl_create_entry@plt+0x5310>
    a290:	rsb	r0, r0, #0
    a294:	ldr	r5, [fp]
    a298:	ldr	r3, [sl, r3]
    a29c:	ldr	r4, [r3]
    a2a0:	bl	4804 <strerror@plt>
    a2a4:	ldr	r2, [pc, #748]	; a598 <acl_create_entry@plt+0x5314>
    a2a8:	mov	r3, r5
    a2ac:	mov	r1, #1
    a2b0:	add	r2, pc, r2
    a2b4:	str	r0, [sp]
    a2b8:	mov	r0, r4
    a2bc:	bl	4f90 <__fprintf_chk@plt>
    a2c0:	mov	r0, #1
    a2c4:	bl	5218 <exit@plt>
    a2c8:	ldr	r3, [pc, #716]	; a59c <acl_create_entry@plt+0x5318>
    a2cc:	mov	r0, #1
    a2d0:	ldr	r1, [pc, #712]	; a5a0 <acl_create_entry@plt+0x531c>
    a2d4:	ldr	r3, [sl, r3]
    a2d8:	add	r1, pc, r1
    a2dc:	ldr	r2, [r3]
    a2e0:	bl	49cc <__printf_chk@plt>
    a2e4:	mov	r0, #0
    a2e8:	b	a254 <acl_create_entry@plt+0x4fd0>
    a2ec:	ldr	r3, [pc, #668]	; a590 <acl_create_entry@plt+0x530c>
    a2f0:	ldr	r3, [sl, r3]
    a2f4:	ldr	r9, [r3]
    a2f8:	b	a138 <acl_create_entry@plt+0x4eb4>
    a2fc:	ldr	r0, [pc, #672]	; a5a4 <acl_create_entry@plt+0x5320>
    a300:	mov	r2, #100	; 0x64
    a304:	ldr	r1, [pc, #668]	; a5a8 <acl_create_entry@plt+0x5324>
    a308:	ldr	r3, [pc, #668]	; a5ac <acl_create_entry@plt+0x5328>
    a30c:	add	r0, pc, r0
    a310:	add	r1, pc, r1
    a314:	add	r3, pc, r3
    a318:	bl	335c8 <acl_create_entry@plt+0x2e344>
    a31c:	ldr	r2, [pc, #652]	; a5b0 <acl_create_entry@plt+0x532c>
    a320:	mov	r0, #6
    a324:	ldr	ip, [pc, #648]	; a5b4 <acl_create_entry@plt+0x5330>
    a328:	mov	r1, #0
    a32c:	add	r2, pc, r2
    a330:	str	r2, [sp, #4]
    a334:	ldr	r2, [pc, #636]	; a5b8 <acl_create_entry@plt+0x5334>
    a338:	add	ip, pc, ip
    a33c:	str	fp, [sp, #8]
    a340:	mov	r3, #93	; 0x5d
    a344:	str	ip, [sp]
    a348:	add	r2, pc, r2
    a34c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    a350:	mov	r0, #1
    a354:	b	a254 <acl_create_entry@plt+0x4fd0>
    a358:	ldr	r3, [pc, #604]	; a5bc <acl_create_entry@plt+0x5338>
    a35c:	ldr	r3, [sl, r3]
    a360:	ldr	r3, [r3]
    a364:	cmp	r4, r3
    a368:	bgt	a464 <acl_create_entry@plt+0x51e0>
    a36c:	mov	r0, #1
    a370:	bl	376c4 <acl_create_entry@plt+0x32440>
    a374:	ldr	r8, [sp, #32]
    a378:	mov	r4, r0
    a37c:	mov	r5, r1
    a380:	bl	4b4c <getuid@plt>
    a384:	subs	r6, r0, #0
    a388:	bne	a3bc <acl_create_entry@plt+0x5138>
    a38c:	ldr	r0, [sp, #28]
    a390:	bl	15a1c <acl_create_entry@plt+0x10798>
    a394:	subs	r7, r0, #0
    a398:	beq	a3bc <acl_create_entry@plt+0x5138>
    a39c:	ldr	r1, [sp, #32]
    a3a0:	cmp	r1, #5
    a3a4:	movcc	r1, #5
    a3a8:	bl	15b04 <acl_create_entry@plt+0x10880>
    a3ac:	cmp	r0, #0
    a3b0:	blt	a4e4 <acl_create_entry@plt+0x5260>
    a3b4:	mov	r0, r7
    a3b8:	bl	1581c <acl_create_entry@plt+0x10598>
    a3bc:	ldr	r0, [sp, #28]
    a3c0:	bl	25af4 <acl_create_entry@plt+0x20870>
    a3c4:	subs	r6, r0, #0
    a3c8:	beq	a4a0 <acl_create_entry@plt+0x521c>
    a3cc:	mov	r3, #1
    a3d0:	strh	r3, [sp, #40]	; 0x28
    a3d4:	bl	25b8c <acl_create_entry@plt+0x20908>
    a3d8:	cmp	r0, #0
    a3dc:	str	r0, [sp, #36]	; 0x24
    a3e0:	blt	a530 <acl_create_entry@plt+0x52ac>
    a3e4:	movw	r3, #16960	; 0x4240
    a3e8:	movt	r3, #15
    a3ec:	add	r7, sp, #36	; 0x24
    a3f0:	umlal	r4, r5, r3, r8
    a3f4:	cmp	r9, #0
    a3f8:	beq	a410 <acl_create_entry@plt+0x518c>
    a3fc:	mov	r0, r9
    a400:	mov	r1, #0
    a404:	bl	4bc4 <access@plt>
    a408:	cmp	r0, #0
    a40c:	bge	a48c <acl_create_entry@plt+0x5208>
    a410:	mov	r0, r6
    a414:	bl	25b6c <acl_create_entry@plt+0x208e8>
    a418:	cmp	r0, #0
    a41c:	bne	a48c <acl_create_entry@plt+0x5208>
    a420:	mov	r0, #1
    a424:	bl	376c4 <acl_create_entry@plt+0x32440>
    a428:	cmp	r5, r1
    a42c:	cmpeq	r4, r0
    a430:	bls	a574 <acl_create_entry@plt+0x52f0>
    a434:	mov	r0, r7
    a438:	mov	r1, #1
    a43c:	mov	r2, #1000	; 0x3e8
    a440:	bl	4f9c <poll@plt>
    a444:	cmp	r0, #0
    a448:	ble	a3f4 <acl_create_entry@plt+0x5170>
    a44c:	ldrh	r3, [sp, #42]	; 0x2a
    a450:	tst	r3, #1
    a454:	beq	a3f4 <acl_create_entry@plt+0x5170>
    a458:	mov	r0, r6
    a45c:	bl	25c04 <acl_create_entry@plt+0x20980>
    a460:	b	a3f4 <acl_create_entry@plt+0x5170>
    a464:	ldr	r0, [pc, #296]	; a594 <acl_create_entry@plt+0x5310>
    a468:	mov	r1, #1
    a46c:	ldr	r2, [pc, #332]	; a5c0 <acl_create_entry@plt+0x533c>
    a470:	ldr	r3, [r5, r3, lsl #2]
    a474:	ldr	r0, [sl, r0]
    a478:	add	r2, pc, r2
    a47c:	ldr	r0, [r0]
    a480:	bl	4f90 <__fprintf_chk@plt>
    a484:	mov	r0, #1
    a488:	b	a254 <acl_create_entry@plt+0x4fd0>
    a48c:	mov	r4, #0
    a490:	mov	r0, r6
    a494:	bl	25b2c <acl_create_entry@plt+0x208a8>
    a498:	mov	r0, r4
    a49c:	b	a254 <acl_create_entry@plt+0x4fd0>
    a4a0:	bl	342fc <acl_create_entry@plt+0x2f078>
    a4a4:	cmp	r0, #2
    a4a8:	ble	a250 <acl_create_entry@plt+0x4fcc>
    a4ac:	ldr	lr, [pc, #272]	; a5c4 <acl_create_entry@plt+0x5340>
    a4b0:	mov	r1, r6
    a4b4:	ldr	ip, [pc, #268]	; a5c8 <acl_create_entry@plt+0x5344>
    a4b8:	mov	r0, #3
    a4bc:	ldr	r2, [pc, #264]	; a5cc <acl_create_entry@plt+0x5348>
    a4c0:	add	lr, pc, lr
    a4c4:	add	ip, pc, ip
    a4c8:	mov	r3, #128	; 0x80
    a4cc:	add	r2, pc, r2
    a4d0:	str	lr, [sp]
    a4d4:	str	ip, [sp, #4]
    a4d8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    a4dc:	mov	r0, #1
    a4e0:	b	a254 <acl_create_entry@plt+0x4fd0>
    a4e4:	bl	342fc <acl_create_entry@plt+0x2f078>
    a4e8:	cmp	r0, #6
    a4ec:	ble	a520 <acl_create_entry@plt+0x529c>
    a4f0:	ldr	lr, [pc, #216]	; a5d0 <acl_create_entry@plt+0x534c>
    a4f4:	mov	r1, r6
    a4f8:	ldr	ip, [pc, #212]	; a5d4 <acl_create_entry@plt+0x5350>
    a4fc:	mov	r0, #7
    a500:	ldr	r2, [pc, #208]	; a5d8 <acl_create_entry@plt+0x5354>
    a504:	add	lr, pc, lr
    a508:	add	ip, pc, ip
    a50c:	mov	r3, #118	; 0x76
    a510:	add	r2, pc, r2
    a514:	str	lr, [sp]
    a518:	str	ip, [sp, #4]
    a51c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    a520:	mov	r0, r7
    a524:	bl	1581c <acl_create_entry@plt+0x10598>
    a528:	mov	r0, #0
    a52c:	b	a254 <acl_create_entry@plt+0x4fd0>
    a530:	bl	342fc <acl_create_entry@plt+0x2f078>
    a534:	cmp	r0, #6
    a538:	ble	a48c <acl_create_entry@plt+0x5208>
    a53c:	ldr	lr, [pc, #152]	; a5dc <acl_create_entry@plt+0x5358>
    a540:	mov	r1, #0
    a544:	ldr	ip, [pc, #148]	; a5e0 <acl_create_entry@plt+0x535c>
    a548:	mov	r3, #135	; 0x87
    a54c:	ldr	r2, [pc, #144]	; a5e4 <acl_create_entry@plt+0x5360>
    a550:	add	lr, pc, lr
    a554:	add	ip, pc, ip
    a558:	str	lr, [sp]
    a55c:	add	r2, pc, r2
    a560:	str	ip, [sp, #4]
    a564:	mov	r0, #7
    a568:	mov	r4, r1
    a56c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    a570:	b	a490 <acl_create_entry@plt+0x520c>
    a574:	mov	r4, #1
    a578:	b	a490 <acl_create_entry@plt+0x520c>
    a57c:	bl	4f6c <__stack_chk_fail@plt>
    a580:	andeq	r0, r6, r8, lsl fp
    a584:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a588:	andeq	r7, r3, r8, lsr #19
    a58c:	andeq	sl, r5, r4, asr #26
    a590:	andeq	r0, r0, r4, ror #7
    a594:	andeq	r0, r0, r0, ror #7
    a598:	andeq	r7, r3, r8, lsl #13
    a59c:	ldrdeq	r0, [r0], -r8
    a5a0:	andeq	r7, r3, r0, lsl #13
    a5a4:	andeq	r7, r3, ip, lsl #15
    a5a8:	andeq	r7, r3, ip, asr #14
    a5ac:	andeq	r7, r3, ip, ror #16
    a5b0:	andeq	r7, r3, ip, asr #14
    a5b4:	andeq	r7, r3, r4, asr r8
    a5b8:	andeq	r7, r3, r4, lsl r7
    a5bc:	andeq	r0, r0, r4, asr #7
    a5c0:	andeq	r7, r3, r0, asr #12
    a5c4:	andeq	r7, r3, ip, asr #13
    a5c8:	andeq	r7, r3, r8, lsr #12
    a5cc:	muleq	r3, r0, r5
    a5d0:	andeq	r7, r3, r8, lsl #13
    a5d4:	andeq	r7, r3, ip, asr #11
    a5d8:	andeq	r7, r3, ip, asr #10
    a5dc:	andeq	r7, r3, ip, lsr r6
    a5e0:			; <UNDEFINED> instruction: 0x000375b4
    a5e4:	andeq	r7, r3, r0, lsl #10
    a5e8:	ldr	r3, [pc, #392]	; a778 <acl_create_entry@plt+0x54f4>
    a5ec:	ldr	r2, [pc, #392]	; a77c <acl_create_entry@plt+0x54f8>
    a5f0:	add	r3, pc, r3
    a5f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a5f8:	sub	sp, sp, #1056	; 0x420
    a5fc:	ldr	r2, [r3, r2]
    a600:	sub	sp, sp, #12
    a604:	mov	r8, r1
    a608:	ldr	r3, [r2]
    a60c:	str	r2, [sp, #20]
    a610:	str	r3, [sp, #1060]	; 0x424
    a614:	bl	23da0 <acl_create_entry@plt+0x1eb1c>
    a618:	subs	sl, r0, #0
    a61c:	beq	a710 <acl_create_entry@plt+0x548c>
    a620:	ldr	r5, [pc, #344]	; a780 <acl_create_entry@plt+0x54fc>
    a624:	ldr	r4, [pc, #344]	; a784 <acl_create_entry@plt+0x5500>
    a628:	ldr	r9, [pc, #344]	; a788 <acl_create_entry@plt+0x5504>
    a62c:	add	r5, pc, r5
    a630:	ldr	r1, [pc, #340]	; a78c <acl_create_entry@plt+0x5508>
    a634:	add	r4, pc, r4
    a638:	ldr	r2, [pc, #336]	; a790 <acl_create_entry@plt+0x550c>
    a63c:	add	r9, pc, r9
    a640:	ldr	fp, [pc, #332]	; a794 <acl_create_entry@plt+0x5510>
    a644:	add	r1, pc, r1
    a648:	add	r2, pc, r2
    a64c:	str	r1, [sp, #24]
    a650:	str	r2, [sp, #28]
    a654:	add	fp, pc, fp
    a658:	b	a678 <acl_create_entry@plt+0x53f4>
    a65c:	ldr	r7, [r4]
    a660:	cmp	r7, #0
    a664:	beq	a69c <acl_create_entry@plt+0x5418>
    a668:	mov	r0, sl
    a66c:	bl	248d4 <acl_create_entry@plt+0x1f650>
    a670:	subs	sl, r0, #0
    a674:	beq	a710 <acl_create_entry@plt+0x548c>
    a678:	ldr	r3, [r5]
    a67c:	cmp	r3, #0
    a680:	beq	a65c <acl_create_entry@plt+0x53d8>
    a684:	mov	r0, sl
    a688:	bl	24994 <acl_create_entry@plt+0x1f710>
    a68c:	bl	5044 <puts@plt>
    a690:	ldr	r7, [r4]
    a694:	cmp	r7, #0
    a698:	bne	a668 <acl_create_entry@plt+0x53e4>
    a69c:	mov	r0, sl
    a6a0:	add	r6, sp, #36	; 0x24
    a6a4:	bl	24994 <acl_create_entry@plt+0x1f710>
    a6a8:	str	r7, [sp]
    a6ac:	mov	r1, #1024	; 0x400
    a6b0:	mov	r3, r9
    a6b4:	mov	r2, r0
    a6b8:	mov	r0, r6
    a6bc:	bl	37580 <acl_create_entry@plt+0x322fc>
    a6c0:	mov	r0, r6
    a6c4:	mov	r1, #1
    a6c8:	movt	r1, #8
    a6cc:	bl	4df8 <open64@plt>
    a6d0:	subs	r7, r0, #0
    a6d4:	blt	a668 <acl_create_entry@plt+0x53e4>
    a6d8:	mov	r0, r8
    a6dc:	bl	4ce4 <strlen@plt>
    a6e0:	mov	r1, r8
    a6e4:	mov	r2, r0
    a6e8:	mov	r0, r7
    a6ec:	bl	4ba0 <write@plt>
    a6f0:	cmp	r0, #0
    a6f4:	blt	a730 <acl_create_entry@plt+0x54ac>
    a6f8:	mov	r0, r7
    a6fc:	bl	4e88 <close@plt>
    a700:	mov	r0, sl
    a704:	bl	248d4 <acl_create_entry@plt+0x1f650>
    a708:	subs	sl, r0, #0
    a70c:	bne	a678 <acl_create_entry@plt+0x53f4>
    a710:	ldr	r1, [sp, #20]
    a714:	ldr	r2, [sp, #1060]	; 0x424
    a718:	ldr	r3, [r1]
    a71c:	cmp	r2, r3
    a720:	bne	a774 <acl_create_entry@plt+0x54f0>
    a724:	add	sp, sp, #1056	; 0x420
    a728:	add	sp, sp, #12
    a72c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a730:	bl	5248 <__errno_location@plt>
    a734:	ldr	r0, [r0]
    a738:	str	r0, [sp, #16]
    a73c:	bl	342fc <acl_create_entry@plt+0x2f078>
    a740:	cmp	r0, #6
    a744:	ble	a6f8 <acl_create_entry@plt+0x5474>
    a748:	ldr	r3, [sp, #28]
    a74c:	mov	r0, #7
    a750:	ldr	r1, [sp, #16]
    a754:	str	fp, [sp, #4]
    a758:	str	r3, [sp]
    a75c:	mov	r3, #57	; 0x39
    a760:	str	r8, [sp, #8]
    a764:	ldr	r2, [sp, #24]
    a768:	str	r6, [sp, #12]
    a76c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    a770:	b	a6f8 <acl_create_entry@plt+0x5474>
    a774:	bl	4f6c <__stack_chk_fail@plt>
    a778:	andeq	r0, r6, r0, lsl r6
    a77c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a780:	andeq	r0, r6, r0, asr sl
    a784:	andeq	r0, r6, ip, asr #20
    a788:	andeq	r7, r3, r0, ror r5
    a78c:	andeq	r7, r3, r0, ror r5
    a790:	andeq	r7, r3, r0, ror #23
    a794:	andeq	r7, r3, ip, ror r5
    a798:	push	{r3, r4, r5, lr}
    a79c:	mov	r4, r2
    a7a0:	mov	r5, r1
    a7a4:	mov	r2, r0
    a7a8:	mov	r1, #1024	; 0x400
    a7ac:	mov	r0, r4
    a7b0:	bl	3752c <acl_create_entry@plt+0x322a8>
    a7b4:	mov	r0, r4
    a7b8:	mov	r1, #61	; 0x3d
    a7bc:	bl	49e4 <strchr@plt>
    a7c0:	cmp	r0, #0
    a7c4:	movne	r3, #0
    a7c8:	strbne	r3, [r0], #1
    a7cc:	str	r0, [r5]
    a7d0:	mov	r0, r4
    a7d4:	pop	{r3, r4, r5, pc}
    a7d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a7dc:	sub	sp, sp, #1088	; 0x440
    a7e0:	ldr	r6, [pc, #1552]	; adf8 <acl_create_entry@plt+0x5b74>
    a7e4:	sub	sp, sp, #4
    a7e8:	ldr	r3, [pc, #1548]	; adfc <acl_create_entry@plt+0x5b78>
    a7ec:	mov	r4, r1
    a7f0:	add	r6, pc, r6
    a7f4:	mov	r5, r2
    a7f8:	mov	fp, r0
    a7fc:	ldr	r3, [r6, r3]
    a800:	str	r3, [sp, #16]
    a804:	ldr	r3, [r3]
    a808:	str	r3, [sp, #1084]	; 0x43c
    a80c:	bl	23c28 <acl_create_entry@plt+0x1e9a4>
    a810:	subs	r7, r0, #0
    a814:	beq	ab7c <acl_create_entry@plt+0x58f8>
    a818:	ldr	r3, [pc, #1504]	; ae00 <acl_create_entry@plt+0x5b7c>
    a81c:	mov	r1, #0
    a820:	ldr	r9, [pc, #1500]	; ae04 <acl_create_entry@plt+0x5b80>
    a824:	ldr	r8, [pc, #1500]	; ae08 <acl_create_entry@plt+0x5b84>
    a828:	add	r3, pc, r3
    a82c:	ldr	r2, [pc, #1496]	; ae0c <acl_create_entry@plt+0x5b88>
    a830:	add	r9, pc, r9
    a834:	str	r3, [sp, #28]
    a838:	add	r8, pc, r8
    a83c:	add	r2, pc, r2
    a840:	str	r1, [sp, #24]
    a844:	str	r2, [sp, #32]
    a848:	ldr	r3, [pc, #1472]	; ae10 <acl_create_entry@plt+0x5b8c>
    a84c:	ldr	r1, [pc, #1472]	; ae14 <acl_create_entry@plt+0x5b90>
    a850:	ldr	r2, [pc, #1472]	; ae18 <acl_create_entry@plt+0x5b94>
    a854:	add	r3, pc, r3
    a858:	add	r1, pc, r1
    a85c:	str	r3, [sp, #52]	; 0x34
    a860:	add	r2, pc, r2
    a864:	str	r1, [sp, #36]	; 0x24
    a868:	str	r2, [sp, #40]	; 0x28
    a86c:	mov	r3, #0
    a870:	mov	r0, r4
    a874:	str	r3, [sp]
    a878:	mov	r1, r5
    a87c:	mov	r2, r9
    a880:	mov	r3, r8
    a884:	bl	4bac <getopt_long@plt>
    a888:	cmp	r0, #0
    a88c:	blt	ab84 <acl_create_entry@plt+0x5900>
    a890:	cmp	r0, #104	; 0x68
    a894:	beq	ab50 <acl_create_entry@plt+0x58cc>
    a898:	bgt	a8e0 <acl_create_entry@plt+0x565c>
    a89c:	cmp	r0, #97	; 0x61
    a8a0:	beq	ab24 <acl_create_entry@plt+0x58a0>
    a8a4:	bgt	a918 <acl_create_entry@plt+0x5694>
    a8a8:	cmp	r0, #65	; 0x41
    a8ac:	beq	aaf8 <acl_create_entry@plt+0x5874>
    a8b0:	cmp	r0, #83	; 0x53
    a8b4:	beq	a96c <acl_create_entry@plt+0x56e8>
    a8b8:	cmp	r0, #63	; 0x3f
    a8bc:	beq	aa18 <acl_create_entry@plt+0x5794>
    a8c0:	ldr	r0, [pc, #1364]	; ae1c <acl_create_entry@plt+0x5b98>
    a8c4:	mov	r2, #218	; 0xda
    a8c8:	ldr	r1, [pc, #1360]	; ae20 <acl_create_entry@plt+0x5b9c>
    a8cc:	ldr	r3, [pc, #1360]	; ae24 <acl_create_entry@plt+0x5ba0>
    a8d0:	add	r0, pc, r0
    a8d4:	add	r1, pc, r1
    a8d8:	add	r3, pc, r3
    a8dc:	bl	335c8 <acl_create_entry@plt+0x2e344>
    a8e0:	cmp	r0, #116	; 0x74
    a8e4:	beq	aa74 <acl_create_entry@plt+0x57f0>
    a8e8:	bgt	a944 <acl_create_entry@plt+0x56c0>
    a8ec:	cmp	r0, #112	; 0x70
    a8f0:	beq	aa48 <acl_create_entry@plt+0x57c4>
    a8f4:	cmp	r0, #115	; 0x73
    a8f8:	beq	aa00 <acl_create_entry@plt+0x577c>
    a8fc:	cmp	r0, #110	; 0x6e
    a900:	bne	a8c0 <acl_create_entry@plt+0x563c>
    a904:	ldr	r3, [pc, #1308]	; ae28 <acl_create_entry@plt+0x5ba4>
    a908:	mov	r2, #1
    a90c:	add	r3, pc, r3
    a910:	str	r2, [r3]
    a914:	b	a86c <acl_create_entry@plt+0x55e8>
    a918:	cmp	r0, #99	; 0x63
    a91c:	beq	aab4 <acl_create_entry@plt+0x5830>
    a920:	blt	a9c0 <acl_create_entry@plt+0x573c>
    a924:	cmp	r0, #103	; 0x67
    a928:	bne	a8c0 <acl_create_entry@plt+0x563c>
    a92c:	ldr	r3, [pc, #1272]	; ae2c <acl_create_entry@plt+0x5ba8>
    a930:	mov	r0, r7
    a934:	ldr	r3, [r6, r3]
    a938:	ldr	r1, [r3]
    a93c:	bl	24234 <acl_create_entry@plt+0x1efb0>
    a940:	b	a86c <acl_create_entry@plt+0x55e8>
    a944:	cmp	r0, #121	; 0x79
    a948:	beq	aae0 <acl_create_entry@plt+0x585c>
    a94c:	cmp	r0, #256	; 0x100
    a950:	beq	a984 <acl_create_entry@plt+0x5700>
    a954:	cmp	r0, #118	; 0x76
    a958:	bne	a8c0 <acl_create_entry@plt+0x563c>
    a95c:	ldr	r1, [sp, #40]	; 0x28
    a960:	mov	r3, #1
    a964:	str	r3, [r1]
    a968:	b	a86c <acl_create_entry@plt+0x55e8>
    a96c:	ldr	r3, [pc, #1208]	; ae2c <acl_create_entry@plt+0x5ba8>
    a970:	mov	r0, r7
    a974:	ldr	r3, [r6, r3]
    a978:	ldr	r1, [r3]
    a97c:	bl	24140 <acl_create_entry@plt+0x1eebc>
    a980:	b	a86c <acl_create_entry@plt+0x55e8>
    a984:	ldr	r3, [pc, #1184]	; ae2c <acl_create_entry@plt+0x5ba8>
    a988:	mov	r0, fp
    a98c:	ldr	r2, [sp, #36]	; 0x24
    a990:	ldr	sl, [r6, r3]
    a994:	ldr	r1, [sl]
    a998:	bl	b824 <acl_create_entry@plt+0x65a0>
    a99c:	cmp	r0, #0
    a9a0:	str	r0, [sp, #48]	; 0x30
    a9a4:	beq	ad2c <acl_create_entry@plt+0x5aa8>
    a9a8:	mov	r0, r7
    a9ac:	ldr	r1, [sp, #48]	; 0x30
    a9b0:	bl	24274 <acl_create_entry@plt+0x1eff0>
    a9b4:	ldr	r0, [sp, #48]	; 0x30
    a9b8:	bl	20080 <acl_create_entry@plt+0x1adfc>
    a9bc:	b	a86c <acl_create_entry@plt+0x55e8>
    a9c0:	ldr	r3, [pc, #1124]	; ae2c <acl_create_entry@plt+0x5ba8>
    a9c4:	mov	r0, fp
    a9c8:	ldr	r2, [pc, #1120]	; ae30 <acl_create_entry@plt+0x5bac>
    a9cc:	ldr	sl, [r6, r3]
    a9d0:	add	r2, pc, r2
    a9d4:	ldr	r1, [sl]
    a9d8:	bl	b824 <acl_create_entry@plt+0x65a0>
    a9dc:	cmp	r0, #0
    a9e0:	str	r0, [sp, #44]	; 0x2c
    a9e4:	beq	ac9c <acl_create_entry@plt+0x5a18>
    a9e8:	mov	r0, r7
    a9ec:	ldr	r1, [sp, #44]	; 0x2c
    a9f0:	bl	24274 <acl_create_entry@plt+0x1eff0>
    a9f4:	ldr	r0, [sp, #44]	; 0x2c
    a9f8:	bl	20080 <acl_create_entry@plt+0x1adfc>
    a9fc:	b	a86c <acl_create_entry@plt+0x55e8>
    aa00:	ldr	r3, [pc, #1060]	; ae2c <acl_create_entry@plt+0x5ba8>
    aa04:	mov	r0, r7
    aa08:	ldr	r3, [r6, r3]
    aa0c:	ldr	r1, [r3]
    aa10:	bl	24100 <acl_create_entry@plt+0x1ee7c>
    aa14:	b	a86c <acl_create_entry@plt+0x55e8>
    aa18:	mov	r4, #1
    aa1c:	mov	r0, r7
    aa20:	bl	23cec <acl_create_entry@plt+0x1ea68>
    aa24:	ldr	r1, [sp, #16]
    aa28:	mov	r0, r4
    aa2c:	ldr	r2, [sp, #1084]	; 0x43c
    aa30:	ldr	r3, [r1]
    aa34:	cmp	r2, r3
    aa38:	bne	ada4 <acl_create_entry@plt+0x5b20>
    aa3c:	add	sp, sp, #1088	; 0x440
    aa40:	add	sp, sp, #4
    aa44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aa48:	ldr	r3, [pc, #988]	; ae2c <acl_create_entry@plt+0x5ba8>
    aa4c:	add	r1, sp, #56	; 0x38
    aa50:	add	r2, sp, #60	; 0x3c
    aa54:	ldr	r3, [r6, r3]
    aa58:	ldr	r0, [r3]
    aa5c:	bl	a798 <acl_create_entry@plt+0x5514>
    aa60:	mov	r1, r0
    aa64:	ldr	r2, [sp, #56]	; 0x38
    aa68:	mov	r0, r7
    aa6c:	bl	241f8 <acl_create_entry@plt+0x1ef74>
    aa70:	b	a86c <acl_create_entry@plt+0x55e8>
    aa74:	ldr	r3, [pc, #944]	; ae2c <acl_create_entry@plt+0x5ba8>
    aa78:	ldr	r1, [sp, #32]
    aa7c:	ldr	r3, [r6, r3]
    aa80:	ldr	sl, [r3]
    aa84:	mov	r0, sl
    aa88:	bl	520c <strcmp@plt>
    aa8c:	cmp	r0, #0
    aa90:	beq	ab74 <acl_create_entry@plt+0x58f0>
    aa94:	mov	r0, sl
    aa98:	ldr	r1, [sp, #52]	; 0x34
    aa9c:	bl	520c <strcmp@plt>
    aaa0:	cmp	r0, #0
    aaa4:	bne	ad60 <acl_create_entry@plt+0x5adc>
    aaa8:	mov	r2, #1
    aaac:	str	r2, [sp, #24]
    aab0:	b	a86c <acl_create_entry@plt+0x55e8>
    aab4:	ldr	r3, [pc, #880]	; ae2c <acl_create_entry@plt+0x5ba8>
    aab8:	ldr	r0, [pc, #884]	; ae34 <acl_create_entry@plt+0x5bb0>
    aabc:	ldr	sl, [r6, r3]
    aac0:	add	r0, pc, r0
    aac4:	ldr	r1, [sl]
    aac8:	bl	3a3d8 <acl_create_entry@plt+0x35154>
    aacc:	cmp	r0, #0
    aad0:	beq	ace4 <acl_create_entry@plt+0x5a60>
    aad4:	ldr	sl, [sl]
    aad8:	str	sl, [sp, #28]
    aadc:	b	a86c <acl_create_entry@plt+0x55e8>
    aae0:	ldr	r3, [pc, #836]	; ae2c <acl_create_entry@plt+0x5ba8>
    aae4:	mov	r0, r7
    aae8:	ldr	r3, [r6, r3]
    aaec:	ldr	r1, [r3]
    aaf0:	bl	242bc <acl_create_entry@plt+0x1f038>
    aaf4:	b	a86c <acl_create_entry@plt+0x55e8>
    aaf8:	ldr	r3, [pc, #812]	; ae2c <acl_create_entry@plt+0x5ba8>
    aafc:	add	r1, sp, #56	; 0x38
    ab00:	add	r2, sp, #60	; 0x3c
    ab04:	ldr	r3, [r6, r3]
    ab08:	ldr	r0, [r3]
    ab0c:	bl	a798 <acl_create_entry@plt+0x5514>
    ab10:	mov	r1, r0
    ab14:	ldr	r2, [sp, #56]	; 0x38
    ab18:	mov	r0, r7
    ab1c:	bl	241bc <acl_create_entry@plt+0x1ef38>
    ab20:	b	a86c <acl_create_entry@plt+0x55e8>
    ab24:	ldr	r3, [pc, #768]	; ae2c <acl_create_entry@plt+0x5ba8>
    ab28:	add	r1, sp, #56	; 0x38
    ab2c:	add	r2, sp, #60	; 0x3c
    ab30:	ldr	r3, [r6, r3]
    ab34:	ldr	r0, [r3]
    ab38:	bl	a798 <acl_create_entry@plt+0x5514>
    ab3c:	mov	r1, r0
    ab40:	ldr	r2, [sp, #56]	; 0x38
    ab44:	mov	r0, r7
    ab48:	bl	24180 <acl_create_entry@plt+0x1eefc>
    ab4c:	b	a86c <acl_create_entry@plt+0x55e8>
    ab50:	ldr	r3, [pc, #736]	; ae38 <acl_create_entry@plt+0x5bb4>
    ab54:	mov	r0, #1
    ab58:	ldr	r1, [pc, #732]	; ae3c <acl_create_entry@plt+0x5bb8>
    ab5c:	ldr	r3, [r6, r3]
    ab60:	add	r1, pc, r1
    ab64:	ldr	r2, [r3]
    ab68:	bl	49cc <__printf_chk@plt>
    ab6c:	mov	r4, #0
    ab70:	b	aa1c <acl_create_entry@plt+0x5798>
    ab74:	str	r0, [sp, #24]
    ab78:	b	a86c <acl_create_entry@plt+0x55e8>
    ab7c:	mov	r4, #1
    ab80:	b	aa24 <acl_create_entry@plt+0x57a0>
    ab84:	ldr	r3, [pc, #692]	; ae40 <acl_create_entry@plt+0x5bbc>
    ab88:	ldr	r6, [r6, r3]
    ab8c:	ldr	r3, [r6]
    ab90:	cmp	r4, r3
    ab94:	bgt	abc8 <acl_create_entry@plt+0x5944>
    ab98:	b	ac08 <acl_create_entry@plt+0x5984>
    ab9c:	mov	r0, r7
    aba0:	mov	r1, r8
    aba4:	bl	24274 <acl_create_entry@plt+0x1eff0>
    aba8:	mov	r0, r8
    abac:	bl	20080 <acl_create_entry@plt+0x1adfc>
    abb0:	ldr	r3, [r6]
    abb4:	add	r3, r3, #1
    abb8:	str	r3, [r6]
    abbc:	cmp	r4, r3
    abc0:	ble	ac08 <acl_create_entry@plt+0x5984>
    abc4:	str	r8, [sp, #20]
    abc8:	ldr	r1, [r5, r3, lsl #2]
    abcc:	mov	r0, fp
    abd0:	mov	r2, #0
    abd4:	bl	b824 <acl_create_entry@plt+0x65a0>
    abd8:	subs	r8, r0, #0
    abdc:	bne	ab9c <acl_create_entry@plt+0x5918>
    abe0:	bl	342fc <acl_create_entry@plt+0x2f078>
    abe4:	cmp	r0, #2
    abe8:	bgt	ac60 <acl_create_entry@plt+0x59dc>
    abec:	mov	r4, #2
    abf0:	b	aa1c <acl_create_entry@plt+0x5798>
    abf4:	mov	r4, r0
    abf8:	mov	r0, r7
    abfc:	bl	23cec <acl_create_entry@plt+0x1ea68>
    ac00:	mov	r0, r4
    ac04:	bl	51d0 <_Unwind_Resume@plt>
    ac08:	ldr	r3, [sp, #24]
    ac0c:	cmp	r3, #0
    ac10:	beq	ac34 <acl_create_entry@plt+0x59b0>
    ac14:	cmp	r3, #1
    ac18:	bne	ac40 <acl_create_entry@plt+0x59bc>
    ac1c:	mov	r0, r7
    ac20:	bl	24428 <acl_create_entry@plt+0x1f1a4>
    ac24:	mov	r0, r7
    ac28:	ldr	r1, [sp, #28]
    ac2c:	bl	a5e8 <acl_create_entry@plt+0x5364>
    ac30:	b	ab6c <acl_create_entry@plt+0x58e8>
    ac34:	mov	r0, r7
    ac38:	bl	242fc <acl_create_entry@plt+0x1f078>
    ac3c:	b	ac24 <acl_create_entry@plt+0x59a0>
    ac40:	ldr	r0, [pc, #508]	; ae44 <acl_create_entry@plt+0x5bc0>
    ac44:	mov	r2, #244	; 0xf4
    ac48:	ldr	r1, [pc, #504]	; ae48 <acl_create_entry@plt+0x5bc4>
    ac4c:	ldr	r3, [pc, #504]	; ae4c <acl_create_entry@plt+0x5bc8>
    ac50:	add	r0, pc, r0
    ac54:	add	r1, pc, r1
    ac58:	add	r3, pc, r3
    ac5c:	bl	335c8 <acl_create_entry@plt+0x2e344>
    ac60:	ldr	ip, [r6]
    ac64:	mov	r0, #3
    ac68:	ldr	r4, [pc, #480]	; ae50 <acl_create_entry@plt+0x5bcc>
    ac6c:	mov	r1, #0
    ac70:	ldr	lr, [pc, #476]	; ae54 <acl_create_entry@plt+0x5bd0>
    ac74:	mov	r3, #227	; 0xe3
    ac78:	add	r4, pc, r4
    ac7c:	ldr	r2, [pc, #468]	; ae58 <acl_create_entry@plt+0x5bd4>
    ac80:	add	lr, pc, lr
    ac84:	stm	sp, {r4, lr}
    ac88:	ldr	ip, [r5, ip, lsl #2]
    ac8c:	add	r2, pc, r2
    ac90:	str	ip, [sp, #8]
    ac94:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    ac98:	b	abec <acl_create_entry@plt+0x5968>
    ac9c:	bl	342fc <acl_create_entry@plt+0x2f078>
    aca0:	cmp	r0, #2
    aca4:	ble	abec <acl_create_entry@plt+0x5968>
    aca8:	ldr	lr, [pc, #428]	; ae5c <acl_create_entry@plt+0x5bd8>
    acac:	mov	r0, #3
    acb0:	ldr	ip, [pc, #424]	; ae60 <acl_create_entry@plt+0x5bdc>
    acb4:	mov	r1, #0
    acb8:	ldr	r2, [pc, #420]	; ae64 <acl_create_entry@plt+0x5be0>
    acbc:	add	lr, pc, lr
    acc0:	add	ip, pc, ip
    acc4:	mov	r3, #191	; 0xbf
    acc8:	add	r2, pc, r2
    accc:	str	lr, [sp]
    acd0:	str	ip, [sp, #4]
    acd4:	ldr	ip, [sl]
    acd8:	str	ip, [sp, #8]
    acdc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    ace0:	b	abec <acl_create_entry@plt+0x5968>
    ace4:	bl	342fc <acl_create_entry@plt+0x2f078>
    ace8:	cmp	r0, #2
    acec:	ble	abec <acl_create_entry@plt+0x5968>
    acf0:	ldr	lr, [pc, #368]	; ae68 <acl_create_entry@plt+0x5be4>
    acf4:	mov	r0, #3
    acf8:	ldr	ip, [pc, #364]	; ae6c <acl_create_entry@plt+0x5be8>
    acfc:	mov	r1, #0
    ad00:	add	lr, pc, lr
    ad04:	str	lr, [sp]
    ad08:	add	ip, pc, ip
    ad0c:	str	ip, [sp, #4]
    ad10:	ldr	ip, [sl]
    ad14:	mov	r3, #156	; 0x9c
    ad18:	ldr	r2, [pc, #336]	; ae70 <acl_create_entry@plt+0x5bec>
    ad1c:	str	ip, [sp, #8]
    ad20:	add	r2, pc, r2
    ad24:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    ad28:	b	abec <acl_create_entry@plt+0x5968>
    ad2c:	bl	342fc <acl_create_entry@plt+0x2f078>
    ad30:	cmp	r0, #2
    ad34:	ble	abec <acl_create_entry@plt+0x5968>
    ad38:	ldr	lr, [pc, #308]	; ae74 <acl_create_entry@plt+0x5bf0>
    ad3c:	mov	r0, #3
    ad40:	ldr	ip, [pc, #304]	; ae78 <acl_create_entry@plt+0x5bf4>
    ad44:	mov	r1, #0
    ad48:	ldr	r2, [pc, #300]	; ae7c <acl_create_entry@plt+0x5bf8>
    ad4c:	add	lr, pc, lr
    ad50:	add	ip, pc, ip
    ad54:	mov	r3, #204	; 0xcc
    ad58:	add	r2, pc, r2
    ad5c:	b	accc <acl_create_entry@plt+0x5a48>
    ad60:	bl	342fc <acl_create_entry@plt+0x2f078>
    ad64:	cmp	r0, #2
    ad68:	ble	abec <acl_create_entry@plt+0x5968>
    ad6c:	ldr	r2, [pc, #268]	; ae80 <acl_create_entry@plt+0x5bfc>
    ad70:	mov	r0, #3
    ad74:	ldr	ip, [pc, #264]	; ae84 <acl_create_entry@plt+0x5c00>
    ad78:	mov	r1, #0
    ad7c:	add	r2, pc, r2
    ad80:	str	r2, [sp, #4]
    ad84:	ldr	r2, [pc, #252]	; ae88 <acl_create_entry@plt+0x5c04>
    ad88:	add	ip, pc, ip
    ad8c:	str	sl, [sp, #8]
    ad90:	mov	r3, #150	; 0x96
    ad94:	str	ip, [sp]
    ad98:	add	r2, pc, r2
    ad9c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    ada0:	b	abec <acl_create_entry@plt+0x5968>
    ada4:	bl	4f6c <__stack_chk_fail@plt>
    ada8:	mov	r4, r0
    adac:	mov	r0, r8
    adb0:	bl	20080 <acl_create_entry@plt+0x1adfc>
    adb4:	b	abf8 <acl_create_entry@plt+0x5974>
    adb8:	mov	r4, r0
    adbc:	ldr	r0, [sp, #44]	; 0x2c
    adc0:	bl	20080 <acl_create_entry@plt+0x1adfc>
    adc4:	b	abf8 <acl_create_entry@plt+0x5974>
    adc8:	b	abf4 <acl_create_entry@plt+0x5970>
    adcc:	mov	r4, r0
    add0:	ldr	r0, [sp, #48]	; 0x30
    add4:	bl	20080 <acl_create_entry@plt+0x1adfc>
    add8:	b	abf8 <acl_create_entry@plt+0x5974>
    addc:	b	adb8 <acl_create_entry@plt+0x5b34>
    ade0:	mov	r4, r0
    ade4:	b	ac00 <acl_create_entry@plt+0x597c>
    ade8:	b	adcc <acl_create_entry@plt+0x5b48>
    adec:	mov	r4, r0
    adf0:	ldr	r8, [sp, #20]
    adf4:	b	adac <acl_create_entry@plt+0x5b28>
    adf8:	andeq	r0, r6, r0, lsl r4
    adfc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ae00:	andeq	r7, r3, r8, asr #7
    ae04:	andeq	r7, r3, r8, lsl r9
    ae08:	muleq	r5, r0, r6
    ae0c:			; <UNDEFINED> instruction: 0x000373bc
    ae10:	andeq	r7, r3, ip, lsr #7
    ae14:	andeq	r5, r3, r8, asr #20
    ae18:	andeq	r0, r6, ip, lsl r8
    ae1c:	andeq	r6, r3, r8, ror #26
    ae20:	andeq	r7, r3, r0, ror #5
    ae24:	andeq	r7, r3, ip, asr r9
    ae28:	andeq	r0, r6, r4, ror r7
    ae2c:	andeq	r0, r0, r4, ror #7
    ae30:	strdeq	r5, [r3], -r0
    ae34:	ldrdeq	r7, [r3], -r8
    ae38:	ldrdeq	r0, [r0], -r8
    ae3c:	strdeq	r7, [r3], -r8
    ae40:	andeq	r0, r0, r4, asr #7
    ae44:	andeq	r7, r3, r4, lsl r5
    ae48:	andeq	r6, r3, r0, ror #30
    ae4c:	ldrdeq	r7, [r3], -ip
    ae50:	andeq	r7, r3, r4, lsr #11
    ae54:			; <UNDEFINED> instruction: 0x00036fb8
    ae58:	andeq	r6, r3, r8, lsr #30
    ae5c:	andeq	r7, r3, r0, ror #10
    ae60:	andeq	r6, r3, r8, ror pc
    ae64:	andeq	r6, r3, ip, ror #29
    ae68:	andeq	r7, r3, ip, lsl r5
    ae6c:	andeq	r6, r3, ip, lsl pc
    ae70:	muleq	r3, r4, lr
    ae74:	ldrdeq	r7, [r3], -r0
    ae78:	andeq	r6, r3, r8, ror #29
    ae7c:	andeq	r6, r3, ip, asr lr
    ae80:	muleq	r3, r0, lr
    ae84:	muleq	r3, r4, r4
    ae88:	andeq	r6, r3, ip, lsl lr
    ae8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ae90:	sub	sp, sp, #2352	; 0x930
    ae94:	ldr	r4, [pc, #1540]	; b4a0 <acl_create_entry@plt+0x621c>
    ae98:	sub	sp, sp, #12
    ae9c:	ldr	r3, [pc, #1536]	; b4a4 <acl_create_entry@plt+0x6220>
    aea0:	mov	r6, r1
    aea4:	add	r4, pc, r4
    aea8:	str	r0, [sp, #40]	; 0x28
    aeac:	mov	r5, r2
    aeb0:	ldr	r3, [r4, r3]
    aeb4:	str	r3, [sp, #28]
    aeb8:	ldr	r3, [r3]
    aebc:	str	r3, [sp, #2356]	; 0x934
    aec0:	bl	342fc <acl_create_entry@plt+0x2f078>
    aec4:	cmp	r0, #6
    aec8:	bgt	b000 <acl_create_entry@plt+0x5d7c>
    aecc:	ldr	fp, [pc, #1492]	; b4a8 <acl_create_entry@plt+0x6224>
    aed0:	mov	sl, #1
    aed4:	ldr	r9, [pc, #1488]	; b4ac <acl_create_entry@plt+0x6228>
    aed8:	mov	r8, #0
    aedc:	ldr	r7, [pc, #1484]	; b4b0 <acl_create_entry@plt+0x622c>
    aee0:	add	fp, pc, fp
    aee4:	ldr	r1, [pc, #1480]	; b4b4 <acl_create_entry@plt+0x6230>
    aee8:	add	r9, pc, r9
    aeec:	ldr	r2, [pc, #1476]	; b4b8 <acl_create_entry@plt+0x6234>
    aef0:	add	r7, pc, r7
    aef4:	ldr	r3, [pc, #1472]	; b4bc <acl_create_entry@plt+0x6238>
    aef8:	add	r1, pc, r1
    aefc:	add	r2, pc, r2
    af00:	str	r1, [sp, #32]
    af04:	add	r3, pc, r3
    af08:	str	r2, [sp, #36]	; 0x24
    af0c:	str	r3, [sp, #44]	; 0x2c
    af10:	str	r8, [sp]
    af14:	mov	r0, r6
    af18:	mov	r1, r5
    af1c:	mov	r2, r9
    af20:	mov	r3, r7
    af24:	bl	4bac <getopt_long@plt>
    af28:	cmp	r0, #0
    af2c:	blt	b084 <acl_create_entry@plt+0x5e00>
    af30:	cmp	r0, #78	; 0x4e
    af34:	beq	afb0 <acl_create_entry@plt+0x5d2c>
    af38:	ble	af80 <acl_create_entry@plt+0x5cfc>
    af3c:	cmp	r0, #97	; 0x61
    af40:	beq	af70 <acl_create_entry@plt+0x5cec>
    af44:	cmp	r0, #104	; 0x68
    af48:	bne	af90 <acl_create_entry@plt+0x5d0c>
    af4c:	ldr	r3, [pc, #1388]	; b4c0 <acl_create_entry@plt+0x623c>
    af50:	mov	r0, #1
    af54:	ldr	r1, [pc, #1384]	; b4c4 <acl_create_entry@plt+0x6240>
    af58:	ldr	r3, [r4, r3]
    af5c:	add	r1, pc, r1
    af60:	ldr	r2, [r3]
    af64:	bl	49cc <__printf_chk@plt>
    af68:	mov	r0, #0
    af6c:	bl	5218 <exit@plt>
    af70:	ldr	r3, [pc, #1360]	; b4c8 <acl_create_entry@plt+0x6244>
    af74:	ldr	r3, [r4, r3]
    af78:	ldr	fp, [r3]
    af7c:	b	af10 <acl_create_entry@plt+0x5c8c>
    af80:	cmp	r0, #63	; 0x3f
    af84:	bne	af90 <acl_create_entry@plt+0x5d0c>
    af88:	mov	r0, #1
    af8c:	bl	5218 <exit@plt>
    af90:	ldr	r0, [pc, #1332]	; b4cc <acl_create_entry@plt+0x6248>
    af94:	mov	r2, #90	; 0x5a
    af98:	ldr	r1, [pc, #1328]	; b4d0 <acl_create_entry@plt+0x624c>
    af9c:	ldr	r3, [pc, #1328]	; b4d4 <acl_create_entry@plt+0x6250>
    afa0:	add	r0, pc, r0
    afa4:	add	r1, pc, r1
    afa8:	add	r3, pc, r3
    afac:	bl	335c8 <acl_create_entry@plt+0x2e344>
    afb0:	ldr	r3, [pc, #1296]	; b4c8 <acl_create_entry@plt+0x6244>
    afb4:	ldr	r1, [sp, #32]
    afb8:	ldr	r3, [r4, r3]
    afbc:	ldr	sl, [r3]
    afc0:	mov	r0, sl
    afc4:	bl	520c <strcmp@plt>
    afc8:	cmp	r0, #0
    afcc:	beq	b040 <acl_create_entry@plt+0x5dbc>
    afd0:	mov	r0, sl
    afd4:	ldr	r1, [sp, #36]	; 0x24
    afd8:	bl	520c <strcmp@plt>
    afdc:	cmp	r0, #0
    afe0:	beq	b048 <acl_create_entry@plt+0x5dc4>
    afe4:	mov	r0, sl
    afe8:	ldr	r1, [sp, #44]	; 0x2c
    afec:	bl	520c <strcmp@plt>
    aff0:	cmp	r0, #0
    aff4:	bne	b3b8 <acl_create_entry@plt+0x6134>
    aff8:	mvn	sl, #0
    affc:	b	af10 <acl_create_entry@plt+0x5c8c>
    b000:	ldr	r2, [pc, #1232]	; b4d8 <acl_create_entry@plt+0x6254>
    b004:	mov	r0, #7
    b008:	ldr	lr, [pc, #1228]	; b4dc <acl_create_entry@plt+0x6258>
    b00c:	mov	r1, #0
    b010:	add	r2, pc, r2
    b014:	ldr	ip, [pc, #1220]	; b4e0 <acl_create_entry@plt+0x625c>
    b018:	str	r2, [sp, #8]
    b01c:	add	lr, pc, lr
    b020:	ldr	r2, [pc, #1212]	; b4e4 <acl_create_entry@plt+0x6260>
    b024:	add	ip, pc, ip
    b028:	mov	r3, #64	; 0x40
    b02c:	str	lr, [sp]
    b030:	str	ip, [sp, #4]
    b034:	add	r2, pc, r2
    b038:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    b03c:	b	aecc <acl_create_entry@plt+0x5c48>
    b040:	mov	sl, #1
    b044:	b	af10 <acl_create_entry@plt+0x5c8c>
    b048:	mov	sl, r0
    b04c:	b	af10 <acl_create_entry@plt+0x5c8c>
    b050:	mov	r8, #0
    b054:	mov	r4, r0
    b058:	mov	r6, r8
    b05c:	cmp	r6, #0
    b060:	beq	b06c <acl_create_entry@plt+0x5de8>
    b064:	mov	r0, r6
    b068:	bl	20080 <acl_create_entry@plt+0x1adfc>
    b06c:	cmp	r8, #0
    b070:	beq	b07c <acl_create_entry@plt+0x5df8>
    b074:	mov	r0, r8
    b078:	bl	12f5c <acl_create_entry@plt+0xdcd8>
    b07c:	mov	r0, r4
    b080:	bl	51d0 <_Unwind_Resume@plt>
    b084:	ldr	r3, [pc, #1116]	; b4e8 <acl_create_entry@plt+0x6264>
    b088:	ldr	r3, [r4, r3]
    b08c:	ldr	r3, [r3]
    b090:	ldr	r5, [r5, r3, lsl #2]
    b094:	cmp	r5, #0
    b098:	beq	b30c <acl_create_entry@plt+0x6088>
    b09c:	ldr	r0, [pc, #1096]	; b4ec <acl_create_entry@plt+0x6268>
    b0a0:	add	r0, pc, r0
    b0a4:	bl	5044 <puts@plt>
    b0a8:	add	r7, sp, #180	; 0xb4
    b0ac:	mov	r0, #2
    b0b0:	mov	r1, #0
    b0b4:	mov	r2, r7
    b0b8:	bl	4f54 <sigprocmask@plt>
    b0bc:	ldr	r0, [sp, #40]	; 0x28
    b0c0:	bl	15b4c <acl_create_entry@plt+0x108c8>
    b0c4:	mov	r1, sl
    b0c8:	ldr	r0, [sp, #40]	; 0x28
    b0cc:	bl	12f98 <acl_create_entry@plt+0xdd14>
    b0d0:	subs	r8, r0, #0
    b0d4:	beq	b390 <acl_create_entry@plt+0x610c>
    b0d8:	ldr	r1, [pc, #1040]	; b4f0 <acl_create_entry@plt+0x626c>
    b0dc:	mov	r0, r5
    b0e0:	mov	r2, #4
    b0e4:	add	r1, pc, r1
    b0e8:	bl	5164 <strncmp@plt>
    b0ec:	cmp	r0, #0
    b0f0:	bne	b368 <acl_create_entry@plt+0x60e4>
    b0f4:	cmn	r5, #4
    b0f8:	beq	b368 <acl_create_entry@plt+0x60e4>
    b0fc:	mov	r2, r5
    b100:	add	r5, sp, #308	; 0x134
    b104:	mov	r1, #1024	; 0x400
    b108:	mov	r0, r5
    b10c:	bl	3752c <acl_create_entry@plt+0x322a8>
    b110:	mov	r0, r5
    b114:	mov	r1, #47	; 0x2f
    b118:	bl	261c0 <acl_create_entry@plt+0x20f3c>
    b11c:	ldr	r0, [sp, #40]	; 0x28
    b120:	mov	r1, r5
    b124:	bl	21098 <acl_create_entry@plt+0x1be14>
    b128:	subs	r6, r0, #0
    b12c:	beq	b340 <acl_create_entry@plt+0x60bc>
    b130:	bl	20054 <acl_create_entry@plt+0x1add0>
    b134:	mov	r0, r6
    b138:	bl	21d08 <acl_create_entry@plt+0x1ca84>
    b13c:	mov	r0, r6
    b140:	mov	r1, fp
    b144:	bl	224c8 <acl_create_entry@plt+0x1d244>
    b148:	mov	r0, r6
    b14c:	bl	ba18 <acl_create_entry@plt+0x6794>
    b150:	add	r9, sp, #52	; 0x34
    b154:	mov	r5, r0
    b158:	mov	r0, r9
    b15c:	bl	502c <sigfillset@plt>
    b160:	mov	r1, r9
    b164:	mov	r2, r7
    b168:	mov	r0, #2
    b16c:	bl	4f54 <sigprocmask@plt>
    b170:	mov	r1, r9
    b174:	mov	r2, #2048	; 0x800
    b178:	mvn	r0, #0
    b17c:	movt	r2, #8
    b180:	bl	48a0 <signalfd@plt>
    b184:	cmp	r0, #0
    b188:	str	r0, [r5, #104]	; 0x68
    b18c:	blt	b2e4 <acl_create_entry@plt+0x6060>
    b190:	mov	sl, #11520	; 0x2d00
    b194:	mov	fp, #0
    b198:	movt	sl, #305	; 0x131
    b19c:	mov	r1, #0
    b1a0:	mov	r2, #34560	; 0x8700
    b1a4:	str	r8, [sp, #12]
    b1a8:	mov	r0, r5
    b1ac:	str	r7, [sp, #16]
    b1b0:	movt	r2, #915	; 0x393
    b1b4:	mov	r3, #0
    b1b8:	strd	sl, [sp]
    b1bc:	str	r1, [sp, #8]
    b1c0:	bl	d858 <acl_create_entry@plt+0x85d4>
    b1c4:	mov	r0, r6
    b1c8:	bl	20b1c <acl_create_entry@plt+0x1b898>
    b1cc:	ldr	r9, [pc, #800]	; b4f4 <acl_create_entry@plt+0x6270>
    b1d0:	subs	r4, r0, #0
    b1d4:	add	r9, pc, r9
    b1d8:	beq	b214 <acl_create_entry@plt+0x5f90>
    b1dc:	mov	r0, r4
    b1e0:	bl	24994 <acl_create_entry@plt+0x1f710>
    b1e4:	mov	r7, r0
    b1e8:	mov	r0, r4
    b1ec:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    b1f0:	mov	r3, r0
    b1f4:	mov	r2, r7
    b1f8:	mov	r0, #1
    b1fc:	mov	r1, r9
    b200:	bl	49cc <__printf_chk@plt>
    b204:	mov	r0, r4
    b208:	bl	248d4 <acl_create_entry@plt+0x1f650>
    b20c:	subs	r4, r0, #0
    b210:	bne	b1dc <acl_create_entry@plt+0x5f58>
    b214:	add	r0, r5, #64	; 0x40
    b218:	bl	248b4 <acl_create_entry@plt+0x1f630>
    b21c:	subs	r4, r0, #0
    b220:	beq	b274 <acl_create_entry@plt+0x5ff0>
    b224:	ldr	r9, [pc, #716]	; b4f8 <acl_create_entry@plt+0x6274>
    b228:	add	r7, sp, #1328	; 0x530
    b22c:	add	r7, r7, #8
    b230:	add	r9, pc, r9
    b234:	sub	r7, r7, #4
    b238:	mov	r0, r4
    b23c:	bl	24994 <acl_create_entry@plt+0x1f710>
    b240:	mov	r1, r0
    b244:	mov	r2, r7
    b248:	mov	r0, r5
    b24c:	mov	r3, #1024	; 0x400
    b250:	bl	bac0 <acl_create_entry@plt+0x683c>
    b254:	mov	r0, #1
    b258:	mov	r1, r9
    b25c:	mov	r2, r7
    b260:	bl	49cc <__printf_chk@plt>
    b264:	mov	r0, r4
    b268:	bl	248d4 <acl_create_entry@plt+0x1f650>
    b26c:	subs	r4, r0, #0
    b270:	bne	b238 <acl_create_entry@plt+0x5fb4>
    b274:	mov	r4, #0
    b278:	ldr	r0, [r5, #104]	; 0x68
    b27c:	cmp	r0, #0
    b280:	blt	b288 <acl_create_entry@plt+0x6004>
    b284:	bl	4e88 <close@plt>
    b288:	ldr	r0, [sp, #40]	; 0x28
    b28c:	bl	15bb8 <acl_create_entry@plt+0x10934>
    b290:	cmp	r5, #0
    b294:	beq	b2a0 <acl_create_entry@plt+0x601c>
    b298:	mov	r0, r5
    b29c:	bl	ba80 <acl_create_entry@plt+0x67fc>
    b2a0:	cmp	r6, #0
    b2a4:	beq	b2b0 <acl_create_entry@plt+0x602c>
    b2a8:	mov	r0, r6
    b2ac:	bl	20080 <acl_create_entry@plt+0x1adfc>
    b2b0:	cmp	r8, #0
    b2b4:	beq	b2c0 <acl_create_entry@plt+0x603c>
    b2b8:	mov	r0, r8
    b2bc:	bl	12f5c <acl_create_entry@plt+0xdcd8>
    b2c0:	ldr	r1, [sp, #28]
    b2c4:	mov	r0, r4
    b2c8:	ldr	r2, [sp, #2356]	; 0x934
    b2cc:	ldr	r3, [r1]
    b2d0:	cmp	r2, r3
    b2d4:	bne	b418 <acl_create_entry@plt+0x6194>
    b2d8:	add	sp, sp, #2352	; 0x930
    b2dc:	add	sp, sp, #12
    b2e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b2e4:	ldr	r3, [pc, #528]	; b4fc <acl_create_entry@plt+0x6278>
    b2e8:	mov	r1, #1
    b2ec:	ldr	r0, [pc, #524]	; b500 <acl_create_entry@plt+0x627c>
    b2f0:	mov	r2, #24
    b2f4:	ldr	r3, [r4, r3]
    b2f8:	add	r0, pc, r0
    b2fc:	ldr	r3, [r3]
    b300:	bl	4ea0 <fwrite@plt>
    b304:	mov	r4, #5
    b308:	b	b278 <acl_create_entry@plt+0x5ff4>
    b30c:	ldr	r3, [pc, #488]	; b4fc <acl_create_entry@plt+0x6278>
    b310:	mov	r1, #1
    b314:	ldr	r0, [pc, #488]	; b504 <acl_create_entry@plt+0x6280>
    b318:	mov	r2, #26
    b31c:	ldr	r3, [r4, r3]
    b320:	add	r0, pc, r0
    b324:	ldr	r3, [r3]
    b328:	bl	4ea0 <fwrite@plt>
    b32c:	mov	r8, #0
    b330:	mov	r4, #2
    b334:	mov	r6, #0
    b338:	mov	r5, r6
    b33c:	b	b288 <acl_create_entry@plt+0x6004>
    b340:	ldr	r0, [pc, #436]	; b4fc <acl_create_entry@plt+0x6278>
    b344:	mov	r3, r5
    b348:	ldr	r2, [pc, #440]	; b508 <acl_create_entry@plt+0x6284>
    b34c:	mov	r1, #1
    b350:	ldr	r0, [r4, r0]
    b354:	add	r2, pc, r2
    b358:	ldr	r0, [r0]
    b35c:	bl	4f90 <__fprintf_chk@plt>
    b360:	mov	r4, #4
    b364:	b	b334 <acl_create_entry@plt+0x60b0>
    b368:	mov	r2, #0
    b36c:	mov	r3, r5
    b370:	str	r2, [sp]
    b374:	add	r5, sp, #308	; 0x134
    b378:	ldr	r2, [pc, #396]	; b50c <acl_create_entry@plt+0x6288>
    b37c:	mov	r1, #1024	; 0x400
    b380:	mov	r0, r5
    b384:	add	r2, pc, r2
    b388:	bl	37580 <acl_create_entry@plt+0x322fc>
    b38c:	b	b110 <acl_create_entry@plt+0x5e8c>
    b390:	ldr	r3, [pc, #356]	; b4fc <acl_create_entry@plt+0x6278>
    b394:	mov	r1, #1
    b398:	ldr	r0, [pc, #368]	; b510 <acl_create_entry@plt+0x628c>
    b39c:	mov	r2, #20
    b3a0:	ldr	r3, [r4, r3]
    b3a4:	add	r0, pc, r0
    b3a8:	ldr	r3, [r3]
    b3ac:	bl	4ea0 <fwrite@plt>
    b3b0:	mov	r4, #3
    b3b4:	b	b334 <acl_create_entry@plt+0x60b0>
    b3b8:	ldr	r3, [pc, #316]	; b4fc <acl_create_entry@plt+0x6278>
    b3bc:	mov	r1, #1
    b3c0:	ldr	r0, [pc, #332]	; b514 <acl_create_entry@plt+0x6290>
    b3c4:	mov	r2, #43	; 0x2b
    b3c8:	ldr	r3, [r4, r3]
    b3cc:	add	r0, pc, r0
    b3d0:	ldr	r3, [r3]
    b3d4:	bl	4ea0 <fwrite@plt>
    b3d8:	bl	342fc <acl_create_entry@plt+0x2f078>
    b3dc:	cmp	r0, #2
    b3e0:	ble	af88 <acl_create_entry@plt+0x5d04>
    b3e4:	ldr	lr, [pc, #300]	; b518 <acl_create_entry@plt+0x6294>
    b3e8:	mov	r0, #3
    b3ec:	ldr	ip, [pc, #296]	; b51c <acl_create_entry@plt+0x6298>
    b3f0:	mov	r1, #0
    b3f4:	ldr	r2, [pc, #292]	; b520 <acl_create_entry@plt+0x629c>
    b3f8:	add	lr, pc, lr
    b3fc:	add	ip, pc, ip
    b400:	mov	r3, #80	; 0x50
    b404:	add	r2, pc, r2
    b408:	str	lr, [sp]
    b40c:	str	ip, [sp, #4]
    b410:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    b414:	b	af88 <acl_create_entry@plt+0x5d04>
    b418:	bl	4f6c <__stack_chk_fail@plt>
    b41c:	mov	r6, #0
    b420:	mov	r4, r0
    b424:	mov	r8, r6
    b428:	b	b05c <acl_create_entry@plt+0x5dd8>
    b42c:	b	b41c <acl_create_entry@plt+0x6198>
    b430:	cmp	r5, #0
    b434:	mov	r4, r0
    b438:	beq	b05c <acl_create_entry@plt+0x5dd8>
    b43c:	mov	r0, r5
    b440:	bl	ba80 <acl_create_entry@plt+0x67fc>
    b444:	b	b05c <acl_create_entry@plt+0x5dd8>
    b448:	mov	r4, r0
    b44c:	b	b05c <acl_create_entry@plt+0x5dd8>
    b450:	mov	r4, r0
    b454:	mov	r6, #0
    b458:	b	b05c <acl_create_entry@plt+0x5dd8>
    b45c:	b	b450 <acl_create_entry@plt+0x61cc>
    b460:	b	b448 <acl_create_entry@plt+0x61c4>
    b464:	b	b41c <acl_create_entry@plt+0x6198>
    b468:	b	b41c <acl_create_entry@plt+0x6198>
    b46c:	b	b450 <acl_create_entry@plt+0x61cc>
    b470:	b	b450 <acl_create_entry@plt+0x61cc>
    b474:	b	b450 <acl_create_entry@plt+0x61cc>
    b478:	b	b41c <acl_create_entry@plt+0x6198>
    b47c:	mov	r4, r0
    b480:	b	b06c <acl_create_entry@plt+0x5de8>
    b484:	b	b41c <acl_create_entry@plt+0x6198>
    b488:	b	b41c <acl_create_entry@plt+0x6198>
    b48c:	mov	r4, r0
    b490:	b	b43c <acl_create_entry@plt+0x61b8>
    b494:	b	b41c <acl_create_entry@plt+0x6198>
    b498:	b	b41c <acl_create_entry@plt+0x6198>
    b49c:	b	b41c <acl_create_entry@plt+0x6198>
    b4a0:	andeq	pc, r5, ip, asr sp	; <UNPREDICTABLE>
    b4a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b4a8:	andeq	r7, r3, ip, ror #6
    b4ac:	andeq	r7, r3, r4, lsl r5
    b4b0:	andeq	sl, r5, r8, ror #1
    b4b4:	andeq	r7, r3, ip, ror r3
    b4b8:	andeq	r7, r3, r0, lsl #7
    b4bc:	andeq	r7, r3, r0, lsl #7
    b4c0:	ldrdeq	r0, [r0], -r8
    b4c4:	andeq	r7, r3, r8, lsl #7
    b4c8:	andeq	r0, r0, r4, ror #7
    b4cc:	muleq	r3, r8, r6
    b4d0:	andeq	r7, r3, ip, lsr #5
    b4d4:	muleq	r3, r8, r2
    b4d8:	andeq	r5, r3, ip, lsr r1
    b4dc:	andeq	r7, r3, r8, asr #10
    b4e0:	andeq	r7, r3, r4, asr #4
    b4e4:	andeq	r7, r3, ip, lsl r2
    b4e8:	andeq	r0, r0, r4, asr #7
    b4ec:	andeq	r7, r3, r0, lsl #7
    b4f0:	ldrdeq	r5, [r3], -ip
    b4f4:			; <UNDEFINED> instruction: 0x000356b0
    b4f8:	andeq	r7, r3, r4, lsl #6
    b4fc:	andeq	r0, r0, r0, ror #7
    b500:	andeq	r7, r3, r0, lsr #4
    b504:	andeq	r7, r3, r4, ror #1
    b508:	andeq	r7, r3, r8, lsr #3
    b50c:	andeq	r4, r3, ip, lsr pc
    b510:	andeq	r7, r3, r0, asr #2
    b514:	andeq	r6, r3, r0, asr #29
    b518:	andeq	r7, r3, ip, ror #2
    b51c:			; <UNDEFINED> instruction: 0x00036ebc
    b520:	andeq	r6, r3, ip, asr #28
    b524:	ldr	r3, [pc, #48]	; b55c <acl_create_entry@plt+0x62d8>
    b528:	ldr	r2, [pc, #48]	; b560 <acl_create_entry@plt+0x62dc>
    b52c:	add	r3, pc, r3
    b530:	ldr	r1, [pc, #44]	; b564 <acl_create_entry@plt+0x62e0>
    b534:	push	{r4, lr}
    b538:	add	r1, pc, r1
    b53c:	ldr	r3, [r3, r2]
    b540:	mov	r4, r0
    b544:	mov	r0, #1
    b548:	ldr	r2, [r3]
    b54c:	bl	49cc <__printf_chk@plt>
    b550:	mov	r0, r4
    b554:	pop	{r4, lr}
    b558:	b	15c24 <acl_create_entry@plt+0x109a0>
    b55c:	ldrdeq	pc, [r5], -r4
    b560:	ldrdeq	r0, [r0], -r8
    b564:	andeq	r7, r3, r8, lsr r0
    b568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b56c:	sub	sp, sp, #1040	; 0x410
    b570:	ldr	r9, [pc, #632]	; b7f0 <acl_create_entry@plt+0x656c>
    b574:	sub	sp, sp, #4
    b578:	ldr	r3, [pc, #628]	; b7f4 <acl_create_entry@plt+0x6570>
    b57c:	mov	sl, r0
    b580:	add	r9, pc, r9
    b584:	ldr	r7, [pc, #620]	; b7f8 <acl_create_entry@plt+0x6574>
    b588:	ldr	r6, [pc, #620]	; b7fc <acl_create_entry@plt+0x6578>
    b58c:	mov	r8, r1
    b590:	ldr	fp, [r9, r3]
    b594:	mov	r4, r2
    b598:	add	r7, pc, r7
    b59c:	add	r6, pc, r6
    b5a0:	mov	r5, #0
    b5a4:	ldr	r3, [fp]
    b5a8:	str	r3, [sp, #1036]	; 0x40c
    b5ac:	b	b5b8 <acl_create_entry@plt+0x6334>
    b5b0:	cmp	r0, #104	; 0x68
    b5b4:	beq	b6cc <acl_create_entry@plt+0x6448>
    b5b8:	str	r5, [sp]
    b5bc:	mov	r0, r8
    b5c0:	mov	r1, r4
    b5c4:	mov	r2, r7
    b5c8:	mov	r3, r6
    b5cc:	bl	4bac <getopt_long@plt>
    b5d0:	cmp	r0, #0
    b5d4:	bge	b5b0 <acl_create_entry@plt+0x632c>
    b5d8:	ldr	r3, [pc, #544]	; b800 <acl_create_entry@plt+0x657c>
    b5dc:	ldr	r3, [r9, r3]
    b5e0:	ldr	r1, [r3]
    b5e4:	add	r2, r1, #1
    b5e8:	str	r2, [r3]
    b5ec:	ldr	r6, [r4, r1, lsl #2]
    b5f0:	lsl	r2, r1, #2
    b5f4:	cmp	r6, #0
    b5f8:	beq	b740 <acl_create_entry@plt+0x64bc>
    b5fc:	add	r2, r4, r2
    b600:	add	r1, r1, #2
    b604:	str	r1, [r3]
    b608:	ldr	r5, [r2, #4]
    b60c:	cmp	r5, #0
    b610:	beq	b774 <acl_create_entry@plt+0x64f0>
    b614:	mov	r0, sl
    b618:	bl	15b4c <acl_create_entry@plt+0x108c8>
    b61c:	mov	r0, r6
    b620:	bl	15cc4 <acl_create_entry@plt+0x10a40>
    b624:	cmp	r0, #10
    b628:	mov	r4, r0
    b62c:	bhi	b70c <acl_create_entry@plt+0x6488>
    b630:	ldr	r1, [pc, #460]	; b804 <acl_create_entry@plt+0x6580>
    b634:	mov	r0, r5
    b638:	mov	r2, #4
    b63c:	add	r1, pc, r1
    b640:	bl	5164 <strncmp@plt>
    b644:	cmp	r0, #0
    b648:	bne	b7c4 <acl_create_entry@plt+0x6540>
    b64c:	cmn	r5, #4
    b650:	beq	b7c4 <acl_create_entry@plt+0x6540>
    b654:	add	r7, sp, #12
    b658:	mov	r2, r5
    b65c:	mov	r1, #1024	; 0x400
    b660:	mov	r0, r7
    b664:	bl	3752c <acl_create_entry@plt+0x322a8>
    b668:	mov	r0, r7
    b66c:	mov	r1, #47	; 0x2f
    b670:	bl	261c0 <acl_create_entry@plt+0x20f3c>
    b674:	mov	r0, sl
    b678:	mov	r1, r7
    b67c:	bl	21098 <acl_create_entry@plt+0x1be14>
    b680:	subs	r5, r0, #0
    b684:	beq	b79c <acl_create_entry@plt+0x6518>
    b688:	mov	r1, r4
    b68c:	mov	r2, r6
    b690:	mov	r3, #1
    b694:	bl	15d78 <acl_create_entry@plt+0x10af4>
    b698:	subs	r4, r0, #0
    b69c:	bge	b6dc <acl_create_entry@plt+0x6458>
    b6a0:	ldr	r0, [pc, #352]	; b808 <acl_create_entry@plt+0x6584>
    b6a4:	mov	r3, r6
    b6a8:	ldr	r2, [pc, #348]	; b80c <acl_create_entry@plt+0x6588>
    b6ac:	mov	r1, #1
    b6b0:	ldr	r0, [r9, r0]
    b6b4:	add	r2, pc, r2
    b6b8:	str	r4, [sp]
    b6bc:	mov	r4, #6
    b6c0:	ldr	r0, [r0]
    b6c4:	bl	4f90 <__fprintf_chk@plt>
    b6c8:	b	b6dc <acl_create_entry@plt+0x6458>
    b6cc:	mov	r0, sl
    b6d0:	mov	r4, #0
    b6d4:	bl	b524 <acl_create_entry@plt+0x62a0>
    b6d8:	mov	r5, r4
    b6dc:	mov	r0, r5
    b6e0:	bl	20080 <acl_create_entry@plt+0x1adfc>
    b6e4:	mov	r0, sl
    b6e8:	bl	15bb8 <acl_create_entry@plt+0x10934>
    b6ec:	ldr	r2, [sp, #1036]	; 0x40c
    b6f0:	ldr	r3, [fp]
    b6f4:	mov	r0, r4
    b6f8:	cmp	r2, r3
    b6fc:	bne	b7ec <acl_create_entry@plt+0x6568>
    b700:	add	sp, sp, #1040	; 0x410
    b704:	add	sp, sp, #4
    b708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b70c:	ldr	r0, [pc, #244]	; b808 <acl_create_entry@plt+0x6584>
    b710:	mov	r3, r6
    b714:	ldr	r2, [pc, #244]	; b810 <acl_create_entry@plt+0x658c>
    b718:	mov	r1, #1
    b71c:	mov	r4, #5
    b720:	mov	r5, #0
    b724:	ldr	r0, [r9, r0]
    b728:	add	r2, pc, r2
    b72c:	ldr	r0, [r0]
    b730:	bl	4f90 <__fprintf_chk@plt>
    b734:	mov	r0, sl
    b738:	bl	b524 <acl_create_entry@plt+0x62a0>
    b73c:	b	b6dc <acl_create_entry@plt+0x6458>
    b740:	ldr	r3, [pc, #192]	; b808 <acl_create_entry@plt+0x6584>
    b744:	mov	r1, #1
    b748:	ldr	r0, [pc, #196]	; b814 <acl_create_entry@plt+0x6590>
    b74c:	mov	r2, #16
    b750:	mov	r5, r6
    b754:	mov	r4, #2
    b758:	ldr	r3, [r9, r3]
    b75c:	add	r0, pc, r0
    b760:	ldr	r3, [r3]
    b764:	bl	4ea0 <fwrite@plt>
    b768:	mov	r0, sl
    b76c:	bl	b524 <acl_create_entry@plt+0x62a0>
    b770:	b	b6dc <acl_create_entry@plt+0x6458>
    b774:	ldr	r3, [pc, #140]	; b808 <acl_create_entry@plt+0x6584>
    b778:	mov	r1, #1
    b77c:	ldr	r0, [pc, #148]	; b818 <acl_create_entry@plt+0x6594>
    b780:	mov	r2, #16
    b784:	mov	r4, #3
    b788:	ldr	r3, [r9, r3]
    b78c:	add	r0, pc, r0
    b790:	ldr	r3, [r3]
    b794:	bl	4ea0 <fwrite@plt>
    b798:	b	b6dc <acl_create_entry@plt+0x6458>
    b79c:	ldr	r0, [pc, #100]	; b808 <acl_create_entry@plt+0x6584>
    b7a0:	mov	r3, r7
    b7a4:	ldr	r2, [pc, #112]	; b81c <acl_create_entry@plt+0x6598>
    b7a8:	mov	r1, #1
    b7ac:	mov	r4, #4
    b7b0:	ldr	r0, [r9, r0]
    b7b4:	add	r2, pc, r2
    b7b8:	ldr	r0, [r0]
    b7bc:	bl	4f90 <__fprintf_chk@plt>
    b7c0:	b	b6dc <acl_create_entry@plt+0x6458>
    b7c4:	add	r7, sp, #12
    b7c8:	mov	r2, #0
    b7cc:	str	r2, [sp]
    b7d0:	mov	r3, r5
    b7d4:	ldr	r2, [pc, #68]	; b820 <acl_create_entry@plt+0x659c>
    b7d8:	mov	r1, #1024	; 0x400
    b7dc:	mov	r0, r7
    b7e0:	add	r2, pc, r2
    b7e4:	bl	37580 <acl_create_entry@plt+0x322fc>
    b7e8:	b	b668 <acl_create_entry@plt+0x63e4>
    b7ec:	bl	4f6c <__stack_chk_fail@plt>
    b7f0:	andeq	pc, r5, r0, lsl #13
    b7f4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b7f8:	andeq	r1, r4, r0, asr #31
    b7fc:	andeq	r9, r5, ip, lsl #21
    b800:	andeq	r0, r0, r4, asr #7
    b804:	andeq	r4, r3, r4, lsl #25
    b808:	andeq	r0, r0, r0, ror #7
    b80c:			; <UNDEFINED> instruction: 0x00036fb8
    b810:	andeq	r6, r3, ip, lsl #30
    b814:			; <UNDEFINED> instruction: 0x00036eb0
    b818:	muleq	r3, r4, lr
    b81c:	muleq	r3, r8, lr
    b820:	andeq	r4, r3, r0, ror #21
    b824:	ldr	r3, [pc, #452]	; b9f0 <acl_create_entry@plt+0x676c>
    b828:	push	{r4, r5, r6, r7, r8, fp, lr}
    b82c:	subs	r8, r0, #0
    b830:	add	fp, sp, #24
    b834:	ldr	r0, [pc, #440]	; b9f4 <acl_create_entry@plt+0x6770>
    b838:	sub	sp, sp, #124	; 0x7c
    b83c:	add	r3, pc, r3
    b840:	mov	r4, r1
    b844:	mov	r5, r2
    b848:	ldr	r6, [r3, r0]
    b84c:	ldr	r3, [r6]
    b850:	str	r3, [fp, #-32]	; 0xffffffe0
    b854:	beq	b9d0 <acl_create_entry@plt+0x674c>
    b858:	cmp	r1, #0
    b85c:	beq	b9b0 <acl_create_entry@plt+0x672c>
    b860:	cmp	r2, #0
    b864:	beq	b898 <acl_create_entry@plt+0x6614>
    b868:	mov	r0, r2
    b86c:	bl	4ce4 <strlen@plt>
    b870:	mov	r1, r5
    b874:	mov	r7, r0
    b878:	mov	r0, r4
    b87c:	mov	r2, r7
    b880:	bl	5164 <strncmp@plt>
    b884:	cmp	r0, #0
    b888:	bne	b954 <acl_create_entry@plt+0x66d0>
    b88c:	add	r3, r4, r7
    b890:	cmp	r3, #0
    b894:	beq	b954 <acl_create_entry@plt+0x66d0>
    b898:	ldr	r1, [pc, #344]	; b9f8 <acl_create_entry@plt+0x6774>
    b89c:	mov	r0, r4
    b8a0:	mov	r2, #5
    b8a4:	add	r1, pc, r1
    b8a8:	bl	5164 <strncmp@plt>
    b8ac:	subs	r5, r0, #0
    b8b0:	bne	b90c <acl_create_entry@plt+0x6688>
    b8b4:	cmn	r4, #5
    b8b8:	beq	b90c <acl_create_entry@plt+0x6688>
    b8bc:	mov	r1, r4
    b8c0:	mov	r0, #3
    b8c4:	sub	r2, fp, #140	; 0x8c
    b8c8:	bl	4ed0 <__xstat64@plt>
    b8cc:	cmp	r0, #0
    b8d0:	blt	b8f0 <acl_create_entry@plt+0x666c>
    b8d4:	ldr	r3, [fp, #-124]	; 0xffffff84
    b8d8:	and	r3, r3, #61440	; 0xf000
    b8dc:	cmp	r3, #24576	; 0x6000
    b8e0:	beq	b940 <acl_create_entry@plt+0x66bc>
    b8e4:	cmp	r3, #8192	; 0x2000
    b8e8:	moveq	r1, #99	; 0x63
    b8ec:	beq	b944 <acl_create_entry@plt+0x66c0>
    b8f0:	mov	r0, r5
    b8f4:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b8f8:	ldr	r3, [r6]
    b8fc:	cmp	r2, r3
    b900:	bne	b9ac <acl_create_entry@plt+0x6728>
    b904:	sub	sp, fp, #24
    b908:	pop	{r4, r5, r6, r7, r8, fp, pc}
    b90c:	ldr	r1, [pc, #232]	; b9fc <acl_create_entry@plt+0x6778>
    b910:	mov	r0, r4
    b914:	mov	r2, #5
    b918:	add	r1, pc, r1
    b91c:	bl	5164 <strncmp@plt>
    b920:	cmp	r0, #0
    b924:	bne	b9a4 <acl_create_entry@plt+0x6720>
    b928:	adds	r0, r4, #5
    b92c:	beq	b8f4 <acl_create_entry@plt+0x6670>
    b930:	mov	r0, r8
    b934:	mov	r1, r4
    b938:	bl	21098 <acl_create_entry@plt+0x1be14>
    b93c:	b	b8f4 <acl_create_entry@plt+0x6670>
    b940:	mov	r1, #98	; 0x62
    b944:	mov	r0, r8
    b948:	ldrd	r2, [fp, #-108]	; 0xffffff94
    b94c:	bl	212b4 <acl_create_entry@plt+0x1c030>
    b950:	b	b8f4 <acl_create_entry@plt+0x6670>
    b954:	mov	r0, r4
    b958:	str	r4, [fp, #-144]	; 0xffffff70
    b95c:	bl	4ce4 <strlen@plt>
    b960:	mov	r1, r5
    b964:	add	r0, r0, r7
    b968:	add	r7, r0, #15
    b96c:	bic	r7, r7, #7
    b970:	sub	sp, sp, r7
    b974:	mov	r0, sp
    b978:	mov	r4, sp
    b97c:	bl	4a5c <stpcpy@plt>
    b980:	ldr	r1, [fp, #-144]	; 0xffffff70
    b984:	cmp	r1, #0
    b988:	mov	r3, r0
    b98c:	beq	b998 <acl_create_entry@plt+0x6714>
    b990:	bl	4a5c <stpcpy@plt>
    b994:	mov	r3, r0
    b998:	mov	r2, #0
    b99c:	strb	r2, [r3]
    b9a0:	b	b898 <acl_create_entry@plt+0x6614>
    b9a4:	mov	r0, #0
    b9a8:	b	b8f4 <acl_create_entry@plt+0x6670>
    b9ac:	bl	4f6c <__stack_chk_fail@plt>
    b9b0:	ldr	r0, [pc, #72]	; ba00 <acl_create_entry@plt+0x677c>
    b9b4:	mov	r2, #25
    b9b8:	ldr	r1, [pc, #68]	; ba04 <acl_create_entry@plt+0x6780>
    b9bc:	ldr	r3, [pc, #68]	; ba08 <acl_create_entry@plt+0x6784>
    b9c0:	add	r0, pc, r0
    b9c4:	add	r1, pc, r1
    b9c8:	add	r3, pc, r3
    b9cc:	bl	33308 <acl_create_entry@plt+0x2e084>
    b9d0:	ldr	r0, [pc, #52]	; ba0c <acl_create_entry@plt+0x6788>
    b9d4:	mov	r2, #24
    b9d8:	ldr	r1, [pc, #48]	; ba10 <acl_create_entry@plt+0x678c>
    b9dc:	ldr	r3, [pc, #48]	; ba14 <acl_create_entry@plt+0x6790>
    b9e0:	add	r0, pc, r0
    b9e4:	add	r1, pc, r1
    b9e8:	add	r3, pc, r3
    b9ec:	bl	33308 <acl_create_entry@plt+0x2e084>
    b9f0:	andeq	pc, r5, r4, asr #7
    b9f4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b9f8:	strdeq	r4, [r3], -ip
    b9fc:	andeq	r6, r3, r8, asr #27
    ba00:	andeq	ip, r3, r8, ror #9
    ba04:	andeq	r6, r3, r4, lsl #26
    ba08:	strdeq	r6, [r3], -r4
    ba0c:	andeq	r5, r3, r8, lsl r8
    ba10:	andeq	r6, r3, r4, ror #25
    ba14:	ldrdeq	r6, [r3], -r4
    ba18:	push	{r4, r5, r6, lr}
    ba1c:	mov	r6, r0
    ba20:	bl	20060 <acl_create_entry@plt+0x1addc>
    ba24:	mov	r1, #136	; 0x88
    ba28:	mov	r5, r0
    ba2c:	mov	r0, #1
    ba30:	bl	4a38 <calloc@plt>
    ba34:	subs	r4, r0, #0
    ba38:	beq	ba78 <acl_create_entry@plt+0x67f4>
    ba3c:	mov	r1, r4
    ba40:	str	r6, [r4, #4]
    ba44:	mov	r0, r5
    ba48:	str	r5, [r1], #64	; 0x40
    ba4c:	mov	r2, #0
    ba50:	bl	245f8 <acl_create_entry@plt+0x1f374>
    ba54:	mov	r0, r5
    ba58:	add	r1, r4, #36	; 0x24
    ba5c:	mov	r2, #0
    ba60:	bl	245f8 <acl_create_entry@plt+0x1f374>
    ba64:	mvn	r3, #0
    ba68:	mov	r0, #1
    ba6c:	str	r3, [r4, #104]	; 0x68
    ba70:	bl	376c4 <acl_create_entry@plt+0x32440>
    ba74:	strd	r0, [r4, #96]	; 0x60
    ba78:	mov	r0, r4
    ba7c:	pop	{r4, r5, r6, pc}
    ba80:	push	{r4, lr}
    ba84:	subs	r4, r0, #0
    ba88:	popeq	{r4, pc}
    ba8c:	ldr	r0, [r4, #108]	; 0x6c
    ba90:	bl	28a54 <acl_create_entry@plt+0x237d0>
    ba94:	add	r0, r4, #64	; 0x40
    ba98:	bl	248f4 <acl_create_entry@plt+0x1f670>
    ba9c:	add	r0, r4, #36	; 0x24
    baa0:	bl	248f4 <acl_create_entry@plt+0x1f670>
    baa4:	ldr	r0, [r4, #20]
    baa8:	bl	4b7c <free@plt>
    baac:	ldr	r0, [r4, #16]
    bab0:	bl	4b7c <free@plt>
    bab4:	mov	r0, r4
    bab8:	pop	{r4, lr}
    babc:	b	4b7c <free@plt>
    bac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bac4:	sub	sp, sp, #3136	; 0xc40
    bac8:	sub	sp, sp, #12
    bacc:	ldr	ip, [pc, #2320]	; c3e4 <acl_create_entry@plt+0x7160>
    bad0:	mov	r7, r3
    bad4:	str	r0, [sp, #20]
    bad8:	add	ip, pc, ip
    badc:	str	r1, [sp, #24]
    bae0:	ldr	r1, [sp, #20]
    bae4:	mov	r3, ip
    bae8:	ldr	r0, [pc, #2296]	; c3e8 <acl_create_entry@plt+0x7164>
    baec:	ldr	r3, [pc, #2296]	; c3ec <acl_create_entry@plt+0x7168>
    baf0:	ldr	r1, [r1, #4]
    baf4:	add	r3, pc, r3
    baf8:	ldr	r5, [sp, #24]
    bafc:	str	r1, [sp, #28]
    bb00:	ldr	r1, [pc, #2280]	; c3f0 <acl_create_entry@plt+0x716c>
    bb04:	add	r1, pc, r1
    bb08:	str	r1, [sp, #44]	; 0x2c
    bb0c:	ldr	r0, [ip, r0]
    bb10:	str	r3, [sp, #48]	; 0x30
    bb14:	str	r2, [sp, #60]	; 0x3c
    bb18:	ldr	r3, [r0]
    bb1c:	ldr	r2, [pc, #2256]	; c3f4 <acl_create_entry@plt+0x7170>
    bb20:	ldr	r1, [pc, #2256]	; c3f8 <acl_create_entry@plt+0x7174>
    bb24:	add	r2, pc, r2
    bb28:	str	r3, [sp, #3140]	; 0xc44
    bb2c:	str	r2, [sp, #52]	; 0x34
    bb30:	add	r1, pc, r1
    bb34:	ldr	r2, [pc, #2240]	; c3fc <acl_create_entry@plt+0x7178>
    bb38:	ldr	r3, [pc, #2240]	; c400 <acl_create_entry@plt+0x717c>
    bb3c:	add	r2, pc, r2
    bb40:	str	r0, [sp, #16]
    bb44:	add	r3, pc, r3
    bb48:	str	r1, [sp, #32]
    bb4c:	str	r2, [sp, #36]	; 0x24
    bb50:	str	r3, [sp, #40]	; 0x28
    bb54:	b	bb84 <acl_create_entry@plt+0x6900>
    bb58:	cmp	r3, #37	; 0x25
    bb5c:	beq	bc74 <acl_create_entry@plt+0x69f0>
    bb60:	cmp	r7, #0
    bb64:	beq	bd5c <acl_create_entry@plt+0x6ad8>
    bb68:	ldr	r3, [sp, #60]	; 0x3c
    bb6c:	sub	r7, r7, #1
    bb70:	ldrb	r2, [r5], #1
    bb74:	strb	r2, [r3]
    bb78:	ldr	r3, [sp, #60]	; 0x3c
    bb7c:	add	r3, r3, #1
    bb80:	str	r3, [sp, #60]	; 0x3c
    bb84:	ldrb	r3, [r5]
    bb88:	cmp	r3, #0
    bb8c:	beq	bd5c <acl_create_entry@plt+0x6ad8>
    bb90:	cmp	r3, #36	; 0x24
    bb94:	bne	bb58 <acl_create_entry@plt+0x68d4>
    bb98:	ldrb	r3, [r5, #1]
    bb9c:	cmp	r3, #36	; 0x24
    bba0:	beq	bd50 <acl_create_entry@plt+0x6acc>
    bba4:	ldr	fp, [pc, #2136]	; c404 <acl_create_entry@plt+0x7180>
    bba8:	mov	r4, #0
    bbac:	add	sl, r5, #1
    bbb0:	mov	r9, r4
    bbb4:	add	fp, pc, fp
    bbb8:	b	bbcc <acl_create_entry@plt+0x6948>
    bbbc:	add	r4, r4, #12
    bbc0:	add	r9, r9, #1
    bbc4:	cmp	r4, #216	; 0xd8
    bbc8:	beq	bb60 <acl_create_entry@plt+0x68dc>
    bbcc:	ldr	r6, [r4, fp]
    bbd0:	mov	r0, r6
    bbd4:	bl	4ce4 <strlen@plt>
    bbd8:	mov	r1, r6
    bbdc:	mov	r8, r0
    bbe0:	mov	r0, sl
    bbe4:	mov	r2, r8
    bbe8:	bl	5164 <strncmp@plt>
    bbec:	cmp	r0, #0
    bbf0:	bne	bbbc <acl_create_entry@plt+0x6938>
    bbf4:	add	r3, sl, r8
    bbf8:	cmp	r3, #0
    bbfc:	beq	bbbc <acl_create_entry@plt+0x6938>
    bc00:	add	r8, r8, #1
    bc04:	add	r9, r9, r9, lsl #1
    bc08:	add	r5, r5, r8
    bc0c:	add	fp, fp, r9, lsl #2
    bc10:	ldrb	r3, [r5]
    bc14:	ldr	r8, [fp, #8]
    bc18:	cmp	r3, #123	; 0x7b
    bc1c:	movne	r9, #0
    bc20:	beq	bcd4 <acl_create_entry@plt+0x6a50>
    bc24:	sub	r3, r8, #1
    bc28:	cmp	r3, #15
    bc2c:	addls	pc, pc, r3, lsl #2
    bc30:	b	c25c <acl_create_entry@plt+0x6fd8>
    bc34:	b	c140 <acl_create_entry@plt+0x6ebc>
    bc38:	b	c160 <acl_create_entry@plt+0x6edc>
    bc3c:	b	c238 <acl_create_entry@plt+0x6fb4>
    bc40:	b	bdd4 <acl_create_entry@plt+0x6b50>
    bc44:	b	bf04 <acl_create_entry@plt+0x6c80>
    bc48:	b	bec4 <acl_create_entry@plt+0x6c40>
    bc4c:	b	bef4 <acl_create_entry@plt+0x6c70>
    bc50:	b	be98 <acl_create_entry@plt+0x6c14>
    bc54:	b	bdf8 <acl_create_entry@plt+0x6b74>
    bc58:	b	be54 <acl_create_entry@plt+0x6bd0>
    bc5c:	b	bf24 <acl_create_entry@plt+0x6ca0>
    bc60:	b	c030 <acl_create_entry@plt+0x6dac>
    bc64:	b	c068 <acl_create_entry@plt+0x6de4>
    bc68:	b	c0ac <acl_create_entry@plt+0x6e28>
    bc6c:	b	c128 <acl_create_entry@plt+0x6ea4>
    bc70:	b	beac <acl_create_entry@plt+0x6c28>
    bc74:	ldrb	r0, [r5, #1]
    bc78:	cmp	r0, #37	; 0x25
    bc7c:	beq	bd50 <acl_create_entry@plt+0x6acc>
    bc80:	ldr	ip, [pc, #1920]	; c408 <acl_create_entry@plt+0x7184>
    bc84:	mov	r3, #0
    bc88:	mov	r2, r3
    bc8c:	add	ip, pc, ip
    bc90:	b	bca4 <acl_create_entry@plt+0x6a20>
    bc94:	add	r2, r2, #1
    bc98:	add	r3, r3, #12
    bc9c:	cmp	r2, #18
    bca0:	beq	bb60 <acl_create_entry@plt+0x68dc>
    bca4:	add	r1, ip, r3
    bca8:	ldrb	r1, [r1, #4]
    bcac:	cmp	r1, r0
    bcb0:	bne	bc94 <acl_create_entry@plt+0x6a10>
    bcb4:	add	r5, r5, #2
    bcb8:	add	r2, r2, r2, lsl #1
    bcbc:	ldrb	r3, [r5]
    bcc0:	add	ip, ip, r2, lsl #2
    bcc4:	cmp	r3, #123	; 0x7b
    bcc8:	ldr	r8, [ip, #8]
    bccc:	movne	r9, #0
    bcd0:	bne	bc24 <acl_create_entry@plt+0x69a0>
    bcd4:	ldrb	r3, [r5, #1]
    bcd8:	add	r5, r5, #1
    bcdc:	cmp	r3, #125	; 0x7d
    bce0:	beq	c380 <acl_create_entry@plt+0x70fc>
    bce4:	cmp	r3, #0
    bce8:	beq	bd8c <acl_create_entry@plt+0x6b08>
    bcec:	mov	r2, r5
    bcf0:	mov	r4, #0
    bcf4:	b	bd00 <acl_create_entry@plt+0x6a7c>
    bcf8:	cmp	r3, #0
    bcfc:	beq	bd8c <acl_create_entry@plt+0x6b08>
    bd00:	ldrb	r3, [r2, #1]!
    bd04:	add	r4, r4, #1
    bd08:	cmp	r3, #125	; 0x7d
    bd0c:	bne	bcf8 <acl_create_entry@plt+0x6a74>
    bd10:	cmp	r4, #1024	; 0x400
    bd14:	bcs	bd5c <acl_create_entry@plt+0x6ad8>
    bd18:	add	r0, r4, #1
    bd1c:	add	r9, sp, #68	; 0x44
    bd20:	mov	r1, r5
    bd24:	mov	r2, r4
    bd28:	mov	r3, #1024	; 0x400
    bd2c:	add	r5, r5, r0
    bd30:	mov	r0, r9
    bd34:	bl	4c24 <__memcpy_chk@plt>
    bd38:	add	r1, sp, #3136	; 0xc40
    bd3c:	add	r1, r1, #8
    bd40:	mov	r3, #0
    bd44:	add	r4, r1, r4
    bd48:	strb	r3, [r4, #-3076]	; 0xfffff3fc
    bd4c:	b	bc24 <acl_create_entry@plt+0x69a0>
    bd50:	cmp	r7, #0
    bd54:	add	r5, r5, #1
    bd58:	bne	bb68 <acl_create_entry@plt+0x68e4>
    bd5c:	ldr	r3, [sp, #60]	; 0x3c
    bd60:	mov	r1, #0
    bd64:	ldr	r2, [sp, #3140]	; 0xc44
    bd68:	mov	r0, r7
    bd6c:	strb	r1, [r3]
    bd70:	ldr	r1, [sp, #16]
    bd74:	ldr	r3, [r1]
    bd78:	cmp	r2, r3
    bd7c:	bne	c3e0 <acl_create_entry@plt+0x715c>
    bd80:	add	sp, sp, #3136	; 0xc40
    bd84:	add	sp, sp, #12
    bd88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd8c:	bl	342fc <acl_create_entry@plt+0x2f078>
    bd90:	cmp	r0, #2
    bd94:	ble	bd5c <acl_create_entry@plt+0x6ad8>
    bd98:	ldr	r2, [pc, #1644]	; c40c <acl_create_entry@plt+0x7188>
    bd9c:	mov	r1, #0
    bda0:	ldr	r3, [sp, #24]
    bda4:	mov	r0, #3
    bda8:	add	r2, pc, r2
    bdac:	ldr	ip, [pc, #1628]	; c410 <acl_create_entry@plt+0x718c>
    bdb0:	str	r2, [sp, #4]
    bdb4:	ldr	r2, [pc, #1624]	; c414 <acl_create_entry@plt+0x7190>
    bdb8:	add	ip, pc, ip
    bdbc:	str	r3, [sp, #8]
    bdc0:	mov	r3, #175	; 0xaf
    bdc4:	str	ip, [sp]
    bdc8:	add	r2, pc, r2
    bdcc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    bdd0:	b	bd5c <acl_create_entry@plt+0x6ad8>
    bdd4:	ldr	r0, [sp, #28]
    bdd8:	add	r6, sp, #72	; 0x48
    bddc:	bl	202c4 <acl_create_entry@plt+0x1b040>
    bde0:	mov	r2, r0
    bde4:	mov	r1, r7
    bde8:	sub	r0, r6, #12
    bdec:	bl	37370 <acl_create_entry@plt+0x320ec>
    bdf0:	mov	r7, r0
    bdf4:	b	bb84 <acl_create_entry@plt+0x6900>
    bdf8:	ldr	r0, [sp, #28]
    bdfc:	add	r4, sp, #2112	; 0x840
    be00:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    be04:	add	r4, r4, #8
    be08:	ldr	r3, [pc, #1544]	; c418 <acl_create_entry@plt+0x7194>
    be0c:	sub	r4, r4, #4
    be10:	add	r6, sp, #72	; 0x48
    be14:	mov	r2, #1024	; 0x400
    be18:	add	r3, pc, r3
    be1c:	bic	r1, r1, #4080	; 0xff0
    be20:	ubfx	r0, r0, #8, #12
    be24:	bic	r1, r1, #15
    be28:	orr	r1, r1, r0
    be2c:	mov	r0, r4
    be30:	str	r1, [sp]
    be34:	mov	r1, #1
    be38:	bl	514c <__sprintf_chk@plt>
    be3c:	mov	r1, r7
    be40:	mov	r2, r4
    be44:	sub	r0, r6, #12
    be48:	bl	37370 <acl_create_entry@plt+0x320ec>
    be4c:	mov	r7, r0
    be50:	b	bb84 <acl_create_entry@plt+0x6900>
    be54:	ldr	r0, [sp, #28]
    be58:	add	r4, sp, #2112	; 0x840
    be5c:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    be60:	add	r4, r4, #8
    be64:	sub	r4, r4, #4
    be68:	ldr	r3, [pc, #1452]	; c41c <acl_create_entry@plt+0x7198>
    be6c:	add	r6, sp, #72	; 0x48
    be70:	mov	r2, #1024	; 0x400
    be74:	add	r3, pc, r3
    be78:	lsr	ip, r0, #12
    be7c:	uxtb	lr, r0
    be80:	orr	ip, ip, r1, lsl #20
    be84:	mov	r0, r4
    be88:	bic	ip, ip, #255	; 0xff
    be8c:	orr	lr, ip, lr
    be90:	str	lr, [sp]
    be94:	b	be34 <acl_create_entry@plt+0x6bb0>
    be98:	ldr	r2, [sp, #20]
    be9c:	ldr	r0, [r2, #8]
    bea0:	cmp	r0, #0
    bea4:	bne	bdd8 <acl_create_entry@plt+0x6b54>
    bea8:	b	bb84 <acl_create_entry@plt+0x6900>
    beac:	mov	r1, r7
    beb0:	add	r0, sp, #60	; 0x3c
    beb4:	ldr	r2, [sp, #32]
    beb8:	bl	37370 <acl_create_entry@plt+0x320ec>
    bebc:	mov	r7, r0
    bec0:	b	bb84 <acl_create_entry@plt+0x6900>
    bec4:	ldr	r3, [sp, #20]
    bec8:	ldr	r0, [r3, #8]
    becc:	cmp	r0, #0
    bed0:	beq	bb84 <acl_create_entry@plt+0x6900>
    bed4:	bl	1ffa8 <acl_create_entry@plt+0x1ad24>
    bed8:	subs	r2, r0, #0
    bedc:	beq	bb84 <acl_create_entry@plt+0x6900>
    bee0:	mov	r1, r7
    bee4:	add	r0, sp, #60	; 0x3c
    bee8:	bl	37370 <acl_create_entry@plt+0x320ec>
    beec:	mov	r7, r0
    bef0:	b	bb84 <acl_create_entry@plt+0x6900>
    bef4:	ldr	r0, [sp, #28]
    bef8:	add	r6, sp, #72	; 0x48
    befc:	bl	20148 <acl_create_entry@plt+0x1aec4>
    bf00:	b	bde0 <acl_create_entry@plt+0x6b5c>
    bf04:	ldr	r0, [sp, #28]
    bf08:	bl	202d0 <acl_create_entry@plt+0x1b04c>
    bf0c:	cmp	r0, #0
    bf10:	beq	bb84 <acl_create_entry@plt+0x6900>
    bf14:	ldr	r0, [sp, #28]
    bf18:	add	r6, sp, #72	; 0x48
    bf1c:	bl	202d0 <acl_create_entry@plt+0x1b04c>
    bf20:	b	bde0 <acl_create_entry@plt+0x6b5c>
    bf24:	ldr	r1, [sp, #20]
    bf28:	ldr	r2, [r1, #20]
    bf2c:	cmp	r2, #0
    bf30:	beq	bb84 <acl_create_entry@plt+0x6900>
    bf34:	cmp	r9, #0
    bf38:	add	r6, sp, #72	; 0x48
    bf3c:	beq	c394 <acl_create_entry@plt+0x7110>
    bf40:	mov	r0, r9
    bf44:	sub	r1, r6, #8
    bf48:	mov	r2, #10
    bf4c:	bl	4d20 <strtoul@plt>
    bf50:	subs	r8, r0, #0
    bf54:	ble	c38c <acl_create_entry@plt+0x7108>
    bf58:	add	r9, sp, #1088	; 0x440
    bf5c:	ldr	r3, [sp, #20]
    bf60:	add	r9, r9, #8
    bf64:	mov	r1, #1024	; 0x400
    bf68:	sub	r9, r9, #4
    bf6c:	ldr	r2, [r3, #20]
    bf70:	mov	r0, r9
    bf74:	bl	3752c <acl_create_entry@plt+0x322a8>
    bf78:	subs	r8, r8, #1
    bf7c:	beq	c2dc <acl_create_entry@plt+0x7058>
    bf80:	ldrb	r4, [r9]
    bf84:	cmp	r4, #0
    bf88:	beq	c334 <acl_create_entry@plt+0x70b0>
    bf8c:	bl	4ec4 <__ctype_b_loc@plt>
    bf90:	mov	r3, r9
    bf94:	ldr	r1, [r0]
    bf98:	b	bfb0 <acl_create_entry@plt+0x6d2c>
    bf9c:	ldrb	r4, [r3, #1]
    bfa0:	add	r3, r3, #1
    bfa4:	cmp	r4, #0
    bfa8:	mov	r9, r3
    bfac:	beq	bfc8 <acl_create_entry@plt+0x6d44>
    bfb0:	lsl	r4, r4, #1
    bfb4:	ldrh	r2, [r1, r4]
    bfb8:	tst	r2, #8192	; 0x2000
    bfbc:	beq	bf9c <acl_create_entry@plt+0x6d18>
    bfc0:	ldrb	r4, [r3]
    bfc4:	mov	r9, r3
    bfc8:	mov	r2, r9
    bfcc:	b	bfd4 <acl_create_entry@plt+0x6d50>
    bfd0:	ldrb	r4, [r2, #1]!
    bfd4:	lsl	r3, r4, #1
    bfd8:	mov	r9, r2
    bfdc:	ldrh	r3, [r1, r3]
    bfe0:	tst	r3, #8192	; 0x2000
    bfe4:	bne	bfd0 <acl_create_entry@plt+0x6d4c>
    bfe8:	cmp	r4, #0
    bfec:	bne	bf78 <acl_create_entry@plt+0x6cf4>
    bff0:	bl	342fc <acl_create_entry@plt+0x2f078>
    bff4:	cmp	r0, #2
    bff8:	ble	bb84 <acl_create_entry@plt+0x6900>
    bffc:	ldr	r3, [pc, #1052]	; c420 <acl_create_entry@plt+0x719c>
    c000:	mov	r1, r4
    c004:	ldr	ip, [pc, #1048]	; c424 <acl_create_entry@plt+0x71a0>
    c008:	mov	r0, #3
    c00c:	ldr	r2, [pc, #1044]	; c428 <acl_create_entry@plt+0x71a4>
    c010:	add	r3, pc, r3
    c014:	add	ip, pc, ip
    c018:	str	r3, [sp]
    c01c:	add	r2, pc, r2
    c020:	movw	r3, #258	; 0x102
    c024:	str	ip, [sp, #4]
    c028:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    c02c:	b	bb84 <acl_create_entry@plt+0x6900>
    c030:	ldr	r3, [sp, #20]
    c034:	ldr	r0, [r3, #4]
    c038:	bl	217cc <acl_create_entry@plt+0x1c548>
    c03c:	cmp	r0, #0
    c040:	beq	bb84 <acl_create_entry@plt+0x6900>
    c044:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    c048:	subs	r2, r0, #0
    c04c:	beq	bb84 <acl_create_entry@plt+0x6900>
    c050:	mov	r1, r7
    c054:	add	r2, r2, #5
    c058:	add	r0, sp, #60	; 0x3c
    c05c:	bl	37370 <acl_create_entry@plt+0x320ec>
    c060:	mov	r7, r0
    c064:	b	bb84 <acl_create_entry@plt+0x6900>
    c068:	ldr	r1, [sp, #20]
    c06c:	ldr	r2, [r1, #16]
    c070:	cmp	r2, #0
    c074:	bne	bee0 <acl_create_entry@plt+0x6c5c>
    c078:	ldr	r0, [sp, #28]
    c07c:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    c080:	cmp	r0, #0
    c084:	beq	bdd4 <acl_create_entry@plt+0x6b50>
    c088:	ldr	r0, [sp, #28]
    c08c:	add	r6, sp, #72	; 0x48
    c090:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    c094:	mov	r1, r7
    c098:	add	r2, r0, #5
    c09c:	sub	r0, r6, #12
    c0a0:	bl	37370 <acl_create_entry@plt+0x320ec>
    c0a4:	mov	r7, r0
    c0a8:	b	bb84 <acl_create_entry@plt+0x6900>
    c0ac:	ldr	r0, [sp, #28]
    c0b0:	bl	20a94 <acl_create_entry@plt+0x1b810>
    c0b4:	subs	r4, r0, #0
    c0b8:	beq	bb84 <acl_create_entry@plt+0x6900>
    c0bc:	bl	24994 <acl_create_entry@plt+0x1f710>
    c0c0:	add	r6, sp, #60	; 0x3c
    c0c4:	mov	r1, r7
    c0c8:	add	r2, r0, #5
    c0cc:	mov	r0, r6
    c0d0:	bl	37370 <acl_create_entry@plt+0x320ec>
    c0d4:	mov	r7, r0
    c0d8:	mov	r0, r4
    c0dc:	bl	248d4 <acl_create_entry@plt+0x1f650>
    c0e0:	subs	r4, r0, #0
    c0e4:	beq	bb84 <acl_create_entry@plt+0x6900>
    c0e8:	ldr	r9, [sp, #40]	; 0x28
    c0ec:	mov	r8, #0
    c0f0:	mov	r0, r4
    c0f4:	bl	24994 <acl_create_entry@plt+0x1f710>
    c0f8:	mov	r1, r7
    c0fc:	mov	r2, r9
    c100:	str	r8, [sp]
    c104:	add	r3, r0, #5
    c108:	mov	r0, r6
    c10c:	bl	374a8 <acl_create_entry@plt+0x32224>
    c110:	mov	r7, r0
    c114:	mov	r0, r4
    c118:	bl	248d4 <acl_create_entry@plt+0x1f650>
    c11c:	subs	r4, r0, #0
    c120:	bne	c0f0 <acl_create_entry@plt+0x6e6c>
    c124:	b	bb84 <acl_create_entry@plt+0x6900>
    c128:	mov	r1, r7
    c12c:	add	r0, sp, #60	; 0x3c
    c130:	ldr	r2, [sp, #36]	; 0x24
    c134:	bl	37370 <acl_create_entry@plt+0x320ec>
    c138:	mov	r7, r0
    c13c:	b	bb84 <acl_create_entry@plt+0x6900>
    c140:	ldr	r0, [sp, #28]
    c144:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    c148:	cmp	r0, #0
    c14c:	beq	bb84 <acl_create_entry@plt+0x6900>
    c150:	ldr	r0, [sp, #28]
    c154:	add	r6, sp, #72	; 0x48
    c158:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    c15c:	b	bde0 <acl_create_entry@plt+0x6b5c>
    c160:	cmp	r9, #0
    c164:	beq	c340 <acl_create_entry@plt+0x70bc>
    c168:	add	sl, sp, #2112	; 0x840
    c16c:	ldr	r1, [sp, #20]
    c170:	add	sl, sl, #8
    c174:	mov	r3, #1
    c178:	sub	sl, sl, #4
    c17c:	ldr	r0, [r1]
    c180:	mov	r1, r9
    c184:	str	r3, [sp]
    c188:	mov	r2, sl
    c18c:	mov	r3, #512	; 0x200
    c190:	bl	25c1c <acl_create_entry@plt+0x20998>
    c194:	cmp	r0, #0
    c198:	bne	c294 <acl_create_entry@plt+0x7010>
    c19c:	mov	r2, sl
    c1a0:	cmp	r2, sl
    c1a4:	beq	c1b4 <acl_create_entry@plt+0x6f30>
    c1a8:	mov	r0, sl
    c1ac:	mov	r1, #512	; 0x200
    c1b0:	bl	3752c <acl_create_entry@plt+0x322a8>
    c1b4:	mov	r0, sl
    c1b8:	bl	4ce4 <strlen@plt>
    c1bc:	subs	r4, r0, #0
    c1c0:	beq	c1fc <acl_create_entry@plt+0x6f78>
    c1c4:	bl	4ec4 <__ctype_b_loc@plt>
    c1c8:	add	r3, sl, r4
    c1cc:	mov	ip, #0
    c1d0:	ldr	r1, [r0]
    c1d4:	b	c1e4 <acl_create_entry@plt+0x6f60>
    c1d8:	cmp	r4, #0
    c1dc:	strb	ip, [r3, #-1]!
    c1e0:	beq	c1fc <acl_create_entry@plt+0x6f78>
    c1e4:	ldrb	r2, [r3, #-1]
    c1e8:	sub	r4, r4, #1
    c1ec:	lsl	r2, r2, #1
    c1f0:	ldrh	r2, [r1, r2]
    c1f4:	tst	r2, #8192	; 0x2000
    c1f8:	bne	c1d8 <acl_create_entry@plt+0x6f54>
    c1fc:	ldr	r1, [pc, #552]	; c42c <acl_create_entry@plt+0x71a8>
    c200:	mov	r0, sl
    c204:	add	r1, pc, r1
    c208:	bl	26334 <acl_create_entry@plt+0x210b0>
    c20c:	subs	r4, r0, #0
    c210:	ble	c220 <acl_create_entry@plt+0x6f9c>
    c214:	bl	342fc <acl_create_entry@plt+0x2f078>
    c218:	cmp	r0, #6
    c21c:	bgt	c3a8 <acl_create_entry@plt+0x7124>
    c220:	mov	r1, r7
    c224:	mov	r2, sl
    c228:	add	r0, sp, #60	; 0x3c
    c22c:	bl	37370 <acl_create_entry@plt+0x320ec>
    c230:	mov	r7, r0
    c234:	b	bb84 <acl_create_entry@plt+0x6900>
    c238:	cmp	r9, #0
    c23c:	beq	bb84 <acl_create_entry@plt+0x6900>
    c240:	ldr	r2, [sp, #20]
    c244:	mov	r1, r9
    c248:	ldr	r0, [r2, #4]
    c24c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
    c250:	subs	r2, r0, #0
    c254:	bne	bee0 <acl_create_entry@plt+0x6c5c>
    c258:	b	bb84 <acl_create_entry@plt+0x6900>
    c25c:	bl	342fc <acl_create_entry@plt+0x2f078>
    c260:	cmp	r0, #2
    c264:	ble	bb84 <acl_create_entry@plt+0x6900>
    c268:	ldr	r3, [sp, #48]	; 0x30
    c26c:	mov	r0, #3
    c270:	ldr	r1, [sp, #52]	; 0x34
    c274:	str	r8, [sp, #8]
    c278:	str	r3, [sp]
    c27c:	movw	r3, #366	; 0x16e
    c280:	str	r1, [sp, #4]
    c284:	mov	r1, #0
    c288:	ldr	r2, [sp, #44]	; 0x2c
    c28c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    c290:	b	bb84 <acl_create_entry@plt+0x6900>
    c294:	ldr	r2, [sp, #20]
    c298:	mov	r1, r9
    c29c:	ldr	r0, [r2, #4]
    c2a0:	bl	20304 <acl_create_entry@plt+0x1b080>
    c2a4:	subs	r2, r0, #0
    c2a8:	bne	c1a0 <acl_create_entry@plt+0x6f1c>
    c2ac:	ldr	r2, [sp, #20]
    c2b0:	ldr	r0, [r2, #8]
    c2b4:	cmp	r0, #0
    c2b8:	beq	bb84 <acl_create_entry@plt+0x6900>
    c2bc:	ldr	r3, [r2, #4]
    c2c0:	cmp	r0, r3
    c2c4:	beq	bb84 <acl_create_entry@plt+0x6900>
    c2c8:	mov	r1, r9
    c2cc:	bl	20304 <acl_create_entry@plt+0x1b080>
    c2d0:	subs	r2, r0, #0
    c2d4:	beq	bb84 <acl_create_entry@plt+0x6900>
    c2d8:	b	c1a0 <acl_create_entry@plt+0x6f1c>
    c2dc:	add	sl, sp, #2112	; 0x840
    c2e0:	mov	r2, r9
    c2e4:	add	sl, sl, #8
    c2e8:	mov	r1, #1024	; 0x400
    c2ec:	sub	sl, sl, #4
    c2f0:	mov	r0, sl
    c2f4:	bl	3752c <acl_create_entry@plt+0x322a8>
    c2f8:	ldr	r3, [sp, #64]	; 0x40
    c2fc:	ldrb	r3, [r3]
    c300:	cmp	r3, #43	; 0x2b
    c304:	beq	c31c <acl_create_entry@plt+0x7098>
    c308:	mov	r0, sl
    c30c:	mov	r1, #32
    c310:	bl	49e4 <strchr@plt>
    c314:	cmp	r0, #0
    c318:	strbne	r8, [r0]
    c31c:	mov	r1, r7
    c320:	sub	r0, r6, #12
    c324:	mov	r2, sl
    c328:	bl	37370 <acl_create_entry@plt+0x320ec>
    c32c:	mov	r7, r0
    c330:	b	bb84 <acl_create_entry@plt+0x6900>
    c334:	bl	4ec4 <__ctype_b_loc@plt>
    c338:	ldr	r1, [r0]
    c33c:	b	bfc8 <acl_create_entry@plt+0x6d44>
    c340:	bl	342fc <acl_create_entry@plt+0x2f078>
    c344:	cmp	r0, #2
    c348:	ble	bb84 <acl_create_entry@plt+0x6900>
    c34c:	ldr	r3, [pc, #220]	; c430 <acl_create_entry@plt+0x71ac>
    c350:	mov	r1, r9
    c354:	ldr	ip, [pc, #216]	; c434 <acl_create_entry@plt+0x71b0>
    c358:	mov	r0, #3
    c35c:	ldr	r2, [pc, #212]	; c438 <acl_create_entry@plt+0x71b4>
    c360:	add	r3, pc, r3
    c364:	add	ip, pc, ip
    c368:	str	r3, [sp]
    c36c:	add	r2, pc, r2
    c370:	movw	r3, #281	; 0x119
    c374:	str	ip, [sp, #4]
    c378:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    c37c:	b	bb84 <acl_create_entry@plt+0x6900>
    c380:	mov	r0, #1
    c384:	mov	r4, #0
    c388:	b	bd1c <acl_create_entry@plt+0x6a98>
    c38c:	ldr	r3, [sp, #20]
    c390:	ldr	r2, [r3, #20]
    c394:	mov	r1, r7
    c398:	sub	r0, r6, #12
    c39c:	bl	37370 <acl_create_entry@plt+0x320ec>
    c3a0:	mov	r7, r0
    c3a4:	b	bb84 <acl_create_entry@plt+0x6900>
    c3a8:	ldr	r2, [pc, #140]	; c43c <acl_create_entry@plt+0x71b8>
    c3ac:	mov	r1, #0
    c3b0:	ldr	ip, [pc, #136]	; c440 <acl_create_entry@plt+0x71bc>
    c3b4:	mov	r3, #308	; 0x134
    c3b8:	add	r2, pc, r2
    c3bc:	str	r2, [sp, #4]
    c3c0:	ldr	r2, [pc, #124]	; c444 <acl_create_entry@plt+0x71c0>
    c3c4:	add	ip, pc, ip
    c3c8:	str	r4, [sp, #8]
    c3cc:	mov	r0, #7
    c3d0:	str	ip, [sp]
    c3d4:	add	r2, pc, r2
    c3d8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    c3dc:	b	c220 <acl_create_entry@plt+0x6f9c>
    c3e0:	bl	4f6c <__stack_chk_fail@plt>
    c3e4:	andeq	pc, r5, r8, lsr #2
    c3e8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c3ec:	andeq	r6, r3, r0, lsr ip
    c3f0:	andeq	r6, r3, r8, lsr ip
    c3f4:	ldrdeq	r6, [r3], -r0
    c3f8:	muleq	r3, r0, r7
    c3fc:			; <UNDEFINED> instruction: 0x00036cb0
    c400:	andeq	r2, r4, ip, lsr r3
    c404:	muleq	r5, r4, r4
    c408:			; <UNDEFINED> instruction: 0x000593bc
    c40c:	andeq	r6, r3, ip, lsr #19
    c410:	andeq	r6, r3, ip, ror #18
    c414:	andeq	r6, r3, r4, ror r9
    c418:	andeq	r4, r4, ip, lsr #32
    c41c:	ldrdeq	r3, [r4], -r0
    c420:	andeq	r6, r3, r4, lsl r7
    c424:	andeq	r6, r3, r8, ror #14
    c428:	andeq	r6, r3, r0, lsr #14
    c42c:	andeq	r6, r3, r4, asr #11
    c430:	andeq	r6, r3, r4, asr #7
    c434:	andeq	r6, r3, r4, asr #8
    c438:	ldrdeq	r6, [r3], -r0
    c43c:	andeq	r6, r3, r8, lsl r4
    c440:	andeq	r6, r3, r0, ror #6
    c444:	andeq	r6, r3, r8, ror #6
    c448:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    c44c:	mov	r4, r1
    c450:	mov	r0, r4
    c454:	mov	r1, #32
    c458:	mov	r6, r2
    c45c:	mov	r7, r3
    c460:	bl	49e4 <strchr@plt>
    c464:	cmp	r0, #0
    c468:	beq	c56c <acl_create_entry@plt+0x72e8>
    c46c:	cmp	r4, #0
    c470:	beq	c57c <acl_create_entry@plt+0x72f8>
    c474:	ldrb	r1, [r4]
    c478:	cmp	r1, #0
    c47c:	movne	r9, #0
    c480:	movne	r8, r7
    c484:	movne	r5, r9
    c488:	beq	c580 <acl_create_entry@plt+0x72fc>
    c48c:	cmp	r1, #39	; 0x27
    c490:	beq	c510 <acl_create_entry@plt+0x728c>
    c494:	mov	r0, r4
    c498:	mov	r1, #32
    c49c:	bl	49e4 <strchr@plt>
    c4a0:	cmp	r0, #0
    c4a4:	beq	c554 <acl_create_entry@plt+0x72d0>
    c4a8:	strb	r5, [r0]
    c4ac:	add	ip, r0, #1
    c4b0:	str	r4, [r8]
    c4b4:	ldrb	r3, [r0, #1]
    c4b8:	cmp	r3, #32
    c4bc:	bne	c560 <acl_create_entry@plt+0x72dc>
    c4c0:	ldrb	r1, [ip, #1]
    c4c4:	add	r0, ip, #1
    c4c8:	cmp	r1, #32
    c4cc:	mov	ip, r0
    c4d0:	mov	r4, r0
    c4d4:	beq	c4c0 <acl_create_entry@plt+0x723c>
    c4d8:	cmp	r4, #0
    c4dc:	add	r9, r9, #1
    c4e0:	beq	c4f4 <acl_create_entry@plt+0x7270>
    c4e4:	ldrb	r1, [r4]
    c4e8:	add	r8, r8, #4
    c4ec:	cmp	r1, #0
    c4f0:	bne	c48c <acl_create_entry@plt+0x7208>
    c4f4:	lsl	r1, r9, #2
    c4f8:	cmp	r6, #0
    c4fc:	mov	r3, #0
    c500:	str	r3, [r7, r1]
    c504:	strne	r9, [r6]
    c508:	mov	r0, #0
    c50c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    c510:	add	r4, r4, #1
    c514:	mov	r0, r4
    c518:	bl	49e4 <strchr@plt>
    c51c:	cmp	r0, #0
    c520:	beq	c554 <acl_create_entry@plt+0x72d0>
    c524:	strb	r5, [r0]
    c528:	add	ip, r0, #1
    c52c:	str	r4, [r8]
    c530:	ldrb	r3, [r0, #1]
    c534:	cmp	r3, #32
    c538:	bne	c560 <acl_create_entry@plt+0x72dc>
    c53c:	ldrb	r3, [ip, #1]
    c540:	add	r4, ip, #1
    c544:	cmp	r3, #32
    c548:	mov	ip, r4
    c54c:	beq	c53c <acl_create_entry@plt+0x72b8>
    c550:	b	c4d8 <acl_create_entry@plt+0x7254>
    c554:	str	r4, [r8]
    c558:	add	r9, r9, #1
    c55c:	b	c4f4 <acl_create_entry@plt+0x7270>
    c560:	add	r9, r9, #1
    c564:	mov	r4, ip
    c568:	b	c4e4 <acl_create_entry@plt+0x7260>
    c56c:	str	r4, [r7]
    c570:	mov	r1, #4
    c574:	mov	r9, #1
    c578:	b	c4f8 <acl_create_entry@plt+0x7274>
    c57c:	mov	r1, r4
    c580:	mov	r9, r1
    c584:	b	c4f8 <acl_create_entry@plt+0x7274>
    c588:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c58c:	sub	sp, sp, #6912	; 0x1b00
    c590:	ldr	ip, [pc, #4004]	; d53c <acl_create_entry@plt+0x82b8>
    c594:	sub	sp, sp, #52	; 0x34
    c598:	ldr	lr, [pc, #4000]	; d540 <acl_create_entry@plt+0x82bc>
    c59c:	add	r4, sp, #112	; 0x70
    c5a0:	add	ip, pc, ip
    c5a4:	ldr	r5, [pc, #3992]	; d544 <acl_create_entry@plt+0x82c0>
    c5a8:	str	r4, [sp, #48]	; 0x30
    c5ac:	add	lr, pc, lr
    c5b0:	str	r0, [sp, #68]	; 0x44
    c5b4:	add	r6, sp, #120	; 0x78
    c5b8:	ldm	ip, {r0, r1}
    c5bc:	add	r7, sp, #8192	; 0x2000
    c5c0:	str	r6, [sp, #52]	; 0x34
    c5c4:	add	ip, sp, #8192	; 0x2000
    c5c8:	ldr	r6, [sp, #48]	; 0x30
    c5cc:	add	r4, sp, #812	; 0x32c
    c5d0:	ldr	r5, [lr, r5]
    c5d4:	ldr	fp, [r7, #-1184]	; 0xfffffb60
    c5d8:	add	r7, sp, #8192	; 0x2000
    c5dc:	stm	r6, {r0, r1}
    c5e0:	ldr	r6, [sp, #52]	; 0x34
    c5e4:	strd	r2, [sp, #80]	; 0x50
    c5e8:	mov	r2, fp
    c5ec:	ldr	r3, [r5]
    c5f0:	ldr	lr, [ip, #-1172]	; 0xfffffb6c
    c5f4:	stm	r6, {r0, r1}
    c5f8:	mov	r0, r4
    c5fc:	mov	r1, #1024	; 0x400
    c600:	str	r3, [r7, #-1236]	; 0xfffffb2c
    c604:	ldr	r6, [ip, #-1176]	; 0xfffffb68
    c608:	str	lr, [sp, #56]	; 0x38
    c60c:	str	r5, [sp, #64]	; 0x40
    c610:	ldr	r7, [r7, #-1180]	; 0xfffffb64
    c614:	bl	3752c <acl_create_entry@plt+0x322a8>
    c618:	ldr	r2, [sp, #68]	; 0x44
    c61c:	mov	r1, r4
    c620:	add	r4, sp, #300	; 0x12c
    c624:	ldr	r0, [r2]
    c628:	mov	r3, r4
    c62c:	mov	r2, #0
    c630:	bl	c448 <acl_create_entry@plt+0x71c4>
    c634:	ldr	r3, [sp, #56]	; 0x38
    c638:	cmp	r3, #0
    c63c:	beq	c8f8 <acl_create_entry@plt+0x7674>
    c640:	add	r0, sp, #112	; 0x70
    c644:	mov	r1, #2048	; 0x800
    c648:	bl	47d4 <pipe2@plt>
    c64c:	cmp	r0, #0
    c650:	beq	c6f4 <acl_create_entry@plt+0x7470>
    c654:	bl	5248 <__errno_location@plt>
    c658:	ldr	r4, [r0]
    c65c:	bl	342fc <acl_create_entry@plt+0x2f078>
    c660:	rsb	r6, r4, #0
    c664:	cmp	r0, #2
    c668:	bgt	cdbc <acl_create_entry@plt+0x7b38>
    c66c:	add	r7, sp, #6912	; 0x1b00
    c670:	movw	r3, #58688	; 0xe540
    c674:	add	r7, r7, #48	; 0x30
    c678:	movt	r3, #65535	; 0xffff
    c67c:	ldr	r0, [r7, r3]
    c680:	cmp	r0, #0
    c684:	blt	c68c <acl_create_entry@plt+0x7408>
    c688:	bl	4e88 <close@plt>
    c68c:	ldr	r0, [sp, #116]	; 0x74
    c690:	cmp	r0, #0
    c694:	blt	c69c <acl_create_entry@plt+0x7418>
    c698:	bl	4e88 <close@plt>
    c69c:	add	ip, sp, #6912	; 0x1b00
    c6a0:	movw	r3, #58696	; 0xe548
    c6a4:	add	ip, ip, #48	; 0x30
    c6a8:	movt	r3, #65535	; 0xffff
    c6ac:	ldr	r0, [ip, r3]
    c6b0:	cmp	r0, #0
    c6b4:	blt	c6bc <acl_create_entry@plt+0x7438>
    c6b8:	bl	4e88 <close@plt>
    c6bc:	ldr	r0, [sp, #124]	; 0x7c
    c6c0:	cmp	r0, #0
    c6c4:	blt	c6cc <acl_create_entry@plt+0x7448>
    c6c8:	bl	4e88 <close@plt>
    c6cc:	ldr	r4, [sp, #64]	; 0x40
    c6d0:	add	r0, sp, #8192	; 0x2000
    c6d4:	ldr	r2, [r0, #-1236]	; 0xfffffb2c
    c6d8:	mov	r0, r6
    c6dc:	ldr	r3, [r4]
    c6e0:	cmp	r2, r3
    c6e4:	bne	d524 <acl_create_entry@plt+0x82a0>
    c6e8:	add	sp, sp, #6912	; 0x1b00
    c6ec:	add	sp, sp, #52	; 0x34
    c6f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c6f4:	bl	342fc <acl_create_entry@plt+0x2f078>
    c6f8:	cmp	r0, #5
    c6fc:	bgt	cd08 <acl_create_entry@plt+0x7a84>
    c700:	add	ip, sp, #6912	; 0x1b00
    c704:	movw	r5, #58876	; 0xe5fc
    c708:	add	ip, ip, #48	; 0x30
    c70c:	movt	r5, #65535	; 0xffff
    c710:	ldr	r3, [ip, r5]
    c714:	ldrb	r2, [r3]
    c718:	cmp	r2, #47	; 0x2f
    c71c:	beq	c750 <acl_create_entry@plt+0x74cc>
    c720:	add	r8, sp, #1840	; 0x730
    c724:	mov	r2, #0
    c728:	sub	r8, r8, #4
    c72c:	str	r2, [sp]
    c730:	ldr	r2, [pc, #3600]	; d548 <acl_create_entry@plt+0x82c4>
    c734:	mov	r1, #1024	; 0x400
    c738:	mov	r0, r8
    c73c:	add	r2, pc, r2
    c740:	bl	37580 <acl_create_entry@plt+0x322fc>
    c744:	add	lr, sp, #6912	; 0x1b00
    c748:	add	lr, lr, #48	; 0x30
    c74c:	str	r8, [lr, r5]
    c750:	bl	5098 <fork@plt>
    c754:	cmn	r0, #1
    c758:	str	r0, [sp, #88]	; 0x58
    c75c:	beq	cd68 <acl_create_entry@plt+0x7ae4>
    c760:	cmp	r0, #0
    c764:	bne	c908 <acl_create_entry@plt+0x7684>
    c768:	add	r1, sp, #6912	; 0x1b00
    c76c:	movw	r5, #58688	; 0xe540
    c770:	add	r1, r1, #48	; 0x30
    c774:	movt	r5, #65535	; 0xffff
    c778:	ldr	r0, [r1, r5]
    c77c:	cmp	r0, #0
    c780:	blt	c798 <acl_create_entry@plt+0x7514>
    c784:	bl	4e88 <close@plt>
    c788:	add	r2, sp, #6912	; 0x1b00
    c78c:	add	r2, r2, #48	; 0x30
    c790:	mvn	r3, #0
    c794:	str	r3, [r2, r5]
    c798:	add	r3, sp, #6912	; 0x1b00
    c79c:	movw	r5, #58696	; 0xe548
    c7a0:	add	r3, r3, #48	; 0x30
    c7a4:	movt	r5, #65535	; 0xffff
    c7a8:	ldr	r0, [r3, r5]
    c7ac:	cmp	r0, #0
    c7b0:	blt	c7c8 <acl_create_entry@plt+0x7544>
    c7b4:	bl	4e88 <close@plt>
    c7b8:	add	ip, sp, #6912	; 0x1b00
    c7bc:	add	ip, ip, #48	; 0x30
    c7c0:	mvn	r3, #0
    c7c4:	str	r3, [ip, r5]
    c7c8:	bl	342fc <acl_create_entry@plt+0x2f078>
    c7cc:	cmp	r0, #6
    c7d0:	bgt	d254 <acl_create_entry@plt+0x7fd0>
    c7d4:	ldr	r0, [pc, #3440]	; d54c <acl_create_entry@plt+0x82c8>
    c7d8:	mov	r1, #2
    c7dc:	ldr	r8, [sp, #116]	; 0x74
    c7e0:	add	r0, pc, r0
    c7e4:	ldr	r5, [sp, #124]	; 0x7c
    c7e8:	bl	4df8 <open64@plt>
    c7ec:	subs	r9, r0, #0
    c7f0:	blt	cf58 <acl_create_entry@plt+0x7cd4>
    c7f4:	mov	r1, #0
    c7f8:	bl	5038 <dup2@plt>
    c7fc:	cmp	r8, #0
    c800:	blt	d450 <acl_create_entry@plt+0x81cc>
    c804:	cmp	r5, #0
    c808:	blt	d440 <acl_create_entry@plt+0x81bc>
    c80c:	cmp	r8, #0
    c810:	blt	c828 <acl_create_entry@plt+0x75a4>
    c814:	mov	r0, r8
    c818:	mov	r1, #1
    c81c:	bl	5038 <dup2@plt>
    c820:	mov	r0, r8
    c824:	bl	38998 <acl_create_entry@plt+0x33714>
    c828:	cmp	r5, #0
    c82c:	blt	c844 <acl_create_entry@plt+0x75c0>
    c830:	mov	r0, r5
    c834:	mov	r1, #2
    c838:	bl	5038 <dup2@plt>
    c83c:	mov	r0, r5
    c840:	bl	38998 <acl_create_entry@plt+0x33714>
    c844:	mov	r0, #1
    c848:	mov	r1, #15
    c84c:	bl	5074 <prctl@plt>
    c850:	cmp	r6, #0
    c854:	beq	c868 <acl_create_entry@plt+0x75e4>
    c858:	mov	r1, r6
    c85c:	mov	r0, #2
    c860:	mov	r2, #0
    c864:	bl	4f54 <sigprocmask@plt>
    c868:	add	lr, sp, #6912	; 0x1b00
    c86c:	movw	r3, #58876	; 0xe5fc
    c870:	add	lr, lr, #48	; 0x30
    c874:	movt	r3, #65535	; 0xffff
    c878:	mov	r1, r4
    c87c:	mov	r2, r7
    c880:	ldr	r0, [lr, r3]
    c884:	bl	4ee8 <execve@plt>
    c888:	bl	5248 <__errno_location@plt>
    c88c:	ldr	r4, [r0]
    c890:	bl	342fc <acl_create_entry@plt+0x2f078>
    c894:	cmp	r0, #2
    c898:	ble	c8e8 <acl_create_entry@plt+0x7664>
    c89c:	add	r0, sp, #6912	; 0x1b00
    c8a0:	movw	r3, #58876	; 0xe5fc
    c8a4:	add	r0, r0, #48	; 0x30
    c8a8:	movt	r3, #65535	; 0xffff
    c8ac:	ldr	r2, [pc, #3228]	; d550 <acl_create_entry@plt+0x82cc>
    c8b0:	mov	r1, r4
    c8b4:	ldr	lr, [r0, r3]
    c8b8:	mov	r0, #3
    c8bc:	add	r2, pc, r2
    c8c0:	ldr	ip, [pc, #3212]	; d554 <acl_create_entry@plt+0x82d0>
    c8c4:	str	r2, [sp, #4]
    c8c8:	mov	r3, #412	; 0x19c
    c8cc:	ldr	r2, [pc, #3204]	; d558 <acl_create_entry@plt+0x82d4>
    c8d0:	add	ip, pc, ip
    c8d4:	str	fp, [sp, #12]
    c8d8:	str	lr, [sp, #8]
    c8dc:	add	r2, pc, r2
    c8e0:	str	ip, [sp]
    c8e4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    c8e8:	mov	r0, r9
    c8ec:	bl	38998 <acl_create_entry@plt+0x33714>
    c8f0:	mov	r0, #2
    c8f4:	bl	4b34 <_exit@plt>
    c8f8:	bl	342fc <acl_create_entry@plt+0x2f078>
    c8fc:	cmp	r0, #5
    c900:	ble	c700 <acl_create_entry@plt+0x747c>
    c904:	b	c640 <acl_create_entry@plt+0x73bc>
    c908:	ldr	r0, [sp, #116]	; 0x74
    c90c:	cmp	r0, #0
    c910:	blt	c920 <acl_create_entry@plt+0x769c>
    c914:	bl	4e88 <close@plt>
    c918:	mvn	r3, #0
    c91c:	str	r3, [sp, #116]	; 0x74
    c920:	ldr	r0, [sp, #124]	; 0x7c
    c924:	cmp	r0, #0
    c928:	blt	c938 <acl_create_entry@plt+0x76b4>
    c92c:	bl	4e88 <close@plt>
    c930:	mvn	r3, #0
    c934:	str	r3, [sp, #124]	; 0x7c
    c938:	add	r4, sp, #6912	; 0x1b00
    c93c:	movw	r2, #58688	; 0xe540
    c940:	add	r4, r4, #48	; 0x30
    c944:	movt	r2, #65535	; 0xffff
    c948:	movw	r3, #58696	; 0xe548
    c94c:	movt	r3, #65535	; 0xffff
    c950:	ldr	r1, [r4, r2]
    c954:	movw	r2, #58680	; 0xe538
    c958:	ldr	lr, [r4, r3]
    c95c:	movt	r2, #65535	; 0xffff
    c960:	movw	r3, #58684	; 0xe53c
    c964:	movt	r3, #65535	; 0xffff
    c968:	add	r7, sp, #6912	; 0x1b00
    c96c:	str	r1, [r4, r2]
    c970:	add	r0, sp, #140	; 0x8c
    c974:	str	lr, [r4, r3]
    c978:	cmp	r1, #0
    c97c:	add	r7, r7, #48	; 0x30
    c980:	add	r1, sp, #156	; 0x9c
    c984:	movw	ip, #58712	; 0xe558
    c988:	movw	r3, #58728	; 0xe568
    c98c:	movt	ip, #65535	; 0xffff
    c990:	movt	r3, #65535	; 0xffff
    c994:	add	r4, sp, #136	; 0x88
    c998:	mov	r2, #0
    c99c:	add	r6, sp, #152	; 0x98
    c9a0:	str	r2, [r0], #4
    c9a4:	str	r2, [r1], #4
    c9a8:	str	r2, [r0], #4
    c9ac:	str	r2, [r1], #4
    c9b0:	str	r2, [r0]
    c9b4:	str	r2, [r1]
    c9b8:	mov	r2, #1
    c9bc:	str	r6, [sp, #96]	; 0x60
    c9c0:	str	r2, [r7, r3]
    c9c4:	add	r3, sp, #104	; 0x68
    c9c8:	str	r2, [r7, ip]
    c9cc:	str	r3, [r4, #8]
    c9d0:	add	r3, sp, #108	; 0x6c
    c9d4:	str	r3, [sp, #160]	; 0xa0
    c9d8:	blt	cdf8 <acl_create_entry@plt+0x7b74>
    c9dc:	mov	r0, #524288	; 0x80000
    c9e0:	bl	4d2c <epoll_create1@plt>
    c9e4:	subs	r6, r0, #0
    c9e8:	str	r6, [sp, #72]	; 0x48
    c9ec:	blt	d31c <acl_create_entry@plt+0x8098>
    c9f0:	add	r7, sp, #6912	; 0x1b00
    c9f4:	movw	r3, #58680	; 0xe538
    c9f8:	add	r7, r7, #48	; 0x30
    c9fc:	movt	r3, #65535	; 0xffff
    ca00:	ldr	r2, [r7, r3]
    ca04:	cmp	r2, #0
    ca08:	blt	ca20 <acl_create_entry@plt+0x779c>
    ca0c:	mov	r3, r4
    ca10:	mov	r1, #1
    ca14:	bl	51ac <epoll_ctl@plt>
    ca18:	cmp	r0, #0
    ca1c:	blt	d2d4 <acl_create_entry@plt+0x8050>
    ca20:	add	ip, sp, #6912	; 0x1b00
    ca24:	movw	r3, #58684	; 0xe53c
    ca28:	add	ip, ip, #48	; 0x30
    ca2c:	movt	r3, #65535	; 0xffff
    ca30:	ldr	r2, [ip, r3]
    ca34:	cmp	r2, #0
    ca38:	blt	ca54 <acl_create_entry@plt+0x77d0>
    ca3c:	ldr	r0, [sp, #72]	; 0x48
    ca40:	mov	r1, #1
    ca44:	add	r3, sp, #152	; 0x98
    ca48:	bl	51ac <epoll_ctl@plt>
    ca4c:	cmp	r0, #0
    ca50:	blt	d28c <acl_create_entry@plt+0x8008>
    ca54:	ldr	r6, [pc, #2816]	; d55c <acl_create_entry@plt+0x82d8>
    ca58:	mov	r4, #0
    ca5c:	ldr	r7, [pc, #2812]	; d560 <acl_create_entry@plt+0x82dc>
    ca60:	ldr	sl, [pc, #2812]	; d564 <acl_create_entry@plt+0x82e0>
    ca64:	add	r6, pc, r6
    ca68:	add	r7, pc, r7
    ca6c:	str	r4, [sp, #92]	; 0x5c
    ca70:	str	r6, [sp, #28]
    ca74:	add	sl, pc, sl
    ca78:	str	r7, [sp, #32]
    ca7c:	ldr	r4, [pc, #2788]	; d568 <acl_create_entry@plt+0x82e4>
    ca80:	ldr	r6, [pc, #2788]	; d56c <acl_create_entry@plt+0x82e8>
    ca84:	ldr	r7, [pc, #2788]	; d570 <acl_create_entry@plt+0x82ec>
    ca88:	add	r4, pc, r4
    ca8c:	add	r6, pc, r6
    ca90:	str	r4, [sp, #36]	; 0x24
    ca94:	add	r7, pc, r7
    ca98:	str	r6, [sp, #40]	; 0x28
    ca9c:	str	r7, [sp, #100]	; 0x64
    caa0:	add	r6, sp, #6912	; 0x1b00
    caa4:	movw	r3, #58680	; 0xe538
    caa8:	add	r6, r6, #48	; 0x30
    caac:	movt	r3, #65535	; 0xffff
    cab0:	ldr	r3, [r6, r3]
    cab4:	cmp	r3, #0
    cab8:	blt	cfa0 <acl_create_entry@plt+0x7d1c>
    cabc:	ldrd	r6, [sp, #80]	; 0x50
    cac0:	orrs	r7, r6, r7
    cac4:	beq	cdf0 <acl_create_entry@plt+0x7b6c>
    cac8:	mov	r0, #1
    cacc:	bl	376c4 <acl_create_entry@plt+0x32440>
    cad0:	ldr	r4, [sp, #68]	; 0x44
    cad4:	ldrd	r6, [sp, #80]	; 0x50
    cad8:	ldrd	r2, [r4, #96]	; 0x60
    cadc:	subs	r0, r0, r2
    cae0:	sbc	r1, r1, r3
    cae4:	cmp	r7, r1
    cae8:	cmpeq	r6, r0
    caec:	bls	d4e0 <acl_create_entry@plt+0x825c>
    caf0:	ldrd	r6, [sp, #80]	; 0x50
    caf4:	mov	r3, #0
    caf8:	mov	r2, #1000	; 0x3e8
    cafc:	subs	r0, r6, r0
    cb00:	sbc	r1, r7, r1
    cb04:	bl	3f708 <acl_create_entry@plt+0x3a484>
    cb08:	add	r3, r0, #1000	; 0x3e8
    cb0c:	add	r9, sp, #168	; 0xa8
    cb10:	ldr	r0, [sp, #72]	; 0x48
    cb14:	mov	r2, #4
    cb18:	mov	r1, r9
    cb1c:	bl	4c90 <epoll_wait@plt>
    cb20:	cmp	r0, #0
    cb24:	str	r0, [sp, #44]	; 0x2c
    cb28:	blt	cfcc <acl_create_entry@plt+0x7d48>
    cb2c:	beq	d49c <acl_create_entry@plt+0x8218>
    cb30:	mov	r6, #0
    cb34:	b	cb50 <acl_create_entry@plt+0x78cc>
    cb38:	tst	r1, #16
    cb3c:	bne	cc80 <acl_create_entry@plt+0x79fc>
    cb40:	ldr	r4, [sp, #44]	; 0x2c
    cb44:	add	r6, r6, #1
    cb48:	cmp	r4, r6
    cb4c:	ble	caa0 <acl_create_entry@plt+0x781c>
    cb50:	add	r3, r9, r6, lsl #4
    cb54:	ldr	r7, [r3, #8]
    cb58:	ldr	r0, [r7]
    cb5c:	cmp	r0, #0
    cb60:	blt	cb40 <acl_create_entry@plt+0x78bc>
    cb64:	ldr	r1, [r9, r6, lsl #4]
    cb68:	ands	r3, r1, #1
    cb6c:	beq	cb38 <acl_create_entry@plt+0x78b4>
    cb70:	add	r5, sp, #2864	; 0xb30
    cb74:	movw	r2, #4095	; 0xfff
    cb78:	sub	r5, r5, #4
    cb7c:	mov	r1, r5
    cb80:	bl	4b94 <read@plt>
    cb84:	subs	r2, r0, #0
    cb88:	ble	cb40 <acl_create_entry@plt+0x78bc>
    cb8c:	ldr	r4, [sp, #56]	; 0x38
    cb90:	mov	r3, #0
    cb94:	strb	r3, [r5, r2]
    cb98:	cmp	r4, #0
    cb9c:	beq	cbc0 <acl_create_entry@plt+0x793c>
    cba0:	add	ip, sp, #6912	; 0x1b00
    cba4:	movw	r3, #58680	; 0xe538
    cba8:	add	ip, ip, #48	; 0x30
    cbac:	movt	r3, #65535	; 0xffff
    cbb0:	ldr	r1, [r7]
    cbb4:	ldr	r3, [ip, r3]
    cbb8:	cmp	r1, r3
    cbbc:	beq	cca4 <acl_create_entry@plt+0x7a20>
    cbc0:	add	ip, sp, #6912	; 0x1b00
    cbc4:	movw	r3, #58684	; 0xe53c
    cbc8:	add	ip, ip, #48	; 0x30
    cbcc:	movt	r3, #65535	; 0xffff
    cbd0:	ldr	r3, [ip, r3]
    cbd4:	cmp	r3, #0
    cbd8:	blt	cb40 <acl_create_entry@plt+0x78bc>
    cbdc:	movw	r8, #58680	; 0xe538
    cbe0:	movt	r8, #65535	; 0xffff
    cbe4:	b	cc58 <acl_create_entry@plt+0x79d4>
    cbe8:	add	r4, r0, #1
    cbec:	mov	r3, #0
    cbf0:	strb	r3, [r0]
    cbf4:	bl	342fc <acl_create_entry@plt+0x2f078>
    cbf8:	cmp	r0, #6
    cbfc:	ble	cc4c <acl_create_entry@plt+0x79c8>
    cc00:	add	lr, sp, #6912	; 0x1b00
    cc04:	ldr	ip, [sp, #32]
    cc08:	add	lr, lr, #48	; 0x30
    cc0c:	ldr	r2, [r7]
    cc10:	mov	r0, #7
    cc14:	mov	r1, #0
    cc18:	ldr	r3, [lr, r8]
    cc1c:	str	ip, [sp]
    cc20:	ldr	lr, [sp, #36]	; 0x24
    cc24:	cmp	r2, r3
    cc28:	ldr	ip, [sp, #40]	; 0x28
    cc2c:	mov	r3, #524	; 0x20c
    cc30:	ldr	r2, [sp, #28]
    cc34:	str	lr, [sp, #4]
    cc38:	movne	ip, sl
    cc3c:	str	fp, [sp, #8]
    cc40:	str	r5, [sp, #16]
    cc44:	str	ip, [sp, #12]
    cc48:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    cc4c:	cmp	r4, #0
    cc50:	beq	cb40 <acl_create_entry@plt+0x78bc>
    cc54:	mov	r5, r4
    cc58:	mov	r0, r5
    cc5c:	mov	r1, #10
    cc60:	bl	49e4 <strchr@plt>
    cc64:	cmp	r0, #0
    cc68:	bne	cbe8 <acl_create_entry@plt+0x7964>
    cc6c:	ldrb	r3, [r5]
    cc70:	cmp	r3, #0
    cc74:	beq	cb40 <acl_create_entry@plt+0x78bc>
    cc78:	mov	r4, r0
    cc7c:	b	cbf4 <acl_create_entry@plt+0x7970>
    cc80:	mov	r2, r0
    cc84:	mov	r1, #2
    cc88:	ldr	r0, [sp, #72]	; 0x48
    cc8c:	bl	51ac <epoll_ctl@plt>
    cc90:	cmp	r0, #0
    cc94:	blt	d394 <acl_create_entry@plt+0x8110>
    cc98:	mvn	r3, #0
    cc9c:	str	r3, [r7]
    cca0:	b	cb40 <acl_create_entry@plt+0x78bc>
    cca4:	add	ip, sp, #8192	; 0x2000
    cca8:	ldr	r4, [sp, #92]	; 0x5c
    ccac:	ldr	ip, [ip, #-1168]	; 0xfffffb70
    ccb0:	add	r3, r2, r4
    ccb4:	cmp	ip, r3
    ccb8:	bhi	cf40 <acl_create_entry@plt+0x7cbc>
    ccbc:	bl	342fc <acl_create_entry@plt+0x2f078>
    ccc0:	cmp	r0, #2
    ccc4:	ble	cbc0 <acl_create_entry@plt+0x793c>
    ccc8:	add	r4, sp, #8192	; 0x2000
    cccc:	str	fp, [sp, #8]
    ccd0:	ldr	r3, [pc, #2204]	; d574 <acl_create_entry@plt+0x82f0>
    ccd4:	mov	r0, #3
    ccd8:	ldr	r4, [r4, #-1168]	; 0xfffffb70
    ccdc:	mov	r1, #0
    cce0:	ldr	ip, [pc, #2192]	; d578 <acl_create_entry@plt+0x82f4>
    cce4:	add	r3, pc, r3
    cce8:	ldr	r2, [sp, #100]	; 0x64
    ccec:	add	ip, pc, ip
    ccf0:	str	r3, [sp]
    ccf4:	str	r4, [sp, #12]
    ccf8:	mov	r3, #512	; 0x200
    ccfc:	str	ip, [sp, #4]
    cd00:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    cd04:	b	cbc0 <acl_create_entry@plt+0x793c>
    cd08:	add	r0, sp, #120	; 0x78
    cd0c:	mov	r1, #2048	; 0x800
    cd10:	bl	47d4 <pipe2@plt>
    cd14:	cmp	r0, #0
    cd18:	beq	c700 <acl_create_entry@plt+0x747c>
    cd1c:	bl	5248 <__errno_location@plt>
    cd20:	ldr	r4, [r0]
    cd24:	bl	342fc <acl_create_entry@plt+0x2f078>
    cd28:	rsb	r6, r4, #0
    cd2c:	cmp	r0, #2
    cd30:	ble	c66c <acl_create_entry@plt+0x73e8>
    cd34:	ldr	lr, [pc, #2112]	; d57c <acl_create_entry@plt+0x82f8>
    cd38:	mov	r1, r4
    cd3c:	ldr	ip, [pc, #2108]	; d580 <acl_create_entry@plt+0x82fc>
    cd40:	movw	r3, #735	; 0x2df
    cd44:	ldr	r2, [pc, #2104]	; d584 <acl_create_entry@plt+0x8300>
    cd48:	add	lr, pc, lr
    cd4c:	add	ip, pc, ip
    cd50:	str	lr, [sp]
    cd54:	add	r2, pc, r2
    cd58:	str	ip, [sp, #4]
    cd5c:	mov	r0, #3
    cd60:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    cd64:	b	c66c <acl_create_entry@plt+0x73e8>
    cd68:	bl	5248 <__errno_location@plt>
    cd6c:	ldr	r4, [r0]
    cd70:	bl	342fc <acl_create_entry@plt+0x2f078>
    cd74:	cmp	r0, #2
    cd78:	ldrle	r6, [sp, #88]	; 0x58
    cd7c:	ble	c66c <acl_create_entry@plt+0x73e8>
    cd80:	ldr	r2, [pc, #2048]	; d588 <acl_create_entry@plt+0x8304>
    cd84:	mov	r1, r4
    cd88:	ldr	ip, [pc, #2044]	; d58c <acl_create_entry@plt+0x8308>
    cd8c:	movw	r3, #766	; 0x2fe
    cd90:	add	r2, pc, r2
    cd94:	str	r2, [sp, #4]
    cd98:	ldr	r2, [pc, #2032]	; d590 <acl_create_entry@plt+0x830c>
    cd9c:	add	ip, pc, ip
    cda0:	str	fp, [sp, #8]
    cda4:	mov	r0, #3
    cda8:	str	ip, [sp]
    cdac:	add	r2, pc, r2
    cdb0:	ldr	r6, [sp, #88]	; 0x58
    cdb4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    cdb8:	b	c66c <acl_create_entry@plt+0x73e8>
    cdbc:	ldr	lr, [pc, #2000]	; d594 <acl_create_entry@plt+0x8310>
    cdc0:	mov	r1, r4
    cdc4:	ldr	ip, [pc, #1996]	; d598 <acl_create_entry@plt+0x8314>
    cdc8:	mov	r3, #728	; 0x2d8
    cdcc:	ldr	r2, [pc, #1992]	; d59c <acl_create_entry@plt+0x8318>
    cdd0:	add	lr, pc, lr
    cdd4:	add	ip, pc, ip
    cdd8:	str	lr, [sp]
    cddc:	add	r2, pc, r2
    cde0:	str	ip, [sp, #4]
    cde4:	mov	r0, #3
    cde8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    cdec:	b	c66c <acl_create_entry@plt+0x73e8>
    cdf0:	mvn	r3, #0
    cdf4:	b	cb0c <acl_create_entry@plt+0x7888>
    cdf8:	cmp	lr, #0
    cdfc:	bge	c9dc <acl_create_entry@plt+0x7758>
    ce00:	mvn	r6, #0
    ce04:	str	r6, [sp, #72]	; 0x48
    ce08:	ldr	r0, [sp, #72]	; 0x48
    ce0c:	add	r6, sp, #6912	; 0x1b00
    ce10:	bl	38998 <acl_create_entry@plt+0x33714>
    ce14:	ldr	r7, [sp, #68]	; 0x44
    ce18:	ldr	r4, [sp, #88]	; 0x58
    ce1c:	movw	r3, #58704	; 0xe550
    ce20:	add	r8, sp, #128	; 0x80
    ce24:	movt	r3, #65535	; 0xffff
    ce28:	ldr	r2, [r7, #104]	; 0x68
    ce2c:	add	r6, r6, #48	; 0x30
    ce30:	cmp	r4, #0
    ce34:	mov	r1, #1
    ce38:	strh	r1, [r8, #4]
    ce3c:	str	r2, [r6, r3]
    ce40:	ble	d470 <acl_create_entry@plt+0x81ec>
    ce44:	ldr	r7, [pc, #1876]	; d5a0 <acl_create_entry@plt+0x831c>
    ce48:	mov	r6, #0
    ce4c:	ldr	sl, [pc, #1872]	; d5a4 <acl_create_entry@plt+0x8320>
    ce50:	add	r9, sp, #176	; 0xb0
    ce54:	add	r7, pc, r7
    ce58:	str	r7, [sp, #40]	; 0x28
    ce5c:	ldr	r7, [pc, #1860]	; d5a8 <acl_create_entry@plt+0x8324>
    ce60:	add	sl, pc, sl
    ce64:	ldr	ip, [pc, #1856]	; d5ac <acl_create_entry@plt+0x8328>
    ce68:	add	r7, pc, r7
    ce6c:	str	r6, [sp, #60]	; 0x3c
    ce70:	str	r7, [sp, #28]
    ce74:	add	ip, pc, ip
    ce78:	str	sl, [sp, #36]	; 0x24
    ce7c:	ldrd	r6, [sp, #80]	; 0x50
    ce80:	ldr	sl, [sp, #88]	; 0x58
    ce84:	str	ip, [sp, #44]	; 0x2c
    ce88:	ldr	r4, [pc, #1824]	; d5b0 <acl_create_entry@plt+0x832c>
    ce8c:	ldr	ip, [pc, #1824]	; d5b4 <acl_create_entry@plt+0x8330>
    ce90:	add	r4, pc, r4
    ce94:	str	r4, [sp, #56]	; 0x38
    ce98:	add	ip, pc, ip
    ce9c:	str	ip, [sp, #32]
    cea0:	orrs	lr, r6, r7
    cea4:	moveq	ip, #0
    cea8:	mvneq	r4, #0
    ceac:	bne	d01c <acl_create_entry@plt+0x7d98>
    ceb0:	mov	r2, ip
    ceb4:	mov	r0, r8
    ceb8:	mov	r1, #1
    cebc:	bl	4f9c <poll@plt>
    cec0:	subs	r5, r0, #0
    cec4:	blt	d0bc <acl_create_entry@plt+0x7e38>
    cec8:	bne	cf24 <acl_create_entry@plt+0x7ca0>
    cecc:	bl	342fc <acl_create_entry@plt+0x2f078>
    ced0:	cmp	r0, #3
    ced4:	bgt	d1d0 <acl_create_entry@plt+0x7f4c>
    ced8:	mov	r2, r4
    cedc:	mov	r0, r8
    cee0:	mov	r1, #1
    cee4:	bl	4f9c <poll@plt>
    cee8:	subs	r4, r0, #0
    ceec:	blt	d200 <acl_create_entry@plt+0x7f7c>
    cef0:	bne	cf24 <acl_create_entry@plt+0x7ca0>
    cef4:	bl	342fc <acl_create_entry@plt+0x2f078>
    cef8:	cmp	r0, #2
    cefc:	bgt	d364 <acl_create_entry@plt+0x80e0>
    cf00:	mov	r1, #9
    cf04:	mov	r0, sl
    cf08:	bl	5170 <kill@plt>
    cf0c:	mov	r0, r8
    cf10:	mov	r1, #1
    cf14:	mov	r2, #1000	; 0x3e8
    cf18:	bl	4f9c <poll@plt>
    cf1c:	cmp	r0, #0
    cf20:	ble	cf30 <acl_create_entry@plt+0x7cac>
    cf24:	ldrh	r3, [r8, #6]
    cf28:	tst	r3, #1
    cf2c:	bne	d110 <acl_create_entry@plt+0x7e8c>
    cf30:	cmp	sl, #0
    cf34:	bgt	cea0 <acl_create_entry@plt+0x7c1c>
    cf38:	ldr	r6, [sp, #60]	; 0x3c
    cf3c:	b	c66c <acl_create_entry@plt+0x73e8>
    cf40:	ldr	lr, [sp, #56]	; 0x38
    cf44:	mov	r1, r5
    cf48:	str	r3, [sp, #92]	; 0x5c
    cf4c:	add	r0, lr, r4
    cf50:	bl	4d38 <memcpy@plt>
    cf54:	b	cbc0 <acl_create_entry@plt+0x793c>
    cf58:	bl	5248 <__errno_location@plt>
    cf5c:	ldr	sl, [r0]
    cf60:	bl	342fc <acl_create_entry@plt+0x2f078>
    cf64:	cmp	r0, #2
    cf68:	ble	c80c <acl_create_entry@plt+0x7588>
    cf6c:	ldr	lr, [pc, #1604]	; d5b8 <acl_create_entry@plt+0x8334>
    cf70:	mov	r1, sl
    cf74:	ldr	ip, [pc, #1600]	; d5bc <acl_create_entry@plt+0x8338>
    cf78:	mov	r0, #3
    cf7c:	ldr	r2, [pc, #1596]	; d5c0 <acl_create_entry@plt+0x833c>
    cf80:	add	lr, pc, lr
    cf84:	add	ip, pc, ip
    cf88:	movw	r3, #390	; 0x186
    cf8c:	add	r2, pc, r2
    cf90:	str	lr, [sp]
    cf94:	str	ip, [sp, #4]
    cf98:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    cf9c:	b	c80c <acl_create_entry@plt+0x7588>
    cfa0:	movw	r3, #58684	; 0xe53c
    cfa4:	movt	r3, #65535	; 0xffff
    cfa8:	ldr	r3, [r6, r3]
    cfac:	cmp	r3, #0
    cfb0:	bge	cabc <acl_create_entry@plt+0x7838>
    cfb4:	ldr	r7, [sp, #56]	; 0x38
    cfb8:	cmp	r7, #0
    cfbc:	ldrne	r4, [sp, #92]	; 0x5c
    cfc0:	movne	r3, #0
    cfc4:	strbne	r3, [r7, r4]
    cfc8:	b	ce08 <acl_create_entry@plt+0x7b84>
    cfcc:	bl	5248 <__errno_location@plt>
    cfd0:	ldr	r4, [r0]
    cfd4:	cmp	r4, #4
    cfd8:	beq	caa0 <acl_create_entry@plt+0x781c>
    cfdc:	bl	342fc <acl_create_entry@plt+0x2f078>
    cfe0:	cmp	r0, #2
    cfe4:	ble	ce08 <acl_create_entry@plt+0x7b84>
    cfe8:	ldr	r3, [pc, #1492]	; d5c4 <acl_create_entry@plt+0x8340>
    cfec:	mov	r1, r4
    cff0:	ldr	ip, [pc, #1488]	; d5c8 <acl_create_entry@plt+0x8344>
    cff4:	mov	r0, #3
    cff8:	ldr	r2, [pc, #1484]	; d5cc <acl_create_entry@plt+0x8348>
    cffc:	add	r3, pc, r3
    d000:	add	ip, pc, ip
    d004:	str	r3, [sp]
    d008:	add	r2, pc, r2
    d00c:	mov	r3, #484	; 0x1e4
    d010:	str	ip, [sp, #4]
    d014:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d018:	b	ce08 <acl_create_entry@plt+0x7b84>
    d01c:	mov	r0, #1
    d020:	bl	376c4 <acl_create_entry@plt+0x32440>
    d024:	ldr	r2, [sp, #68]	; 0x44
    d028:	ldrd	r4, [r2, #96]	; 0x60
    d02c:	subs	r4, r0, r4
    d030:	sbc	r5, r1, r5
    d034:	add	r1, sp, #7168	; 0x1c00
    d038:	ldrd	r0, [r1, #-168]	; 0xffffff58
    d03c:	cmp	r1, r5
    d040:	cmpeq	r0, r4
    d044:	movhi	r3, #0
    d048:	movls	r3, #1
    d04c:	cmp	r7, r5
    d050:	cmpeq	r6, r4
    d054:	orrls	r3, r3, #1
    d058:	cmp	r3, #0
    d05c:	movne	ip, #0
    d060:	movne	r4, #1000	; 0x3e8
    d064:	bne	ceb0 <acl_create_entry@plt+0x7c2c>
    d068:	subs	r0, r0, r4
    d06c:	sbc	r1, r1, r5
    d070:	mov	r2, #1000	; 0x3e8
    d074:	mov	r3, #0
    d078:	bl	3f708 <acl_create_entry@plt+0x3a484>
    d07c:	add	ip, sp, #7168	; 0x1c00
    d080:	ldrd	r2, [ip, #-168]	; 0xffffff58
    d084:	subs	r2, r6, r2
    d088:	sbc	r3, r7, r3
    d08c:	strd	r2, [sp, #72]	; 0x48
    d090:	mov	r2, #1000	; 0x3e8
    d094:	mov	r3, #0
    d098:	add	ip, r0, #1000	; 0x3e8
    d09c:	ldrd	r0, [sp, #72]	; 0x48
    d0a0:	str	ip, [sp, #24]
    d0a4:	subs	r0, r0, r4
    d0a8:	sbc	r1, r1, r5
    d0ac:	bl	3f708 <acl_create_entry@plt+0x3a484>
    d0b0:	ldr	ip, [sp, #24]
    d0b4:	add	r4, r0, #1000	; 0x3e8
    d0b8:	b	ceb0 <acl_create_entry@plt+0x7c2c>
    d0bc:	bl	5248 <__errno_location@plt>
    d0c0:	ldr	r4, [r0]
    d0c4:	cmp	r4, #4
    d0c8:	beq	cf30 <acl_create_entry@plt+0x7cac>
    d0cc:	bl	342fc <acl_create_entry@plt+0x2f078>
    d0d0:	rsb	r6, r4, #0
    d0d4:	cmp	r0, #2
    d0d8:	ble	c66c <acl_create_entry@plt+0x73e8>
    d0dc:	ldr	lr, [pc, #1260]	; d5d0 <acl_create_entry@plt+0x834c>
    d0e0:	mov	r1, r4
    d0e4:	ldr	ip, [pc, #1256]	; d5d4 <acl_create_entry@plt+0x8350>
    d0e8:	movw	r3, #579	; 0x243
    d0ec:	ldr	r2, [pc, #1252]	; d5d8 <acl_create_entry@plt+0x8354>
    d0f0:	add	lr, pc, lr
    d0f4:	add	ip, pc, ip
    d0f8:	str	lr, [sp]
    d0fc:	add	r2, pc, r2
    d100:	str	ip, [sp, #4]
    d104:	mov	r0, #3
    d108:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d10c:	b	c66c <acl_create_entry@plt+0x73e8>
    d110:	ldr	r4, [sp, #68]	; 0x44
    d114:	sub	r1, r9, #8
    d118:	mov	r2, #128	; 0x80
    d11c:	ldr	r0, [r4, #104]	; 0x68
    d120:	bl	4b94 <read@plt>
    d124:	cmp	r0, #128	; 0x80
    d128:	bne	cf30 <acl_create_entry@plt+0x7cac>
    d12c:	add	ip, sp, #6912	; 0x1b00
    d130:	movw	r3, #58744	; 0xe578
    d134:	add	ip, ip, #48	; 0x30
    d138:	movt	r3, #65535	; 0xffff
    d13c:	ldr	r3, [ip, r3]
    d140:	cmp	r3, #15
    d144:	beq	d460 <acl_create_entry@plt+0x81dc>
    d148:	cmp	r3, #17
    d14c:	bne	cf30 <acl_create_entry@plt+0x7cac>
    d150:	ldr	r4, [r9, #4]
    d154:	cmp	sl, r4
    d158:	beq	d3ec <acl_create_entry@plt+0x8168>
    d15c:	bl	342fc <acl_create_entry@plt+0x2f078>
    d160:	cmp	r0, #6
    d164:	ble	d1a4 <acl_create_entry@plt+0x7f20>
    d168:	ldr	r2, [pc, #1132]	; d5dc <acl_create_entry@plt+0x8358>
    d16c:	mov	r0, #7
    d170:	ldr	ip, [pc, #1128]	; d5e0 <acl_create_entry@plt+0x835c>
    d174:	mov	r1, #0
    d178:	add	r2, pc, r2
    d17c:	str	r2, [sp, #4]
    d180:	ldr	r2, [pc, #1116]	; d5e4 <acl_create_entry@plt+0x8360>
    d184:	add	ip, pc, ip
    d188:	str	fp, [sp, #8]
    d18c:	mov	r3, #620	; 0x26c
    d190:	str	sl, [sp, #12]
    d194:	add	r2, pc, r2
    d198:	str	r4, [sp, #16]
    d19c:	str	ip, [sp]
    d1a0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d1a4:	mvn	r0, #0
    d1a8:	add	r1, sp, #152	; 0x98
    d1ac:	mov	r2, #1
    d1b0:	bl	4dc8 <waitpid@plt>
    d1b4:	cmp	r0, #0
    d1b8:	blt	d3dc <acl_create_entry@plt+0x8158>
    d1bc:	cmp	sl, r0
    d1c0:	beq	d404 <acl_create_entry@plt+0x8180>
    d1c4:	cmp	r0, #0
    d1c8:	bne	d1a4 <acl_create_entry@plt+0x7f20>
    d1cc:	b	cf30 <acl_create_entry@plt+0x7cac>
    d1d0:	ldr	ip, [sp, #28]
    d1d4:	mov	r1, r5
    d1d8:	str	fp, [sp, #8]
    d1dc:	movw	r3, #583	; 0x247
    d1e0:	ldr	r2, [sp, #36]	; 0x24
    d1e4:	mov	r0, #4
    d1e8:	str	ip, [sp]
    d1ec:	ldr	ip, [sp, #32]
    d1f0:	str	sl, [sp, #12]
    d1f4:	str	ip, [sp, #4]
    d1f8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d1fc:	b	ced8 <acl_create_entry@plt+0x7c54>
    d200:	bl	5248 <__errno_location@plt>
    d204:	ldr	r4, [r0]
    d208:	cmp	r4, #4
    d20c:	beq	cf30 <acl_create_entry@plt+0x7cac>
    d210:	bl	342fc <acl_create_entry@plt+0x2f078>
    d214:	rsb	r6, r4, #0
    d218:	cmp	r0, #2
    d21c:	ble	c66c <acl_create_entry@plt+0x73e8>
    d220:	ldr	lr, [pc, #960]	; d5e8 <acl_create_entry@plt+0x8364>
    d224:	mov	r1, r4
    d228:	ldr	ip, [pc, #956]	; d5ec <acl_create_entry@plt+0x8368>
    d22c:	movw	r3, #590	; 0x24e
    d230:	ldr	r2, [pc, #952]	; d5f0 <acl_create_entry@plt+0x836c>
    d234:	add	lr, pc, lr
    d238:	add	ip, pc, ip
    d23c:	str	lr, [sp]
    d240:	add	r2, pc, r2
    d244:	str	ip, [sp, #4]
    d248:	mov	r0, #3
    d24c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d250:	b	c66c <acl_create_entry@plt+0x73e8>
    d254:	ldr	r2, [pc, #920]	; d5f4 <acl_create_entry@plt+0x8370>
    d258:	mov	r1, #0
    d25c:	ldr	ip, [pc, #916]	; d5f8 <acl_create_entry@plt+0x8374>
    d260:	movw	r3, #759	; 0x2f7
    d264:	add	r2, pc, r2
    d268:	str	r2, [sp, #4]
    d26c:	ldr	r2, [pc, #904]	; d5fc <acl_create_entry@plt+0x8378>
    d270:	add	ip, pc, ip
    d274:	str	fp, [sp, #8]
    d278:	mov	r0, #7
    d27c:	str	ip, [sp]
    d280:	add	r2, pc, r2
    d284:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d288:	b	c7d4 <acl_create_entry@plt+0x7550>
    d28c:	bl	5248 <__errno_location@plt>
    d290:	ldr	r4, [r0]
    d294:	bl	342fc <acl_create_entry@plt+0x2f078>
    d298:	cmp	r0, #2
    d29c:	ble	ce08 <acl_create_entry@plt+0x7b84>
    d2a0:	ldr	r3, [pc, #856]	; d600 <acl_create_entry@plt+0x837c>
    d2a4:	mov	r1, r4
    d2a8:	ldr	ip, [pc, #852]	; d604 <acl_create_entry@plt+0x8380>
    d2ac:	mov	r0, #3
    d2b0:	ldr	r2, [pc, #848]	; d608 <acl_create_entry@plt+0x8384>
    d2b4:	add	r3, pc, r3
    d2b8:	add	ip, pc, ip
    d2bc:	str	r3, [sp]
    d2c0:	add	r2, pc, r2
    d2c4:	movw	r3, #455	; 0x1c7
    d2c8:	str	ip, [sp, #4]
    d2cc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d2d0:	b	ce08 <acl_create_entry@plt+0x7b84>
    d2d4:	bl	5248 <__errno_location@plt>
    d2d8:	ldr	r4, [r0]
    d2dc:	bl	342fc <acl_create_entry@plt+0x2f078>
    d2e0:	cmp	r0, #2
    d2e4:	ble	ce08 <acl_create_entry@plt+0x7b84>
    d2e8:	ldr	r3, [pc, #796]	; d60c <acl_create_entry@plt+0x8388>
    d2ec:	mov	r1, r4
    d2f0:	ldr	ip, [pc, #792]	; d610 <acl_create_entry@plt+0x838c>
    d2f4:	mov	r0, #3
    d2f8:	ldr	r2, [pc, #788]	; d614 <acl_create_entry@plt+0x8390>
    d2fc:	add	r3, pc, r3
    d300:	add	ip, pc, ip
    d304:	str	r3, [sp]
    d308:	add	r2, pc, r2
    d30c:	movw	r3, #447	; 0x1bf
    d310:	str	ip, [sp, #4]
    d314:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d318:	b	ce08 <acl_create_entry@plt+0x7b84>
    d31c:	bl	5248 <__errno_location@plt>
    d320:	ldr	r4, [r0]
    d324:	bl	342fc <acl_create_entry@plt+0x2f078>
    d328:	cmp	r0, #2
    d32c:	ble	ce08 <acl_create_entry@plt+0x7b84>
    d330:	ldr	r3, [pc, #736]	; d618 <acl_create_entry@plt+0x8394>
    d334:	mov	r1, r4
    d338:	ldr	ip, [pc, #732]	; d61c <acl_create_entry@plt+0x8398>
    d33c:	mov	r0, #3
    d340:	ldr	r2, [pc, #728]	; d620 <acl_create_entry@plt+0x839c>
    d344:	add	r3, pc, r3
    d348:	add	ip, pc, ip
    d34c:	str	r3, [sp]
    d350:	add	r2, pc, r2
    d354:	mov	r3, #440	; 0x1b8
    d358:	str	ip, [sp, #4]
    d35c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d360:	b	ce08 <acl_create_entry@plt+0x7b84>
    d364:	ldr	ip, [sp, #44]	; 0x2c
    d368:	mov	r1, r4
    d36c:	ldr	r4, [sp, #56]	; 0x38
    d370:	movw	r3, #594	; 0x252
    d374:	str	fp, [sp, #8]
    d378:	mov	r0, #3
    d37c:	str	ip, [sp]
    d380:	str	r4, [sp, #4]
    d384:	ldr	r2, [sp, #40]	; 0x28
    d388:	str	sl, [sp, #12]
    d38c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d390:	b	cf00 <acl_create_entry@plt+0x7c7c>
    d394:	bl	5248 <__errno_location@plt>
    d398:	ldr	r4, [r0]
    d39c:	bl	342fc <acl_create_entry@plt+0x2f078>
    d3a0:	cmp	r0, #2
    d3a4:	ble	ce08 <acl_create_entry@plt+0x7b84>
    d3a8:	ldr	r3, [pc, #628]	; d624 <acl_create_entry@plt+0x83a0>
    d3ac:	mov	r1, r4
    d3b0:	ldr	ip, [pc, #624]	; d628 <acl_create_entry@plt+0x83a4>
    d3b4:	mov	r0, #3
    d3b8:	ldr	r2, [pc, #620]	; d62c <acl_create_entry@plt+0x83a8>
    d3bc:	add	r3, pc, r3
    d3c0:	add	ip, pc, ip
    d3c4:	str	r3, [sp]
    d3c8:	add	r2, pc, r2
    d3cc:	movw	r3, #530	; 0x212
    d3d0:	str	ip, [sp, #4]
    d3d4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d3d8:	b	ce08 <acl_create_entry@plt+0x7b84>
    d3dc:	bl	5248 <__errno_location@plt>
    d3e0:	ldr	r3, [r0]
    d3e4:	cmp	r3, #4
    d3e8:	beq	d1a4 <acl_create_entry@plt+0x7f20>
    d3ec:	mov	r0, sl
    d3f0:	add	r1, sp, #152	; 0x98
    d3f4:	mov	r2, #1
    d3f8:	bl	4dc8 <waitpid@plt>
    d3fc:	cmp	r0, #0
    d400:	ble	cf30 <acl_create_entry@plt+0x7cac>
    d404:	add	r7, sp, #6912	; 0x1b00
    d408:	movw	r6, #58728	; 0xe568
    d40c:	add	r7, r7, #48	; 0x30
    d410:	movt	r6, #65535	; 0xffff
    d414:	ldr	r4, [r7, r6]
    d418:	ands	r5, r4, #127	; 0x7f
    d41c:	bne	d478 <acl_create_entry@plt+0x81f4>
    d420:	bl	342fc <acl_create_entry@plt+0x2f078>
    d424:	cmp	r0, #6
    d428:	bgt	d744 <acl_create_entry@plt+0x84c0>
    d42c:	ubfx	r4, r4, #8, #8
    d430:	cmp	r4, #0
    d434:	moveq	r6, #0
    d438:	mvnne	r6, #0
    d43c:	b	c66c <acl_create_entry@plt+0x73e8>
    d440:	mov	r0, r9
    d444:	mov	r1, #2
    d448:	bl	5038 <dup2@plt>
    d44c:	b	c80c <acl_create_entry@plt+0x7588>
    d450:	mov	r0, r9
    d454:	mov	r1, #1
    d458:	bl	5038 <dup2@plt>
    d45c:	b	c804 <acl_create_entry@plt+0x7580>
    d460:	ldr	r4, [sp, #68]	; 0x44
    d464:	mov	r3, #1
    d468:	strb	r3, [r4, #120]	; 0x78
    d46c:	b	cf30 <acl_create_entry@plt+0x7cac>
    d470:	mov	r6, #0
    d474:	b	c66c <acl_create_entry@plt+0x73e8>
    d478:	add	r3, r5, #1
    d47c:	sbfx	r3, r3, #1, #7
    d480:	cmp	r3, #0
    d484:	ble	d6d8 <acl_create_entry@plt+0x8454>
    d488:	bl	342fc <acl_create_entry@plt+0x2f078>
    d48c:	cmp	r0, #2
    d490:	bgt	d684 <acl_create_entry@plt+0x8400>
    d494:	mvn	r6, #0
    d498:	b	c66c <acl_create_entry@plt+0x73e8>
    d49c:	bl	342fc <acl_create_entry@plt+0x2f078>
    d4a0:	cmp	r0, #2
    d4a4:	ble	ce08 <acl_create_entry@plt+0x7b84>
    d4a8:	ldr	r2, [pc, #384]	; d630 <acl_create_entry@plt+0x83ac>
    d4ac:	mov	r0, #3
    d4b0:	ldr	ip, [pc, #380]	; d634 <acl_create_entry@plt+0x83b0>
    d4b4:	mov	r1, #0
    d4b8:	add	r2, pc, r2
    d4bc:	str	r2, [sp, #4]
    d4c0:	ldr	r2, [pc, #368]	; d638 <acl_create_entry@plt+0x83b4>
    d4c4:	add	ip, pc, ip
    d4c8:	str	fp, [sp, #8]
    d4cc:	movw	r3, #487	; 0x1e7
    d4d0:	str	ip, [sp]
    d4d4:	add	r2, pc, r2
    d4d8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d4dc:	b	ce08 <acl_create_entry@plt+0x7b84>
    d4e0:	bl	342fc <acl_create_entry@plt+0x2f078>
    d4e4:	cmp	r0, #2
    d4e8:	ble	ce08 <acl_create_entry@plt+0x7b84>
    d4ec:	ldr	r2, [pc, #328]	; d63c <acl_create_entry@plt+0x83b8>
    d4f0:	mov	r0, #3
    d4f4:	ldr	ip, [pc, #324]	; d640 <acl_create_entry@plt+0x83bc>
    d4f8:	mov	r1, #0
    d4fc:	add	r2, pc, r2
    d500:	str	r2, [sp, #4]
    d504:	ldr	r2, [pc, #312]	; d644 <acl_create_entry@plt+0x83c0>
    d508:	add	ip, pc, ip
    d50c:	str	fp, [sp, #8]
    d510:	mov	r3, #472	; 0x1d8
    d514:	str	ip, [sp]
    d518:	add	r2, pc, r2
    d51c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d520:	b	ce08 <acl_create_entry@plt+0x7b84>
    d524:	bl	4f6c <__stack_chk_fail@plt>
    d528:	mov	r4, r0
    d52c:	ldr	r0, [sp, #72]	; 0x48
    d530:	bl	38998 <acl_create_entry@plt+0x33714>
    d534:	mov	r0, r4
    d538:	bl	51d0 <_Unwind_Resume@plt>
    d53c:	andeq	r6, r3, r8, asr #2
    d540:	andeq	lr, r5, r4, asr r6
    d544:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d548:	andeq	r6, r3, ip, ror #1
    d54c:	andeq	r6, r3, r8, rrx
    d550:			; <UNDEFINED> instruction: 0x00035fb4
    d554:	andeq	r6, r3, r4, ror #6
    d558:	andeq	r5, r3, r0, ror #28
    d55c:	ldrdeq	r5, [r3], -r8
    d560:	andeq	r5, r3, r4, lsr #25
    d564:	andeq	r5, r3, r0, lsr #27
    d568:	andeq	r5, r3, r8, lsr #29
    d56c:	andeq	r4, r3, ip, lsl #9
    d570:	andeq	r5, r3, r8, lsr #25
    d574:	andeq	r5, r3, r8, lsr #20
    d578:	andeq	r5, r3, r8, lsr #24
    d57c:	andeq	r5, r3, r8, asr #29
    d580:	andeq	r5, r3, ip, asr #21
    d584:	andeq	r5, r3, r8, ror #19
    d588:	andeq	r5, r3, r0, lsl #22
    d58c:	andeq	r5, r3, r4, ror lr
    d590:	muleq	r3, r0, r9
    d594:	andeq	r5, r3, r0, asr #28
    d598:	andeq	r5, r3, r4, asr #20
    d59c:	andeq	r5, r3, r0, ror #18
    d5a0:	andeq	r5, r3, r8, ror #17
    d5a4:	ldrdeq	r5, [r3], -ip
    d5a8:			; <UNDEFINED> instruction: 0x000358b0
    d5ac:	andeq	r5, r3, r4, lsr #17
    d5b0:	andeq	r5, r3, r4, ror #21
    d5b4:	andeq	r5, r3, ip, asr #21
    d5b8:			; <UNDEFINED> instruction: 0x00035cb4
    d5bc:	ldrdeq	r5, [r3], -r0
    d5c0:			; <UNDEFINED> instruction: 0x000357b0
    d5c4:	andeq	r5, r3, r0, lsl r7
    d5c8:	andeq	r5, r3, r0, lsl #18
    d5cc:	andeq	r5, r3, r4, lsr r7
    d5d0:	andeq	r5, r3, r8, lsr #12
    d5d4:	andeq	r5, r3, ip, lsl #16
    d5d8:	andeq	r5, r3, r0, asr #12
    d5dc:	andeq	r5, r3, r8, lsl r8
    d5e0:	muleq	r3, r4, r5
    d5e4:	andeq	r5, r3, r8, lsr #11
    d5e8:	andeq	r5, r3, r4, ror #9
    d5ec:	andeq	r5, r3, r8, asr #13
    d5f0:	strdeq	r5, [r3], -ip
    d5f4:	ldrdeq	r5, [r3], -r4
    d5f8:	andeq	r5, r3, r0, lsr #19
    d5fc:			; <UNDEFINED> instruction: 0x000354bc
    d600:	andeq	r5, r3, r8, asr r4
    d604:	andeq	r5, r3, r4, lsl r6
    d608:	andeq	r5, r3, ip, ror r4
    d60c:	andeq	r5, r3, r0, lsl r4
    d610:	andeq	r5, r3, r8, lsr #11
    d614:	andeq	r5, r3, r4, lsr r4
    d618:	andeq	r5, r3, r8, asr #7
    d61c:	andeq	r3, r3, r8, ror #28
    d620:	andeq	r5, r3, ip, ror #7
    d624:	andeq	r5, r3, r0, asr r3
    d628:	andeq	r5, r3, r0, lsl #11
    d62c:	andeq	r5, r3, r4, ror r3
    d630:	andeq	r5, r3, r8, lsr r4
    d634:	andeq	r5, r3, r8, asr #4
    d638:	andeq	r5, r3, r8, ror #4
    d63c:	strdeq	r5, [r3], -r4
    d640:	andeq	r5, r3, r4, lsl #4
    d644:	andeq	r5, r3, r4, lsr #4
    d648:	andeq	r5, r3, r8, ror #6
    d64c:	andeq	r5, r3, r8, rrx
    d650:	andeq	r5, r3, r0, lsl #1
    d654:	andeq	r5, r3, r8, asr #6
    d658:	strdeq	r4, [r3], -r8
    d65c:	andeq	r5, r3, ip
    d660:	andeq	r5, r3, r8, lsl #5
    d664:	andeq	r4, r3, r8, lsr #31
    d668:			; <UNDEFINED> instruction: 0x00034fb4
    d66c:	andeq	r5, r3, ip, ror #4
    d670:	andeq	r4, r3, r0, lsr pc
    d674:	andeq	r4, r3, r4, asr #30
    d678:	andeq	r5, r3, r8, lsl #4
    d67c:	andeq	r4, r3, r0, ror #29
    d680:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    d684:	mov	r0, r5
    d688:	mvn	r6, #0
    d68c:	bl	4ca8 <strsignal@plt>
    d690:	ldr	r2, [pc, #-80]	; d648 <acl_create_entry@plt+0x83c4>
    d694:	ldr	r4, [sp, #88]	; 0x58
    d698:	mov	r1, #0
    d69c:	add	r2, pc, r2
    d6a0:	ldr	ip, [pc, #-92]	; d64c <acl_create_entry@plt+0x83c8>
    d6a4:	str	r2, [sp, #4]
    d6a8:	movw	r3, #654	; 0x28e
    d6ac:	ldr	r2, [pc, #-100]	; d650 <acl_create_entry@plt+0x83cc>
    d6b0:	add	ip, pc, ip
    d6b4:	str	fp, [sp, #8]
    d6b8:	str	r4, [sp, #12]
    d6bc:	add	r2, pc, r2
    d6c0:	str	r5, [sp, #16]
    d6c4:	str	ip, [sp]
    d6c8:	str	r0, [sp, #20]
    d6cc:	mov	r0, #3
    d6d0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d6d4:	b	c66c <acl_create_entry@plt+0x73e8>
    d6d8:	uxtb	r3, r4
    d6dc:	cmp	r3, #127	; 0x7f
    d6e0:	beq	d808 <acl_create_entry@plt+0x8584>
    d6e4:	movw	r3, #65535	; 0xffff
    d6e8:	cmp	r4, r3
    d6ec:	beq	d7b8 <acl_create_entry@plt+0x8534>
    d6f0:	bl	342fc <acl_create_entry@plt+0x2f078>
    d6f4:	cmp	r0, #2
    d6f8:	ble	d494 <acl_create_entry@plt+0x8210>
    d6fc:	ldr	r2, [pc, #-176]	; d654 <acl_create_entry@plt+0x83d0>
    d700:	mov	r1, #0
    d704:	ldr	r6, [sp, #88]	; 0x58
    d708:	movw	r3, #663	; 0x297
    d70c:	add	r2, pc, r2
    d710:	ldr	ip, [pc, #-192]	; d658 <acl_create_entry@plt+0x83d4>
    d714:	str	r2, [sp, #4]
    d718:	mov	r0, #3
    d71c:	ldr	r2, [pc, #-200]	; d65c <acl_create_entry@plt+0x83d8>
    d720:	add	ip, pc, ip
    d724:	str	r6, [sp, #12]
    d728:	mvn	r6, #0
    d72c:	str	fp, [sp, #8]
    d730:	add	r2, pc, r2
    d734:	str	r4, [sp, #16]
    d738:	str	ip, [sp]
    d73c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d740:	b	c66c <acl_create_entry@plt+0x73e8>
    d744:	ldr	r2, [pc, #-236]	; d660 <acl_create_entry@plt+0x83dc>
    d748:	ubfx	r4, r4, #8, #8
    d74c:	str	r4, [sp, #16]
    d750:	add	r7, sp, #6912	; 0x1b00
    d754:	ldr	r4, [sp, #88]	; 0x58
    d758:	add	r2, pc, r2
    d75c:	ldr	ip, [pc, #-256]	; d664 <acl_create_entry@plt+0x83e0>
    d760:	add	r7, r7, #48	; 0x30
    d764:	str	r2, [sp, #4]
    d768:	mov	r1, r5
    d76c:	ldr	r2, [pc, #-268]	; d668 <acl_create_entry@plt+0x83e4>
    d770:	add	ip, pc, ip
    d774:	str	r4, [sp, #12]
    d778:	mov	r0, #7
    d77c:	str	fp, [sp, #8]
    d780:	movw	r3, #650	; 0x28a
    d784:	str	ip, [sp]
    d788:	add	r2, pc, r2
    d78c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d790:	ldr	r4, [r7, r6]
    d794:	b	d42c <acl_create_entry@plt+0x81a8>
    d798:	mov	r4, r0
    d79c:	mov	r0, r9
    d7a0:	bl	38998 <acl_create_entry@plt+0x33714>
    d7a4:	mov	r0, r4
    d7a8:	bl	51d0 <_Unwind_Resume@plt>
    d7ac:	mov	r4, r0
    d7b0:	mvn	r9, #0
    d7b4:	b	d79c <acl_create_entry@plt+0x8518>
    d7b8:	bl	342fc <acl_create_entry@plt+0x2f078>
    d7bc:	cmp	r0, #2
    d7c0:	ble	d494 <acl_create_entry@plt+0x8210>
    d7c4:	ldr	r2, [pc, #-352]	; d66c <acl_create_entry@plt+0x83e8>
    d7c8:	mov	r1, #0
    d7cc:	ldr	r7, [sp, #88]	; 0x58
    d7d0:	mov	r3, #660	; 0x294
    d7d4:	add	r2, pc, r2
    d7d8:	ldr	ip, [pc, #-368]	; d670 <acl_create_entry@plt+0x83ec>
    d7dc:	str	r2, [sp, #4]
    d7e0:	mov	r0, #3
    d7e4:	ldr	r2, [pc, #-376]	; d674 <acl_create_entry@plt+0x83f0>
    d7e8:	add	ip, pc, ip
    d7ec:	str	fp, [sp, #8]
    d7f0:	mvn	r6, #0
    d7f4:	str	r7, [sp, #12]
    d7f8:	add	r2, pc, r2
    d7fc:	str	ip, [sp]
    d800:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d804:	b	c66c <acl_create_entry@plt+0x73e8>
    d808:	bl	342fc <acl_create_entry@plt+0x2f078>
    d80c:	cmp	r0, #2
    d810:	ble	d494 <acl_create_entry@plt+0x8210>
    d814:	ldr	r2, [pc, #-420]	; d678 <acl_create_entry@plt+0x83f4>
    d818:	mov	r1, #0
    d81c:	ldr	r6, [sp, #88]	; 0x58
    d820:	movw	r3, #657	; 0x291
    d824:	add	r2, pc, r2
    d828:	ldr	ip, [pc, #-436]	; d67c <acl_create_entry@plt+0x83f8>
    d82c:	str	r2, [sp, #4]
    d830:	mov	r0, #3
    d834:	ldr	r2, [pc, #-444]	; d680 <acl_create_entry@plt+0x83fc>
    d838:	add	ip, pc, ip
    d83c:	str	r6, [sp, #12]
    d840:	mvn	r6, #0
    d844:	str	fp, [sp, #8]
    d848:	add	r2, pc, r2
    d84c:	str	ip, [sp]
    d850:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    d854:	b	c66c <acl_create_entry@plt+0x73e8>
    d858:	ldr	r1, [pc, #1644]	; decc <acl_create_entry@plt+0x8c48>
    d85c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d860:	mov	r7, r0
    d864:	ldr	r0, [pc, #1636]	; ded0 <acl_create_entry@plt+0x8c4c>
    d868:	add	r1, pc, r1
    d86c:	sub	sp, sp, #60	; 0x3c
    d870:	ldr	r6, [r7, #4]
    d874:	mov	r5, r3
    d878:	mov	r3, r1
    d87c:	ldr	r0, [r1, r0]
    d880:	mov	r4, r2
    d884:	ldr	r9, [sp, #104]	; 0x68
    d888:	ldr	sl, [sp, #108]	; 0x6c
    d88c:	str	r0, [sp, #28]
    d890:	mov	r0, r6
    d894:	ldr	r8, [sp, #28]
    d898:	ldr	fp, [sp, #112]	; 0x70
    d89c:	ldr	r3, [r8]
    d8a0:	str	r3, [sp, #52]	; 0x34
    d8a4:	bl	20db8 <acl_create_entry@plt+0x1bb34>
    d8a8:	cmp	r0, #0
    d8ac:	beq	d94c <acl_create_entry@plt+0x86c8>
    d8b0:	mov	r0, r6
    d8b4:	bl	202f0 <acl_create_entry@plt+0x1b06c>
    d8b8:	ldr	r1, [pc, #1556]	; ded4 <acl_create_entry@plt+0x8c50>
    d8bc:	add	r1, pc, r1
    d8c0:	bl	520c <strcmp@plt>
    d8c4:	subs	r8, r0, #0
    d8c8:	mov	r0, r6
    d8cc:	bne	d968 <acl_create_entry@plt+0x86e4>
    d8d0:	mov	r1, r8
    d8d4:	bl	207cc <acl_create_entry@plt+0x1b548>
    d8d8:	mov	r0, r6
    d8dc:	bl	1fdfc <acl_create_entry@plt+0x1ab78>
    d8e0:	mov	r1, r8
    d8e4:	mov	r2, r8
    d8e8:	mov	r0, r6
    d8ec:	bl	1f838 <acl_create_entry@plt+0x1a5b4>
    d8f0:	mov	r0, r6
    d8f4:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    d8f8:	bic	r1, r1, #4080	; 0xff0
    d8fc:	ubfx	r0, r0, #8, #12
    d900:	bic	r1, r1, #15
    d904:	orrs	r0, r1, r0
    d908:	bne	dcac <acl_create_entry@plt+0x8a28>
    d90c:	ldrd	r2, [sp, #96]	; 0x60
    d910:	mov	r1, r7
    d914:	mov	r0, sl
    d918:	str	r9, [sp, #8]
    d91c:	str	fp, [sp, #12]
    d920:	strd	r2, [sp]
    d924:	mov	r2, r4
    d928:	mov	r3, r5
    d92c:	bl	13298 <acl_create_entry@plt+0xe014>
    d930:	mov	r0, r6
    d934:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    d938:	bic	r1, r1, #4080	; 0xff0
    d93c:	ubfx	r0, r0, #8, #12
    d940:	bic	r1, r1, #15
    d944:	orrs	r0, r1, r0
    d948:	bne	dc74 <acl_create_entry@plt+0x89f0>
    d94c:	ldr	r9, [sp, #28]
    d950:	ldr	r2, [sp, #52]	; 0x34
    d954:	ldr	r3, [r9]
    d958:	cmp	r2, r3
    d95c:	bne	dec8 <acl_create_entry@plt+0x8c44>
    d960:	add	sp, sp, #60	; 0x3c
    d964:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d968:	bl	22f1c <acl_create_entry@plt+0x1dc98>
    d96c:	cmp	r0, #0
    d970:	str	r0, [r7, #12]
    d974:	beq	d9a4 <acl_create_entry@plt+0x8720>
    d978:	mov	r1, #0
    d97c:	bl	207cc <acl_create_entry@plt+0x1b548>
    d980:	ldr	r0, [r7, #12]
    d984:	bl	20054 <acl_create_entry@plt+0x1add0>
    d988:	mov	r0, r6
    d98c:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    d990:	bic	r1, r1, #4080	; 0xff0
    d994:	ubfx	r0, r0, #8, #12
    d998:	bic	r1, r1, #15
    d99c:	orrs	r0, r1, r0
    d9a0:	bne	dc80 <acl_create_entry@plt+0x89fc>
    d9a4:	mov	r0, r6
    d9a8:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    d9ac:	bic	r1, r1, #4080	; 0xff0
    d9b0:	ubfx	r0, r0, #8, #12
    d9b4:	bic	r1, r1, #15
    d9b8:	orrs	r0, r1, r0
    d9bc:	beq	dcbc <acl_create_entry@plt+0x8a38>
    d9c0:	ldrd	r2, [sp, #96]	; 0x60
    d9c4:	mov	r1, r7
    d9c8:	mov	r0, sl
    d9cc:	str	r9, [sp, #8]
    d9d0:	str	fp, [sp, #12]
    d9d4:	strd	r2, [sp]
    d9d8:	mov	r2, r4
    d9dc:	mov	r3, r5
    d9e0:	bl	13298 <acl_create_entry@plt+0xe014>
    d9e4:	mov	r0, r6
    d9e8:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
    d9ec:	cmp	r0, #0
    d9f0:	ble	db6c <acl_create_entry@plt+0x88e8>
    d9f4:	mov	r0, r6
    d9f8:	bl	202f0 <acl_create_entry@plt+0x1b06c>
    d9fc:	ldrb	r3, [r0]
    da00:	cmp	r3, #97	; 0x61
    da04:	bne	db6c <acl_create_entry@plt+0x88e8>
    da08:	ldrb	r3, [r0, #1]
    da0c:	cmp	r3, #100	; 0x64
    da10:	bne	db6c <acl_create_entry@plt+0x88e8>
    da14:	ldrb	r3, [r0, #2]
    da18:	cmp	r3, #100	; 0x64
    da1c:	bne	db6c <acl_create_entry@plt+0x88e8>
    da20:	ldrb	r9, [r0, #3]
    da24:	cmp	r9, #0
    da28:	bne	db6c <acl_create_entry@plt+0x88e8>
    da2c:	ldr	r4, [r7, #16]
    da30:	cmp	r4, #0
    da34:	beq	db6c <acl_create_entry@plt+0x88e8>
    da38:	mov	r0, r6
    da3c:	bl	202c4 <acl_create_entry@plt+0x1b040>
    da40:	mov	r1, r0
    da44:	mov	r0, r4
    da48:	bl	520c <strcmp@plt>
    da4c:	cmp	r0, #0
    da50:	beq	db6c <acl_create_entry@plt+0x88e8>
    da54:	ldr	r5, [r7, #4]
    da58:	add	r4, sp, #36	; 0x24
    da5c:	mov	r0, r5
    da60:	bl	202c4 <acl_create_entry@plt+0x1b040>
    da64:	mov	r1, #16
    da68:	ldr	r2, [r7, #16]
    da6c:	mov	sl, r0
    da70:	mov	r0, r4
    da74:	bl	3752c <acl_create_entry@plt+0x322a8>
    da78:	mov	r0, r5
    da7c:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
    da80:	mov	r2, r4
    da84:	mov	r1, r0
    da88:	add	r0, r7, #108	; 0x6c
    da8c:	bl	27150 <acl_create_entry@plt+0x21ecc>
    da90:	subs	r5, r0, #0
    da94:	blt	ddc4 <acl_create_entry@plt+0x8b40>
    da98:	bl	342fc <acl_create_entry@plt+0x2f078>
    da9c:	cmp	r0, #6
    daa0:	ble	dadc <acl_create_entry@plt+0x8858>
    daa4:	ldr	r2, [pc, #1068]	; ded8 <acl_create_entry@plt+0x8c54>
    daa8:	mov	r1, r9
    daac:	ldr	ip, [pc, #1064]	; dedc <acl_create_entry@plt+0x8c58>
    dab0:	mov	r0, #7
    dab4:	add	r2, pc, r2
    dab8:	str	r2, [sp, #4]
    dabc:	ldr	r2, [pc, #1052]	; dee0 <acl_create_entry@plt+0x8c5c>
    dac0:	add	ip, pc, ip
    dac4:	str	sl, [sp, #8]
    dac8:	movw	r3, #815	; 0x32f
    dacc:	str	r4, [sp, #12]
    dad0:	add	r2, pc, r2
    dad4:	str	ip, [sp]
    dad8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    dadc:	mov	r0, r6
    dae0:	bl	202c4 <acl_create_entry@plt+0x1b040>
    dae4:	ldr	r1, [r7, #16]
    dae8:	mov	r4, r0
    daec:	mov	r0, r6
    daf0:	bl	22dd0 <acl_create_entry@plt+0x1db4c>
    daf4:	subs	r5, r0, #0
    daf8:	blt	de34 <acl_create_entry@plt+0x8bb0>
    dafc:	ldr	r1, [pc, #992]	; dee4 <acl_create_entry@plt+0x8c60>
    db00:	mov	r2, r4
    db04:	mov	r0, r6
    db08:	add	r1, pc, r1
    db0c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
    db10:	ldr	r1, [pc, #976]	; dee8 <acl_create_entry@plt+0x8c64>
    db14:	ldr	r2, [r7, #16]
    db18:	mov	r0, r6
    db1c:	add	r1, pc, r1
    db20:	bl	20d1c <acl_create_entry@plt+0x1ba98>
    db24:	bl	342fc <acl_create_entry@plt+0x2f078>
    db28:	cmp	r0, #6
    db2c:	ble	db6c <acl_create_entry@plt+0x88e8>
    db30:	mov	r0, r6
    db34:	bl	20148 <acl_create_entry@plt+0x1aec4>
    db38:	ldr	lr, [pc, #940]	; deec <acl_create_entry@plt+0x8c68>
    db3c:	ldr	ip, [pc, #940]	; def0 <acl_create_entry@plt+0x8c6c>
    db40:	mov	r1, #0
    db44:	ldr	r2, [pc, #936]	; def4 <acl_create_entry@plt+0x8c70>
    db48:	add	lr, pc, lr
    db4c:	add	ip, pc, ip
    db50:	movw	r3, #899	; 0x383
    db54:	add	r2, pc, r2
    db58:	str	lr, [sp]
    db5c:	str	ip, [sp, #4]
    db60:	str	r0, [sp, #8]
    db64:	mov	r0, #7
    db68:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    db6c:	mov	r0, r6
    db70:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    db74:	bic	r1, r1, #4080	; 0xff0
    db78:	ubfx	r0, r0, #8, #12
    db7c:	bic	r1, r1, #15
    db80:	orrs	r0, r1, r0
    db84:	beq	dc18 <acl_create_entry@plt+0x8994>
    db88:	ldr	r1, [r7, #12]
    db8c:	cmp	r1, #0
    db90:	beq	db9c <acl_create_entry@plt+0x8918>
    db94:	mov	r0, r6
    db98:	bl	e9f8 <acl_create_entry@plt+0x9774>
    db9c:	ldrb	r3, [r7, #125]	; 0x7d
    dba0:	cmp	r3, #0
    dba4:	beq	dda4 <acl_create_entry@plt+0x8b20>
    dba8:	ldrb	r3, [r7, #123]	; 0x7b
    dbac:	cmp	r3, #0
    dbb0:	beq	dd94 <acl_create_entry@plt+0x8b10>
    dbb4:	ldrb	r3, [r7, #127]	; 0x7f
    dbb8:	cmp	r3, #0
    dbbc:	beq	dd6c <acl_create_entry@plt+0x8ae8>
    dbc0:	mov	r0, r6
    dbc4:	bl	202f0 <acl_create_entry@plt+0x1b06c>
    dbc8:	ldrb	r3, [r0]
    dbcc:	cmp	r3, #97	; 0x61
    dbd0:	bne	dc90 <acl_create_entry@plt+0x8a0c>
    dbd4:	ldrb	r3, [r0, #1]
    dbd8:	cmp	r3, #100	; 0x64
    dbdc:	bne	dc90 <acl_create_entry@plt+0x8a0c>
    dbe0:	ldrb	r3, [r0, #2]
    dbe4:	cmp	r3, #100	; 0x64
    dbe8:	bne	dc90 <acl_create_entry@plt+0x8a0c>
    dbec:	ldrb	r3, [r0, #3]
    dbf0:	cmp	r3, #0
    dbf4:	moveq	r1, #1
    dbf8:	bne	dc90 <acl_create_entry@plt+0x8a0c>
    dbfc:	ldr	ip, [r7, #32]
    dc00:	add	lr, r7, #36	; 0x24
    dc04:	ldr	r2, [r7, #24]
    dc08:	mov	r0, r6
    dc0c:	ldr	r3, [r7, #28]
    dc10:	stm	sp, {ip, lr}
    dc14:	bl	eafc <acl_create_entry@plt+0x9878>
    dc18:	ldr	r0, [r7, #12]
    dc1c:	cmp	r0, #0
    dc20:	beq	dc30 <acl_create_entry@plt+0x89ac>
    dc24:	bl	202fc <acl_create_entry@plt+0x1b078>
    dc28:	orrs	r3, r0, r1
    dc2c:	bne	dd2c <acl_create_entry@plt+0x8aa8>
    dc30:	ldr	r0, [r7, #4]
    dc34:	bl	202fc <acl_create_entry@plt+0x1b078>
    dc38:	orrs	r8, r0, r1
    dc3c:	beq	dd4c <acl_create_entry@plt+0x8ac8>
    dc40:	mov	r0, r6
    dc44:	bl	1f92c <acl_create_entry@plt+0x1a6a8>
    dc48:	ldr	r1, [r7, #12]
    dc4c:	mov	r2, #1
    dc50:	mov	r0, r6
    dc54:	bl	1f838 <acl_create_entry@plt+0x1a5b4>
    dc58:	mov	r0, r6
    dc5c:	bl	20708 <acl_create_entry@plt+0x1b484>
    dc60:	ldr	r0, [r7, #12]
    dc64:	bl	20080 <acl_create_entry@plt+0x1adfc>
    dc68:	mov	r3, #0
    dc6c:	str	r3, [r7, #12]
    dc70:	b	d94c <acl_create_entry@plt+0x86c8>
    dc74:	mov	r0, r6
    dc78:	bl	f2f0 <acl_create_entry@plt+0xa06c>
    dc7c:	b	d94c <acl_create_entry@plt+0x86c8>
    dc80:	ldr	r0, [r7]
    dc84:	ldr	r1, [r7, #12]
    dc88:	bl	df20 <acl_create_entry@plt+0x8c9c>
    dc8c:	b	d9a4 <acl_create_entry@plt+0x8720>
    dc90:	ldrb	r1, [r7, #125]	; 0x7d
    dc94:	cmp	r1, #0
    dc98:	bne	dbfc <acl_create_entry@plt+0x8978>
    dc9c:	ldrb	r1, [r7, #123]	; 0x7b
    dca0:	cmp	r1, #0
    dca4:	ldrbeq	r1, [r7, #127]	; 0x7f
    dca8:	b	dbfc <acl_create_entry@plt+0x8978>
    dcac:	ldr	r0, [r7]
    dcb0:	mov	r1, r6
    dcb4:	bl	df20 <acl_create_entry@plt+0x8c9c>
    dcb8:	b	d90c <acl_create_entry@plt+0x8688>
    dcbc:	mov	r0, r6
    dcc0:	bl	202f0 <acl_create_entry@plt+0x1b06c>
    dcc4:	ldr	r1, [pc, #556]	; def8 <acl_create_entry@plt+0x8c74>
    dcc8:	add	r1, pc, r1
    dccc:	bl	520c <strcmp@plt>
    dcd0:	cmp	r0, #0
    dcd4:	bne	d9c0 <acl_create_entry@plt+0x873c>
    dcd8:	ldr	r0, [r7, #12]
    dcdc:	bl	20b1c <acl_create_entry@plt+0x1b898>
    dce0:	subs	r8, r0, #0
    dce4:	beq	d9c0 <acl_create_entry@plt+0x873c>
    dce8:	mov	r0, r8
    dcec:	bl	24994 <acl_create_entry@plt+0x1f710>
    dcf0:	mov	r1, r0
    dcf4:	mov	r0, r8
    dcf8:	str	r1, [sp, #24]
    dcfc:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    dd00:	ldr	r1, [sp, #24]
    dd04:	mov	r2, r0
    dd08:	mov	r0, r6
    dd0c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
    dd10:	mov	r1, #1
    dd14:	bl	249bc <acl_create_entry@plt+0x1f738>
    dd18:	mov	r0, r8
    dd1c:	bl	248d4 <acl_create_entry@plt+0x1f650>
    dd20:	subs	r8, r0, #0
    dd24:	bne	dce8 <acl_create_entry@plt+0x8a64>
    dd28:	b	d9c0 <acl_create_entry@plt+0x873c>
    dd2c:	ldr	r0, [r7, #12]
    dd30:	ldr	r4, [r7, #4]
    dd34:	bl	202fc <acl_create_entry@plt+0x1b078>
    dd38:	mov	r2, r0
    dd3c:	mov	r3, r1
    dd40:	mov	r0, r4
    dd44:	bl	22430 <acl_create_entry@plt+0x1d1ac>
    dd48:	b	dc40 <acl_create_entry@plt+0x89bc>
    dd4c:	mov	r0, #1
    dd50:	ldr	r4, [r7, #4]
    dd54:	bl	376c4 <acl_create_entry@plt+0x32440>
    dd58:	mov	r2, r0
    dd5c:	mov	r3, r1
    dd60:	mov	r0, r4
    dd64:	bl	22430 <acl_create_entry@plt+0x1d1ac>
    dd68:	b	dc40 <acl_create_entry@plt+0x89bc>
    dd6c:	mov	r0, r6
    dd70:	bl	2220c <acl_create_entry@plt+0x1cf88>
    dd74:	cmp	r0, #0
    dd78:	bne	ddb4 <acl_create_entry@plt+0x8b30>
    dd7c:	ldr	r3, [r7, #32]
    dd80:	cmp	r3, #0
    dd84:	movne	r3, #432	; 0x1b0
    dd88:	moveq	r3, #384	; 0x180
    dd8c:	str	r3, [r7, #24]
    dd90:	b	dbc0 <acl_create_entry@plt+0x893c>
    dd94:	mov	r0, r6
    dd98:	bl	2224c <acl_create_entry@plt+0x1cfc8>
    dd9c:	str	r0, [r7, #32]
    dda0:	b	dbb4 <acl_create_entry@plt+0x8930>
    dda4:	mov	r0, r6
    dda8:	bl	2222c <acl_create_entry@plt+0x1cfa8>
    ddac:	str	r0, [r7, #28]
    ddb0:	b	dba8 <acl_create_entry@plt+0x8924>
    ddb4:	mov	r0, r6
    ddb8:	bl	2220c <acl_create_entry@plt+0x1cf88>
    ddbc:	str	r0, [r7, #24]
    ddc0:	b	dbc0 <acl_create_entry@plt+0x893c>
    ddc4:	bl	342fc <acl_create_entry@plt+0x2f078>
    ddc8:	cmp	r0, #2
    ddcc:	bgt	de84 <acl_create_entry@plt+0x8c00>
    ddd0:	bl	342fc <acl_create_entry@plt+0x2f078>
    ddd4:	cmp	r0, #3
    ddd8:	ble	db6c <acl_create_entry@plt+0x88e8>
    dddc:	mov	r0, r6
    dde0:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
    dde4:	mov	r4, r0
    dde8:	mov	r0, r6
    ddec:	bl	202c4 <acl_create_entry@plt+0x1b040>
    ddf0:	ldr	r2, [pc, #260]	; defc <acl_create_entry@plt+0x8c78>
    ddf4:	ldr	ip, [pc, #260]	; df00 <acl_create_entry@plt+0x8c7c>
    ddf8:	mov	r1, r5
    ddfc:	add	r2, pc, r2
    de00:	str	r2, [sp, #4]
    de04:	ldr	r2, [pc, #248]	; df04 <acl_create_entry@plt+0x8c80>
    de08:	movw	r3, #885	; 0x375
    de0c:	add	ip, pc, ip
    de10:	str	r4, [sp, #8]
    de14:	add	r2, pc, r2
    de18:	str	ip, [sp]
    de1c:	str	r0, [sp, #12]
    de20:	mov	r0, #4
    de24:	ldr	ip, [r7, #16]
    de28:	str	ip, [sp, #16]
    de2c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    de30:	b	db6c <acl_create_entry@plt+0x88e8>
    de34:	bl	342fc <acl_create_entry@plt+0x2f078>
    de38:	cmp	r0, #3
    de3c:	ble	db6c <acl_create_entry@plt+0x88e8>
    de40:	mov	r0, r6
    de44:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
    de48:	mov	r4, r0
    de4c:	mov	r0, r6
    de50:	bl	202c4 <acl_create_entry@plt+0x1b040>
    de54:	ldr	r2, [pc, #172]	; df08 <acl_create_entry@plt+0x8c84>
    de58:	ldr	ip, [pc, #172]	; df0c <acl_create_entry@plt+0x8c88>
    de5c:	mov	r1, r5
    de60:	add	r2, pc, r2
    de64:	str	r2, [sp, #4]
    de68:	ldr	r2, [pc, #160]	; df10 <acl_create_entry@plt+0x8c8c>
    de6c:	add	ip, pc, ip
    de70:	str	r4, [sp, #8]
    de74:	movw	r3, #895	; 0x37f
    de78:	str	ip, [sp]
    de7c:	add	r2, pc, r2
    de80:	b	de1c <acl_create_entry@plt+0x8b98>
    de84:	ldr	r2, [pc, #136]	; df14 <acl_create_entry@plt+0x8c90>
    de88:	mov	r1, r5
    de8c:	ldr	ip, [pc, #132]	; df18 <acl_create_entry@plt+0x8c94>
    de90:	mov	r0, #3
    de94:	add	r2, pc, r2
    de98:	str	r2, [sp, #4]
    de9c:	ldr	r2, [pc, #120]	; df1c <acl_create_entry@plt+0x8c98>
    dea0:	add	ip, pc, ip
    dea4:	str	sl, [sp, #8]
    dea8:	movw	r3, #813	; 0x32d
    deac:	str	r4, [sp, #12]
    deb0:	add	r2, pc, r2
    deb4:	str	ip, [sp]
    deb8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    debc:	subs	r5, r0, #0
    dec0:	blt	ddd0 <acl_create_entry@plt+0x8b4c>
    dec4:	b	dadc <acl_create_entry@plt+0x8858>
    dec8:	bl	4f6c <__stack_chk_fail@plt>
    decc:	muleq	r5, r8, r3
    ded0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ded4:			; <UNDEFINED> instruction: 0x000351bc
    ded8:	andeq	r5, r3, r0
    dedc:	andeq	r5, r3, r4, ror #2
    dee0:	andeq	r4, r3, ip, ror #24
    dee4:	andeq	r5, r3, ip, asr r0
    dee8:	andeq	r5, r3, r8, asr r0
    deec:	andeq	r4, r3, r8, lsr #23
    def0:	andeq	r5, r3, r4, lsr r0
    def4:	andeq	r4, r3, r8, ror #23
    def8:	andeq	r1, r4, r4, lsr r2
    defc:	andeq	r4, r3, r0, ror #25
    df00:	andeq	r4, r3, r4, ror #17
    df04:	andeq	r4, r3, r8, lsr #18
    df08:			; <UNDEFINED> instruction: 0x00034cb4
    df0c:	andeq	r4, r3, r4, lsl #17
    df10:	andeq	r4, r3, r0, asr #17
    df14:	andeq	r4, r3, ip, ror #23
    df18:	andeq	r4, r3, r4, lsl #27
    df1c:	andeq	r4, r3, ip, lsl #17
    df20:	ldr	r3, [pc, #252]	; e024 <acl_create_entry@plt+0x8da0>
    df24:	push	{r4, r5, r6, r7, lr}
    df28:	mov	r5, r1
    df2c:	ldr	r1, [pc, #244]	; e028 <acl_create_entry@plt+0x8da4>
    df30:	add	r3, pc, r3
    df34:	ldr	r2, [pc, #240]	; e02c <acl_create_entry@plt+0x8da8>
    df38:	sub	sp, sp, #1040	; 0x410
    df3c:	sub	sp, sp, #12
    df40:	ldr	r4, [r3, r1]
    df44:	add	r2, pc, r2
    df48:	ldr	r2, [r2]
    df4c:	ldr	r3, [r4]
    df50:	cmp	r2, #0
    df54:	str	r3, [sp, #1044]	; 0x414
    df58:	blt	e004 <acl_create_entry@plt+0x8d80>
    df5c:	mov	r0, r5
    df60:	bl	22d9c <acl_create_entry@plt+0x1db18>
    df64:	subs	r6, r0, #0
    df68:	blt	e004 <acl_create_entry@plt+0x8d80>
    df6c:	bl	342fc <acl_create_entry@plt+0x2f078>
    df70:	cmp	r0, #6
    df74:	ble	dfb4 <acl_create_entry@plt+0x8d30>
    df78:	mov	r0, r5
    df7c:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    df80:	ldr	lr, [pc, #168]	; e030 <acl_create_entry@plt+0x8dac>
    df84:	ldr	ip, [pc, #168]	; e034 <acl_create_entry@plt+0x8db0>
    df88:	mov	r1, #0
    df8c:	ldr	r2, [pc, #164]	; e038 <acl_create_entry@plt+0x8db4>
    df90:	add	lr, pc, lr
    df94:	add	ip, pc, ip
    df98:	mov	r3, #132	; 0x84
    df9c:	add	r2, pc, r2
    dfa0:	str	lr, [sp]
    dfa4:	str	ip, [sp, #4]
    dfa8:	str	r0, [sp, #8]
    dfac:	mov	r0, #7
    dfb0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    dfb4:	ldr	r3, [pc, #128]	; e03c <acl_create_entry@plt+0x8db8>
    dfb8:	mov	r1, r6
    dfbc:	add	r7, sp, #20
    dfc0:	add	r3, pc, r3
    dfc4:	ldr	r0, [r3]
    dfc8:	bl	4fc0 <inotify_rm_watch@plt>
    dfcc:	ldr	r2, [pc, #108]	; e040 <acl_create_entry@plt+0x8dbc>
    dfd0:	mov	r1, #1024	; 0x400
    dfd4:	str	r6, [sp, #4]
    dfd8:	mov	r3, r1
    dfdc:	add	r2, pc, r2
    dfe0:	mov	r0, r7
    dfe4:	str	r2, [sp]
    dfe8:	mov	r2, #1
    dfec:	bl	4e4c <__snprintf_chk@plt>
    dff0:	mov	r0, r7
    dff4:	bl	4d14 <unlink@plt>
    dff8:	mov	r0, r5
    dffc:	mvn	r1, #0
    e000:	bl	207c0 <acl_create_entry@plt+0x1b53c>
    e004:	ldr	r2, [sp, #1044]	; 0x414
    e008:	ldr	r3, [r4]
    e00c:	cmp	r2, r3
    e010:	bne	e020 <acl_create_entry@plt+0x8d9c>
    e014:	add	sp, sp, #1040	; 0x410
    e018:	add	sp, sp, #12
    e01c:	pop	{r4, r5, r6, r7, pc}
    e020:	bl	4f6c <__stack_chk_fail@plt>
    e024:	ldrdeq	ip, [r5], -r0
    e028:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e02c:	strheq	sp, [r5], -r4
    e030:	andeq	r4, r3, r0, asr lr
    e034:	andeq	r4, r3, r4, lsr lr
    e038:	andeq	r4, r3, r4, lsr #25
    e03c:	andeq	sp, r5, r8, lsr r0
    e040:	ldrdeq	r4, [r3], -r8
    e044:	ldr	ip, [pc, #1252]	; e530 <acl_create_entry@plt+0x92ac>
    e048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e04c:	mov	r6, r1
    e050:	ldr	r1, [pc, #1244]	; e534 <acl_create_entry@plt+0x92b0>
    e054:	add	ip, pc, ip
    e058:	ldrb	r3, [r6]
    e05c:	sub	sp, sp, #2224	; 0x8b0
    e060:	mov	r4, r2
    e064:	mov	r2, ip
    e068:	ldr	r1, [ip, r1]
    e06c:	sub	sp, sp, #4
    e070:	mov	sl, #0
    e074:	cmp	r3, sl
    e078:	mov	r9, r0
    e07c:	strb	sl, [sp, #140]	; 0x8c
    e080:	ldr	r2, [r1]
    e084:	str	r1, [sp, #20]
    e088:	str	r2, [sp, #2220]	; 0x8ac
    e08c:	beq	e4d4 <acl_create_entry@plt+0x9250>
    e090:	ldrb	lr, [r4]
    e094:	cmp	r3, lr
    e098:	bne	e4e4 <acl_create_entry@plt+0x9260>
    e09c:	mov	r0, r4
    e0a0:	mov	r2, r6
    e0a4:	mov	r1, #1
    e0a8:	b	e0bc <acl_create_entry@plt+0x8e38>
    e0ac:	ldrb	lr, [r0, #1]!
    e0b0:	add	r1, r1, #1
    e0b4:	cmp	r3, lr
    e0b8:	bne	e2b8 <acl_create_entry@plt+0x9034>
    e0bc:	cmp	r3, #47	; 0x2f
    e0c0:	ldrb	r3, [r2, #1]!
    e0c4:	mov	ip, r1
    e0c8:	moveq	sl, r1
    e0cc:	cmp	r3, #0
    e0d0:	bne	e0ac <acl_create_entry@plt+0x8e28>
    e0d4:	ldrb	r3, [r4, r1]
    e0d8:	cmp	r3, #0
    e0dc:	add	r5, sp, #140	; 0x8c
    e0e0:	str	r5, [sp, #28]
    e0e4:	beq	e4c8 <acl_create_entry@plt+0x9244>
    e0e8:	ldr	r8, [pc, #1096]	; e538 <acl_create_entry@plt+0x92b4>
    e0ec:	add	r7, r4, ip
    e0f0:	add	fp, sp, #28
    e0f4:	mov	r1, #1024	; 0x400
    e0f8:	add	r8, pc, r8
    e0fc:	b	e10c <acl_create_entry@plt+0x8e88>
    e100:	ldrb	r3, [r7, #1]!
    e104:	cmp	r3, #0
    e108:	beq	e130 <acl_create_entry@plt+0x8eac>
    e10c:	cmp	r3, #47	; 0x2f
    e110:	bne	e100 <acl_create_entry@plt+0x8e7c>
    e114:	mov	r0, fp
    e118:	mov	r2, r8
    e11c:	bl	37370 <acl_create_entry@plt+0x320ec>
    e120:	ldrb	r3, [r7, #1]!
    e124:	cmp	r3, #0
    e128:	mov	r1, r0
    e12c:	bne	e10c <acl_create_entry@plt+0x8e88>
    e130:	ldr	r0, [sp, #28]
    e134:	add	r2, r6, sl
    e138:	bl	3752c <acl_create_entry@plt+0x322a8>
    e13c:	cmp	r0, #0
    e140:	beq	e4c0 <acl_create_entry@plt+0x923c>
    e144:	mov	r0, #3
    e148:	mov	r1, r4
    e14c:	add	r2, sp, #32
    e150:	bl	50ec <__lxstat64@plt>
    e154:	subs	sl, r0, #0
    e158:	bne	e1a0 <acl_create_entry@plt+0x8f1c>
    e15c:	ldr	r3, [sp, #48]	; 0x30
    e160:	and	r2, r3, #45056	; 0xb000
    e164:	cmp	r2, #8192	; 0x2000
    e168:	bne	e348 <acl_create_entry@plt+0x90c4>
    e16c:	bl	342fc <acl_create_entry@plt+0x2f078>
    e170:	cmp	r0, #2
    e174:	bgt	e40c <acl_create_entry@plt+0x9188>
    e178:	mov	r6, #0
    e17c:	ldr	r1, [sp, #20]
    e180:	mov	r0, r6
    e184:	ldr	r2, [sp, #2220]	; 0x8ac
    e188:	ldr	r3, [r1]
    e18c:	cmp	r2, r3
    e190:	bne	e52c <acl_create_entry@plt+0x92a8>
    e194:	add	sp, sp, #2224	; 0x8b0
    e198:	add	sp, sp, #4
    e19c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e1a0:	bl	342fc <acl_create_entry@plt+0x2f078>
    e1a4:	cmp	r0, #6
    e1a8:	bgt	e484 <acl_create_entry@plt+0x9200>
    e1ac:	mov	r0, r4
    e1b0:	movw	r1, #493	; 0x1ed
    e1b4:	bl	26944 <acl_create_entry@plt+0x216c0>
    e1b8:	cmp	r0, #0
    e1bc:	cmnne	r0, #2
    e1c0:	bne	e204 <acl_create_entry@plt+0x8f80>
    e1c4:	mov	r1, #40960	; 0xa000
    e1c8:	mov	r0, r4
    e1cc:	bl	26efc <acl_create_entry@plt+0x21c78>
    e1d0:	mov	r0, r5
    e1d4:	mov	r1, r4
    e1d8:	bl	4c3c <symlink@plt>
    e1dc:	subs	r6, r0, #0
    e1e0:	beq	e2b0 <acl_create_entry@plt+0x902c>
    e1e4:	bl	5248 <__errno_location@plt>
    e1e8:	ldr	r6, [r0]
    e1ec:	bl	27114 <acl_create_entry@plt+0x21e90>
    e1f0:	rsb	r6, r6, #0
    e1f4:	cmn	r6, #2
    e1f8:	beq	e1ac <acl_create_entry@plt+0x8f28>
    e1fc:	cmp	r6, #0
    e200:	beq	e178 <acl_create_entry@plt+0x8ef4>
    e204:	add	r8, sp, #1152	; 0x480
    e208:	add	r8, r8, #12
    e20c:	bl	342fc <acl_create_entry@plt+0x2f078>
    e210:	cmp	r0, #6
    e214:	bgt	e44c <acl_create_entry@plt+0x91c8>
    e218:	mov	r0, r9
    e21c:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
    e220:	mov	r3, #0
    e224:	str	r3, [sp, #4]
    e228:	mov	r1, #1056	; 0x420
    e22c:	ldr	r3, [pc, #776]	; e53c <acl_create_entry@plt+0x92b8>
    e230:	mov	r2, r4
    e234:	add	r3, pc, r3
    e238:	str	r0, [sp]
    e23c:	mov	r0, r8
    e240:	bl	37580 <acl_create_entry@plt+0x322fc>
    e244:	mov	r0, r8
    e248:	bl	4d14 <unlink@plt>
    e24c:	mov	r0, r8
    e250:	movw	r1, #493	; 0x1ed
    e254:	bl	26944 <acl_create_entry@plt+0x216c0>
    e258:	cmp	r0, #0
    e25c:	cmnne	r0, #2
    e260:	mov	r6, r0
    e264:	bne	e2f8 <acl_create_entry@plt+0x9074>
    e268:	mov	r1, #40960	; 0xa000
    e26c:	mov	r0, r8
    e270:	bl	26efc <acl_create_entry@plt+0x21c78>
    e274:	mov	r0, r5
    e278:	mov	r1, r8
    e27c:	bl	4c3c <symlink@plt>
    e280:	cmp	r0, #0
    e284:	beq	e2c0 <acl_create_entry@plt+0x903c>
    e288:	bl	5248 <__errno_location@plt>
    e28c:	ldr	r6, [r0]
    e290:	mov	r9, r0
    e294:	bl	27114 <acl_create_entry@plt+0x21e90>
    e298:	rsb	r6, r6, #0
    e29c:	cmn	r6, #2
    e2a0:	beq	e24c <acl_create_entry@plt+0x8fc8>
    e2a4:	cmp	r6, #0
    e2a8:	bne	e300 <acl_create_entry@plt+0x907c>
    e2ac:	b	e2c4 <acl_create_entry@plt+0x9040>
    e2b0:	bl	27114 <acl_create_entry@plt+0x21e90>
    e2b4:	b	e17c <acl_create_entry@plt+0x8ef8>
    e2b8:	mov	r3, lr
    e2bc:	b	e0d8 <acl_create_entry@plt+0x8e54>
    e2c0:	bl	27114 <acl_create_entry@plt+0x21e90>
    e2c4:	mov	r0, r8
    e2c8:	mov	r1, r4
    e2cc:	bl	4984 <rename@plt>
    e2d0:	subs	r6, r0, #0
    e2d4:	beq	e178 <acl_create_entry@plt+0x8ef4>
    e2d8:	bl	5248 <__errno_location@plt>
    e2dc:	ldr	r5, [r0]
    e2e0:	bl	342fc <acl_create_entry@plt+0x2f078>
    e2e4:	cmp	r0, #2
    e2e8:	bgt	e4f0 <acl_create_entry@plt+0x926c>
    e2ec:	mov	r0, r8
    e2f0:	bl	4d14 <unlink@plt>
    e2f4:	b	e17c <acl_create_entry@plt+0x8ef8>
    e2f8:	bl	5248 <__errno_location@plt>
    e2fc:	mov	r9, r0
    e300:	bl	342fc <acl_create_entry@plt+0x2f078>
    e304:	ldr	r1, [r9]
    e308:	cmp	r0, #2
    e30c:	ble	e17c <acl_create_entry@plt+0x8ef8>
    e310:	ldr	r2, [pc, #552]	; e540 <acl_create_entry@plt+0x92bc>
    e314:	mov	r3, #116	; 0x74
    e318:	ldr	ip, [pc, #548]	; e544 <acl_create_entry@plt+0x92c0>
    e31c:	mov	r0, #3
    e320:	add	r2, pc, r2
    e324:	str	r2, [sp, #4]
    e328:	ldr	r2, [pc, #536]	; e548 <acl_create_entry@plt+0x92c4>
    e32c:	add	ip, pc, ip
    e330:	str	r5, [sp, #8]
    e334:	str	r8, [sp, #12]
    e338:	add	r2, pc, r2
    e33c:	str	ip, [sp]
    e340:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e344:	b	e17c <acl_create_entry@plt+0x8ef8>
    e348:	and	r3, r3, #61440	; 0xf000
    e34c:	cmp	r3, #40960	; 0xa000
    e350:	bne	e204 <acl_create_entry@plt+0x8f80>
    e354:	add	r8, sp, #1168	; 0x490
    e358:	mov	r2, #1024	; 0x400
    e35c:	sub	r8, r8, #4
    e360:	mov	r0, r4
    e364:	mov	r1, r8
    e368:	bl	508c <readlink@plt>
    e36c:	movw	r3, #1022	; 0x3fe
    e370:	sub	r2, r0, #1
    e374:	cmp	r2, r3
    e378:	bhi	e20c <acl_create_entry@plt+0x8f88>
    e37c:	add	r1, sp, #2224	; 0x8b0
    e380:	add	r3, r1, r0
    e384:	mov	r0, r5
    e388:	mov	r1, r8
    e38c:	strb	sl, [r3, #-1060]	; 0xfffffbdc
    e390:	bl	520c <strcmp@plt>
    e394:	subs	r6, r0, #0
    e398:	bne	e20c <acl_create_entry@plt+0x8f88>
    e39c:	bl	342fc <acl_create_entry@plt+0x2f078>
    e3a0:	cmp	r0, #6
    e3a4:	ble	e3e0 <acl_create_entry@plt+0x915c>
    e3a8:	ldr	r2, [pc, #412]	; e54c <acl_create_entry@plt+0x92c8>
    e3ac:	mov	r1, r6
    e3b0:	ldr	ip, [pc, #408]	; e550 <acl_create_entry@plt+0x92cc>
    e3b4:	mov	r0, #7
    e3b8:	add	r2, pc, r2
    e3bc:	str	r2, [sp, #4]
    e3c0:	ldr	r2, [pc, #396]	; e554 <acl_create_entry@plt+0x92d0>
    e3c4:	add	ip, pc, ip
    e3c8:	str	r4, [sp, #8]
    e3cc:	mov	r3, #79	; 0x4f
    e3d0:	str	r5, [sp, #12]
    e3d4:	add	r2, pc, r2
    e3d8:	str	ip, [sp]
    e3dc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e3e0:	mov	r2, #0
    e3e4:	mov	r0, r4
    e3e8:	mov	r6, r2
    e3ec:	mov	r1, #1
    e3f0:	bl	26874 <acl_create_entry@plt+0x215f0>
    e3f4:	mov	r1, r4
    e3f8:	mov	r2, r6
    e3fc:	mov	r3, #256	; 0x100
    e400:	mvn	r0, #99	; 0x63
    e404:	bl	4e34 <utimensat@plt>
    e408:	b	e17c <acl_create_entry@plt+0x8ef8>
    e40c:	ldr	r2, [pc, #324]	; e558 <acl_create_entry@plt+0x92d4>
    e410:	mov	r1, sl
    e414:	ldr	ip, [pc, #320]	; e55c <acl_create_entry@plt+0x92d8>
    e418:	mov	r3, #69	; 0x45
    e41c:	add	r2, pc, r2
    e420:	str	r2, [sp, #4]
    e424:	ldr	r2, [pc, #308]	; e560 <acl_create_entry@plt+0x92dc>
    e428:	add	ip, pc, ip
    e42c:	str	r6, [sp, #12]
    e430:	mov	r0, #3
    e434:	str	r4, [sp, #8]
    e438:	add	r2, pc, r2
    e43c:	str	ip, [sp]
    e440:	mov	r6, sl
    e444:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e448:	b	e17c <acl_create_entry@plt+0x8ef8>
    e44c:	ldr	r2, [pc, #272]	; e564 <acl_create_entry@plt+0x92e0>
    e450:	mov	r1, #0
    e454:	ldr	ip, [pc, #268]	; e568 <acl_create_entry@plt+0x92e4>
    e458:	mov	r3, #102	; 0x66
    e45c:	add	r2, pc, r2
    e460:	str	r2, [sp, #4]
    e464:	ldr	r2, [pc, #256]	; e56c <acl_create_entry@plt+0x92e8>
    e468:	add	ip, pc, ip
    e46c:	str	r4, [sp, #8]
    e470:	mov	r0, #7
    e474:	str	ip, [sp]
    e478:	add	r2, pc, r2
    e47c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e480:	b	e218 <acl_create_entry@plt+0x8f94>
    e484:	ldr	r2, [pc, #228]	; e570 <acl_create_entry@plt+0x92ec>
    e488:	mov	r1, #0
    e48c:	ldr	ip, [pc, #224]	; e574 <acl_create_entry@plt+0x92f0>
    e490:	mov	r3, #87	; 0x57
    e494:	add	r2, pc, r2
    e498:	str	r2, [sp, #4]
    e49c:	ldr	r2, [pc, #212]	; e578 <acl_create_entry@plt+0x92f4>
    e4a0:	add	ip, pc, ip
    e4a4:	str	r4, [sp, #8]
    e4a8:	mov	r0, #7
    e4ac:	str	r5, [sp, #12]
    e4b0:	add	r2, pc, r2
    e4b4:	str	ip, [sp]
    e4b8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e4bc:	b	e1ac <acl_create_entry@plt+0x8f28>
    e4c0:	mvn	r6, #21
    e4c4:	b	e17c <acl_create_entry@plt+0x8ef8>
    e4c8:	mov	r0, r5
    e4cc:	mov	r1, #1024	; 0x400
    e4d0:	b	e134 <acl_create_entry@plt+0x8eb0>
    e4d4:	mov	sl, r3
    e4d8:	ldrb	r3, [r4]
    e4dc:	mov	ip, sl
    e4e0:	b	e0d8 <acl_create_entry@plt+0x8e54>
    e4e4:	mov	r3, lr
    e4e8:	mov	ip, sl
    e4ec:	b	e0d8 <acl_create_entry@plt+0x8e54>
    e4f0:	ldr	r2, [pc, #132]	; e57c <acl_create_entry@plt+0x92f8>
    e4f4:	mov	r1, r5
    e4f8:	ldr	ip, [pc, #128]	; e580 <acl_create_entry@plt+0x92fc>
    e4fc:	mov	r3, #121	; 0x79
    e500:	add	r2, pc, r2
    e504:	str	r2, [sp, #4]
    e508:	ldr	r2, [pc, #116]	; e584 <acl_create_entry@plt+0x9300>
    e50c:	add	ip, pc, ip
    e510:	str	r8, [sp, #8]
    e514:	mov	r0, #3
    e518:	str	r4, [sp, #12]
    e51c:	add	r2, pc, r2
    e520:	str	ip, [sp]
    e524:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e528:	b	e2ec <acl_create_entry@plt+0x9068>
    e52c:	bl	4f6c <__stack_chk_fail@plt>
    e530:	andeq	ip, r5, ip, lsr #23
    e534:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e538:	andeq	r4, r3, r8, asr #26
    e53c:	ldrdeq	r4, [r3], -r8
    e540:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    e544:	andeq	r4, r3, r4, asr #30
    e548:	andeq	r4, r3, ip, lsl #22
    e54c:	andeq	r4, r3, ip, ror #21
    e550:	andeq	r4, r3, ip, lsr #29
    e554:	andeq	r4, r3, r0, ror sl
    e558:	andeq	r4, r3, r0, asr #20
    e55c:	andeq	r4, r3, r8, asr #28
    e560:	andeq	r4, r3, ip, lsl #20
    e564:	muleq	r3, r8, sl
    e568:	andeq	r4, r3, r8, lsl #28
    e56c:	andeq	r4, r3, ip, asr #19
    e570:	andeq	r4, r3, r0, asr #20
    e574:	ldrdeq	r4, [r3], -r0
    e578:	muleq	r3, r4, r9
    e57c:	andeq	r4, r3, r4, lsr sl
    e580:	andeq	r4, r3, r4, ror #26
    e584:	andeq	r4, r3, r8, lsr #18
    e588:	ldr	r3, [pc, #1060]	; e9b4 <acl_create_entry@plt+0x9730>
    e58c:	ldr	ip, [pc, #1060]	; e9b8 <acl_create_entry@plt+0x9734>
    e590:	add	r3, pc, r3
    e594:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e598:	sub	sp, sp, #5184	; 0x1440
    e59c:	ldr	ip, [r3, ip]
    e5a0:	sub	sp, sp, #12
    e5a4:	add	r4, sp, #68	; 0x44
    e5a8:	add	r7, sp, #1088	; 0x440
    e5ac:	mov	r6, r0
    e5b0:	mov	sl, r1
    e5b4:	ldr	r3, [ip]
    e5b8:	mov	r1, r4
    e5bc:	str	ip, [sp, #24]
    e5c0:	add	ip, sp, #8192	; 0x2000
    e5c4:	mov	fp, r2
    e5c8:	add	r0, sl, #4
    e5cc:	mov	r2, #1024	; 0x400
    e5d0:	add	r7, r7, #8
    e5d4:	str	r3, [ip, #-3004]	; 0xfffff444
    e5d8:	sub	r7, r7, #4
    e5dc:	bl	26104 <acl_create_entry@plt+0x20e80>
    e5e0:	ldr	r2, [pc, #980]	; e9bc <acl_create_entry@plt+0x9738>
    e5e4:	mov	r3, r4
    e5e8:	mov	r5, #0
    e5ec:	mov	r1, #1024	; 0x400
    e5f0:	add	r2, pc, r2
    e5f4:	str	r5, [sp]
    e5f8:	mov	r0, r7
    e5fc:	bl	37580 <acl_create_entry@plt+0x322fc>
    e600:	mov	r0, r6
    e604:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
    e608:	add	r4, sp, #3136	; 0xc40
    e60c:	add	r4, r4, #8
    e610:	ldr	r3, [pc, #936]	; e9c0 <acl_create_entry@plt+0x973c>
    e614:	sub	r4, r4, #4
    e618:	str	r5, [sp, #4]
    e61c:	mov	r2, r7
    e620:	mov	r1, #2048	; 0x800
    e624:	add	r3, pc, r3
    e628:	str	r0, [sp]
    e62c:	mov	r0, r4
    e630:	bl	37580 <acl_create_entry@plt+0x322fc>
    e634:	cmp	fp, r5
    e638:	beq	e890 <acl_create_entry@plt+0x960c>
    e63c:	mov	r0, r6
    e640:	add	r8, sp, #2112	; 0x840
    e644:	bl	20060 <acl_create_entry@plt+0x1addc>
    e648:	add	r8, r8, #8
    e64c:	sub	r8, r8, #4
    e650:	str	r0, [sp, #28]
    e654:	mov	r0, r6
    e658:	bl	22d7c <acl_create_entry@plt+0x1daf8>
    e65c:	str	r0, [sp, #44]	; 0x2c
    e660:	mov	r0, r6
    e664:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    e668:	mov	r1, #1024	; 0x400
    e66c:	mov	r2, r0
    e670:	mov	r0, r8
    e674:	bl	3752c <acl_create_entry@plt+0x322a8>
    e678:	mov	r0, r7
    e67c:	bl	48ac <opendir@plt>
    e680:	subs	r5, r0, #0
    e684:	beq	e7b4 <acl_create_entry@plt+0x9530>
    e688:	ldr	ip, [pc, #820]	; e9c4 <acl_create_entry@plt+0x9740>
    e68c:	add	ip, pc, ip
    e690:	str	ip, [sp, #32]
    e694:	ldr	ip, [pc, #812]	; e9c8 <acl_create_entry@plt+0x9744>
    e698:	add	ip, pc, ip
    e69c:	str	ip, [sp, #36]	; 0x24
    e6a0:	ldr	ip, [pc, #804]	; e9cc <acl_create_entry@plt+0x9748>
    e6a4:	add	ip, pc, ip
    e6a8:	str	ip, [sp, #40]	; 0x28
    e6ac:	ldr	ip, [pc, #796]	; e9d0 <acl_create_entry@plt+0x974c>
    e6b0:	add	ip, pc, ip
    e6b4:	str	ip, [sp, #52]	; 0x34
    e6b8:	ldr	ip, [pc, #788]	; e9d4 <acl_create_entry@plt+0x9750>
    e6bc:	add	ip, pc, ip
    e6c0:	str	ip, [sp, #56]	; 0x38
    e6c4:	ldr	ip, [pc, #780]	; e9d8 <acl_create_entry@plt+0x9754>
    e6c8:	add	ip, pc, ip
    e6cc:	str	ip, [sp, #60]	; 0x3c
    e6d0:	mov	r0, r5
    e6d4:	bl	50f8 <readdir64@plt>
    e6d8:	subs	r9, r0, #0
    e6dc:	beq	e7ac <acl_create_entry@plt+0x9528>
    e6e0:	ldrb	r3, [r9, #19]
    e6e4:	cmp	r3, #0
    e6e8:	beq	e7ac <acl_create_entry@plt+0x9528>
    e6ec:	cmp	r3, #46	; 0x2e
    e6f0:	beq	e6d0 <acl_create_entry@plt+0x944c>
    e6f4:	bl	342fc <acl_create_entry@plt+0x2f078>
    e6f8:	add	r9, r9, #19
    e6fc:	cmp	r0, #6
    e700:	bgt	e860 <acl_create_entry@plt+0x95dc>
    e704:	mov	r0, r6
    e708:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
    e70c:	mov	r1, r0
    e710:	mov	r0, r9
    e714:	bl	520c <strcmp@plt>
    e718:	cmp	r0, #0
    e71c:	beq	e6d0 <acl_create_entry@plt+0x944c>
    e720:	mov	r1, r9
    e724:	ldr	r0, [sp, #28]
    e728:	bl	21d40 <acl_create_entry@plt+0x1cabc>
    e72c:	subs	r9, r0, #0
    e730:	beq	e6d0 <acl_create_entry@plt+0x944c>
    e734:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    e738:	cmp	r0, #0
    e73c:	str	r0, [sp, #48]	; 0x30
    e740:	beq	e794 <acl_create_entry@plt+0x9510>
    e744:	cmp	r8, #0
    e748:	beq	e760 <acl_create_entry@plt+0x94dc>
    e74c:	mov	r0, r9
    e750:	bl	22d7c <acl_create_entry@plt+0x1daf8>
    e754:	ldr	ip, [sp, #44]	; 0x2c
    e758:	cmp	r0, ip
    e75c:	ble	e794 <acl_create_entry@plt+0x9510>
    e760:	bl	342fc <acl_create_entry@plt+0x2f078>
    e764:	cmp	r0, #6
    e768:	bgt	e8f4 <acl_create_entry@plt+0x9670>
    e76c:	mov	r0, r9
    e770:	add	r8, sp, #2112	; 0x840
    e774:	bl	22d7c <acl_create_entry@plt+0x1daf8>
    e778:	add	r8, r8, #8
    e77c:	sub	r8, r8, #4
    e780:	ldr	r2, [sp, #48]	; 0x30
    e784:	mov	r1, #1024	; 0x400
    e788:	str	r0, [sp, #44]	; 0x2c
    e78c:	mov	r0, r8
    e790:	bl	3752c <acl_create_entry@plt+0x322a8>
    e794:	mov	r0, r9
    e798:	bl	20080 <acl_create_entry@plt+0x1adfc>
    e79c:	mov	r0, r5
    e7a0:	bl	50f8 <readdir64@plt>
    e7a4:	subs	r9, r0, #0
    e7a8:	bne	e6e0 <acl_create_entry@plt+0x945c>
    e7ac:	mov	r0, r5
    e7b0:	bl	4eac <closedir@plt>
    e7b4:	cmp	r8, #0
    e7b8:	beq	e93c <acl_create_entry@plt+0x96b8>
    e7bc:	bl	342fc <acl_create_entry@plt+0x2f078>
    e7c0:	cmp	r0, #6
    e7c4:	bgt	e8b8 <acl_create_entry@plt+0x9634>
    e7c8:	mov	r0, r6
    e7cc:	mov	r1, r8
    e7d0:	mov	r2, sl
    e7d4:	bl	e044 <acl_create_entry@plt+0x8dc0>
    e7d8:	cmp	fp, #0
    e7dc:	bne	e7f0 <acl_create_entry@plt+0x956c>
    e7e0:	b	e83c <acl_create_entry@plt+0x95b8>
    e7e4:	bl	4e88 <close@plt>
    e7e8:	cmn	r5, #2
    e7ec:	bne	e83c <acl_create_entry@plt+0x95b8>
    e7f0:	mov	r0, r4
    e7f4:	movw	r1, #493	; 0x1ed
    e7f8:	bl	345e8 <acl_create_entry@plt+0x2f364>
    e7fc:	cmp	r0, #0
    e800:	cmnne	r0, #2
    e804:	mov	r5, r0
    e808:	bne	e83c <acl_create_entry@plt+0x95b8>
    e80c:	movw	r1, #33345	; 0x8241
    e810:	mov	r0, r4
    e814:	movt	r1, #8
    e818:	mov	r2, #292	; 0x124
    e81c:	bl	4df8 <open64@plt>
    e820:	cmp	r0, #0
    e824:	bge	e7e4 <acl_create_entry@plt+0x9560>
    e828:	bl	5248 <__errno_location@plt>
    e82c:	ldr	r5, [r0]
    e830:	rsb	r5, r5, #0
    e834:	cmn	r5, #2
    e838:	beq	e7f0 <acl_create_entry@plt+0x956c>
    e83c:	ldr	ip, [sp, #24]
    e840:	add	r1, sp, #8192	; 0x2000
    e844:	ldr	r2, [r1, #-3004]	; 0xfffff444
    e848:	ldr	r3, [ip]
    e84c:	cmp	r2, r3
    e850:	bne	e9b0 <acl_create_entry@plt+0x972c>
    e854:	add	sp, sp, #5184	; 0x1440
    e858:	add	sp, sp, #12
    e85c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e860:	ldr	ip, [sp, #36]	; 0x24
    e864:	mov	r1, #0
    e868:	str	r9, [sp, #8]
    e86c:	mov	r3, #154	; 0x9a
    e870:	str	r7, [sp, #12]
    e874:	mov	r0, #7
    e878:	str	ip, [sp]
    e87c:	ldr	ip, [sp, #40]	; 0x28
    e880:	ldr	r2, [sp, #32]
    e884:	str	ip, [sp, #4]
    e888:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e88c:	b	e704 <acl_create_entry@plt+0x9480>
    e890:	mov	r0, r4
    e894:	bl	4d14 <unlink@plt>
    e898:	cmp	r0, r5
    e89c:	beq	e96c <acl_create_entry@plt+0x96e8>
    e8a0:	mov	r0, r6
    e8a4:	mov	r8, #0
    e8a8:	bl	20060 <acl_create_entry@plt+0x1addc>
    e8ac:	str	r8, [sp, #44]	; 0x2c
    e8b0:	str	r0, [sp, #28]
    e8b4:	b	e678 <acl_create_entry@plt+0x93f4>
    e8b8:	ldr	r2, [pc, #284]	; e9dc <acl_create_entry@plt+0x9758>
    e8bc:	mov	r1, #0
    e8c0:	ldr	ip, [pc, #280]	; e9e0 <acl_create_entry@plt+0x975c>
    e8c4:	mov	r3, #202	; 0xca
    e8c8:	add	r2, pc, r2
    e8cc:	str	r2, [sp, #4]
    e8d0:	ldr	r2, [pc, #268]	; e9e4 <acl_create_entry@plt+0x9760>
    e8d4:	add	ip, pc, ip
    e8d8:	str	sl, [sp, #8]
    e8dc:	mov	r0, #7
    e8e0:	str	r8, [sp, #12]
    e8e4:	add	r2, pc, r2
    e8e8:	str	ip, [sp]
    e8ec:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e8f0:	b	e7c8 <acl_create_entry@plt+0x9544>
    e8f4:	mov	r0, r9
    e8f8:	bl	20154 <acl_create_entry@plt+0x1aed0>
    e8fc:	mov	r8, r0
    e900:	mov	r0, r9
    e904:	bl	22d7c <acl_create_entry@plt+0x1daf8>
    e908:	ldr	ip, [sp, #56]	; 0x38
    e90c:	str	r8, [sp, #8]
    e910:	mov	r1, #0
    e914:	ldr	r2, [sp, #52]	; 0x34
    e918:	mov	r3, #168	; 0xa8
    e91c:	str	ip, [sp]
    e920:	ldr	ip, [sp, #60]	; 0x3c
    e924:	str	r7, [sp, #16]
    e928:	str	ip, [sp, #4]
    e92c:	str	r0, [sp, #12]
    e930:	mov	r0, #7
    e934:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e938:	b	e76c <acl_create_entry@plt+0x94e8>
    e93c:	bl	342fc <acl_create_entry@plt+0x2f078>
    e940:	cmp	r0, #6
    e944:	bgt	e978 <acl_create_entry@plt+0x96f4>
    e948:	mov	r0, sl
    e94c:	bl	4d14 <unlink@plt>
    e950:	cmp	r0, #0
    e954:	bne	e7d8 <acl_create_entry@plt+0x9554>
    e958:	ldr	r1, [pc, #136]	; e9e8 <acl_create_entry@plt+0x9764>
    e95c:	mov	r0, sl
    e960:	add	r1, pc, r1
    e964:	bl	39598 <acl_create_entry@plt+0x34314>
    e968:	b	e7d8 <acl_create_entry@plt+0x9554>
    e96c:	mov	r0, r7
    e970:	bl	4fcc <rmdir@plt>
    e974:	b	e8a0 <acl_create_entry@plt+0x961c>
    e978:	ldr	r2, [pc, #108]	; e9ec <acl_create_entry@plt+0x9768>
    e97c:	mov	r1, r8
    e980:	ldr	ip, [pc, #104]	; e9f0 <acl_create_entry@plt+0x976c>
    e984:	mov	r3, #198	; 0xc6
    e988:	add	r2, pc, r2
    e98c:	str	r2, [sp, #4]
    e990:	ldr	r2, [pc, #92]	; e9f4 <acl_create_entry@plt+0x9770>
    e994:	add	ip, pc, ip
    e998:	str	sl, [sp, #8]
    e99c:	mov	r0, #7
    e9a0:	str	ip, [sp]
    e9a4:	add	r2, pc, r2
    e9a8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    e9ac:	b	e948 <acl_create_entry@plt+0x96c4>
    e9b0:	bl	4f6c <__stack_chk_fail@plt>
    e9b4:	andeq	ip, r5, r0, ror r6
    e9b8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e9bc:	andeq	r4, r3, r0, ror #18
    e9c0:	andeq	r3, r4, ip, lsr #5
    e9c4:			; <UNDEFINED> instruction: 0x000347b8
    e9c8:	andeq	r4, r3, r0, asr #23
    e9cc:	andeq	r4, r3, r0, asr #17
    e9d0:	muleq	r3, r4, r7
    e9d4:	muleq	r3, ip, fp
    e9d8:			; <UNDEFINED> instruction: 0x000348b8
    e9dc:	strdeq	r4, [r3], -ip
    e9e0:	andeq	r4, r3, r8, asr #10
    e9e4:	andeq	r4, r3, r0, ror #10
    e9e8:	andeq	r2, r4, r0, ror pc
    e9ec:	andeq	r4, r3, ip, lsl r6
    e9f0:	andeq	r4, r3, r8, lsl #9
    e9f4:	andeq	r4, r3, r0, lsr #9
    e9f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    e9fc:	mov	r7, r0
    ea00:	sub	sp, sp, #16
    ea04:	mov	r0, r1
    ea08:	bl	20a94 <acl_create_entry@plt+0x1b810>
    ea0c:	subs	r6, r0, #0
    ea10:	beq	ea88 <acl_create_entry@plt+0x9804>
    ea14:	ldr	sl, [pc, #212]	; eaf0 <acl_create_entry@plt+0x986c>
    ea18:	ldr	r9, [pc, #212]	; eaf4 <acl_create_entry@plt+0x9870>
    ea1c:	ldr	r8, [pc, #212]	; eaf8 <acl_create_entry@plt+0x9874>
    ea20:	add	sl, pc, sl
    ea24:	add	r9, pc, r9
    ea28:	add	r8, pc, r8
    ea2c:	mov	r0, r6
    ea30:	bl	24994 <acl_create_entry@plt+0x1f710>
    ea34:	mov	r5, r0
    ea38:	mov	r0, r7
    ea3c:	bl	20a94 <acl_create_entry@plt+0x1b810>
    ea40:	subs	r4, r0, #0
    ea44:	bne	ea58 <acl_create_entry@plt+0x97d4>
    ea48:	b	ea90 <acl_create_entry@plt+0x980c>
    ea4c:	bl	248d4 <acl_create_entry@plt+0x1f650>
    ea50:	subs	r4, r0, #0
    ea54:	beq	ea90 <acl_create_entry@plt+0x980c>
    ea58:	mov	r0, r4
    ea5c:	bl	24994 <acl_create_entry@plt+0x1f710>
    ea60:	mov	r1, r0
    ea64:	mov	r0, r5
    ea68:	bl	520c <strcmp@plt>
    ea6c:	cmp	r0, #0
    ea70:	mov	r0, r4
    ea74:	bne	ea4c <acl_create_entry@plt+0x97c8>
    ea78:	mov	r0, r6
    ea7c:	bl	248d4 <acl_create_entry@plt+0x1f650>
    ea80:	subs	r6, r0, #0
    ea84:	bne	ea2c <acl_create_entry@plt+0x97a8>
    ea88:	add	sp, sp, #16
    ea8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    ea90:	bl	342fc <acl_create_entry@plt+0x2f078>
    ea94:	cmp	r0, #6
    ea98:	bgt	eac0 <acl_create_entry@plt+0x983c>
    ea9c:	mov	r1, r5
    eaa0:	mov	r0, r7
    eaa4:	mov	r2, #0
    eaa8:	bl	e588 <acl_create_entry@plt+0x9304>
    eaac:	mov	r0, r6
    eab0:	bl	248d4 <acl_create_entry@plt+0x1f650>
    eab4:	subs	r6, r0, #0
    eab8:	bne	ea2c <acl_create_entry@plt+0x97a8>
    eabc:	b	ea88 <acl_create_entry@plt+0x9804>
    eac0:	mov	r0, r7
    eac4:	bl	20148 <acl_create_entry@plt+0x1aec4>
    eac8:	str	r9, [sp]
    eacc:	str	r8, [sp, #4]
    ead0:	mov	r1, #0
    ead4:	str	r5, [sp, #8]
    ead8:	mov	r2, sl
    eadc:	mov	r3, #247	; 0xf7
    eae0:	str	r0, [sp, #12]
    eae4:	mov	r0, #7
    eae8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    eaec:	b	ea9c <acl_create_entry@plt+0x9818>
    eaf0:	andeq	r4, r3, r4, lsr #8
    eaf4:	andeq	r4, r3, ip, asr #7
    eaf8:			; <UNDEFINED> instruction: 0x000345b8
    eafc:	ldr	ip, [pc, #1852]	; f240 <acl_create_entry@plt+0x9fbc>
    eb00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    eb04:	mov	r6, r0
    eb08:	ldr	r0, [pc, #1844]	; f244 <acl_create_entry@plt+0x9fc0>
    eb0c:	add	ip, pc, ip
    eb10:	sub	sp, sp, #1200	; 0x4b0
    eb14:	mov	r9, r3
    eb18:	mov	r3, ip
    eb1c:	sub	sp, sp, #4
    eb20:	ldr	r0, [ip, r0]
    eb24:	mov	sl, r1
    eb28:	mov	r8, r2
    eb2c:	ldr	fp, [sp, #1244]	; 0x4dc
    eb30:	ldr	r3, [r0]
    eb34:	str	r0, [sp, #32]
    eb38:	str	r3, [sp, #1196]	; 0x4ac
    eb3c:	bl	342fc <acl_create_entry@plt+0x2f078>
    eb40:	cmp	r0, #6
    eb44:	bgt	ee88 <acl_create_entry@plt+0x9c04>
    eb48:	mov	r0, r6
    eb4c:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    eb50:	mov	r7, r0
    eb54:	mov	r0, r6
    eb58:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    eb5c:	mov	r4, r0
    eb60:	mov	r0, r6
    eb64:	mov	r5, r1
    eb68:	bl	20db8 <acl_create_entry@plt+0x1bb34>
    eb6c:	ldr	r1, [pc, #1748]	; f248 <acl_create_entry@plt+0x9fc4>
    eb70:	add	r1, pc, r1
    eb74:	bl	520c <strcmp@plt>
    eb78:	mov	r1, r7
    eb7c:	add	r2, sp, #64	; 0x40
    eb80:	cmp	r0, #0
    eb84:	mov	r0, #3
    eb88:	orreq	r8, r8, #24576	; 0x6000
    eb8c:	orrne	r8, r8, #8192	; 0x2000
    eb90:	bl	50ec <__lxstat64@plt>
    eb94:	cmp	r0, #0
    eb98:	beq	ecb4 <acl_create_entry@plt+0x9a30>
    eb9c:	bl	5248 <__errno_location@plt>
    eba0:	ldr	r4, [r0]
    eba4:	bl	342fc <acl_create_entry@plt+0x2f078>
    eba8:	rsb	sl, r4, #0
    ebac:	cmp	r0, #6
    ebb0:	bgt	eee8 <acl_create_entry@plt+0x9c64>
    ebb4:	cmp	sl, #0
    ebb8:	blt	ec94 <acl_create_entry@plt+0x9a10>
    ebbc:	ldr	r4, [pc, #1672]	; f24c <acl_create_entry@plt+0x9fc8>
    ebc0:	mov	r0, r6
    ebc4:	bl	20db8 <acl_create_entry@plt+0x1bb34>
    ebc8:	add	r4, pc, r4
    ebcc:	mov	r1, r4
    ebd0:	bl	520c <strcmp@plt>
    ebd4:	cmp	r0, #0
    ebd8:	moveq	r5, r4
    ebdc:	ldrne	r5, [pc, #1644]	; f250 <acl_create_entry@plt+0x9fcc>
    ebe0:	addne	r5, pc, r5
    ebe4:	mov	r0, r6
    ebe8:	add	r4, sp, #172	; 0xac
    ebec:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    ebf0:	bic	r1, r1, #4080	; 0xff0
    ebf4:	ubfx	r7, r0, #8, #12
    ebf8:	bic	r1, r1, #15
    ebfc:	mov	r0, r6
    ec00:	orr	r7, r1, r7
    ec04:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    ec08:	ldr	r2, [pc, #1604]	; f254 <acl_create_entry@plt+0x9fd0>
    ec0c:	stmib	sp, {r5, r7}
    ec10:	add	r2, pc, r2
    ec14:	str	r2, [sp]
    ec18:	mov	r2, #1
    ec1c:	lsr	r3, r0, #12
    ec20:	uxtb	ip, r0
    ec24:	orr	r3, r3, r1, lsl #20
    ec28:	mov	r1, #1024	; 0x400
    ec2c:	bic	lr, r3, #255	; 0xff
    ec30:	mov	r0, r4
    ec34:	mov	r3, r1
    ec38:	orr	ip, lr, ip
    ec3c:	str	ip, [sp, #12]
    ec40:	bl	4e4c <__snprintf_chk@plt>
    ec44:	mov	r0, r6
    ec48:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    ec4c:	mov	r2, r4
    ec50:	mov	r1, r0
    ec54:	mov	r0, r6
    ec58:	bl	e044 <acl_create_entry@plt+0x8dc0>
    ec5c:	mov	r0, r6
    ec60:	bl	20a94 <acl_create_entry@plt+0x1b810>
    ec64:	subs	r4, r0, #0
    ec68:	beq	ec94 <acl_create_entry@plt+0x9a10>
    ec6c:	mov	r0, r4
    ec70:	bl	24994 <acl_create_entry@plt+0x1f710>
    ec74:	mov	r2, #1
    ec78:	mov	r1, r0
    ec7c:	mov	r0, r6
    ec80:	bl	e588 <acl_create_entry@plt+0x9304>
    ec84:	mov	r0, r4
    ec88:	bl	248d4 <acl_create_entry@plt+0x1f650>
    ec8c:	subs	r4, r0, #0
    ec90:	bne	ec6c <acl_create_entry@plt+0x99e8>
    ec94:	ldr	ip, [sp, #32]
    ec98:	ldr	r2, [sp, #1196]	; 0x4ac
    ec9c:	ldr	r3, [ip]
    eca0:	cmp	r2, r3
    eca4:	bne	f23c <acl_create_entry@plt+0x9fb8>
    eca8:	add	sp, sp, #1200	; 0x4b0
    ecac:	add	sp, sp, #4
    ecb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ecb4:	ldr	r1, [sp, #80]	; 0x50
    ecb8:	eor	r1, r8, r1
    ecbc:	tst	r1, #61440	; 0xf000
    ecc0:	beq	ed20 <acl_create_entry@plt+0x9a9c>
    ecc4:	bl	342fc <acl_create_entry@plt+0x2f078>
    ecc8:	cmp	r0, #6
    eccc:	ble	ec94 <acl_create_entry@plt+0x9a10>
    ecd0:	mov	r0, r6
    ecd4:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    ecd8:	mov	r4, r0
    ecdc:	mov	r0, r6
    ece0:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
    ece4:	ldr	r2, [pc, #1388]	; f258 <acl_create_entry@plt+0x9fd4>
    ece8:	ldr	ip, [pc, #1388]	; f25c <acl_create_entry@plt+0x9fd8>
    ecec:	mov	r1, #0
    ecf0:	add	r2, pc, r2
    ecf4:	str	r2, [sp, #4]
    ecf8:	ldr	r2, [pc, #1376]	; f260 <acl_create_entry@plt+0x9fdc>
    ecfc:	add	ip, pc, ip
    ed00:	str	r4, [sp, #8]
    ed04:	movw	r3, #275	; 0x113
    ed08:	str	ip, [sp]
    ed0c:	add	r2, pc, r2
    ed10:	str	r0, [sp, #12]
    ed14:	mov	r0, #7
    ed18:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    ed1c:	b	ec94 <acl_create_entry@plt+0x9a10>
    ed20:	movw	r3, #64432	; 0xfbb0
    ed24:	add	r0, sp, #1200	; 0x4b0
    ed28:	movt	r3, #65535	; 0xffff
    ed2c:	ldrd	r2, [r3, r0]
    ed30:	cmp	r5, r3
    ed34:	cmpeq	r4, r2
    ed38:	bne	ecc4 <acl_create_entry@plt+0x9a40>
    ed3c:	cmp	sl, #0
    ed40:	beq	ef48 <acl_create_entry@plt+0x9cc4>
    ed44:	ubfx	sl, r1, #0, #9
    ed48:	cmp	sl, #0
    ed4c:	bne	ed5c <acl_create_entry@plt+0x9ad8>
    ed50:	ldr	r3, [sp, #88]	; 0x58
    ed54:	cmp	r9, r3
    ed58:	beq	f1d8 <acl_create_entry@plt+0x9f54>
    ed5c:	bl	342fc <acl_create_entry@plt+0x2f078>
    ed60:	cmp	r0, #6
    ed64:	bgt	f0e8 <acl_create_entry@plt+0x9e64>
    ed68:	mov	r0, r7
    ed6c:	mov	r1, r8
    ed70:	bl	4aec <chmod@plt>
    ed74:	cmp	r0, #0
    ed78:	blt	f188 <acl_create_entry@plt+0x9f04>
    ed7c:	mov	r0, r7
    ed80:	mov	r1, r9
    ed84:	ldr	r2, [sp, #1240]	; 0x4d8
    ed88:	bl	51a0 <chown@plt>
    ed8c:	subs	sl, r0, #0
    ed90:	blt	f130 <acl_create_entry@plt+0x9eac>
    ed94:	mov	r0, fp
    ed98:	bl	248b4 <acl_create_entry@plt+0x1f630>
    ed9c:	subs	r4, r0, #0
    eda0:	beq	f0d0 <acl_create_entry@plt+0x9e4c>
    eda4:	mov	ip, #0
    eda8:	str	ip, [sp, #36]	; 0x24
    edac:	ldr	ip, [pc, #1200]	; f264 <acl_create_entry@plt+0x9fe0>
    edb0:	mov	lr, #0
    edb4:	ldr	r9, [pc, #1196]	; f268 <acl_create_entry@plt+0x9fe4>
    edb8:	add	ip, pc, ip
    edbc:	ldr	r0, [pc, #1192]	; f26c <acl_create_entry@plt+0x9fe8>
    edc0:	ldr	r1, [pc, #1192]	; f270 <acl_create_entry@plt+0x9fec>
    edc4:	add	r9, pc, r9
    edc8:	ldr	r2, [pc, #1188]	; f274 <acl_create_entry@plt+0x9ff0>
    edcc:	add	r0, pc, r0
    edd0:	ldr	r3, [pc, #1184]	; f278 <acl_create_entry@plt+0x9ff4>
    edd4:	add	r1, pc, r1
    edd8:	add	r2, pc, r2
    eddc:	str	lr, [sp, #40]	; 0x28
    ede0:	add	r3, pc, r3
    ede4:	str	r0, [sp, #44]	; 0x2c
    ede8:	str	r1, [sp, #48]	; 0x30
    edec:	mov	fp, ip
    edf0:	str	r2, [sp, #52]	; 0x34
    edf4:	str	r3, [sp, #60]	; 0x3c
    edf8:	str	r6, [sp, #56]	; 0x38
    edfc:	b	ee30 <acl_create_entry@plt+0x9bac>
    ee00:	mov	r0, r5
    ee04:	mov	r1, fp
    ee08:	bl	520c <strcmp@plt>
    ee0c:	subs	r6, r0, #0
    ee10:	beq	ef60 <acl_create_entry@plt+0x9cdc>
    ee14:	bl	342fc <acl_create_entry@plt+0x2f078>
    ee18:	cmp	r0, #2
    ee1c:	bgt	ef8c <acl_create_entry@plt+0x9d08>
    ee20:	mov	r0, r4
    ee24:	bl	248d4 <acl_create_entry@plt+0x1f650>
    ee28:	subs	r4, r0, #0
    ee2c:	beq	ef20 <acl_create_entry@plt+0x9c9c>
    ee30:	mov	r0, r4
    ee34:	bl	24994 <acl_create_entry@plt+0x1f710>
    ee38:	mov	r5, r0
    ee3c:	mov	r0, r4
    ee40:	bl	249a0 <acl_create_entry@plt+0x1f71c>
    ee44:	mov	r1, r9
    ee48:	mov	r8, r0
    ee4c:	mov	r0, r5
    ee50:	bl	520c <strcmp@plt>
    ee54:	subs	r6, r0, #0
    ee58:	bne	ee00 <acl_create_entry@plt+0x9b7c>
    ee5c:	mov	r0, r7
    ee60:	mov	r1, r8
    ee64:	bl	26ddc <acl_create_entry@plt+0x21b58>
    ee68:	subs	r5, r0, #0
    ee6c:	blt	efbc <acl_create_entry@plt+0x9d38>
    ee70:	bl	342fc <acl_create_entry@plt+0x2f078>
    ee74:	cmp	r0, #6
    ee78:	bgt	f008 <acl_create_entry@plt+0x9d84>
    ee7c:	mov	ip, #1
    ee80:	str	ip, [sp, #40]	; 0x28
    ee84:	b	ee20 <acl_create_entry@plt+0x9b9c>
    ee88:	mov	r0, r6
    ee8c:	bl	2226c <acl_create_entry@plt+0x1cfe8>
    ee90:	mov	r4, r0
    ee94:	mov	r0, r6
    ee98:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
    ee9c:	ldr	r2, [pc, #984]	; f27c <acl_create_entry@plt+0x9ff8>
    eea0:	ldr	lr, [sp, #1240]	; 0x4d8
    eea4:	mov	r1, #0
    eea8:	add	r2, pc, r2
    eeac:	ldr	ip, [pc, #972]	; f280 <acl_create_entry@plt+0x9ffc>
    eeb0:	str	r2, [sp, #4]
    eeb4:	movw	r3, #345	; 0x159
    eeb8:	ldr	r2, [pc, #964]	; f284 <acl_create_entry@plt+0xa000>
    eebc:	add	ip, pc, ip
    eec0:	str	r4, [sp, #8]
    eec4:	str	r8, [sp, #16]
    eec8:	add	r2, pc, r2
    eecc:	str	r9, [sp, #20]
    eed0:	str	lr, [sp, #24]
    eed4:	str	ip, [sp]
    eed8:	str	r0, [sp, #12]
    eedc:	mov	r0, #7
    eee0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    eee4:	b	eb48 <acl_create_entry@plt+0x98c4>
    eee8:	ldr	r2, [pc, #920]	; f288 <acl_create_entry@plt+0xa004>
    eeec:	mov	r1, r4
    eef0:	ldr	ip, [pc, #916]	; f28c <acl_create_entry@plt+0xa008>
    eef4:	mov	r3, #268	; 0x10c
    eef8:	add	r2, pc, r2
    eefc:	str	r2, [sp, #4]
    ef00:	ldr	r2, [pc, #904]	; f290 <acl_create_entry@plt+0xa00c>
    ef04:	add	ip, pc, ip
    ef08:	str	r7, [sp, #8]
    ef0c:	mov	r0, #7
    ef10:	str	ip, [sp]
    ef14:	add	r2, pc, r2
    ef18:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    ef1c:	b	ebb4 <acl_create_entry@plt+0x9930>
    ef20:	ldr	ip, [sp, #40]	; 0x28
    ef24:	ldr	r6, [sp, #56]	; 0x38
    ef28:	cmp	ip, #0
    ef2c:	beq	f0d4 <acl_create_entry@plt+0x9e50>
    ef30:	ldr	ip, [sp, #36]	; 0x24
    ef34:	cmp	ip, #0
    ef38:	bne	ef48 <acl_create_entry@plt+0x9cc4>
    ef3c:	mov	r1, ip
    ef40:	mov	r0, r7
    ef44:	bl	36738 <acl_create_entry@plt+0x314b4>
    ef48:	mov	r2, #0
    ef4c:	mov	r1, r7
    ef50:	mov	r3, r2
    ef54:	mvn	r0, #99	; 0x63
    ef58:	bl	4e34 <utimensat@plt>
    ef5c:	b	ebb4 <acl_create_entry@plt+0x9930>
    ef60:	mov	r0, r7
    ef64:	mov	r1, r8
    ef68:	bl	36738 <acl_create_entry@plt+0x314b4>
    ef6c:	subs	r5, r0, #0
    ef70:	blt	f048 <acl_create_entry@plt+0x9dc4>
    ef74:	bl	342fc <acl_create_entry@plt+0x2f078>
    ef78:	cmp	r0, #6
    ef7c:	bgt	f094 <acl_create_entry@plt+0x9e10>
    ef80:	mov	ip, #1
    ef84:	str	ip, [sp, #36]	; 0x24
    ef88:	b	ee20 <acl_create_entry@plt+0x9b9c>
    ef8c:	ldr	ip, [sp, #48]	; 0x30
    ef90:	mov	r1, #0
    ef94:	str	r5, [sp, #8]
    ef98:	movw	r3, #322	; 0x142
    ef9c:	ldr	r2, [sp, #44]	; 0x2c
    efa0:	mov	r0, #3
    efa4:	str	ip, [sp]
    efa8:	ldr	ip, [sp, #52]	; 0x34
    efac:	str	r8, [sp, #12]
    efb0:	str	ip, [sp, #4]
    efb4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    efb8:	b	ee20 <acl_create_entry@plt+0x9b9c>
    efbc:	bl	342fc <acl_create_entry@plt+0x2f078>
    efc0:	cmp	r0, #2
    efc4:	ble	ee7c <acl_create_entry@plt+0x9bf8>
    efc8:	ldr	r2, [pc, #708]	; f294 <acl_create_entry@plt+0xa010>
    efcc:	mov	r1, r5
    efd0:	ldr	ip, [pc, #704]	; f298 <acl_create_entry@plt+0xa014>
    efd4:	mov	r3, #308	; 0x134
    efd8:	add	r2, pc, r2
    efdc:	str	r2, [sp, #4]
    efe0:	ldr	r2, [pc, #692]	; f29c <acl_create_entry@plt+0xa018>
    efe4:	add	ip, pc, ip
    efe8:	str	r8, [sp, #8]
    efec:	mov	r0, #3
    eff0:	str	ip, [sp]
    eff4:	add	r2, pc, r2
    eff8:	mov	ip, #1
    effc:	str	ip, [sp, #40]	; 0x28
    f000:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f004:	b	ee20 <acl_create_entry@plt+0x9b9c>
    f008:	ldr	r2, [pc, #656]	; f2a0 <acl_create_entry@plt+0xa01c>
    f00c:	mov	r1, r6
    f010:	ldr	ip, [pc, #652]	; f2a4 <acl_create_entry@plt+0xa020>
    f014:	movw	r3, #310	; 0x136
    f018:	add	r2, pc, r2
    f01c:	str	r2, [sp, #4]
    f020:	ldr	r2, [pc, #640]	; f2a8 <acl_create_entry@plt+0xa024>
    f024:	add	ip, pc, ip
    f028:	str	r8, [sp, #8]
    f02c:	mov	r0, #7
    f030:	str	ip, [sp]
    f034:	add	r2, pc, r2
    f038:	mov	ip, #1
    f03c:	str	ip, [sp, #40]	; 0x28
    f040:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f044:	b	ee20 <acl_create_entry@plt+0x9b9c>
    f048:	bl	342fc <acl_create_entry@plt+0x2f078>
    f04c:	cmp	r0, #2
    f050:	ble	ef80 <acl_create_entry@plt+0x9cfc>
    f054:	ldr	r2, [pc, #592]	; f2ac <acl_create_entry@plt+0xa028>
    f058:	mov	r1, r5
    f05c:	ldr	ip, [pc, #588]	; f2b0 <acl_create_entry@plt+0xa02c>
    f060:	movw	r3, #317	; 0x13d
    f064:	add	r2, pc, r2
    f068:	str	r2, [sp, #4]
    f06c:	ldr	r2, [pc, #576]	; f2b4 <acl_create_entry@plt+0xa030>
    f070:	add	ip, pc, ip
    f074:	str	r8, [sp, #8]
    f078:	mov	r0, #3
    f07c:	str	ip, [sp]
    f080:	add	r2, pc, r2
    f084:	mov	ip, #1
    f088:	str	ip, [sp, #36]	; 0x24
    f08c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f090:	b	ee20 <acl_create_entry@plt+0x9b9c>
    f094:	ldr	lr, [pc, #540]	; f2b8 <acl_create_entry@plt+0xa034>
    f098:	mov	r1, r6
    f09c:	ldr	ip, [pc, #536]	; f2bc <acl_create_entry@plt+0xa038>
    f0a0:	movw	r3, #319	; 0x13f
    f0a4:	add	lr, pc, lr
    f0a8:	str	r8, [sp, #8]
    f0ac:	add	ip, pc, ip
    f0b0:	ldr	r2, [sp, #60]	; 0x3c
    f0b4:	str	ip, [sp, #4]
    f0b8:	mov	r0, #7
    f0bc:	str	lr, [sp]
    f0c0:	mov	ip, #1
    f0c4:	str	ip, [sp, #36]	; 0x24
    f0c8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f0cc:	b	ee20 <acl_create_entry@plt+0x9b9c>
    f0d0:	str	r4, [sp, #36]	; 0x24
    f0d4:	mov	r0, r7
    f0d8:	mov	r1, #1
    f0dc:	mov	r2, #0
    f0e0:	bl	26bd8 <acl_create_entry@plt+0x21954>
    f0e4:	b	ef30 <acl_create_entry@plt+0x9cac>
    f0e8:	ldr	r2, [pc, #464]	; f2c0 <acl_create_entry@plt+0xa03c>
    f0ec:	mov	r1, #0
    f0f0:	ldr	lr, [sp, #1240]	; 0x4d8
    f0f4:	mov	r3, #284	; 0x11c
    f0f8:	add	r2, pc, r2
    f0fc:	ldr	ip, [pc, #448]	; f2c4 <acl_create_entry@plt+0xa040>
    f100:	str	r2, [sp, #4]
    f104:	mov	r0, #7
    f108:	ldr	r2, [pc, #440]	; f2c8 <acl_create_entry@plt+0xa044>
    f10c:	add	ip, pc, ip
    f110:	str	r7, [sp, #8]
    f114:	str	r8, [sp, #12]
    f118:	add	r2, pc, r2
    f11c:	str	r9, [sp, #16]
    f120:	str	lr, [sp, #20]
    f124:	str	ip, [sp]
    f128:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f12c:	b	ed68 <acl_create_entry@plt+0x9ae4>
    f130:	bl	5248 <__errno_location@plt>
    f134:	ldr	r4, [r0]
    f138:	bl	342fc <acl_create_entry@plt+0x2f078>
    f13c:	cmp	r0, #3
    f140:	ble	ed94 <acl_create_entry@plt+0x9b10>
    f144:	ldr	r2, [pc, #384]	; f2cc <acl_create_entry@plt+0xa048>
    f148:	mov	r1, r4
    f14c:	ldr	lr, [sp, #1240]	; 0x4d8
    f150:	movw	r3, #290	; 0x122
    f154:	add	r2, pc, r2
    f158:	ldr	ip, [pc, #368]	; f2d0 <acl_create_entry@plt+0xa04c>
    f15c:	str	r2, [sp, #4]
    f160:	mov	r0, #4
    f164:	ldr	r2, [pc, #360]	; f2d4 <acl_create_entry@plt+0xa050>
    f168:	add	ip, pc, ip
    f16c:	str	r7, [sp, #8]
    f170:	str	r9, [sp, #12]
    f174:	add	r2, pc, r2
    f178:	str	lr, [sp, #16]
    f17c:	str	ip, [sp]
    f180:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f184:	b	ed94 <acl_create_entry@plt+0x9b10>
    f188:	bl	5248 <__errno_location@plt>
    f18c:	ldr	r4, [r0]
    f190:	bl	342fc <acl_create_entry@plt+0x2f078>
    f194:	cmp	r0, #3
    f198:	ble	ed7c <acl_create_entry@plt+0x9af8>
    f19c:	ldr	r2, [pc, #308]	; f2d8 <acl_create_entry@plt+0xa054>
    f1a0:	mov	r1, r4
    f1a4:	ldr	ip, [pc, #304]	; f2dc <acl_create_entry@plt+0xa058>
    f1a8:	movw	r3, #287	; 0x11f
    f1ac:	add	r2, pc, r2
    f1b0:	str	r2, [sp, #4]
    f1b4:	ldr	r2, [pc, #292]	; f2e0 <acl_create_entry@plt+0xa05c>
    f1b8:	add	ip, pc, ip
    f1bc:	str	r7, [sp, #8]
    f1c0:	mov	r0, #4
    f1c4:	str	r8, [sp, #12]
    f1c8:	add	r2, pc, r2
    f1cc:	str	ip, [sp]
    f1d0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f1d4:	b	ed7c <acl_create_entry@plt+0x9af8>
    f1d8:	ldr	r3, [sp, #92]	; 0x5c
    f1dc:	ldr	r1, [sp, #1240]	; 0x4d8
    f1e0:	cmp	r1, r3
    f1e4:	bne	ed5c <acl_create_entry@plt+0x9ad8>
    f1e8:	bl	342fc <acl_create_entry@plt+0x2f078>
    f1ec:	cmp	r0, #6
    f1f0:	ble	ed94 <acl_create_entry@plt+0x9b10>
    f1f4:	ldr	r2, [pc, #232]	; f2e4 <acl_create_entry@plt+0xa060>
    f1f8:	mov	r1, sl
    f1fc:	ldr	lr, [sp, #1240]	; 0x4d8
    f200:	mov	r3, #292	; 0x124
    f204:	add	r2, pc, r2
    f208:	ldr	ip, [pc, #216]	; f2e8 <acl_create_entry@plt+0xa064>
    f20c:	str	r2, [sp, #4]
    f210:	mov	r0, #7
    f214:	ldr	r2, [pc, #208]	; f2ec <acl_create_entry@plt+0xa068>
    f218:	add	ip, pc, ip
    f21c:	str	r7, [sp, #8]
    f220:	str	r8, [sp, #12]
    f224:	add	r2, pc, r2
    f228:	str	r9, [sp, #16]
    f22c:	str	lr, [sp, #20]
    f230:	str	ip, [sp]
    f234:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f238:	b	ed94 <acl_create_entry@plt+0x9b10>
    f23c:	bl	4f6c <__stack_chk_fail@plt>
    f240:	strdeq	ip, [r5], -r4
    f244:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f248:	andeq	r4, r3, r4, lsr #9
    f24c:	andeq	r4, r3, ip, asr #8
    f250:	andeq	r4, r3, ip, lsr r4
    f254:	andeq	sl, r3, ip, asr #11
    f258:	muleq	r3, r4, r3
    f25c:	andeq	r4, r3, ip, lsr #2
    f260:	andeq	r4, r3, r8, lsr r1
    f264:	andeq	r4, r3, r8, lsl r4
    f268:			; <UNDEFINED> instruction: 0x000343b0
    f26c:	andeq	r4, r3, r8, ror r0
    f270:	andeq	r4, r3, r4, asr r0
    f274:	andeq	r4, r3, r0, asr r4
    f278:	andeq	r4, r3, r4, rrx
    f27c:	andeq	r4, r3, ip, ror r1
    f280:	andeq	r3, r3, r0, asr pc
    f284:	andeq	r3, r3, ip, ror pc
    f288:	andeq	r4, r3, ip, ror #2
    f28c:	andeq	r3, r3, r4, lsr #30
    f290:	andeq	r3, r3, r0, lsr pc
    f294:	andeq	r4, r3, r4, lsr #3
    f298:	andeq	r3, r3, r4, asr #28
    f29c:	andeq	r3, r3, r0, asr lr
    f2a0:	muleq	r3, r4, r1
    f2a4:	andeq	r3, r3, r4, lsl #28
    f2a8:	andeq	r3, r3, r0, lsl lr
    f2ac:	andeq	r4, r3, r4, ror r1
    f2b0:			; <UNDEFINED> instruction: 0x00033db8
    f2b4:	andeq	r3, r3, r4, asr #27
    f2b8:	andeq	r3, r3, r4, lsl #27
    f2bc:	andeq	r4, r3, ip, asr r1
    f2c0:	andeq	r3, r3, r8, asr #31
    f2c4:	andeq	r3, r3, ip, lsl sp
    f2c8:	andeq	r3, r3, ip, lsr #26
    f2cc:			; <UNDEFINED> instruction: 0x00033fbc
    f2d0:	andeq	r3, r3, r0, asr #25
    f2d4:	ldrdeq	r3, [r3], -r0
    f2d8:	andeq	r3, r3, ip, lsr pc
    f2dc:	andeq	r3, r3, r0, ror ip
    f2e0:	andeq	r3, r3, ip, ror ip
    f2e4:	andeq	r3, r3, r0, asr #30
    f2e8:	andeq	r3, r3, r0, lsl ip
    f2ec:	andeq	r3, r3, r0, lsr #24
    f2f0:	ldr	r3, [pc, #264]	; f400 <acl_create_entry@plt+0xa17c>
    f2f4:	ldr	r2, [pc, #264]	; f404 <acl_create_entry@plt+0xa180>
    f2f8:	add	r3, pc, r3
    f2fc:	push	{r4, r5, r6, r7, lr}
    f300:	sub	sp, sp, #1040	; 0x410
    f304:	ldr	r6, [r3, r2]
    f308:	sub	sp, sp, #12
    f30c:	mov	r5, r0
    f310:	ldr	r3, [r6]
    f314:	str	r3, [sp, #1044]	; 0x414
    f318:	bl	20a94 <acl_create_entry@plt+0x1b810>
    f31c:	subs	r4, r0, #0
    f320:	beq	f34c <acl_create_entry@plt+0xa0c8>
    f324:	mov	r0, r4
    f328:	bl	24994 <acl_create_entry@plt+0x1f710>
    f32c:	mov	r2, #0
    f330:	mov	r1, r0
    f334:	mov	r0, r5
    f338:	bl	e588 <acl_create_entry@plt+0x9304>
    f33c:	mov	r0, r4
    f340:	bl	248d4 <acl_create_entry@plt+0x1f650>
    f344:	subs	r4, r0, #0
    f348:	bne	f324 <acl_create_entry@plt+0xa0a0>
    f34c:	ldr	r4, [pc, #180]	; f408 <acl_create_entry@plt+0xa184>
    f350:	mov	r0, r5
    f354:	bl	20db8 <acl_create_entry@plt+0x1bb34>
    f358:	ldr	r7, [pc, #172]	; f40c <acl_create_entry@plt+0xa188>
    f35c:	add	r4, pc, r4
    f360:	add	r7, pc, r7
    f364:	mov	r1, r4
    f368:	bl	520c <strcmp@plt>
    f36c:	cmp	r0, #0
    f370:	moveq	r7, r4
    f374:	mov	r0, r5
    f378:	add	r4, sp, #20
    f37c:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    f380:	bic	r1, r1, #4080	; 0xff0
    f384:	ubfx	r3, r0, #8, #12
    f388:	bic	r1, r1, #15
    f38c:	mov	r0, r5
    f390:	orr	r5, r1, r3
    f394:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
    f398:	ldr	r2, [pc, #112]	; f410 <acl_create_entry@plt+0xa18c>
    f39c:	str	r5, [sp, #8]
    f3a0:	add	r2, pc, r2
    f3a4:	str	r7, [sp, #4]
    f3a8:	str	r2, [sp]
    f3ac:	mov	r2, #1
    f3b0:	lsr	r3, r0, #12
    f3b4:	uxtb	ip, r0
    f3b8:	orr	r3, r3, r1, lsl #20
    f3bc:	mov	r1, #1024	; 0x400
    f3c0:	bic	lr, r3, #255	; 0xff
    f3c4:	mov	r0, r4
    f3c8:	mov	r3, r1
    f3cc:	orr	ip, lr, ip
    f3d0:	str	ip, [sp, #12]
    f3d4:	bl	4e4c <__snprintf_chk@plt>
    f3d8:	mov	r0, r4
    f3dc:	bl	4d14 <unlink@plt>
    f3e0:	ldr	r2, [sp, #1044]	; 0x414
    f3e4:	ldr	r3, [r6]
    f3e8:	cmp	r2, r3
    f3ec:	bne	f3fc <acl_create_entry@plt+0xa178>
    f3f0:	add	sp, sp, #1040	; 0x410
    f3f4:	add	sp, sp, #12
    f3f8:	pop	{r4, r5, r6, r7, pc}
    f3fc:	bl	4f6c <__stack_chk_fail@plt>
    f400:	andeq	fp, r5, r8, lsl #18
    f404:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f408:			; <UNDEFINED> instruction: 0x00033cb8
    f40c:			; <UNDEFINED> instruction: 0x00033cbc
    f410:	andeq	r9, r3, ip, lsr lr
    f414:	push	{r4, r5, r6, lr}
    f418:	mov	r5, r0
    f41c:	mov	r0, r1
    f420:	mov	r4, r1
    f424:	bl	4ce4 <strlen@plt>
    f428:	mov	r1, r4
    f42c:	mov	r6, r0
    f430:	mov	r0, r5
    f434:	mov	r2, r6
    f438:	bl	5164 <strncmp@plt>
    f43c:	cmp	r0, #0
    f440:	addeq	r0, r5, r6
    f444:	movne	r0, #0
    f448:	pop	{r4, r5, r6, pc}
    f44c:	push	{r3, r4, r5, r6, r7, lr}
    f450:	mov	r5, r1
    f454:	ldr	r3, [r0, #24]
    f458:	mov	r4, r0
    f45c:	ldr	r1, [r0, #28]
    f460:	add	r2, r3, #1
    f464:	cmp	r2, r1
    f468:	ldrcc	r1, [r0, #20]
    f46c:	bcc	f4b0 <acl_create_entry@plt+0xa22c>
    f470:	cmp	r1, #8
    f474:	movcs	r6, r1
    f478:	movcc	r6, #8
    f47c:	ldr	r0, [r0, #20]
    f480:	add	r1, r6, r1
    f484:	add	r1, r1, r1, lsl #1
    f488:	lsl	r1, r1, #2
    f48c:	bl	5194 <realloc@plt>
    f490:	cmp	r0, #0
    f494:	beq	f4e8 <acl_create_entry@plt+0xa264>
    f498:	ldr	r3, [r4, #24]
    f49c:	mov	r1, r0
    f4a0:	ldr	r2, [r4, #28]
    f4a4:	str	r0, [r4, #20]
    f4a8:	add	r6, r2, r6
    f4ac:	str	r6, [r4, #28]
    f4b0:	add	r3, r3, r3, lsl #1
    f4b4:	ldr	r7, [r5]
    f4b8:	ldr	r6, [r5, #4]
    f4bc:	mov	r0, #0
    f4c0:	ldr	ip, [r5, #8]
    f4c4:	lsl	r3, r3, #2
    f4c8:	add	r2, r1, r3
    f4cc:	str	r7, [r1, r3]
    f4d0:	str	r6, [r2, #4]
    f4d4:	str	ip, [r2, #8]
    f4d8:	ldr	r3, [r4, #24]
    f4dc:	add	r3, r3, #1
    f4e0:	str	r3, [r4, #24]
    f4e4:	pop	{r3, r4, r5, r6, r7, pc}
    f4e8:	mvn	r0, #0
    f4ec:	pop	{r3, r4, r5, r6, r7, pc}
    f4f0:	push	{r4, r5, r6, r7, r8, r9, lr}
    f4f4:	sub	sp, sp, #20
    f4f8:	mov	r6, r1
    f4fc:	mov	r7, r0
    f500:	bl	4ec4 <__ctype_b_loc@plt>
    f504:	mov	r2, r6
    f508:	mov	r8, r0
    f50c:	ldr	r0, [r0]
    f510:	mov	r4, r2
    f514:	add	r2, r2, #1
    f518:	ldrb	r3, [r4]
    f51c:	lsl	r1, r3, #1
    f520:	ldrh	r1, [r0, r1]
    f524:	tst	r1, #8192	; 0x2000
    f528:	bne	f510 <acl_create_entry@plt+0xa28c>
    f52c:	cmp	r3, #35	; 0x23
    f530:	cmpne	r3, #0
    f534:	movne	r9, #0
    f538:	moveq	r9, #1
    f53c:	beq	f640 <acl_create_entry@plt+0xa3bc>
    f540:	mov	r0, r4
    f544:	mov	r1, #61	; 0x3d
    f548:	bl	49e4 <strchr@plt>
    f54c:	cmp	r0, #0
    f550:	beq	f640 <acl_create_entry@plt+0xa3bc>
    f554:	mov	r5, r0
    f558:	strb	r9, [r5], #1
    f55c:	ldrb	r3, [r0, #1]
    f560:	ldr	r9, [r8]
    f564:	lsl	r3, r3, #1
    f568:	ldrh	r3, [r9, r3]
    f56c:	tst	r3, #8192	; 0x2000
    f570:	beq	f590 <acl_create_entry@plt+0xa30c>
    f574:	add	r3, r0, #2
    f578:	mov	r5, r3
    f57c:	ldrb	r2, [r3], #1
    f580:	lsl	r2, r2, #1
    f584:	ldrh	r2, [r9, r2]
    f588:	tst	r2, #8192	; 0x2000
    f58c:	bne	f578 <acl_create_entry@plt+0xa2f4>
    f590:	mov	r0, r4
    f594:	bl	4ce4 <strlen@plt>
    f598:	cmp	r0, #0
    f59c:	beq	f640 <acl_create_entry@plt+0xa3bc>
    f5a0:	add	r2, r4, r0
    f5a4:	b	f5ac <acl_create_entry@plt+0xa328>
    f5a8:	mov	r0, r1
    f5ac:	ldrb	r3, [r2, #-1]!
    f5b0:	sub	r1, r0, #1
    f5b4:	lsl	r3, r3, #1
    f5b8:	ldrh	r3, [r9, r3]
    f5bc:	and	r3, r3, #8192	; 0x2000
    f5c0:	uxth	r3, r3
    f5c4:	cmp	r3, #0
    f5c8:	bne	f5a8 <acl_create_entry@plt+0xa324>
    f5cc:	strb	r3, [r4, r0]
    f5d0:	mov	r0, r5
    f5d4:	bl	4ce4 <strlen@plt>
    f5d8:	cmp	r0, #0
    f5dc:	beq	f640 <acl_create_entry@plt+0xa3bc>
    f5e0:	ldr	ip, [r8]
    f5e4:	add	r3, r5, r0
    f5e8:	ldrb	r2, [r3, #-1]
    f5ec:	rsb	r1, r5, r3
    f5f0:	sub	r3, r3, #1
    f5f4:	lsl	r2, r2, #1
    f5f8:	ldrh	r8, [ip, r2]
    f5fc:	and	r8, r8, #8192	; 0x2000
    f600:	uxth	r8, r8
    f604:	cmp	r8, #0
    f608:	bne	f5e8 <acl_create_entry@plt+0xa364>
    f60c:	cmp	r1, #0
    f610:	strb	r8, [r5, r1]
    f614:	beq	f640 <acl_create_entry@plt+0xa3bc>
    f618:	ldrb	r2, [r5]
    f61c:	cmp	r2, #34	; 0x22
    f620:	cmpne	r2, #39	; 0x27
    f624:	bne	f654 <acl_create_entry@plt+0xa3d0>
    f628:	ldrb	r1, [r3]
    f62c:	cmp	r1, r2
    f630:	beq	f64c <acl_create_entry@plt+0xa3c8>
    f634:	bl	342fc <acl_create_entry@plt+0x2f078>
    f638:	cmp	r0, #6
    f63c:	bgt	f688 <acl_create_entry@plt+0xa404>
    f640:	mvn	r0, #0
    f644:	add	sp, sp, #20
    f648:	pop	{r4, r5, r6, r7, r8, r9, pc}
    f64c:	add	r5, r5, #1
    f650:	strb	r8, [r3]
    f654:	mov	r0, r7
    f658:	mov	r2, r5
    f65c:	mov	r1, r4
    f660:	bl	20d1c <acl_create_entry@plt+0x1ba98>
    f664:	ldrb	r3, [r4]
    f668:	cmp	r3, #46	; 0x2e
    f66c:	moveq	r0, #0
    f670:	beq	f644 <acl_create_entry@plt+0xa3c0>
    f674:	mov	r1, #1
    f678:	bl	249bc <acl_create_entry@plt+0x1f738>
    f67c:	mov	r0, #0
    f680:	add	sp, sp, #20
    f684:	pop	{r4, r5, r6, r7, r8, r9, pc}
    f688:	ldr	r2, [pc, #48]	; f6c0 <acl_create_entry@plt+0xa43c>
    f68c:	mov	r1, r8
    f690:	ldr	ip, [pc, #44]	; f6c4 <acl_create_entry@plt+0xa440>
    f694:	movw	r3, #607	; 0x25f
    f698:	add	r2, pc, r2
    f69c:	str	r2, [sp, #4]
    f6a0:	ldr	r2, [pc, #32]	; f6c8 <acl_create_entry@plt+0xa444>
    f6a4:	add	ip, pc, ip
    f6a8:	str	r6, [sp, #8]
    f6ac:	mov	r0, #7
    f6b0:	str	ip, [sp]
    f6b4:	add	r2, pc, r2
    f6b8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    f6bc:	b	f640 <acl_create_entry@plt+0xa3bc>
    f6c0:	andeq	r3, r3, r0, lsr ip
    f6c4:	andeq	r4, r3, r4, lsl #22
    f6c8:	strdeq	r3, [r3], -ip
    f6cc:	ldr	r3, [pc, #440]	; f88c <acl_create_entry@plt+0xa608>
    f6d0:	push	{r4, r5, r6, r7, r8, r9, lr}
    f6d4:	mov	r6, r1
    f6d8:	ldr	r1, [pc, #432]	; f890 <acl_create_entry@plt+0xa60c>
    f6dc:	add	r3, pc, r3
    f6e0:	ldr	r0, [r0, #32]
    f6e4:	sub	sp, sp, #1024	; 0x400
    f6e8:	sub	sp, sp, #12
    f6ec:	subs	r7, r2, #0
    f6f0:	ldr	r8, [r3, r1]
    f6f4:	ldr	r2, [r6, #4]
    f6f8:	ldr	r4, [r0]
    f6fc:	ldr	r3, [r8]
    f700:	add	r4, r4, r2
    f704:	str	r3, [sp, #1028]	; 0x404
    f708:	beq	f87c <acl_create_entry@plt+0xa5f8>
    f70c:	ldrb	r3, [r6, #2]
    f710:	cmp	r3, #5
    f714:	addls	pc, pc, r3, lsl #2
    f718:	b	f7ec <acl_create_entry@plt+0xa568>
    f71c:	b	f75c <acl_create_entry@plt+0xa4d8>
    f720:	b	f734 <acl_create_entry@plt+0xa4b0>
    f724:	b	f810 <acl_create_entry@plt+0xa58c>
    f728:	b	f82c <acl_create_entry@plt+0xa5a8>
    f72c:	b	f77c <acl_create_entry@plt+0xa4f8>
    f730:	b	f800 <acl_create_entry@plt+0xa57c>
    f734:	mov	r0, r4
    f738:	mov	r1, r7
    f73c:	bl	520c <strcmp@plt>
    f740:	rsbs	r0, r0, #1
    f744:	movcc	r0, #0
    f748:	cmp	r0, #0
    f74c:	beq	f7ec <acl_create_entry@plt+0xa568>
    f750:	ldrb	r3, [r6, #1]
    f754:	cmp	r3, #1
    f758:	beq	f7f8 <acl_create_entry@plt+0xa574>
    f75c:	mvn	r0, #0
    f760:	ldr	r2, [sp, #1028]	; 0x404
    f764:	ldr	r3, [r8]
    f768:	cmp	r2, r3
    f76c:	bne	f888 <acl_create_entry@plt+0xa604>
    f770:	add	sp, sp, #1024	; 0x400
    f774:	add	sp, sp, #12
    f778:	pop	{r4, r5, r6, r7, r8, r9, pc}
    f77c:	add	r5, sp, #4
    f780:	mov	r2, r4
    f784:	mov	r1, #1024	; 0x400
    f788:	mov	r9, #0
    f78c:	mov	r0, r5
    f790:	bl	3752c <acl_create_entry@plt+0x322a8>
    f794:	b	f7c4 <acl_create_entry@plt+0xa540>
    f798:	mov	r4, r2
    f79c:	mov	r0, r5
    f7a0:	strb	r9, [r4], #1
    f7a4:	mov	r1, r7
    f7a8:	mov	r2, #0
    f7ac:	bl	5020 <fnmatch@plt>
    f7b0:	cmp	r0, #0
    f7b4:	beq	f750 <acl_create_entry@plt+0xa4cc>
    f7b8:	cmp	r4, #0
    f7bc:	beq	f7ec <acl_create_entry@plt+0xa568>
    f7c0:	mov	r5, r4
    f7c4:	mov	r0, r5
    f7c8:	mov	r1, #124	; 0x7c
    f7cc:	bl	49e4 <strchr@plt>
    f7d0:	subs	r2, r0, #0
    f7d4:	bne	f798 <acl_create_entry@plt+0xa514>
    f7d8:	mov	r0, r5
    f7dc:	mov	r1, r7
    f7e0:	bl	5020 <fnmatch@plt>
    f7e4:	cmp	r0, #0
    f7e8:	beq	f750 <acl_create_entry@plt+0xa4cc>
    f7ec:	ldrb	r3, [r6, #1]
    f7f0:	cmp	r3, #2
    f7f4:	bne	f75c <acl_create_entry@plt+0xa4d8>
    f7f8:	mov	r0, #0
    f7fc:	b	f760 <acl_create_entry@plt+0xa4dc>
    f800:	ldrb	r0, [r7]
    f804:	adds	r0, r0, #0
    f808:	movne	r0, #1
    f80c:	b	f748 <acl_create_entry@plt+0xa4c4>
    f810:	mov	r0, r4
    f814:	mov	r1, r7
    f818:	mov	r2, #0
    f81c:	bl	5020 <fnmatch@plt>
    f820:	rsbs	r0, r0, #1
    f824:	movcc	r0, #0
    f828:	b	f748 <acl_create_entry@plt+0xa4c4>
    f82c:	mov	r0, r7
    f830:	bl	4ce4 <strlen@plt>
    f834:	mov	r9, r0
    f838:	b	f840 <acl_create_entry@plt+0xa5bc>
    f83c:	add	r4, r5, #1
    f840:	mov	r0, r4
    f844:	mov	r1, #124	; 0x7c
    f848:	bl	49e4 <strchr@plt>
    f84c:	subs	r5, r0, #0
    f850:	beq	f734 <acl_create_entry@plt+0xa4b0>
    f854:	rsb	r3, r4, r5
    f858:	cmp	r3, r9
    f85c:	bne	f83c <acl_create_entry@plt+0xa5b8>
    f860:	mov	r0, r4
    f864:	mov	r1, r7
    f868:	mov	r2, r9
    f86c:	bl	5164 <strncmp@plt>
    f870:	cmp	r0, #0
    f874:	bne	f83c <acl_create_entry@plt+0xa5b8>
    f878:	b	f750 <acl_create_entry@plt+0xa4cc>
    f87c:	ldr	r7, [pc, #16]	; f894 <acl_create_entry@plt+0xa610>
    f880:	add	r7, pc, r7
    f884:	b	f70c <acl_create_entry@plt+0xa488>
    f888:	bl	4f6c <__stack_chk_fail@plt>
    f88c:	andeq	fp, r5, r4, lsr #10
    f890:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f894:	andeq	r2, r3, r8, ror #27
    f898:	ldr	ip, [pc, #480]	; fa80 <acl_create_entry@plt+0xa7fc>
    f89c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f8a0:	add	ip, pc, ip
    f8a4:	ldr	r5, [pc, #472]	; fa84 <acl_create_entry@plt+0xa800>
    f8a8:	mov	r4, r3
    f8ac:	ldrb	r3, [r3, #3]
    f8b0:	sub	sp, sp, #1040	; 0x410
    f8b4:	ldr	r8, [r0, #32]
    f8b8:	sub	sp, sp, #12
    f8bc:	ldr	r5, [ip, r5]
    f8c0:	mov	r6, r0
    f8c4:	lsr	r3, r3, #4
    f8c8:	mov	r7, r1
    f8cc:	ldr	r0, [r8]
    f8d0:	cmp	r3, #2
    f8d4:	ldr	ip, [r5]
    f8d8:	ldr	r1, [r4, #8]
    f8dc:	str	ip, [sp, #1044]	; 0x414
    f8e0:	add	r1, r0, r1
    f8e4:	beq	f900 <acl_create_entry@plt+0xa67c>
    f8e8:	cmp	r3, #3
    f8ec:	beq	fa44 <acl_create_entry@plt+0xa7c0>
    f8f0:	cmp	r3, #1
    f8f4:	beq	f918 <acl_create_entry@plt+0xa694>
    f8f8:	mvn	r0, #0
    f8fc:	b	f948 <acl_create_entry@plt+0xa6c4>
    f900:	add	r8, sp, #20
    f904:	mov	r0, r2
    f908:	mov	r3, #512	; 0x200
    f90c:	mov	r2, r8
    f910:	bl	bac0 <acl_create_entry@plt+0x683c>
    f914:	mov	r1, r8
    f918:	mov	r0, r7
    f91c:	bl	20304 <acl_create_entry@plt+0x1b080>
    f920:	subs	r7, r0, #0
    f924:	beq	f8f8 <acl_create_entry@plt+0xa674>
    f928:	mov	r0, r7
    f92c:	bl	4ce4 <strlen@plt>
    f930:	subs	r9, r0, #0
    f934:	bne	f964 <acl_create_entry@plt+0xa6e0>
    f938:	mov	r0, r6
    f93c:	mov	r1, r4
    f940:	mov	r2, r7
    f944:	bl	f6cc <acl_create_entry@plt+0xa448>
    f948:	ldr	r2, [sp, #1044]	; 0x414
    f94c:	ldr	r3, [r5]
    f950:	cmp	r2, r3
    f954:	bne	fa7c <acl_create_entry@plt+0xa7f8>
    f958:	add	sp, sp, #1040	; 0x410
    f95c:	add	sp, sp, #12
    f960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f964:	bl	4ec4 <__ctype_b_loc@plt>
    f968:	sub	fp, r9, #1
    f96c:	ldrb	r2, [r7, fp]
    f970:	lsl	r2, r2, #1
    f974:	ldr	r8, [r0]
    f978:	mov	r3, r0
    f97c:	ldrh	r2, [r8, r2]
    f980:	tst	r2, #8192	; 0x2000
    f984:	beq	f938 <acl_create_entry@plt+0xa6b4>
    f988:	ldr	r1, [r6, #32]
    f98c:	ldr	r2, [r4, #4]
    f990:	ldr	sl, [r1]
    f994:	str	r3, [sp, #12]
    f998:	add	sl, sl, r2
    f99c:	mov	r0, sl
    f9a0:	bl	4ce4 <strlen@plt>
    f9a4:	cmp	r0, #0
    f9a8:	beq	f938 <acl_create_entry@plt+0xa6b4>
    f9ac:	add	sl, sl, r0
    f9b0:	ldrb	r2, [sl, #-1]
    f9b4:	lsl	r2, r2, #1
    f9b8:	ldrh	r2, [r8, r2]
    f9bc:	tst	r2, #8192	; 0x2000
    f9c0:	bne	f938 <acl_create_entry@plt+0xa6b4>
    f9c4:	add	sl, sp, #532	; 0x214
    f9c8:	cmp	r7, sl
    f9cc:	beq	f9e8 <acl_create_entry@plt+0xa764>
    f9d0:	mov	r2, r7
    f9d4:	mov	r0, sl
    f9d8:	mov	r1, #512	; 0x200
    f9dc:	bl	3752c <acl_create_entry@plt+0x322a8>
    f9e0:	ldr	r3, [sp, #12]
    f9e4:	ldr	r8, [r3]
    f9e8:	add	r3, sp, #1040	; 0x410
    f9ec:	add	r3, r3, #8
    f9f0:	add	fp, r3, fp
    f9f4:	ldrb	r3, [fp, #-516]	; 0xfffffdfc
    f9f8:	lsl	r3, r3, #1
    f9fc:	ldrh	r3, [r8, r3]
    fa00:	tst	r3, #8192	; 0x2000
    fa04:	beq	fa3c <acl_create_entry@plt+0xa7b8>
    fa08:	sub	r3, r9, #2
    fa0c:	sub	r0, sl, #1
    fa10:	add	r3, sl, r3
    fa14:	mov	r1, #0
    fa18:	b	fa30 <acl_create_entry@plt+0xa7ac>
    fa1c:	ldrb	r2, [r3], #-1
    fa20:	lsl	r2, r2, #1
    fa24:	ldrh	r2, [r8, r2]
    fa28:	tst	r2, #8192	; 0x2000
    fa2c:	beq	fa3c <acl_create_entry@plt+0xa7b8>
    fa30:	cmp	r3, r0
    fa34:	strb	r1, [r3, #1]
    fa38:	bne	fa1c <acl_create_entry@plt+0xa798>
    fa3c:	mov	r7, sl
    fa40:	b	f938 <acl_create_entry@plt+0xa6b4>
    fa44:	add	r7, sp, #532	; 0x214
    fa48:	ldr	r0, [r2]
    fa4c:	mov	r3, #1
    fa50:	str	r3, [sp]
    fa54:	mov	r2, r7
    fa58:	mov	r3, #512	; 0x200
    fa5c:	bl	25c1c <acl_create_entry@plt+0x20998>
    fa60:	cmp	r0, #0
    fa64:	bne	f8f8 <acl_create_entry@plt+0xa674>
    fa68:	mov	r0, r7
    fa6c:	bl	4ce4 <strlen@plt>
    fa70:	subs	r9, r0, #0
    fa74:	beq	f938 <acl_create_entry@plt+0xa6b4>
    fa78:	b	f964 <acl_create_entry@plt+0xa6e0>
    fa7c:	bl	4f6c <__stack_chk_fail@plt>
    fa80:	andeq	fp, r5, r0, ror #6
    fa84:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    fa88:	push	{r3, r4, r5, lr}
    fa8c:	mov	r5, r0
    fa90:	mov	r0, r1
    fa94:	mov	r4, r1
    fa98:	bl	4ce4 <strlen@plt>
    fa9c:	mov	r1, r4
    faa0:	mov	r2, r0
    faa4:	mov	r0, r5
    faa8:	pop	{r3, r4, r5, lr}
    faac:	b	36b0c <acl_create_entry@plt+0x31888>
    fab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fab4:	sub	sp, sp, #28
    fab8:	ldr	fp, [r0, #784]	; 0x310
    fabc:	mov	r4, #0
    fac0:	mov	r6, r0
    fac4:	mov	r9, r1
    fac8:	mov	r8, r2
    facc:	mov	sl, r3
    fad0:	add	fp, fp, fp, lsl #1
    fad4:	ldr	r7, [sp, #64]	; 0x40
    fad8:	lsl	fp, fp, #2
    fadc:	add	fp, fp, #16
    fae0:	add	r5, r0, fp
    fae4:	add	ip, r5, #2
    fae8:	strb	r4, [r0, fp]
    faec:	strb	r4, [r5, #1]
    faf0:	strb	r4, [ip], #1
    faf4:	strb	r4, [ip], #1
    faf8:	strb	r4, [ip], #1
    fafc:	strb	r4, [ip], #1
    fb00:	strb	r4, [ip], #1
    fb04:	strb	r4, [ip], #1
    fb08:	strb	r4, [ip], #1
    fb0c:	strb	r4, [ip], #1
    fb10:	strb	r4, [ip], #1
    fb14:	strb	r4, [ip]
    fb18:	cmp	r1, #52	; 0x34
    fb1c:	addls	pc, pc, r1, lsl #2
    fb20:	b	ff34 <acl_create_entry@plt+0xacb0>
    fb24:	b	fdd0 <acl_create_entry@plt+0xab4c>
    fb28:	b	fdd0 <acl_create_entry@plt+0xab4c>
    fb2c:	b	fe8c <acl_create_entry@plt+0xac08>
    fb30:	b	fe8c <acl_create_entry@plt+0xac08>
    fb34:	b	fe8c <acl_create_entry@plt+0xac08>
    fb38:	b	fe8c <acl_create_entry@plt+0xac08>
    fb3c:	b	fe8c <acl_create_entry@plt+0xac08>
    fb40:	b	fe18 <acl_create_entry@plt+0xab94>
    fb44:	b	fe18 <acl_create_entry@plt+0xab94>
    fb48:	b	fe8c <acl_create_entry@plt+0xac08>
    fb4c:	b	fe8c <acl_create_entry@plt+0xac08>
    fb50:	b	fe8c <acl_create_entry@plt+0xac08>
    fb54:	b	fe8c <acl_create_entry@plt+0xac08>
    fb58:	b	fe18 <acl_create_entry@plt+0xab94>
    fb5c:	b	fdd0 <acl_create_entry@plt+0xab4c>
    fb60:	b	fe8c <acl_create_entry@plt+0xac08>
    fb64:	b	fe8c <acl_create_entry@plt+0xac08>
    fb68:	b	fe8c <acl_create_entry@plt+0xac08>
    fb6c:	b	fe18 <acl_create_entry@plt+0xab94>
    fb70:	b	fe8c <acl_create_entry@plt+0xac08>
    fb74:	b	fdd0 <acl_create_entry@plt+0xab4c>
    fb78:	b	fcd4 <acl_create_entry@plt+0xaa50>
    fb7c:	b	fe8c <acl_create_entry@plt+0xac08>
    fb80:	b	fe8c <acl_create_entry@plt+0xac08>
    fb84:	b	fe8c <acl_create_entry@plt+0xac08>
    fb88:	b	fe44 <acl_create_entry@plt+0xabc0>
    fb8c:	b	fe8c <acl_create_entry@plt+0xac08>
    fb90:	b	fe8c <acl_create_entry@plt+0xac08>
    fb94:	b	fe8c <acl_create_entry@plt+0xac08>
    fb98:	b	fe8c <acl_create_entry@plt+0xac08>
    fb9c:	b	fdd0 <acl_create_entry@plt+0xab4c>
    fba0:	b	ff34 <acl_create_entry@plt+0xacb0>
    fba4:	b	ff34 <acl_create_entry@plt+0xacb0>
    fba8:	b	ff34 <acl_create_entry@plt+0xacb0>
    fbac:	b	fcf0 <acl_create_entry@plt+0xaa6c>
    fbb0:	b	fcf0 <acl_create_entry@plt+0xaa6c>
    fbb4:	b	fe8c <acl_create_entry@plt+0xac08>
    fbb8:	b	fe8c <acl_create_entry@plt+0xac08>
    fbbc:	b	fe8c <acl_create_entry@plt+0xac08>
    fbc0:	b	fbf8 <acl_create_entry@plt+0xa974>
    fbc4:	b	fbf8 <acl_create_entry@plt+0xa974>
    fbc8:	b	fbf8 <acl_create_entry@plt+0xa974>
    fbcc:	b	fe8c <acl_create_entry@plt+0xac08>
    fbd0:	b	fe8c <acl_create_entry@plt+0xac08>
    fbd4:	b	fe18 <acl_create_entry@plt+0xab94>
    fbd8:	b	fe18 <acl_create_entry@plt+0xab94>
    fbdc:	b	fe8c <acl_create_entry@plt+0xac08>
    fbe0:	b	fe8c <acl_create_entry@plt+0xac08>
    fbe4:	b	fe18 <acl_create_entry@plt+0xab94>
    fbe8:	b	fe68 <acl_create_entry@plt+0xabe4>
    fbec:	b	fe68 <acl_create_entry@plt+0xabe4>
    fbf0:	b	fe8c <acl_create_entry@plt+0xac08>
    fbf4:	b	fdd0 <acl_create_entry@plt+0xab4c>
    fbf8:	ldr	r3, [r7]
    fbfc:	adds	r2, sl, #0
    fc00:	mov	r7, #0
    fc04:	movne	r2, #1
    fc08:	str	r3, [r5, #8]
    fc0c:	cmp	r9, #30
    fc10:	movls	r2, #0
    fc14:	andhi	r2, r2, #1
    fc18:	cmp	r2, #0
    fc1c:	beq	fc50 <acl_create_entry@plt+0xa9cc>
    fc20:	ldrb	r3, [sl]
    fc24:	cmp	r3, #91	; 0x5b
    fc28:	beq	fef8 <acl_create_entry@plt+0xac74>
    fc2c:	mov	r0, sl
    fc30:	mov	r1, #37	; 0x25
    fc34:	bl	49e4 <strchr@plt>
    fc38:	cmp	r0, #0
    fc3c:	beq	ff44 <acl_create_entry@plt+0xacc0>
    fc40:	ldrb	r3, [r5, #3]
    fc44:	mov	r2, #2
    fc48:	bfi	r3, r2, #0, #4
    fc4c:	strb	r3, [r5, #3]
    fc50:	cmp	r7, #0
    fc54:	beq	fc88 <acl_create_entry@plt+0xaa04>
    fc58:	ldrb	r3, [r7]
    fc5c:	cmp	r3, #91	; 0x5b
    fc60:	beq	fcc0 <acl_create_entry@plt+0xaa3c>
    fc64:	mov	r0, r7
    fc68:	mov	r1, #37	; 0x25
    fc6c:	bl	49e4 <strchr@plt>
    fc70:	cmp	r0, #0
    fc74:	beq	ff0c <acl_create_entry@plt+0xac88>
    fc78:	ldrb	r3, [r5, #3]
    fc7c:	mov	r2, #2
    fc80:	bfi	r3, r2, #4, #4
    fc84:	strb	r3, [r5, #3]
    fc88:	strb	r9, [r6, fp]
    fc8c:	strb	r8, [r5, #1]
    fc90:	ldr	r3, [r6, #784]	; 0x310
    fc94:	add	r3, r3, #1
    fc98:	str	r3, [r6, #784]	; 0x310
    fc9c:	cmp	r3, #63	; 0x3f
    fca0:	movls	r0, #0
    fca4:	bls	fcb8 <acl_create_entry@plt+0xaa34>
    fca8:	bl	342fc <acl_create_entry@plt+0x2f078>
    fcac:	cmp	r0, #2
    fcb0:	bgt	fec4 <acl_create_entry@plt+0xac40>
    fcb4:	mvn	r0, #0
    fcb8:	add	sp, sp, #28
    fcbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fcc0:	ldrb	r3, [r5, #3]
    fcc4:	mov	r2, #3
    fcc8:	bfi	r3, r2, #4, #4
    fccc:	strb	r3, [r5, #3]
    fcd0:	b	fc88 <acl_create_entry@plt+0xaa04>
    fcd4:	ldr	r3, [r0]
    fcd8:	mov	r1, sl
    fcdc:	ldr	r0, [r3, #32]
    fce0:	bl	fa88 <acl_create_entry@plt+0xa804>
    fce4:	cmp	r7, #0
    fce8:	str	r0, [r5, #4]
    fcec:	beq	fcfc <acl_create_entry@plt+0xaa78>
    fcf0:	ldr	r3, [r7]
    fcf4:	mov	r7, #0
    fcf8:	str	r3, [r5, #8]
    fcfc:	adds	r3, sl, #0
    fd00:	movne	r3, #1
    fd04:	cmp	r9, #29
    fd08:	movhi	r2, #0
    fd0c:	andls	r2, r3, #1
    fd10:	cmp	r2, #0
    fd14:	moveq	r2, r3
    fd18:	beq	fc0c <acl_create_entry@plt+0xa988>
    fd1c:	mov	r1, #124	; 0x7c
    fd20:	mov	r0, sl
    fd24:	str	r2, [sp, #20]
    fd28:	bl	49e4 <strchr@plt>
    fd2c:	ldrb	r1, [sl]
    fd30:	ldr	r2, [sp, #20]
    fd34:	adds	r0, r0, #0
    fd38:	movne	r0, #1
    fd3c:	cmp	r1, #0
    fd40:	beq	ff74 <acl_create_entry@plt+0xacf0>
    fd44:	cmp	r1, #42	; 0x2a
    fd48:	beq	ff6c <acl_create_entry@plt+0xace8>
    fd4c:	cmp	r1, #63	; 0x3f
    fd50:	beq	ff6c <acl_create_entry@plt+0xace8>
    fd54:	cmp	r1, #91	; 0x5b
    fd58:	beq	ff6c <acl_create_entry@plt+0xace8>
    fd5c:	add	r4, sl, #1
    fd60:	b	fd7c <acl_create_entry@plt+0xaaf8>
    fd64:	cmp	ip, #42	; 0x2a
    fd68:	beq	fea8 <acl_create_entry@plt+0xac24>
    fd6c:	cmp	ip, #63	; 0x3f
    fd70:	beq	fea8 <acl_create_entry@plt+0xac24>
    fd74:	cmp	ip, #91	; 0x5b
    fd78:	beq	fea8 <acl_create_entry@plt+0xac24>
    fd7c:	mov	r3, r4
    fd80:	ldrb	ip, [r4], #1
    fd84:	cmp	ip, #0
    fd88:	bne	fd64 <acl_create_entry@plt+0xaae0>
    fd8c:	cmp	r0, #0
    fd90:	movne	r3, #3
    fd94:	bne	fdc8 <acl_create_entry@plt+0xab44>
    fd98:	cmp	ip, #0
    fd9c:	moveq	r3, #1
    fda0:	beq	fdc8 <acl_create_entry@plt+0xab44>
    fda4:	cmp	r1, #63	; 0x3f
    fda8:	bne	ff3c <acl_create_entry@plt+0xacb8>
    fdac:	ldrb	r3, [sl, #1]
    fdb0:	cmp	r3, #42	; 0x2a
    fdb4:	bne	ff3c <acl_create_entry@plt+0xacb8>
    fdb8:	ldrb	r3, [sl, #2]
    fdbc:	cmp	r3, #0
    fdc0:	moveq	r3, #5
    fdc4:	movne	r3, #2
    fdc8:	strb	r3, [r5, #2]
    fdcc:	b	fc0c <acl_create_entry@plt+0xa988>
    fdd0:	bl	342fc <acl_create_entry@plt+0x2f078>
    fdd4:	cmp	r0, #2
    fdd8:	ble	fcb4 <acl_create_entry@plt+0xaa30>
    fddc:	ldr	r2, [pc, #408]	; ff7c <acl_create_entry@plt+0xacf8>
    fde0:	mov	r0, #3
    fde4:	ldr	ip, [pc, #404]	; ff80 <acl_create_entry@plt+0xacfc>
    fde8:	mov	r1, #0
    fdec:	add	r2, pc, r2
    fdf0:	str	r2, [sp, #4]
    fdf4:	ldr	r2, [pc, #392]	; ff84 <acl_create_entry@plt+0xad00>
    fdf8:	add	ip, pc, ip
    fdfc:	str	r9, [sp, #8]
    fe00:	mov	r3, #956	; 0x3bc
    fe04:	str	ip, [sp]
    fe08:	add	r2, pc, r2
    fe0c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    fe10:	mvn	r0, #0
    fe14:	b	fcb8 <acl_create_entry@plt+0xaa34>
    fe18:	ldr	r3, [r0]
    fe1c:	mov	r1, sl
    fe20:	ldr	r0, [r3, #32]
    fe24:	bl	fa88 <acl_create_entry@plt+0xa804>
    fe28:	mov	r1, r7
    fe2c:	str	r0, [r5, #4]
    fe30:	ldr	r3, [r6]
    fe34:	ldr	r0, [r3, #32]
    fe38:	bl	fa88 <acl_create_entry@plt+0xa804>
    fe3c:	str	r0, [r5, #8]
    fe40:	b	fcfc <acl_create_entry@plt+0xaa78>
    fe44:	ldr	r3, [r0]
    fe48:	mov	r1, sl
    fe4c:	ldr	r0, [r3, #32]
    fe50:	bl	fa88 <acl_create_entry@plt+0xa804>
    fe54:	str	r0, [r5, #4]
    fe58:	ldr	r3, [r7]
    fe5c:	mov	r7, #0
    fe60:	str	r3, [r5, #8]
    fe64:	b	fcfc <acl_create_entry@plt+0xaa78>
    fe68:	ldr	r3, [r7]
    fe6c:	mov	r1, sl
    fe70:	mov	r7, #0
    fe74:	str	r3, [r5, #8]
    fe78:	ldr	r3, [r0]
    fe7c:	ldr	r0, [r3, #32]
    fe80:	bl	fa88 <acl_create_entry@plt+0xa804>
    fe84:	str	r0, [r5, #4]
    fe88:	b	fcfc <acl_create_entry@plt+0xaa78>
    fe8c:	ldr	r3, [r0]
    fe90:	mov	r1, sl
    fe94:	mov	r7, #0
    fe98:	ldr	r0, [r3, #32]
    fe9c:	bl	fa88 <acl_create_entry@plt+0xa804>
    fea0:	str	r0, [r5, #4]
    fea4:	b	fcfc <acl_create_entry@plt+0xaa78>
    fea8:	adds	ip, r3, #0
    feac:	movne	ip, #1
    feb0:	tst	ip, r0
    feb4:	movne	r3, #4
    feb8:	beq	fd8c <acl_create_entry@plt+0xab08>
    febc:	strb	r3, [r5, #2]
    fec0:	b	fc0c <acl_create_entry@plt+0xa988>
    fec4:	ldr	lr, [pc, #188]	; ff88 <acl_create_entry@plt+0xad04>
    fec8:	mov	r1, #0
    fecc:	ldr	ip, [pc, #184]	; ff8c <acl_create_entry@plt+0xad08>
    fed0:	movw	r3, #1007	; 0x3ef
    fed4:	ldr	r2, [pc, #180]	; ff90 <acl_create_entry@plt+0xad0c>
    fed8:	add	lr, pc, lr
    fedc:	add	ip, pc, ip
    fee0:	str	lr, [sp]
    fee4:	add	r2, pc, r2
    fee8:	str	ip, [sp, #4]
    feec:	mov	r0, #3
    fef0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
    fef4:	b	fcb4 <acl_create_entry@plt+0xaa30>
    fef8:	ldrb	r3, [r5, #3]
    fefc:	mov	r2, #3
    ff00:	bfi	r3, r2, #0, #4
    ff04:	strb	r3, [r5, #3]
    ff08:	b	fc50 <acl_create_entry@plt+0xa9cc>
    ff0c:	mov	r0, r7
    ff10:	mov	r1, #36	; 0x24
    ff14:	bl	49e4 <strchr@plt>
    ff18:	cmp	r0, #0
    ff1c:	bne	fc78 <acl_create_entry@plt+0xa9f4>
    ff20:	ldrb	r3, [r5, #3]
    ff24:	mov	r2, #1
    ff28:	bfi	r3, r2, #4, #4
    ff2c:	strb	r3, [r5, #3]
    ff30:	b	fc88 <acl_create_entry@plt+0xaa04>
    ff34:	mov	r7, #0
    ff38:	b	fcfc <acl_create_entry@plt+0xaa78>
    ff3c:	mov	r3, #2
    ff40:	b	fdc8 <acl_create_entry@plt+0xab44>
    ff44:	mov	r0, sl
    ff48:	mov	r1, #36	; 0x24
    ff4c:	bl	49e4 <strchr@plt>
    ff50:	cmp	r0, #0
    ff54:	bne	fc40 <acl_create_entry@plt+0xa9bc>
    ff58:	ldrb	r3, [r5, #3]
    ff5c:	mov	r2, #1
    ff60:	bfi	r3, r2, #0, #4
    ff64:	strb	r3, [r5, #3]
    ff68:	b	fc50 <acl_create_entry@plt+0xa9cc>
    ff6c:	mov	ip, r2
    ff70:	b	feb0 <acl_create_entry@plt+0xac2c>
    ff74:	mov	ip, r1
    ff78:	b	fd8c <acl_create_entry@plt+0xab08>
    ff7c:	andeq	r3, r3, r0, lsl #10
    ff80:	andeq	r4, r3, ip, lsl r4
    ff84:	andeq	r3, r3, r8, lsr #9
    ff88:	andeq	r4, r3, ip, lsr r3
    ff8c:	andeq	r3, r3, r0, lsr #8
    ff90:	andeq	r3, r3, ip, asr #7
    ff94:	push	{r4, r5, lr}
    ff98:	mov	r1, #123	; 0x7b
    ff9c:	sub	sp, sp, #12
    ffa0:	bl	49e4 <strchr@plt>
    ffa4:	cmp	r0, #0
    ffa8:	beq	ffd0 <acl_create_entry@plt+0xad4c>
    ffac:	add	r4, r0, #1
    ffb0:	mov	r1, #125	; 0x7d
    ffb4:	mov	r0, r4
    ffb8:	bl	49e4 <strchr@plt>
    ffbc:	subs	r5, r0, #0
    ffc0:	movne	r3, #0
    ffc4:	movne	r0, r4
    ffc8:	strbne	r3, [r5]
    ffcc:	beq	ffd8 <acl_create_entry@plt+0xad54>
    ffd0:	add	sp, sp, #12
    ffd4:	pop	{r4, r5, pc}
    ffd8:	bl	342fc <acl_create_entry@plt+0x2f078>
    ffdc:	cmp	r0, #2
    ffe0:	movle	r0, r5
    ffe4:	ble	ffd0 <acl_create_entry@plt+0xad4c>
    ffe8:	ldr	lr, [pc, #48]	; 10020 <acl_create_entry@plt+0xad9c>
    ffec:	mov	r0, #3
    fff0:	ldr	ip, [pc, #44]	; 10024 <acl_create_entry@plt+0xada0>
    fff4:	mov	r1, r5
    fff8:	ldr	r2, [pc, #40]	; 10028 <acl_create_entry@plt+0xada4>
    fffc:	add	lr, pc, lr
   10000:	add	ip, pc, ip
   10004:	mov	r3, #860	; 0x35c
   10008:	add	r2, pc, r2
   1000c:	str	lr, [sp]
   10010:	str	ip, [sp, #4]
   10014:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10018:	mov	r0, r5
   1001c:	b	ffd0 <acl_create_entry@plt+0xad4c>
   10020:	muleq	r3, r8, r1
   10024:	andeq	r3, r3, ip, lsl r3
   10028:	andeq	r3, r3, r8, lsr #5
   1002c:	ldr	r3, [pc, #300]	; 10160 <acl_create_entry@plt+0xaedc>
   10030:	ldr	r2, [pc, #300]	; 10164 <acl_create_entry@plt+0xaee0>
   10034:	add	r3, pc, r3
   10038:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1003c:	sub	sp, sp, #1152	; 0x480
   10040:	ldr	fp, [r3, r2]
   10044:	sub	sp, sp, #4
   10048:	ldr	r5, [pc, #280]	; 10168 <acl_create_entry@plt+0xaee4>
   1004c:	mov	r4, r0
   10050:	ldr	r3, [fp]
   10054:	add	r5, pc, r5
   10058:	mov	r1, r5
   1005c:	str	r3, [sp, #1148]	; 0x47c
   10060:	bl	4e7c <strstr@plt>
   10064:	cmp	r0, #0
   10068:	moveq	r4, r0
   1006c:	beq	10134 <acl_create_entry@plt+0xaeb0>
   10070:	add	r6, sp, #124	; 0x7c
   10074:	mov	r2, r4
   10078:	mov	r1, #1024	; 0x400
   1007c:	mov	r0, r6
   10080:	bl	3752c <acl_create_entry@plt+0x322a8>
   10084:	mov	r0, r6
   10088:	mov	r1, r5
   1008c:	bl	4e7c <strstr@plt>
   10090:	subs	r9, r0, #0
   10094:	mvneq	r4, #0
   10098:	beq	10134 <acl_create_entry@plt+0xaeb0>
   1009c:	mov	r7, #0
   100a0:	mov	r0, r6
   100a4:	strb	r7, [r9]
   100a8:	bl	48ac <opendir@plt>
   100ac:	subs	r5, r0, #0
   100b0:	moveq	r4, r5
   100b4:	beq	10134 <acl_create_entry@plt+0xaeb0>
   100b8:	bl	50f8 <readdir64@plt>
   100bc:	cmp	r0, #0
   100c0:	beq	10128 <acl_create_entry@plt+0xaea4>
   100c4:	ldr	sl, [pc, #160]	; 1016c <acl_create_entry@plt+0xaee8>
   100c8:	add	r9, r9, #2
   100cc:	add	r8, sp, #16
   100d0:	add	sl, pc, sl
   100d4:	ldrb	r3, [r0, #19]
   100d8:	cmp	r3, #46	; 0x2e
   100dc:	beq	10118 <acl_create_entry@plt+0xae94>
   100e0:	add	r0, r0, #19
   100e4:	mov	r1, #1024	; 0x400
   100e8:	stm	sp, {r0, r9}
   100ec:	mov	r2, r6
   100f0:	mov	r3, sl
   100f4:	mov	r0, r4
   100f8:	str	r7, [sp, #8]
   100fc:	bl	37580 <acl_create_entry@plt+0x322fc>
   10100:	mov	r0, #3
   10104:	mov	r1, r4
   10108:	mov	r2, r8
   1010c:	bl	4ed0 <__xstat64@plt>
   10110:	cmp	r0, #0
   10114:	beq	10154 <acl_create_entry@plt+0xaed0>
   10118:	mov	r0, r5
   1011c:	bl	50f8 <readdir64@plt>
   10120:	cmp	r0, #0
   10124:	bne	100d4 <acl_create_entry@plt+0xae50>
   10128:	mov	r4, #0
   1012c:	mov	r0, r5
   10130:	bl	4eac <closedir@plt>
   10134:	ldr	r2, [sp, #1148]	; 0x47c
   10138:	mov	r0, r4
   1013c:	ldr	r3, [fp]
   10140:	cmp	r2, r3
   10144:	bne	1015c <acl_create_entry@plt+0xaed8>
   10148:	add	sp, sp, #1152	; 0x480
   1014c:	add	sp, sp, #4
   10150:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10154:	mov	r4, #1
   10158:	b	1012c <acl_create_entry@plt+0xaea8>
   1015c:	bl	4f6c <__stack_chk_fail@plt>
   10160:	andeq	sl, r5, ip, asr #23
   10164:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   10168:	andeq	r3, r3, ip, ror #5
   1016c:	andeq	r1, r4, r0, lsl #16
   10170:	ldr	r3, [pc, #4072]	; 11160 <acl_create_entry@plt+0xbedc>
   10174:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10178:	sub	sp, sp, #17152	; 0x4300
   1017c:	ldr	r2, [pc, #4064]	; 11164 <acl_create_entry@plt+0xbee0>
   10180:	sub	sp, sp, #212	; 0xd4
   10184:	add	r3, pc, r3
   10188:	mov	sl, r0
   1018c:	str	r1, [sp, #48]	; 0x30
   10190:	ldr	r2, [r3, r2]
   10194:	ldr	r1, [pc, #4044]	; 11168 <acl_create_entry@plt+0xbee4>
   10198:	ldr	r0, [sp, #48]	; 0x30
   1019c:	ldr	r3, [r2]
   101a0:	add	r1, pc, r1
   101a4:	str	r2, [sp, #56]	; 0x38
   101a8:	add	r2, sp, #16384	; 0x4000
   101ac:	str	r3, [r2, #972]	; 0x3cc
   101b0:	bl	4d44 <fopen64@plt>
   101b4:	subs	r7, r0, #0
   101b8:	beq	109fc <acl_create_entry@plt+0xb778>
   101bc:	bl	4810 <fileno@plt>
   101c0:	bl	3a2b0 <acl_create_entry@plt+0x3502c>
   101c4:	cmp	r0, #0
   101c8:	beq	10208 <acl_create_entry@plt+0xaf84>
   101cc:	bl	342fc <acl_create_entry@plt+0x2f078>
   101d0:	cmp	r0, #6
   101d4:	bgt	10b20 <acl_create_entry@plt+0xb89c>
   101d8:	mov	r0, r7
   101dc:	bl	499c <fclose@plt>
   101e0:	mov	r0, #0
   101e4:	ldr	r1, [sp, #56]	; 0x38
   101e8:	add	ip, sp, #16384	; 0x4000
   101ec:	ldr	r2, [ip, #972]	; 0x3cc
   101f0:	ldr	r3, [r1]
   101f4:	cmp	r2, r3
   101f8:	bne	10e5c <acl_create_entry@plt+0xbbd8>
   101fc:	add	sp, sp, #17152	; 0x4300
   10200:	add	sp, sp, #212	; 0xd4
   10204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10208:	bl	342fc <acl_create_entry@plt+0x2f078>
   1020c:	cmp	r0, #6
   10210:	bgt	10a64 <acl_create_entry@plt+0xb7e0>
   10214:	ldr	ip, [sl, #24]
   10218:	ldr	r0, [sl, #32]
   1021c:	ldr	r1, [sp, #48]	; 0x30
   10220:	str	ip, [sp, #80]	; 0x50
   10224:	bl	fa88 <acl_create_entry@plt+0xa804>
   10228:	ldr	lr, [pc, #3900]	; 1116c <acl_create_entry@plt+0xbee8>
   1022c:	add	r1, sp, #976	; 0x3d0
   10230:	ldr	ip, [pc, #3896]	; 11170 <acl_create_entry@plt+0xbeec>
   10234:	add	r5, sp, #972	; 0x3cc
   10238:	add	lr, pc, lr
   1023c:	str	r1, [sp, #88]	; 0x58
   10240:	add	r2, lr, #40	; 0x28
   10244:	str	lr, [sp, #84]	; 0x54
   10248:	ldr	r1, [pc, #3876]	; 11174 <acl_create_entry@plt+0xbef0>
   1024c:	mov	r6, #0
   10250:	ldr	lr, [pc, #3872]	; 11178 <acl_create_entry@plt+0xbef4>
   10254:	add	r3, sp, #180	; 0xb4
   10258:	add	ip, pc, ip
   1025c:	add	r1, pc, r1
   10260:	add	lr, pc, lr
   10264:	str	r0, [sp, #60]	; 0x3c
   10268:	str	r2, [sp, #92]	; 0x5c
   1026c:	str	r3, [sp, #36]	; 0x24
   10270:	str	ip, [sp, #68]	; 0x44
   10274:	str	lr, [sp, #72]	; 0x48
   10278:	str	r1, [sp, #76]	; 0x4c
   1027c:	mov	r0, r5
   10280:	mov	r1, #16384	; 0x4000
   10284:	mov	r2, r7
   10288:	bl	49a8 <fgets@plt>
   1028c:	cmp	r0, #0
   10290:	beq	10838 <acl_create_entry@plt+0xb5b4>
   10294:	bl	4ec4 <__ctype_b_loc@plt>
   10298:	add	r6, r6, #1
   1029c:	mov	r2, r5
   102a0:	mov	r9, r0
   102a4:	ldr	r0, [r0]
   102a8:	mov	r4, r2
   102ac:	add	r2, r2, #1
   102b0:	ldrb	r3, [r4]
   102b4:	lsl	r1, r3, #1
   102b8:	ldrh	r1, [r0, r1]
   102bc:	tst	r1, #8192	; 0x2000
   102c0:	bne	102a8 <acl_create_entry@plt+0xb024>
   102c4:	cmp	r3, #35	; 0x23
   102c8:	str	r4, [sp, #40]	; 0x28
   102cc:	beq	1027c <acl_create_entry@plt+0xaff8>
   102d0:	mov	r0, r5
   102d4:	bl	4ce4 <strlen@plt>
   102d8:	cmp	r0, #2
   102dc:	mov	r8, r0
   102e0:	bls	1027c <acl_create_entry@plt+0xaff8>
   102e4:	b	10328 <acl_create_entry@plt+0xb0a4>
   102e8:	add	fp, r5, fp
   102ec:	rsb	r1, r8, #16384	; 0x4000
   102f0:	add	r1, r1, #2
   102f4:	mov	r2, r7
   102f8:	mov	r0, fp
   102fc:	bl	49a8 <fgets@plt>
   10300:	cmp	r0, #0
   10304:	beq	10338 <acl_create_entry@plt+0xb0b4>
   10308:	mov	r0, fp
   1030c:	bl	4ce4 <strlen@plt>
   10310:	cmp	r0, #1
   10314:	bls	10338 <acl_create_entry@plt+0xb0b4>
   10318:	mov	r0, r5
   1031c:	add	r6, r6, #1
   10320:	bl	4ce4 <strlen@plt>
   10324:	mov	r8, r0
   10328:	sub	fp, r8, #2
   1032c:	ldrb	r3, [r5, fp]
   10330:	cmp	r3, #92	; 0x5c
   10334:	beq	102e8 <acl_create_entry@plt+0xb064>
   10338:	add	r8, r8, #1
   1033c:	cmp	r8, #16384	; 0x4000
   10340:	bcc	10390 <acl_create_entry@plt+0xb10c>
   10344:	bl	342fc <acl_create_entry@plt+0x2f078>
   10348:	cmp	r0, #2
   1034c:	ble	1027c <acl_create_entry@plt+0xaff8>
   10350:	ldr	r2, [pc, #3620]	; 1117c <acl_create_entry@plt+0xbef8>
   10354:	mov	r0, #3
   10358:	ldr	lr, [sp, #48]	; 0x30
   1035c:	mov	r1, #0
   10360:	add	r2, pc, r2
   10364:	ldr	ip, [pc, #3604]	; 11180 <acl_create_entry@plt+0xbefc>
   10368:	str	r2, [sp, #4]
   1036c:	movw	r3, #1653	; 0x675
   10370:	ldr	r2, [pc, #3596]	; 11184 <acl_create_entry@plt+0xbf00>
   10374:	add	ip, pc, ip
   10378:	str	lr, [sp, #8]
   1037c:	str	r6, [sp, #12]
   10380:	add	r2, pc, r2
   10384:	str	ip, [sp]
   10388:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1038c:	b	1027c <acl_create_entry@plt+0xaff8>
   10390:	mov	r1, #0
   10394:	mov	r2, #788	; 0x314
   10398:	add	r0, sp, #180	; 0xb4
   1039c:	movw	r8, #48356	; 0xbce4
   103a0:	bl	4a74 <memset@plt>
   103a4:	ldr	r1, [sp, #60]	; 0x3c
   103a8:	add	r2, sp, #17152	; 0x4300
   103ac:	movw	r3, #65534	; 0xfffe
   103b0:	movt	r8, #65535	; 0xffff
   103b4:	cmp	r1, r3
   103b8:	add	r2, r2, #208	; 0xd0
   103bc:	mov	r3, #1
   103c0:	strb	r3, [sp, #184]	; 0xb8
   103c4:	ldr	r3, [pc, #3516]	; 11188 <acl_create_entry@plt+0xbf04>
   103c8:	str	sl, [r2, r8]
   103cc:	add	r3, pc, r3
   103d0:	strhls	r1, [sp, #192]	; 0xc0
   103d4:	strh	r6, [sp, #194]	; 0xc2
   103d8:	str	r3, [sp, #64]	; 0x40
   103dc:	ldrb	r1, [r4]
   103e0:	ldr	r2, [r9]
   103e4:	cmp	r1, #0
   103e8:	beq	104a8 <acl_create_entry@plt+0xb224>
   103ec:	mov	r8, r4
   103f0:	mov	r3, r1
   103f4:	b	103fc <acl_create_entry@plt+0xb178>
   103f8:	ldrb	r3, [r8, #1]!
   103fc:	lsl	r0, r3, #1
   10400:	ldrh	r0, [r2, r0]
   10404:	tst	r0, #8192	; 0x2000
   10408:	bne	103f8 <acl_create_entry@plt+0xb174>
   1040c:	cmp	r3, #44	; 0x2c
   10410:	beq	103f8 <acl_create_entry@plt+0xb174>
   10414:	cmp	r3, #0
   10418:	beq	104a8 <acl_create_entry@plt+0xb224>
   1041c:	mov	r0, r8
   10420:	b	10438 <acl_create_entry@plt+0xb1b4>
   10424:	cmp	r3, #33	; 0x21
   10428:	beq	10470 <acl_create_entry@plt+0xb1ec>
   1042c:	cmp	r3, #58	; 0x3a
   10430:	beq	10470 <acl_create_entry@plt+0xb1ec>
   10434:	mov	r0, ip
   10438:	ldrb	r3, [r0, #1]
   1043c:	add	ip, r0, #1
   10440:	cmp	r3, #0
   10444:	mov	fp, ip
   10448:	beq	104a8 <acl_create_entry@plt+0xb224>
   1044c:	lsl	lr, r3, #1
   10450:	ldrh	lr, [r2, lr]
   10454:	tst	lr, #8192	; 0x2000
   10458:	bne	105e8 <acl_create_entry@plt+0xb364>
   1045c:	cmp	r3, #61	; 0x3d
   10460:	beq	10608 <acl_create_entry@plt+0xb384>
   10464:	cmp	r3, #45	; 0x2d
   10468:	cmpne	r3, #43	; 0x2b
   1046c:	bne	10424 <acl_create_entry@plt+0xb1a0>
   10470:	ldrb	lr, [r0, #2]
   10474:	cmp	lr, #61	; 0x3d
   10478:	bne	10434 <acl_create_entry@plt+0xb1b0>
   1047c:	cmp	r3, #0
   10480:	beq	104a8 <acl_create_entry@plt+0xb224>
   10484:	cmp	r3, #61	; 0x3d
   10488:	beq	10608 <acl_create_entry@plt+0xb384>
   1048c:	cmp	r3, #33	; 0x21
   10490:	beq	107d4 <acl_create_entry@plt+0xb550>
   10494:	cmp	r3, #43	; 0x2b
   10498:	bne	107f0 <acl_create_entry@plt+0xb56c>
   1049c:	ldrb	r3, [fp, #1]
   104a0:	cmp	r3, #61	; 0x3d
   104a4:	beq	10aec <acl_create_entry@plt+0xb868>
   104a8:	lsl	r3, r1, #1
   104ac:	ldrh	r3, [r2, r3]
   104b0:	tst	r3, #1
   104b4:	beq	104d0 <acl_create_entry@plt+0xb24c>
   104b8:	ldrb	r1, [r4, #1]
   104bc:	add	r4, r4, #1
   104c0:	lsl	r3, r1, #1
   104c4:	ldrh	r3, [r2, r3]
   104c8:	tst	r3, #1
   104cc:	bne	104b8 <acl_create_entry@plt+0xb234>
   104d0:	ldr	r0, [pc, #3252]	; 1118c <acl_create_entry@plt+0xbf08>
   104d4:	add	r0, pc, r0
   104d8:	bl	49e4 <strchr@plt>
   104dc:	subs	r2, r0, #0
   104e0:	beq	10e84 <acl_create_entry@plt+0xbc00>
   104e4:	ldr	r3, [sp, #964]	; 0x3c4
   104e8:	add	r1, sp, #184	; 0xb8
   104ec:	mov	r0, sl
   104f0:	add	r3, r3, #1
   104f4:	strh	r3, [sp, #186]	; 0xba
   104f8:	bl	f44c <acl_create_entry@plt+0xa1c8>
   104fc:	cmp	r0, #0
   10500:	bne	106c8 <acl_create_entry@plt+0xb444>
   10504:	ldr	r4, [sp, #964]	; 0x3c4
   10508:	cmp	r4, #0
   1050c:	beq	1027c <acl_create_entry@plt+0xaff8>
   10510:	mov	fp, r5
   10514:	add	r5, sp, #180	; 0xb4
   10518:	mov	ip, r0
   1051c:	mov	r9, r0
   10520:	cmp	r9, r4
   10524:	bcs	10df8 <acl_create_entry@plt+0xbb74>
   10528:	add	lr, r9, r9, lsl #1
   1052c:	mov	r2, #0
   10530:	mov	r8, r2
   10534:	mov	r0, r2
   10538:	add	lr, r5, lr, lsl #2
   1053c:	mov	r3, r9
   10540:	add	r1, lr, r2
   10544:	ldrb	r1, [r1, #16]
   10548:	cmp	r1, #0
   1054c:	beq	10568 <acl_create_entry@plt+0xb2e4>
   10550:	cmp	r0, #0
   10554:	beq	10560 <acl_create_entry@plt+0xb2dc>
   10558:	cmp	r0, r1
   1055c:	bls	10568 <acl_create_entry@plt+0xb2e4>
   10560:	mov	r0, r1
   10564:	mov	r8, r3
   10568:	add	r3, r3, #1
   1056c:	add	r2, r2, #12
   10570:	cmp	r3, r4
   10574:	bne	10540 <acl_create_entry@plt+0xb2bc>
   10578:	add	r3, r8, r8, lsl #1
   1057c:	mov	r0, sl
   10580:	str	ip, [sp, #28]
   10584:	lsl	r3, r3, #2
   10588:	str	r3, [sp, #24]
   1058c:	add	r1, r3, #16
   10590:	add	r1, r5, r1
   10594:	bl	f44c <acl_create_entry@plt+0xa1c8>
   10598:	ldr	r3, [sp, #24]
   1059c:	ldr	ip, [sp, #28]
   105a0:	cmp	r0, #0
   105a4:	bne	10e00 <acl_create_entry@plt+0xbb7c>
   105a8:	add	r1, sp, #17152	; 0x4300
   105ac:	cmp	r9, r8
   105b0:	add	r1, r1, #208	; 0xd0
   105b4:	add	r2, r8, #1
   105b8:	add	r3, r1, r3
   105bc:	addeq	r9, r9, #1
   105c0:	sub	r3, r3, #17152	; 0x4300
   105c4:	cmp	r4, r2
   105c8:	add	ip, ip, #1
   105cc:	strb	r0, [r3, #-12]
   105d0:	moveq	r4, r8
   105d4:	ldr	r3, [r5, #784]	; 0x310
   105d8:	cmp	ip, r3
   105dc:	bcc	10520 <acl_create_entry@plt+0xb29c>
   105e0:	mov	r5, fp
   105e4:	b	1027c <acl_create_entry@plt+0xaff8>
   105e8:	add	ip, ip, #1
   105ec:	mov	fp, ip
   105f0:	ldrb	r3, [ip], #1
   105f4:	lsl	lr, r3, #1
   105f8:	ldrh	lr, [r2, lr]
   105fc:	tst	lr, #8192	; 0x2000
   10600:	bne	105ec <acl_create_entry@plt+0xb368>
   10604:	b	1047c <acl_create_entry@plt+0xb1f8>
   10608:	ldrb	r3, [fp, #1]
   1060c:	cmp	r3, #61	; 0x3d
   10610:	addeq	fp, fp, #2
   10614:	moveq	lr, #1
   10618:	streq	lr, [sp, #32]
   1061c:	addne	fp, fp, #1
   10620:	movne	ip, #6
   10624:	strne	ip, [sp, #32]
   10628:	mov	r3, #0
   1062c:	strb	r3, [r0, #1]
   10630:	ldrb	r1, [fp]
   10634:	ldr	r2, [r9]
   10638:	lsl	r3, r1, #1
   1063c:	ldrh	r3, [r2, r3]
   10640:	tst	r3, #8192	; 0x2000
   10644:	beq	10664 <acl_create_entry@plt+0xb3e0>
   10648:	add	r3, fp, #1
   1064c:	mov	fp, r3
   10650:	ldrb	r1, [r3], #1
   10654:	lsl	r0, r1, #1
   10658:	ldrh	r0, [r2, r0]
   1065c:	tst	r0, #8192	; 0x2000
   10660:	bne	1064c <acl_create_entry@plt+0xb3c8>
   10664:	cmp	r1, #34	; 0x22
   10668:	bne	10afc <acl_create_entry@plt+0xb878>
   1066c:	add	r3, fp, #1
   10670:	str	r2, [sp, #28]
   10674:	str	r3, [sp, #44]	; 0x2c
   10678:	mov	r0, r3
   1067c:	bl	49e4 <strchr@plt>
   10680:	ldr	r2, [sp, #28]
   10684:	cmp	r0, #0
   10688:	str	r0, [sp, #52]	; 0x34
   1068c:	beq	10afc <acl_create_entry@plt+0xb878>
   10690:	ldr	ip, [sp, #52]	; 0x34
   10694:	mov	r3, #0
   10698:	mov	r0, r8
   1069c:	ldr	r1, [sp, #68]	; 0x44
   106a0:	strb	r3, [ip]
   106a4:	bl	520c <strcmp@plt>
   106a8:	cmp	r0, #0
   106ac:	bne	10714 <acl_create_entry@plt+0xb490>
   106b0:	ldr	r1, [sp, #32]
   106b4:	cmp	r1, #3
   106b8:	bls	10814 <acl_create_entry@plt+0xb590>
   106bc:	bl	342fc <acl_create_entry@plt+0x2f078>
   106c0:	cmp	r0, #2
   106c4:	bgt	10a14 <acl_create_entry@plt+0xb790>
   106c8:	bl	342fc <acl_create_entry@plt+0x2f078>
   106cc:	cmp	r0, #2
   106d0:	ble	1027c <acl_create_entry@plt+0xaff8>
   106d4:	ldr	r2, [pc, #2740]	; 11190 <acl_create_entry@plt+0xbf0c>
   106d8:	mov	r0, #3
   106dc:	ldr	r3, [sp, #48]	; 0x30
   106e0:	mov	r1, #0
   106e4:	add	r2, pc, r2
   106e8:	ldr	ip, [pc, #2724]	; 11194 <acl_create_entry@plt+0xbf10>
   106ec:	str	r2, [sp, #4]
   106f0:	ldr	r2, [pc, #2720]	; 11198 <acl_create_entry@plt+0xbf14>
   106f4:	add	ip, pc, ip
   106f8:	str	r3, [sp, #8]
   106fc:	movw	r3, #1595	; 0x63b
   10700:	str	r6, [sp, #12]
   10704:	add	r2, pc, r2
   10708:	str	ip, [sp]
   1070c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10710:	b	1027c <acl_create_entry@plt+0xaff8>
   10714:	mov	r0, r8
   10718:	ldr	r1, [sp, #72]	; 0x48
   1071c:	bl	520c <strcmp@plt>
   10720:	cmp	r0, #0
   10724:	bne	10774 <acl_create_entry@plt+0xb4f0>
   10728:	ldr	r2, [sp, #32]
   1072c:	cmp	r2, #3
   10730:	bls	10a48 <acl_create_entry@plt+0xb7c4>
   10734:	bl	342fc <acl_create_entry@plt+0x2f078>
   10738:	cmp	r0, #2
   1073c:	ble	106c8 <acl_create_entry@plt+0xb444>
   10740:	ldr	r3, [pc, #2644]	; 1119c <acl_create_entry@plt+0xbf18>
   10744:	mov	r0, #3
   10748:	ldr	ip, [pc, #2640]	; 111a0 <acl_create_entry@plt+0xbf1c>
   1074c:	mov	r1, #0
   10750:	ldr	r2, [pc, #2636]	; 111a4 <acl_create_entry@plt+0xbf20>
   10754:	add	r3, pc, r3
   10758:	add	ip, pc, ip
   1075c:	str	r3, [sp]
   10760:	add	r2, pc, r2
   10764:	movw	r3, #1100	; 0x44c
   10768:	str	ip, [sp, #4]
   1076c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10770:	b	106c8 <acl_create_entry@plt+0xb444>
   10774:	mov	r0, r8
   10778:	ldr	r1, [sp, #76]	; 0x4c
   1077c:	bl	520c <strcmp@plt>
   10780:	cmp	r0, #0
   10784:	bne	10984 <acl_create_entry@plt+0xb700>
   10788:	ldr	r3, [sp, #32]
   1078c:	cmp	r3, #3
   10790:	bls	10b04 <acl_create_entry@plt+0xb880>
   10794:	bl	342fc <acl_create_entry@plt+0x2f078>
   10798:	cmp	r0, #2
   1079c:	ble	106c8 <acl_create_entry@plt+0xb444>
   107a0:	ldr	r3, [pc, #2560]	; 111a8 <acl_create_entry@plt+0xbf24>
   107a4:	mov	r0, #3
   107a8:	ldr	ip, [pc, #2556]	; 111ac <acl_create_entry@plt+0xbf28>
   107ac:	mov	r1, #0
   107b0:	ldr	r2, [pc, #2552]	; 111b0 <acl_create_entry@plt+0xbf2c>
   107b4:	add	r3, pc, r3
   107b8:	add	ip, pc, ip
   107bc:	str	r3, [sp]
   107c0:	add	r2, pc, r2
   107c4:	movw	r3, #1109	; 0x455
   107c8:	str	ip, [sp, #4]
   107cc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   107d0:	b	106c8 <acl_create_entry@plt+0xb444>
   107d4:	ldrb	r3, [fp, #1]
   107d8:	cmp	r3, #61	; 0x3d
   107dc:	bne	104a8 <acl_create_entry@plt+0xb224>
   107e0:	mov	r1, #2
   107e4:	add	fp, fp, #2
   107e8:	str	r1, [sp, #32]
   107ec:	b	10628 <acl_create_entry@plt+0xb3a4>
   107f0:	cmp	r3, #45	; 0x2d
   107f4:	bne	10e60 <acl_create_entry@plt+0xbbdc>
   107f8:	ldrb	r3, [fp, #1]
   107fc:	cmp	r3, #61	; 0x3d
   10800:	bne	104a8 <acl_create_entry@plt+0xb224>
   10804:	mov	r3, #5
   10808:	add	fp, fp, #2
   1080c:	str	r3, [sp, #32]
   10810:	b	10628 <acl_create_entry@plt+0xb3a4>
   10814:	str	r0, [sp]
   10818:	mov	r1, #2
   1081c:	ldr	r2, [sp, #32]
   10820:	add	r0, sp, #180	; 0xb4
   10824:	ldr	r3, [sp, #44]	; 0x2c
   10828:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1082c:	ldr	ip, [sp, #52]	; 0x34
   10830:	add	r4, ip, #1
   10834:	b	103dc <acl_create_entry@plt+0xb158>
   10838:	ldr	ip, [sp, #80]	; 0x50
   1083c:	ldr	fp, [sl, #24]
   10840:	add	r6, ip, #1
   10844:	cmp	r6, fp
   10848:	bcs	101d8 <acl_create_entry@plt+0xaf54>
   1084c:	add	r6, r6, r6, lsl #1
   10850:	ldr	lr, [pc, #2396]	; 111b4 <acl_create_entry@plt+0xbf30>
   10854:	ldr	r1, [pc, #2396]	; 111b8 <acl_create_entry@plt+0xbf34>
   10858:	add	r8, ip, #2
   1085c:	ldr	r2, [pc, #2392]	; 111bc <acl_create_entry@plt+0xbf38>
   10860:	add	lr, pc, lr
   10864:	add	r1, pc, r1
   10868:	str	lr, [sp, #40]	; 0x28
   1086c:	add	r2, pc, r2
   10870:	str	r1, [sp, #44]	; 0x2c
   10874:	str	r2, [sp, #52]	; 0x34
   10878:	lsl	r6, r6, #2
   1087c:	b	10890 <acl_create_entry@plt+0xb60c>
   10880:	cmp	fp, r8
   10884:	add	r6, r6, #12
   10888:	add	r8, r8, #1
   1088c:	bls	101d8 <acl_create_entry@plt+0xaf54>
   10890:	ldr	r2, [sl, #20]
   10894:	add	r9, r2, r6
   10898:	ldrb	r2, [r2, r6]
   1089c:	cmp	r2, #51	; 0x33
   108a0:	bne	10880 <acl_create_entry@plt+0xb5fc>
   108a4:	ldr	r2, [sl, #32]
   108a8:	cmp	r8, fp
   108ac:	ldr	r3, [r9, #4]
   108b0:	ldr	r2, [r2]
   108b4:	add	r3, r2, r3
   108b8:	str	r3, [sp, #32]
   108bc:	bcs	10924 <acl_create_entry@plt+0xb6a0>
   108c0:	str	r6, [sp, #36]	; 0x24
   108c4:	mov	r4, r9
   108c8:	mov	r6, fp
   108cc:	mov	r5, r8
   108d0:	mov	fp, r2
   108d4:	b	108e8 <acl_create_entry@plt+0xb664>
   108d8:	add	r5, r5, #1
   108dc:	add	r4, r4, #12
   108e0:	cmp	r5, r6
   108e4:	bcs	10944 <acl_create_entry@plt+0xb6c0>
   108e8:	ldrb	r3, [r4, #12]
   108ec:	cmp	r3, #1
   108f0:	bne	108d8 <acl_create_entry@plt+0xb654>
   108f4:	ldr	r1, [r4, #16]
   108f8:	cmp	r1, #0
   108fc:	beq	108d8 <acl_create_entry@plt+0xb654>
   10900:	add	r1, fp, r1
   10904:	ldr	r0, [sp, #32]
   10908:	bl	520c <strcmp@plt>
   1090c:	cmp	r0, #0
   10910:	bne	108d8 <acl_create_entry@plt+0xb654>
   10914:	str	r5, [r9, #8]
   10918:	ldr	r6, [sp, #36]	; 0x24
   1091c:	ldr	r3, [sl, #20]
   10920:	add	r9, r3, r6
   10924:	ldr	r3, [r9, #8]
   10928:	cmp	r3, #0
   1092c:	bne	1093c <acl_create_entry@plt+0xb6b8>
   10930:	bl	342fc <acl_create_entry@plt+0x2f078>
   10934:	cmp	r0, #2
   10938:	bgt	1094c <acl_create_entry@plt+0xb6c8>
   1093c:	ldr	fp, [sl, #24]
   10940:	b	10880 <acl_create_entry@plt+0xb5fc>
   10944:	ldr	r6, [sp, #36]	; 0x24
   10948:	b	10924 <acl_create_entry@plt+0xb6a0>
   1094c:	ldr	r3, [sp, #44]	; 0x2c
   10950:	mov	r0, #3
   10954:	ldr	ip, [sp, #52]	; 0x34
   10958:	mov	r1, #0
   1095c:	ldr	lr, [sp, #32]
   10960:	str	r3, [sp]
   10964:	ldr	r3, [sp, #48]	; 0x30
   10968:	str	ip, [sp, #4]
   1096c:	str	lr, [sp, #8]
   10970:	str	r3, [sp, #12]
   10974:	movw	r3, #1676	; 0x68c
   10978:	ldr	r2, [sp, #40]	; 0x28
   1097c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10980:	b	1093c <acl_create_entry@plt+0xb6b8>
   10984:	mov	r0, r8
   10988:	ldr	r1, [sp, #64]	; 0x40
   1098c:	bl	520c <strcmp@plt>
   10990:	cmp	r0, #0
   10994:	beq	10aa0 <acl_create_entry@plt+0xb81c>
   10998:	ldr	r1, [pc, #2080]	; 111c0 <acl_create_entry@plt+0xbf3c>
   1099c:	mov	r0, r8
   109a0:	add	r1, pc, r1
   109a4:	bl	520c <strcmp@plt>
   109a8:	cmp	r0, #0
   109ac:	bne	10b5c <acl_create_entry@plt+0xb8d8>
   109b0:	ldr	r1, [sp, #32]
   109b4:	cmp	r1, #3
   109b8:	bls	10ddc <acl_create_entry@plt+0xbb58>
   109bc:	bl	342fc <acl_create_entry@plt+0x2f078>
   109c0:	cmp	r0, #2
   109c4:	ble	106c8 <acl_create_entry@plt+0xb444>
   109c8:	ldr	r3, [pc, #2036]	; 111c4 <acl_create_entry@plt+0xbf40>
   109cc:	mov	r0, #3
   109d0:	ldr	ip, [pc, #2032]	; 111c8 <acl_create_entry@plt+0xbf44>
   109d4:	mov	r1, #0
   109d8:	ldr	r2, [pc, #2028]	; 111cc <acl_create_entry@plt+0xbf48>
   109dc:	add	r3, pc, r3
   109e0:	add	ip, pc, ip
   109e4:	str	r3, [sp]
   109e8:	add	r2, pc, r2
   109ec:	mov	r3, #1136	; 0x470
   109f0:	str	ip, [sp, #4]
   109f4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   109f8:	b	106c8 <acl_create_entry@plt+0xb444>
   109fc:	bl	5248 <__errno_location@plt>
   10a00:	ldr	r0, [r0]
   10a04:	cmp	r0, #2
   10a08:	rsbne	r0, r0, #0
   10a0c:	moveq	r0, r7
   10a10:	b	101e4 <acl_create_entry@plt+0xaf60>
   10a14:	ldr	r3, [pc, #1972]	; 111d0 <acl_create_entry@plt+0xbf4c>
   10a18:	mov	r0, #3
   10a1c:	ldr	ip, [pc, #1968]	; 111d4 <acl_create_entry@plt+0xbf50>
   10a20:	mov	r1, #0
   10a24:	ldr	r2, [pc, #1964]	; 111d8 <acl_create_entry@plt+0xbf54>
   10a28:	add	r3, pc, r3
   10a2c:	add	ip, pc, ip
   10a30:	str	r3, [sp]
   10a34:	add	r2, pc, r2
   10a38:	movw	r3, #1091	; 0x443
   10a3c:	str	ip, [sp, #4]
   10a40:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10a44:	b	106c8 <acl_create_entry@plt+0xb444>
   10a48:	str	r0, [sp]
   10a4c:	mov	r1, #3
   10a50:	ldr	r2, [sp, #32]
   10a54:	add	r0, sp, #180	; 0xb4
   10a58:	ldr	r3, [sp, #44]	; 0x2c
   10a5c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   10a60:	b	1082c <acl_create_entry@plt+0xb5a8>
   10a64:	ldr	r2, [pc, #1904]	; 111dc <acl_create_entry@plt+0xbf58>
   10a68:	mov	r0, #7
   10a6c:	ldr	r3, [sp, #48]	; 0x30
   10a70:	mov	r1, #0
   10a74:	add	r2, pc, r2
   10a78:	ldr	ip, [pc, #1888]	; 111e0 <acl_create_entry@plt+0xbf5c>
   10a7c:	str	r2, [sp, #4]
   10a80:	ldr	r2, [pc, #1884]	; 111e4 <acl_create_entry@plt+0xbf60>
   10a84:	add	ip, pc, ip
   10a88:	str	r3, [sp, #8]
   10a8c:	movw	r3, #1619	; 0x653
   10a90:	str	ip, [sp]
   10a94:	add	r2, pc, r2
   10a98:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10a9c:	b	10214 <acl_create_entry@plt+0xaf90>
   10aa0:	ldr	ip, [sp, #32]
   10aa4:	cmp	ip, #3
   10aa8:	bls	10bc4 <acl_create_entry@plt+0xb940>
   10aac:	bl	342fc <acl_create_entry@plt+0x2f078>
   10ab0:	cmp	r0, #2
   10ab4:	ble	106c8 <acl_create_entry@plt+0xb444>
   10ab8:	ldr	r3, [pc, #1832]	; 111e8 <acl_create_entry@plt+0xbf64>
   10abc:	mov	r0, #3
   10ac0:	ldr	ip, [pc, #1828]	; 111ec <acl_create_entry@plt+0xbf68>
   10ac4:	mov	r1, #0
   10ac8:	ldr	r2, [pc, #1824]	; 111f0 <acl_create_entry@plt+0xbf6c>
   10acc:	add	r3, pc, r3
   10ad0:	add	ip, pc, ip
   10ad4:	str	r3, [sp]
   10ad8:	add	r2, pc, r2
   10adc:	movw	r3, #1118	; 0x45e
   10ae0:	str	ip, [sp, #4]
   10ae4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10ae8:	b	106c8 <acl_create_entry@plt+0xb444>
   10aec:	mov	r2, #4
   10af0:	add	fp, fp, #2
   10af4:	str	r2, [sp, #32]
   10af8:	b	10628 <acl_create_entry@plt+0xb3a4>
   10afc:	ldrb	r1, [r4]
   10b00:	b	104a8 <acl_create_entry@plt+0xb224>
   10b04:	str	r0, [sp]
   10b08:	mov	r1, #4
   10b0c:	ldr	r2, [sp, #32]
   10b10:	add	r0, sp, #180	; 0xb4
   10b14:	ldr	r3, [sp, #44]	; 0x2c
   10b18:	bl	fab0 <acl_create_entry@plt+0xa82c>
   10b1c:	b	1082c <acl_create_entry@plt+0xb5a8>
   10b20:	ldr	r2, [pc, #1740]	; 111f4 <acl_create_entry@plt+0xbf70>
   10b24:	mov	r0, #7
   10b28:	ldr	r3, [sp, #48]	; 0x30
   10b2c:	mov	r1, #0
   10b30:	add	r2, pc, r2
   10b34:	ldr	ip, [pc, #1724]	; 111f8 <acl_create_entry@plt+0xbf74>
   10b38:	str	r2, [sp, #4]
   10b3c:	ldr	r2, [pc, #1720]	; 111fc <acl_create_entry@plt+0xbf78>
   10b40:	add	ip, pc, ip
   10b44:	str	r3, [sp, #8]
   10b48:	mov	r3, #1616	; 0x650
   10b4c:	str	ip, [sp]
   10b50:	add	r2, pc, r2
   10b54:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10b58:	b	101d8 <acl_create_entry@plt+0xaf54>
   10b5c:	ldr	r1, [pc, #1692]	; 11200 <acl_create_entry@plt+0xbf7c>
   10b60:	mov	r0, r8
   10b64:	mov	r2, #5
   10b68:	add	r1, pc, r1
   10b6c:	bl	5164 <strncmp@plt>
   10b70:	cmp	r0, #0
   10b74:	bne	10d1c <acl_create_entry@plt+0xba98>
   10b78:	cmn	r8, #5
   10b7c:	beq	10d1c <acl_create_entry@plt+0xba98>
   10b80:	add	r0, r8, #4
   10b84:	bl	ff94 <acl_create_entry@plt+0xad10>
   10b88:	cmp	r0, #0
   10b8c:	beq	10e08 <acl_create_entry@plt+0xbb84>
   10b90:	ldr	r2, [sp, #32]
   10b94:	cmp	r2, #5
   10b98:	beq	10d9c <acl_create_entry@plt+0xbb18>
   10b9c:	ldr	r3, [sp, #32]
   10ba0:	str	r0, [sp]
   10ba4:	cmp	r3, #2
   10ba8:	bhi	10d04 <acl_create_entry@plt+0xba80>
   10bac:	mov	r2, r3
   10bb0:	add	r0, sp, #180	; 0xb4
   10bb4:	ldr	r3, [sp, #44]	; 0x2c
   10bb8:	mov	r1, #13
   10bbc:	bl	fab0 <acl_create_entry@plt+0xa82c>
   10bc0:	b	1082c <acl_create_entry@plt+0xb5a8>
   10bc4:	ldr	r1, [pc, #1592]	; 11204 <acl_create_entry@plt+0xbf80>
   10bc8:	ldr	r0, [sp, #44]	; 0x2c
   10bcc:	add	r1, pc, r1
   10bd0:	bl	520c <strcmp@plt>
   10bd4:	ldrb	r4, [fp, #1]
   10bd8:	cmp	r0, #0
   10bdc:	beq	10c44 <acl_create_entry@plt+0xb9c0>
   10be0:	cmp	r4, #98	; 0x62
   10be4:	bne	10c0c <acl_create_entry@plt+0xb988>
   10be8:	ldrb	r3, [fp, #2]
   10bec:	cmp	r3, #117	; 0x75
   10bf0:	bne	10c0c <acl_create_entry@plt+0xb988>
   10bf4:	ldrb	r3, [fp, #3]
   10bf8:	cmp	r3, #115	; 0x73
   10bfc:	bne	10c0c <acl_create_entry@plt+0xb988>
   10c00:	ldrb	r3, [fp, #4]
   10c04:	cmp	r3, #0
   10c08:	beq	10c64 <acl_create_entry@plt+0xb9e0>
   10c0c:	ldr	r1, [pc, #1524]	; 11208 <acl_create_entry@plt+0xbf84>
   10c10:	ldr	r0, [sp, #44]	; 0x2c
   10c14:	add	r1, pc, r1
   10c18:	bl	520c <strcmp@plt>
   10c1c:	cmp	r0, #0
   10c20:	beq	10c44 <acl_create_entry@plt+0xb9c0>
   10c24:	mov	r1, #0
   10c28:	ldr	r2, [sp, #32]
   10c2c:	str	r1, [sp]
   10c30:	add	r0, sp, #180	; 0xb4
   10c34:	ldr	r3, [sp, #44]	; 0x2c
   10c38:	mov	r1, #10
   10c3c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   10c40:	b	1082c <acl_create_entry@plt+0xb5a8>
   10c44:	cmp	r4, #98	; 0x62
   10c48:	bne	10ca0 <acl_create_entry@plt+0xba1c>
   10c4c:	ldrb	r3, [fp, #2]
   10c50:	cmp	r3, #117	; 0x75
   10c54:	bne	10ca0 <acl_create_entry@plt+0xba1c>
   10c58:	ldrb	r3, [fp, #3]
   10c5c:	cmp	r3, #115	; 0x73
   10c60:	bne	10ca0 <acl_create_entry@plt+0xba1c>
   10c64:	ldrb	r3, [fp, #4]
   10c68:	cmp	r3, #0
   10c6c:	bne	10ca0 <acl_create_entry@plt+0xba1c>
   10c70:	bl	342fc <acl_create_entry@plt+0x2f078>
   10c74:	cmp	r0, #2
   10c78:	bgt	10cbc <acl_create_entry@plt+0xba38>
   10c7c:	mov	r3, #0
   10c80:	str	r3, [sp]
   10c84:	ldr	r3, [pc, #1408]	; 1120c <acl_create_entry@plt+0xbf88>
   10c88:	add	r0, sp, #180	; 0xb4
   10c8c:	ldr	r2, [sp, #32]
   10c90:	mov	r1, #10
   10c94:	add	r3, pc, r3
   10c98:	bl	fab0 <acl_create_entry@plt+0xa82c>
   10c9c:	b	1082c <acl_create_entry@plt+0xb5a8>
   10ca0:	ldr	r1, [pc, #1384]	; 11210 <acl_create_entry@plt+0xbf8c>
   10ca4:	ldr	r0, [sp, #44]	; 0x2c
   10ca8:	add	r1, pc, r1
   10cac:	bl	520c <strcmp@plt>
   10cb0:	cmp	r0, #0
   10cb4:	beq	10c70 <acl_create_entry@plt+0xb9ec>
   10cb8:	b	10c7c <acl_create_entry@plt+0xb9f8>
   10cbc:	ldr	lr, [sp, #44]	; 0x2c
   10cc0:	mov	r0, #3
   10cc4:	ldr	r2, [pc, #1352]	; 11214 <acl_create_entry@plt+0xbf90>
   10cc8:	mov	r1, #0
   10ccc:	ldr	ip, [pc, #1348]	; 11218 <acl_create_entry@plt+0xbf94>
   10cd0:	movw	r3, #1127	; 0x467
   10cd4:	str	lr, [sp, #8]
   10cd8:	add	r2, pc, r2
   10cdc:	ldr	lr, [sp, #48]	; 0x30
   10ce0:	add	ip, pc, ip
   10ce4:	str	r2, [sp, #4]
   10ce8:	ldr	r2, [pc, #1324]	; 1121c <acl_create_entry@plt+0xbf98>
   10cec:	str	lr, [sp, #12]
   10cf0:	str	r6, [sp, #16]
   10cf4:	add	r2, pc, r2
   10cf8:	str	ip, [sp]
   10cfc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10d00:	b	10c7c <acl_create_entry@plt+0xb9f8>
   10d04:	ldr	r2, [sp, #32]
   10d08:	add	r0, sp, #180	; 0xb4
   10d0c:	ldr	r3, [sp, #44]	; 0x2c
   10d10:	mov	r1, #48	; 0x30
   10d14:	bl	fab0 <acl_create_entry@plt+0xa82c>
   10d18:	b	1082c <acl_create_entry@plt+0xb5a8>
   10d1c:	ldr	r1, [pc, #1276]	; 11220 <acl_create_entry@plt+0xbf9c>
   10d20:	mov	r0, r8
   10d24:	mov	r2, #9
   10d28:	add	r1, pc, r1
   10d2c:	bl	5164 <strncmp@plt>
   10d30:	cmp	r0, #0
   10d34:	bne	10f90 <acl_create_entry@plt+0xbd0c>
   10d38:	cmn	r8, #9
   10d3c:	beq	10f90 <acl_create_entry@plt+0xbd0c>
   10d40:	add	r0, r8, #8
   10d44:	bl	ff94 <acl_create_entry@plt+0xad10>
   10d48:	cmp	r0, #0
   10d4c:	beq	10f50 <acl_create_entry@plt+0xbccc>
   10d50:	ldr	ip, [sp, #32]
   10d54:	cmp	ip, #5
   10d58:	bne	10ff4 <acl_create_entry@plt+0xbd70>
   10d5c:	bl	342fc <acl_create_entry@plt+0x2f078>
   10d60:	cmp	r0, #2
   10d64:	ble	106c8 <acl_create_entry@plt+0xb444>
   10d68:	ldr	r3, [pc, #1204]	; 11224 <acl_create_entry@plt+0xbfa0>
   10d6c:	mov	r0, #3
   10d70:	ldr	ip, [pc, #1200]	; 11228 <acl_create_entry@plt+0xbfa4>
   10d74:	mov	r1, #0
   10d78:	ldr	r2, [pc, #1196]	; 1122c <acl_create_entry@plt+0xbfa8>
   10d7c:	add	r3, pc, r3
   10d80:	add	ip, pc, ip
   10d84:	str	r3, [sp]
   10d88:	add	r2, pc, r2
   10d8c:	mov	r3, #1168	; 0x490
   10d90:	str	ip, [sp, #4]
   10d94:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10d98:	b	106c8 <acl_create_entry@plt+0xb444>
   10d9c:	bl	342fc <acl_create_entry@plt+0x2f078>
   10da0:	cmp	r0, #2
   10da4:	ble	106c8 <acl_create_entry@plt+0xb444>
   10da8:	ldr	r3, [pc, #1152]	; 11230 <acl_create_entry@plt+0xbfac>
   10dac:	mov	r0, #3
   10db0:	ldr	ip, [pc, #1148]	; 11234 <acl_create_entry@plt+0xbfb0>
   10db4:	mov	r1, #0
   10db8:	ldr	r2, [pc, #1144]	; 11238 <acl_create_entry@plt+0xbfb4>
   10dbc:	add	r3, pc, r3
   10dc0:	add	ip, pc, ip
   10dc4:	str	r3, [sp]
   10dc8:	add	r2, pc, r2
   10dcc:	movw	r3, #1150	; 0x47e
   10dd0:	str	ip, [sp, #4]
   10dd4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10dd8:	b	106c8 <acl_create_entry@plt+0xb444>
   10ddc:	str	r0, [sp]
   10de0:	mov	r1, #11
   10de4:	ldr	r2, [sp, #32]
   10de8:	add	r0, sp, #180	; 0xb4
   10dec:	ldr	r3, [sp, #44]	; 0x2c
   10df0:	bl	fab0 <acl_create_entry@plt+0xa82c>
   10df4:	b	1082c <acl_create_entry@plt+0xb5a8>
   10df8:	mov	r8, #0
   10dfc:	b	10578 <acl_create_entry@plt+0xb2f4>
   10e00:	mov	r5, fp
   10e04:	b	106c8 <acl_create_entry@plt+0xb444>
   10e08:	bl	342fc <acl_create_entry@plt+0x2f078>
   10e0c:	cmp	r0, #2
   10e10:	ble	106c8 <acl_create_entry@plt+0xb444>
   10e14:	ldr	r3, [pc, #1056]	; 1123c <acl_create_entry@plt+0xbfb8>
   10e18:	mov	r0, #3
   10e1c:	ldr	ip, [pc, #1052]	; 11240 <acl_create_entry@plt+0xbfbc>
   10e20:	mov	r1, #0
   10e24:	ldr	r2, [pc, #1048]	; 11244 <acl_create_entry@plt+0xbfc0>
   10e28:	add	r3, pc, r3
   10e2c:	add	ip, pc, ip
   10e30:	str	r3, [sp]
   10e34:	add	r2, pc, r2
   10e38:	movw	r3, #1146	; 0x47a
   10e3c:	str	ip, [sp, #4]
   10e40:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10e44:	b	106c8 <acl_create_entry@plt+0xb444>
   10e48:	mov	r4, r0
   10e4c:	mov	r0, r7
   10e50:	bl	499c <fclose@plt>
   10e54:	mov	r0, r4
   10e58:	bl	51d0 <_Unwind_Resume@plt>
   10e5c:	bl	4f6c <__stack_chk_fail@plt>
   10e60:	cmp	r3, #58	; 0x3a
   10e64:	bne	104a8 <acl_create_entry@plt+0xb224>
   10e68:	ldrb	r3, [fp, #1]
   10e6c:	cmp	r3, #61	; 0x3d
   10e70:	bne	104a8 <acl_create_entry@plt+0xb224>
   10e74:	mov	lr, #7
   10e78:	add	fp, fp, #2
   10e7c:	str	lr, [sp, #32]
   10e80:	b	10628 <acl_create_entry@plt+0xb3a4>
   10e84:	add	r1, sp, #17152	; 0x4300
   10e88:	movw	r3, #49144	; 0xbff8
   10e8c:	add	r1, r1, #208	; 0xd0
   10e90:	movt	r3, #65535	; 0xffff
   10e94:	add	lr, sp, #976	; 0x3d0
   10e98:	strh	r2, [r1, r3]
   10e9c:	sub	r0, lr, #8
   10ea0:	ldrb	r2, [r4]
   10ea4:	strb	r2, [r1, r3]
   10ea8:	bl	39774 <acl_create_entry@plt+0x344f0>
   10eac:	mov	r8, r0
   10eb0:	bl	342fc <acl_create_entry@plt+0x2f078>
   10eb4:	cmp	r0, #2
   10eb8:	bgt	10ee0 <acl_create_entry@plt+0xbc5c>
   10ebc:	ldrb	r3, [r4]
   10ec0:	cmp	r3, #35	; 0x23
   10ec4:	bne	10ed4 <acl_create_entry@plt+0xbc50>
   10ec8:	bl	342fc <acl_create_entry@plt+0x2f078>
   10ecc:	cmp	r0, #2
   10ed0:	bgt	11010 <acl_create_entry@plt+0xbd8c>
   10ed4:	mov	r0, r8
   10ed8:	bl	4b7c <free@plt>
   10edc:	b	104e4 <acl_create_entry@plt+0xb260>
   10ee0:	ldr	r2, [sp, #40]	; 0x28
   10ee4:	mov	r0, #3
   10ee8:	ldr	lr, [sp, #48]	; 0x30
   10eec:	mov	r1, #0
   10ef0:	rsb	r3, r2, r4
   10ef4:	ldr	r2, [pc, #844]	; 11248 <acl_create_entry@plt+0xbfc4>
   10ef8:	ldr	ip, [pc, #844]	; 1124c <acl_create_entry@plt+0xbfc8>
   10efc:	add	r3, r3, #1
   10f00:	add	r2, pc, r2
   10f04:	str	r2, [sp, #4]
   10f08:	ldr	r2, [pc, #832]	; 11250 <acl_create_entry@plt+0xbfcc>
   10f0c:	add	ip, pc, ip
   10f10:	str	r3, [sp, #16]
   10f14:	movw	r3, #1082	; 0x43a
   10f18:	str	lr, [sp, #8]
   10f1c:	add	r2, pc, r2
   10f20:	str	r6, [sp, #12]
   10f24:	str	r8, [sp, #20]
   10f28:	str	ip, [sp]
   10f2c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10f30:	b	10ebc <acl_create_entry@plt+0xbc38>
   10f34:	mov	r4, r0
   10f38:	mov	r0, r8
   10f3c:	bl	4b7c <free@plt>
   10f40:	b	10e4c <acl_create_entry@plt+0xbbc8>
   10f44:	mov	r4, r0
   10f48:	mov	r8, #0
   10f4c:	b	10f38 <acl_create_entry@plt+0xbcb4>
   10f50:	bl	342fc <acl_create_entry@plt+0x2f078>
   10f54:	cmp	r0, #2
   10f58:	ble	106c8 <acl_create_entry@plt+0xb444>
   10f5c:	ldr	r3, [pc, #752]	; 11254 <acl_create_entry@plt+0xbfd0>
   10f60:	mov	r0, #3
   10f64:	ldr	ip, [pc, #748]	; 11258 <acl_create_entry@plt+0xbfd4>
   10f68:	mov	r1, #0
   10f6c:	ldr	r2, [pc, #744]	; 1125c <acl_create_entry@plt+0xbfd8>
   10f70:	add	r3, pc, r3
   10f74:	add	ip, pc, ip
   10f78:	str	r3, [sp]
   10f7c:	add	r2, pc, r2
   10f80:	movw	r3, #1164	; 0x48c
   10f84:	str	ip, [sp, #4]
   10f88:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10f8c:	b	106c8 <acl_create_entry@plt+0xb444>
   10f90:	ldr	r1, [pc, #712]	; 11260 <acl_create_entry@plt+0xbfdc>
   10f94:	mov	r0, r8
   10f98:	add	r1, pc, r1
   10f9c:	bl	520c <strcmp@plt>
   10fa0:	cmp	r0, #0
   10fa4:	bne	11060 <acl_create_entry@plt+0xbddc>
   10fa8:	ldr	lr, [sp, #32]
   10fac:	cmp	lr, #3
   10fb0:	bls	11044 <acl_create_entry@plt+0xbdc0>
   10fb4:	bl	342fc <acl_create_entry@plt+0x2f078>
   10fb8:	cmp	r0, #2
   10fbc:	ble	106c8 <acl_create_entry@plt+0xb444>
   10fc0:	ldr	r3, [pc, #668]	; 11264 <acl_create_entry@plt+0xbfe0>
   10fc4:	mov	r0, #3
   10fc8:	ldr	ip, [pc, #664]	; 11268 <acl_create_entry@plt+0xbfe4>
   10fcc:	mov	r1, #0
   10fd0:	ldr	r2, [pc, #660]	; 1126c <acl_create_entry@plt+0xbfe8>
   10fd4:	add	r3, pc, r3
   10fd8:	add	ip, pc, ip
   10fdc:	str	r3, [sp]
   10fe0:	add	r2, pc, r2
   10fe4:	movw	r3, #1178	; 0x49a
   10fe8:	str	ip, [sp, #4]
   10fec:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   10ff0:	b	106c8 <acl_create_entry@plt+0xb444>
   10ff4:	str	r0, [sp]
   10ff8:	mov	r1, #44	; 0x2c
   10ffc:	ldr	r2, [sp, #32]
   11000:	add	r0, sp, #180	; 0xb4
   11004:	ldr	r3, [sp, #44]	; 0x2c
   11008:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1100c:	b	1082c <acl_create_entry@plt+0xb5a8>
   11010:	ldr	r3, [pc, #600]	; 11270 <acl_create_entry@plt+0xbfec>
   11014:	mov	r0, #3
   11018:	ldr	ip, [pc, #596]	; 11274 <acl_create_entry@plt+0xbff0>
   1101c:	mov	r1, #0
   11020:	ldr	r2, [pc, #592]	; 11278 <acl_create_entry@plt+0xbff4>
   11024:	add	r3, pc, r3
   11028:	add	ip, pc, ip
   1102c:	str	r3, [sp]
   11030:	add	r2, pc, r2
   11034:	movw	r3, #1084	; 0x43c
   11038:	str	ip, [sp, #4]
   1103c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11040:	b	10ed4 <acl_create_entry@plt+0xbc50>
   11044:	str	r0, [sp]
   11048:	mov	r1, #15
   1104c:	ldr	r2, [sp, #32]
   11050:	add	r0, sp, #180	; 0xb4
   11054:	ldr	r3, [sp, #44]	; 0x2c
   11058:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1105c:	b	1082c <acl_create_entry@plt+0xb5a8>
   11060:	ldr	r1, [pc, #532]	; 1127c <acl_create_entry@plt+0xbff8>
   11064:	mov	r0, r8
   11068:	add	r1, pc, r1
   1106c:	bl	520c <strcmp@plt>
   11070:	cmp	r0, #0
   11074:	bne	110c4 <acl_create_entry@plt+0xbe40>
   11078:	ldr	r1, [sp, #32]
   1107c:	cmp	r1, #3
   11080:	bls	11128 <acl_create_entry@plt+0xbea4>
   11084:	bl	342fc <acl_create_entry@plt+0x2f078>
   11088:	cmp	r0, #2
   1108c:	ble	106c8 <acl_create_entry@plt+0xb444>
   11090:	ldr	r3, [pc, #488]	; 11280 <acl_create_entry@plt+0xbffc>
   11094:	mov	r0, #3
   11098:	ldr	ip, [pc, #484]	; 11284 <acl_create_entry@plt+0xc000>
   1109c:	mov	r1, #0
   110a0:	ldr	r2, [pc, #480]	; 11288 <acl_create_entry@plt+0xc004>
   110a4:	add	r3, pc, r3
   110a8:	add	ip, pc, ip
   110ac:	str	r3, [sp]
   110b0:	add	r2, pc, r2
   110b4:	movw	r3, #1187	; 0x4a3
   110b8:	str	ip, [sp, #4]
   110bc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   110c0:	b	106c8 <acl_create_entry@plt+0xb444>
   110c4:	ldr	r1, [pc, #448]	; 1128c <acl_create_entry@plt+0xc008>
   110c8:	mov	r0, r8
   110cc:	add	r1, pc, r1
   110d0:	bl	520c <strcmp@plt>
   110d4:	cmp	r0, #0
   110d8:	bne	11458 <acl_create_entry@plt+0xc1d4>
   110dc:	ldr	r2, [sp, #32]
   110e0:	cmp	r2, #3
   110e4:	bls	11144 <acl_create_entry@plt+0xbec0>
   110e8:	bl	342fc <acl_create_entry@plt+0x2f078>
   110ec:	cmp	r0, #2
   110f0:	ble	106c8 <acl_create_entry@plt+0xb444>
   110f4:	ldr	r3, [pc, #404]	; 11290 <acl_create_entry@plt+0xc00c>
   110f8:	mov	r0, #3
   110fc:	ldr	ip, [pc, #400]	; 11294 <acl_create_entry@plt+0xc010>
   11100:	mov	r1, #0
   11104:	ldr	r2, [pc, #396]	; 11298 <acl_create_entry@plt+0xc014>
   11108:	add	r3, pc, r3
   1110c:	add	ip, pc, ip
   11110:	str	r3, [sp]
   11114:	add	r2, pc, r2
   11118:	movw	r3, #1196	; 0x4ac
   1111c:	str	ip, [sp, #4]
   11120:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11124:	b	106c8 <acl_create_entry@plt+0xb444>
   11128:	str	r0, [sp]
   1112c:	mov	r1, #16
   11130:	ldr	r2, [sp, #32]
   11134:	add	r0, sp, #180	; 0xb4
   11138:	ldr	r3, [sp, #44]	; 0x2c
   1113c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11140:	b	1082c <acl_create_entry@plt+0xb5a8>
   11144:	str	r0, [sp]
   11148:	mov	r1, #17
   1114c:	ldr	r2, [sp, #32]
   11150:	add	r0, sp, #180	; 0xb4
   11154:	ldr	r3, [sp, #44]	; 0x2c
   11158:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1115c:	b	1082c <acl_create_entry@plt+0xb5a8>
   11160:	andeq	sl, r5, ip, ror sl
   11164:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11168:	andeq	ip, r3, r4, lsl #8
   1116c:	andeq	r4, r5, r8, ror #29
   11170:	andeq	r3, r3, r4, asr #2
   11174:	andeq	r1, r3, r8, lsl r1
   11178:	andeq	r3, r3, r8, ror #3
   1117c:	andeq	r3, r3, ip, lsl r0
   11180:	andeq	r2, r3, ip, lsl #30
   11184:	andeq	r2, r3, r0, lsr pc
   11188:	strheq	r3, [r3], -ip
   1118c:	ldrdeq	r2, [r3], -r0
   11190:	andeq	r3, r3, r4, asr #11
   11194:	andeq	r3, r3, r0, ror #21
   11198:	andeq	r2, r3, ip, lsr #23
   1119c:	andeq	r3, r3, r0, lsl #21
   111a0:	strdeq	r2, [r3], -r8
   111a4:	andeq	r2, r3, r0, asr fp
   111a8:	andeq	r3, r3, r0, lsr #20
   111ac:			; <UNDEFINED> instruction: 0x00032cb4
   111b0:	strdeq	r2, [r3], -r0
   111b4:	andeq	r2, r3, r0, asr sl
   111b8:	andeq	r2, r3, ip, lsl sl
   111bc:	andeq	r3, r3, r4, asr r4
   111c0:	andeq	r2, r3, ip, ror #22
   111c4:	strdeq	r3, [r3], -r8
   111c8:	andeq	r2, r3, r4, lsr fp
   111cc:	andeq	r2, r3, r8, asr #17
   111d0:	andeq	r3, r3, ip, lsr #15
   111d4:	andeq	r2, r3, r0, lsl #20
   111d8:	andeq	r2, r3, ip, ror r8
   111dc:	strdeq	r2, [r3], -r0
   111e0:	strdeq	r2, [r3], -ip
   111e4:	andeq	r2, r3, ip, lsl r8
   111e8:	andeq	r3, r3, r8, lsl #14
   111ec:	andeq	r2, r3, r4, asr #19
   111f0:	ldrdeq	r2, [r3], -r8
   111f4:	andeq	r2, r3, ip, lsl r8
   111f8:	andeq	r2, r3, r0, asr #14
   111fc:	andeq	r2, r3, r0, ror #14
   11200:	andeq	r2, r3, r8, asr #19
   11204:	andeq	pc, r2, ip, lsr pc	; <UNPREDICTABLE>
   11208:	muleq	r3, ip, r8
   1120c:	andeq	r2, r3, r4, lsr #16
   11210:	andeq	r2, r3, r8, lsl #16
   11214:	strdeq	r2, [r3], -r4
   11218:	strdeq	r3, [r3], -r4
   1121c:			; <UNDEFINED> instruction: 0x000325bc
   11220:	andeq	r2, r3, r8, asr #16
   11224:	andeq	r3, r3, r8, asr r4
   11228:	andeq	r2, r3, r0, lsr #16
   1122c:	andeq	r2, r3, r8, lsr #10
   11230:	andeq	r3, r3, r8, lsl r4
   11234:	muleq	r3, r8, r7
   11238:	andeq	r2, r3, r8, ror #9
   1123c:	andeq	r3, r3, ip, lsr #7
   11240:	andeq	r2, r3, ip, lsl #14
   11244:	andeq	r2, r3, ip, ror r4
   11248:	andeq	r2, r3, r8, lsr #9
   1124c:	andeq	r3, r3, r8, asr #5
   11250:	muleq	r3, r4, r3
   11254:	andeq	r3, r3, r4, ror #4
   11258:	andeq	r2, r3, r8, lsl #12
   1125c:	andeq	r2, r3, r4, lsr r3
   11260:	andeq	r2, r3, r4, lsr #12
   11264:	andeq	r3, r3, r0, lsl #4
   11268:	andeq	r2, r3, ip, ror #11
   1126c:	ldrdeq	r2, [r3], -r0
   11270:			; <UNDEFINED> instruction: 0x000331b0
   11274:	ldrdeq	r2, [r3], -r0
   11278:	andeq	r2, r3, r0, lsl #5
   1127c:	andeq	r2, r3, r8, ror r5
   11280:	andeq	r3, r3, r0, lsr r1
   11284:	andeq	r2, r3, r4, asr #10
   11288:	andeq	r2, r3, r0, lsl #4
   1128c:	andeq	r2, r3, r0, asr #10
   11290:	andeq	r3, r3, ip, asr #1
   11294:	andeq	r2, r3, r8, lsl #10
   11298:	muleq	r3, ip, r1
   1129c:	ldrdeq	r2, [r3], -r0
   112a0:	andeq	r2, r3, r0, ror #3
   112a4:	andeq	r2, r3, ip, ror #4
   112a8:	andeq	r2, r3, r8, asr #25
   112ac:	andeq	r2, r3, r4, lsr r2
   112b0:	muleq	r3, r8, sp
   112b4:	andeq	r2, r3, ip, lsr r1
   112b8:	andeq	r2, r3, r4, lsl #25
   112bc:	andeq	r1, r3, r4, asr sp
   112c0:	andeq	r1, r3, ip, asr #17
   112c4:	andeq	r2, r3, ip, lsr #2
   112c8:	andeq	r2, r3, r4, lsr #24
   112cc:	strdeq	r1, [r3], -r0
   112d0:	andeq	r2, r3, r4, ror #23
   112d4:	andeq	r2, r3, ip, asr r0
   112d8:			; <UNDEFINED> instruction: 0x00031cb4
   112dc:	andeq	r2, r3, r4, lsr #23
   112e0:	andeq	r2, r3, r4
   112e4:	andeq	r1, r3, r4, ror ip
   112e8:	andeq	r2, r3, r8, ror #1
   112ec:	ldrdeq	r2, [r3], -r4
   112f0:	andeq	r9, r5, r0, ror #17
   112f4:	andeq	r2, r3, ip, lsr sl
   112f8:	andeq	r2, r3, r8, asr r0
   112fc:	andeq	r1, r3, ip, lsl #22
   11300:	strdeq	r2, [r3], -ip
   11304:	strdeq	r1, [r3], -r8
   11308:	andeq	r1, r3, ip, asr #21
   1130c:	andeq	r1, r3, ip, lsr #30
   11310:	andeq	r2, r3, r4, asr r9
   11314:	andeq	r1, r3, r4, lsr #20
   11318:	strdeq	r2, [r3], -r8
   1131c:	andeq	r1, r3, r0, lsr #29
   11320:	andeq	r1, r3, r8, asr #19
   11324:			; <UNDEFINED> instruction: 0x000328b8
   11328:	andeq	r1, r3, r4, asr #28
   1132c:	andeq	r1, r3, r8, lsl #19
   11330:	andeq	r4, r3, r0, asr #22
   11334:	andeq	r2, r3, ip, lsr r8
   11338:	andeq	r1, r3, r0, ror lr
   1133c:	andeq	r1, r3, ip, lsl #18
   11340:	andeq	r1, r3, r8, ror #28
   11344:	ldrdeq	r2, [r3], -r8
   11348:	andeq	r1, r3, r0, lsr lr
   1134c:	andeq	r1, r3, r8, lsr #17
   11350:	strdeq	r1, [r3], -r0
   11354:			; <UNDEFINED> instruction: 0x000318b8
   11358:	andeq	r1, r3, r0, lsr lr
   1135c:	andeq	r1, r3, ip, lsl #26
   11360:	andeq	r2, r3, r0, lsr r6
   11364:	strdeq	r1, [r3], -ip
   11368:	ldrdeq	r2, [r3], -r0
   1136c:	andeq	r1, r3, r0, lsr sp
   11370:	andeq	r1, r3, r0, lsr #13
   11374:	andeq	r1, r3, r4, lsr #26
   11378:	strdeq	r1, [r3], -r8
   1137c:	andeq	r1, r3, r8, ror #24
   11380:	andeq	r1, r3, r8, asr #13
   11384:	andeq	r1, r3, r8, ror #25
   11388:	andeq	r2, r3, ip, lsl r5
   1138c:	andeq	r1, r3, r8, ror #11
   11390:	ldrdeq	r1, [r3], -r8
   11394:	andeq	r1, r3, ip, asr #25
   11398:	andeq	r2, r3, r0, lsr #9
   1139c:	muleq	r3, ip, ip
   113a0:	andeq	r1, r3, r0, ror r5
   113a4:			; <UNDEFINED> instruction: 0x00031bb4
   113a8:	andeq	r2, r3, ip, lsl #8
   113ac:	ldrdeq	r1, [r3], -r8
   113b0:	andeq	r2, r3, r8, asr #7
   113b4:	andeq	r1, r3, r4, asr #22
   113b8:	muleq	r3, r8, r4
   113bc:	andeq	r1, r3, r4, ror fp
   113c0:	andeq	r2, r3, ip, lsl #6
   113c4:	andeq	r1, r3, ip, lsr fp
   113c8:	ldrdeq	r1, [r3], -ip
   113cc:	andeq	r2, r3, ip, asr #5
   113d0:	andeq	r1, r3, r8, ror r9
   113d4:	muleq	r3, ip, r3
   113d8:	andeq	r1, r3, r0, lsl r9
   113dc:	andeq	r2, r3, r0, lsl #5
   113e0:	andeq	r1, r3, ip, asr #6
   113e4:	andeq	r1, r3, r0, asr r9
   113e8:	andeq	r2, r3, r4, lsl #23
   113ec:	andeq	r1, r3, r8, lsr #18
   113f0:	andeq	r0, r3, r4, lsl ip
   113f4:	andeq	r1, r3, ip, ror #17
   113f8:			; <UNDEFINED> instruction: 0x000321b0
   113fc:	andeq	r1, r3, ip, ror r2
   11400:	andeq	r1, r3, r0, lsr r8
   11404:	andeq	r2, r3, r0, lsr #2
   11408:	andeq	r1, r3, ip, ror #3
   1140c:	strdeq	r4, [r3], -r0
   11410:	andeq	r2, r3, ip, asr #32
   11414:	muleq	r3, r4, r8
   11418:	andeq	r1, r3, ip, lsl r1
   1141c:	andeq	r1, r3, r4, lsr r8
   11420:	andeq	r1, r3, ip, ror #15
   11424:	andeq	r1, r3, r4, asr pc
   11428:	andeq	r1, r3, r4, lsr #32
   1142c:	andeq	r1, r3, r4, ror r8
   11430:	andeq	r1, r3, r0, lsl #29
   11434:	andeq	r1, r3, r8, ror #13
   11438:	andeq	r0, r3, r0, asr pc
   1143c:	andeq	r1, r3, r0, lsr #14
   11440:	andeq	r1, r3, ip, lsr #28
   11444:	strdeq	r0, [r3], -r8
   11448:	ldrdeq	r1, [r3], -r4
   1144c:	andeq	r1, r3, ip, lsl r7
   11450:	andeq	r0, r3, r4, lsr #29
   11454:	andeq	pc, r3, ip, rrx
   11458:	ldr	r1, [pc, #-452]	; 1129c <acl_create_entry@plt+0xc018>
   1145c:	mov	r0, r8
   11460:	add	r1, pc, r1
   11464:	bl	f414 <acl_create_entry@plt+0xa190>
   11468:	cmp	r0, #0
   1146c:	beq	114c8 <acl_create_entry@plt+0xc244>
   11470:	ldr	r3, [sp, #32]
   11474:	cmp	r3, #3
   11478:	bhi	11610 <acl_create_entry@plt+0xc38c>
   1147c:	add	r0, r8, #5
   11480:	bl	ff94 <acl_create_entry@plt+0xad10>
   11484:	subs	r4, r0, #0
   11488:	beq	115d0 <acl_create_entry@plt+0xc34c>
   1148c:	ldr	r1, [pc, #-500]	; 112a0 <acl_create_entry@plt+0xc01c>
   11490:	add	r1, pc, r1
   11494:	bl	f414 <acl_create_entry@plt+0xa190>
   11498:	cmp	r0, #0
   1149c:	beq	1156c <acl_create_entry@plt+0xc2e8>
   114a0:	bl	342fc <acl_create_entry@plt+0x2f078>
   114a4:	cmp	r0, #2
   114a8:	bgt	1152c <acl_create_entry@plt+0xc2a8>
   114ac:	str	r4, [sp]
   114b0:	add	r0, sp, #180	; 0xb4
   114b4:	ldr	r2, [sp, #32]
   114b8:	mov	r1, #18
   114bc:	ldr	r3, [sp, #44]	; 0x2c
   114c0:	bl	fab0 <acl_create_entry@plt+0xa82c>
   114c4:	b	1082c <acl_create_entry@plt+0xb5a8>
   114c8:	ldr	r1, [pc, #-556]	; 112a4 <acl_create_entry@plt+0xc020>
   114cc:	mov	r0, r8
   114d0:	add	r1, pc, r1
   114d4:	bl	520c <strcmp@plt>
   114d8:	cmp	r0, #0
   114dc:	bne	1166c <acl_create_entry@plt+0xc3e8>
   114e0:	ldr	ip, [sp, #32]
   114e4:	cmp	ip, #3
   114e8:	bls	11650 <acl_create_entry@plt+0xc3cc>
   114ec:	bl	342fc <acl_create_entry@plt+0x2f078>
   114f0:	cmp	r0, #2
   114f4:	ble	106c8 <acl_create_entry@plt+0xb444>
   114f8:	ldr	r3, [pc, #-600]	; 112a8 <acl_create_entry@plt+0xc024>
   114fc:	mov	r0, #3
   11500:	ldr	ip, [pc, #-604]	; 112ac <acl_create_entry@plt+0xc028>
   11504:	mov	r1, #0
   11508:	ldr	r2, [pc, #-608]	; 112b0 <acl_create_entry@plt+0xc02c>
   1150c:	add	r3, pc, r3
   11510:	add	ip, pc, ip
   11514:	str	r3, [sp]
   11518:	add	r2, pc, r2
   1151c:	movw	r3, #1225	; 0x4c9
   11520:	str	ip, [sp, #4]
   11524:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11528:	b	106c8 <acl_create_entry@plt+0xb444>
   1152c:	ldr	r2, [pc, #-640]	; 112b4 <acl_create_entry@plt+0xc030>
   11530:	mov	r0, #3
   11534:	ldr	lr, [sp, #48]	; 0x30
   11538:	mov	r1, #0
   1153c:	add	r2, pc, r2
   11540:	ldr	ip, [pc, #-656]	; 112b8 <acl_create_entry@plt+0xc034>
   11544:	str	r2, [sp, #4]
   11548:	movw	r3, #1215	; 0x4bf
   1154c:	ldr	r2, [pc, #-664]	; 112bc <acl_create_entry@plt+0xc038>
   11550:	add	ip, pc, ip
   11554:	str	lr, [sp, #8]
   11558:	str	r6, [sp, #12]
   1155c:	add	r2, pc, r2
   11560:	str	ip, [sp]
   11564:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11568:	b	114ac <acl_create_entry@plt+0xc228>
   1156c:	ldr	r1, [pc, #-692]	; 112c0 <acl_create_entry@plt+0xc03c>
   11570:	mov	r0, r4
   11574:	add	r1, pc, r1
   11578:	bl	4e7c <strstr@plt>
   1157c:	cmp	r0, #0
   11580:	beq	114ac <acl_create_entry@plt+0xc228>
   11584:	bl	342fc <acl_create_entry@plt+0x2f078>
   11588:	cmp	r0, #2
   1158c:	ble	114ac <acl_create_entry@plt+0xc228>
   11590:	ldr	r2, [pc, #-724]	; 112c4 <acl_create_entry@plt+0xc040>
   11594:	mov	r0, #3
   11598:	ldr	r3, [sp, #48]	; 0x30
   1159c:	mov	r1, #0
   115a0:	add	r2, pc, r2
   115a4:	ldr	ip, [pc, #-740]	; 112c8 <acl_create_entry@plt+0xc044>
   115a8:	str	r2, [sp, #4]
   115ac:	ldr	r2, [pc, #-744]	; 112cc <acl_create_entry@plt+0xc048>
   115b0:	add	ip, pc, ip
   115b4:	str	r3, [sp, #8]
   115b8:	movw	r3, #1218	; 0x4c2
   115bc:	str	r6, [sp, #12]
   115c0:	add	r2, pc, r2
   115c4:	str	ip, [sp]
   115c8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   115cc:	b	114ac <acl_create_entry@plt+0xc228>
   115d0:	bl	342fc <acl_create_entry@plt+0x2f078>
   115d4:	cmp	r0, #2
   115d8:	ble	106c8 <acl_create_entry@plt+0xb444>
   115dc:	ldr	r3, [pc, #-788]	; 112d0 <acl_create_entry@plt+0xc04c>
   115e0:	mov	r0, #3
   115e4:	ldr	ip, [pc, #-792]	; 112d4 <acl_create_entry@plt+0xc050>
   115e8:	mov	r1, #0
   115ec:	ldr	r2, [pc, #-796]	; 112d8 <acl_create_entry@plt+0xc054>
   115f0:	add	r3, pc, r3
   115f4:	add	ip, pc, ip
   115f8:	str	r3, [sp]
   115fc:	add	r2, pc, r2
   11600:	movw	r3, #1210	; 0x4ba
   11604:	str	ip, [sp, #4]
   11608:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1160c:	b	106c8 <acl_create_entry@plt+0xb444>
   11610:	bl	342fc <acl_create_entry@plt+0x2f078>
   11614:	cmp	r0, #2
   11618:	ble	106c8 <acl_create_entry@plt+0xb444>
   1161c:	ldr	r3, [pc, #-840]	; 112dc <acl_create_entry@plt+0xc058>
   11620:	mov	r0, #3
   11624:	ldr	ip, [pc, #-844]	; 112e0 <acl_create_entry@plt+0xc05c>
   11628:	mov	r1, #0
   1162c:	ldr	r2, [pc, #-848]	; 112e4 <acl_create_entry@plt+0xc060>
   11630:	add	r3, pc, r3
   11634:	add	ip, pc, ip
   11638:	str	r3, [sp]
   1163c:	add	r2, pc, r2
   11640:	movw	r3, #1205	; 0x4b5
   11644:	str	ip, [sp, #4]
   11648:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1164c:	b	106c8 <acl_create_entry@plt+0xb444>
   11650:	str	r0, [sp]
   11654:	mov	r1, #19
   11658:	ldr	r2, [sp, #32]
   1165c:	add	r0, sp, #180	; 0xb4
   11660:	ldr	r3, [sp, #44]	; 0x2c
   11664:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11668:	b	1082c <acl_create_entry@plt+0xb5a8>
   1166c:	ldr	r1, [pc, #-908]	; 112e8 <acl_create_entry@plt+0xc064>
   11670:	mov	r0, r8
   11674:	add	r1, pc, r1
   11678:	bl	f414 <acl_create_entry@plt+0xa190>
   1167c:	cmp	r0, #0
   11680:	beq	116f0 <acl_create_entry@plt+0xc46c>
   11684:	add	r0, r8, #3
   11688:	bl	ff94 <acl_create_entry@plt+0xad10>
   1168c:	subs	r4, r0, #0
   11690:	beq	118fc <acl_create_entry@plt+0xc678>
   11694:	ldr	lr, [sp, #32]
   11698:	cmp	lr, #5
   1169c:	beq	118bc <acl_create_entry@plt+0xc638>
   116a0:	ldr	r1, [sp, #32]
   116a4:	cmp	r1, #2
   116a8:	bls	118a0 <acl_create_entry@plt+0xc61c>
   116ac:	ldr	r2, [sp, #84]	; 0x54
   116b0:	sub	r8, r2, #4
   116b4:	mov	r0, r4
   116b8:	ldr	r1, [r8, #4]!
   116bc:	bl	520c <strcmp@plt>
   116c0:	cmp	r0, #0
   116c4:	beq	11850 <acl_create_entry@plt+0xc5cc>
   116c8:	ldr	r3, [sp, #92]	; 0x5c
   116cc:	cmp	r8, r3
   116d0:	bne	116b4 <acl_create_entry@plt+0xc430>
   116d4:	str	r4, [sp]
   116d8:	add	r0, sp, #180	; 0xb4
   116dc:	ldr	r2, [sp, #32]
   116e0:	mov	r1, #45	; 0x2d
   116e4:	ldr	r3, [sp, #44]	; 0x2c
   116e8:	bl	fab0 <acl_create_entry@plt+0xa82c>
   116ec:	b	1176c <acl_create_entry@plt+0xc4e8>
   116f0:	ldr	r1, [pc, #-1036]	; 112ec <acl_create_entry@plt+0xc068>
   116f4:	mov	r0, r8
   116f8:	add	r1, pc, r1
   116fc:	bl	f414 <acl_create_entry@plt+0xa190>
   11700:	cmp	r0, #0
   11704:	beq	117f8 <acl_create_entry@plt+0xc574>
   11708:	add	r0, r8, #5
   1170c:	bl	ff94 <acl_create_entry@plt+0xad10>
   11710:	subs	r4, r0, #0
   11714:	beq	117b8 <acl_create_entry@plt+0xc534>
   11718:	ldr	r3, [pc, #-1072]	; 112f0 <acl_create_entry@plt+0xc06c>
   1171c:	add	r3, pc, r3
   11720:	ldm	r3, {r0, r1, r2}
   11724:	add	r3, sp, #168	; 0xa8
   11728:	stm	r3, {r0, r1, r2}
   1172c:	mov	r0, r3
   11730:	mov	r1, r4
   11734:	bl	36d88 <acl_create_entry@plt+0x31b04>
   11738:	cmp	r0, #0
   1173c:	beq	117b8 <acl_create_entry@plt+0xc534>
   11740:	ldr	r1, [sp, #32]
   11744:	cmp	r1, #5
   11748:	beq	11778 <acl_create_entry@plt+0xc4f4>
   1174c:	ldr	r2, [sp, #32]
   11750:	cmp	r2, #2
   11754:	bhi	1082c <acl_create_entry@plt+0xb5a8>
   11758:	str	r4, [sp]
   1175c:	add	r0, sp, #180	; 0xb4
   11760:	ldr	r3, [sp, #44]	; 0x2c
   11764:	mov	r1, #8
   11768:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1176c:	cmp	r0, #0
   11770:	bne	106c8 <acl_create_entry@plt+0xb444>
   11774:	b	1082c <acl_create_entry@plt+0xb5a8>
   11778:	bl	342fc <acl_create_entry@plt+0x2f078>
   1177c:	cmp	r0, #2
   11780:	ble	106c8 <acl_create_entry@plt+0xb444>
   11784:	ldr	r3, [pc, #-1176]	; 112f4 <acl_create_entry@plt+0xc070>
   11788:	mov	r0, #3
   1178c:	ldr	ip, [pc, #-1180]	; 112f8 <acl_create_entry@plt+0xc074>
   11790:	mov	r1, #0
   11794:	ldr	r2, [pc, #-1184]	; 112fc <acl_create_entry@plt+0xc078>
   11798:	add	r3, pc, r3
   1179c:	add	ip, pc, ip
   117a0:	str	r3, [sp]
   117a4:	add	r2, pc, r2
   117a8:	mov	r3, #1280	; 0x500
   117ac:	str	ip, [sp, #4]
   117b0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   117b4:	b	106c8 <acl_create_entry@plt+0xb444>
   117b8:	bl	342fc <acl_create_entry@plt+0x2f078>
   117bc:	cmp	r0, #2
   117c0:	ble	106c8 <acl_create_entry@plt+0xb444>
   117c4:	ldr	r3, [pc, #-1228]	; 11300 <acl_create_entry@plt+0xc07c>
   117c8:	mov	r0, #3
   117cc:	ldr	ip, [pc, #-1232]	; 11304 <acl_create_entry@plt+0xc080>
   117d0:	mov	r1, #0
   117d4:	ldr	r2, [pc, #-1236]	; 11308 <acl_create_entry@plt+0xc084>
   117d8:	add	r3, pc, r3
   117dc:	add	ip, pc, ip
   117e0:	str	r3, [sp]
   117e4:	add	r2, pc, r2
   117e8:	movw	r3, #1276	; 0x4fc
   117ec:	str	ip, [sp, #4]
   117f0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   117f4:	b	106c8 <acl_create_entry@plt+0xb444>
   117f8:	ldrb	r3, [r8]
   117fc:	cmp	r3, #84	; 0x54
   11800:	bne	11954 <acl_create_entry@plt+0xc6d0>
   11804:	ldrb	r3, [r8, #1]
   11808:	cmp	r3, #65	; 0x41
   1180c:	bne	11954 <acl_create_entry@plt+0xc6d0>
   11810:	ldrb	r3, [r8, #2]
   11814:	cmp	r3, #71	; 0x47
   11818:	bne	11954 <acl_create_entry@plt+0xc6d0>
   1181c:	ldrb	r3, [r8, #3]
   11820:	cmp	r3, #0
   11824:	bne	11954 <acl_create_entry@plt+0xc6d0>
   11828:	ldr	ip, [sp, #32]
   1182c:	str	r3, [sp]
   11830:	cmp	ip, #2
   11834:	bhi	1193c <acl_create_entry@plt+0xc6b8>
   11838:	mov	r2, ip
   1183c:	ldr	r3, [sp, #44]	; 0x2c
   11840:	add	r0, sp, #180	; 0xb4
   11844:	mov	r1, #9
   11848:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1184c:	b	1082c <acl_create_entry@plt+0xb5a8>
   11850:	bl	342fc <acl_create_entry@plt+0x2f078>
   11854:	cmp	r0, #2
   11858:	ble	106c8 <acl_create_entry@plt+0xb444>
   1185c:	ldr	r2, [pc, #-1368]	; 1130c <acl_create_entry@plt+0xc088>
   11860:	mov	r0, #3
   11864:	ldr	lr, [sp, #48]	; 0x30
   11868:	mov	r1, #0
   1186c:	add	r2, pc, r2
   11870:	ldr	ip, [pc, #-1384]	; 11310 <acl_create_entry@plt+0xc08c>
   11874:	str	r2, [sp, #4]
   11878:	mov	r3, #1264	; 0x4f0
   1187c:	ldr	r2, [pc, #-1392]	; 11314 <acl_create_entry@plt+0xc090>
   11880:	add	ip, pc, ip
   11884:	str	r4, [sp, #8]
   11888:	str	lr, [sp, #12]
   1188c:	add	r2, pc, r2
   11890:	str	r6, [sp, #16]
   11894:	str	ip, [sp]
   11898:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1189c:	b	106c8 <acl_create_entry@plt+0xb444>
   118a0:	mov	r2, r1
   118a4:	str	r4, [sp]
   118a8:	ldr	r3, [sp, #44]	; 0x2c
   118ac:	add	r0, sp, #180	; 0xb4
   118b0:	mov	r1, #7
   118b4:	bl	fab0 <acl_create_entry@plt+0xa82c>
   118b8:	b	1176c <acl_create_entry@plt+0xc4e8>
   118bc:	bl	342fc <acl_create_entry@plt+0x2f078>
   118c0:	cmp	r0, #2
   118c4:	ble	106c8 <acl_create_entry@plt+0xb444>
   118c8:	ldr	r3, [pc, #-1464]	; 11318 <acl_create_entry@plt+0xc094>
   118cc:	mov	r0, #3
   118d0:	ldr	ip, [pc, #-1468]	; 1131c <acl_create_entry@plt+0xc098>
   118d4:	mov	r1, #0
   118d8:	ldr	r2, [pc, #-1472]	; 11320 <acl_create_entry@plt+0xc09c>
   118dc:	add	r3, pc, r3
   118e0:	add	ip, pc, ip
   118e4:	str	r3, [sp]
   118e8:	add	r2, pc, r2
   118ec:	movw	r3, #1239	; 0x4d7
   118f0:	str	ip, [sp, #4]
   118f4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   118f8:	b	106c8 <acl_create_entry@plt+0xb444>
   118fc:	bl	342fc <acl_create_entry@plt+0x2f078>
   11900:	cmp	r0, #2
   11904:	ble	106c8 <acl_create_entry@plt+0xb444>
   11908:	ldr	r3, [pc, #-1516]	; 11324 <acl_create_entry@plt+0xc0a0>
   1190c:	mov	r0, #3
   11910:	ldr	ip, [pc, #-1520]	; 11328 <acl_create_entry@plt+0xc0a4>
   11914:	mov	r1, #0
   11918:	ldr	r2, [pc, #-1524]	; 1132c <acl_create_entry@plt+0xc0a8>
   1191c:	add	r3, pc, r3
   11920:	add	ip, pc, ip
   11924:	str	r3, [sp]
   11928:	add	r2, pc, r2
   1192c:	movw	r3, #1235	; 0x4d3
   11930:	str	ip, [sp, #4]
   11934:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11938:	b	106c8 <acl_create_entry@plt+0xb444>
   1193c:	ldr	r2, [sp, #32]
   11940:	add	r0, sp, #180	; 0xb4
   11944:	ldr	r3, [sp, #44]	; 0x2c
   11948:	mov	r1, #42	; 0x2a
   1194c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11950:	b	1082c <acl_create_entry@plt+0xb5a8>
   11954:	ldr	r1, [pc, #-1580]	; 11330 <acl_create_entry@plt+0xc0ac>
   11958:	mov	r0, r8
   1195c:	add	r1, pc, r1
   11960:	bl	520c <strcmp@plt>
   11964:	cmp	r0, #0
   11968:	bne	119b8 <acl_create_entry@plt+0xc734>
   1196c:	ldr	lr, [sp, #32]
   11970:	cmp	lr, #5
   11974:	bne	11a1c <acl_create_entry@plt+0xc798>
   11978:	bl	342fc <acl_create_entry@plt+0x2f078>
   1197c:	cmp	r0, #2
   11980:	ble	106c8 <acl_create_entry@plt+0xb444>
   11984:	ldr	r3, [pc, #-1624]	; 11334 <acl_create_entry@plt+0xc0b0>
   11988:	mov	r0, #3
   1198c:	ldr	ip, [pc, #-1628]	; 11338 <acl_create_entry@plt+0xc0b4>
   11990:	mov	r1, #0
   11994:	ldr	r2, [pc, #-1632]	; 1133c <acl_create_entry@plt+0xc0b8>
   11998:	add	r3, pc, r3
   1199c:	add	ip, pc, ip
   119a0:	str	r3, [sp]
   119a4:	add	r2, pc, r2
   119a8:	movw	r3, #1299	; 0x513
   119ac:	str	ip, [sp, #4]
   119b0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   119b4:	b	106c8 <acl_create_entry@plt+0xb444>
   119b8:	ldr	r1, [pc, #-1664]	; 11340 <acl_create_entry@plt+0xc0bc>
   119bc:	mov	r0, r8
   119c0:	add	r1, pc, r1
   119c4:	bl	520c <strcmp@plt>
   119c8:	cmp	r0, #0
   119cc:	bne	11a54 <acl_create_entry@plt+0xc7d0>
   119d0:	ldr	r1, [sp, #32]
   119d4:	cmp	r1, #3
   119d8:	bls	11a38 <acl_create_entry@plt+0xc7b4>
   119dc:	bl	342fc <acl_create_entry@plt+0x2f078>
   119e0:	cmp	r0, #2
   119e4:	ble	106c8 <acl_create_entry@plt+0xb444>
   119e8:	ldr	r3, [pc, #-1708]	; 11344 <acl_create_entry@plt+0xc0c0>
   119ec:	mov	r0, #3
   119f0:	ldr	ip, [pc, #-1712]	; 11348 <acl_create_entry@plt+0xc0c4>
   119f4:	mov	r1, #0
   119f8:	ldr	r2, [pc, #-1716]	; 1134c <acl_create_entry@plt+0xc0c8>
   119fc:	add	r3, pc, r3
   11a00:	add	ip, pc, ip
   11a04:	str	r3, [sp]
   11a08:	add	r2, pc, r2
   11a0c:	movw	r3, #1308	; 0x51c
   11a10:	str	ip, [sp, #4]
   11a14:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11a18:	b	106c8 <acl_create_entry@plt+0xb444>
   11a1c:	str	r0, [sp]
   11a20:	mov	r1, #22
   11a24:	ldr	r2, [sp, #32]
   11a28:	add	r0, sp, #180	; 0xb4
   11a2c:	ldr	r3, [sp, #44]	; 0x2c
   11a30:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11a34:	b	1082c <acl_create_entry@plt+0xb5a8>
   11a38:	str	r0, [sp]
   11a3c:	mov	r1, #29
   11a40:	ldr	r2, [sp, #32]
   11a44:	add	r0, sp, #180	; 0xb4
   11a48:	ldr	r3, [sp, #44]	; 0x2c
   11a4c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11a50:	b	1082c <acl_create_entry@plt+0xb5a8>
   11a54:	ldr	r1, [pc, #-1804]	; 11350 <acl_create_entry@plt+0xc0cc>
   11a58:	mov	r0, r8
   11a5c:	add	r1, pc, r1
   11a60:	bl	f414 <acl_create_entry@plt+0xa190>
   11a64:	subs	r4, r0, #0
   11a68:	beq	11af8 <acl_create_entry@plt+0xc874>
   11a6c:	add	r0, r8, #6
   11a70:	bl	ff94 <acl_create_entry@plt+0xad10>
   11a74:	subs	r4, r0, #0
   11a78:	beq	11f28 <acl_create_entry@plt+0xcca4>
   11a7c:	ldr	ip, [sp, #32]
   11a80:	cmp	ip, #5
   11a84:	beq	11ee8 <acl_create_entry@plt+0xcc64>
   11a88:	ldr	r1, [pc, #-1852]	; 11354 <acl_create_entry@plt+0xc0d0>
   11a8c:	add	r1, pc, r1
   11a90:	bl	520c <strcmp@plt>
   11a94:	cmp	r0, #0
   11a98:	bne	11f74 <acl_create_entry@plt+0xccf0>
   11a9c:	ldrb	r3, [fp, #1]
   11aa0:	cmp	r3, #47	; 0x2f
   11aa4:	beq	11d54 <acl_create_entry@plt+0xcad0>
   11aa8:	ldr	r0, [sp, #44]	; 0x2c
   11aac:	bl	15cc4 <acl_create_entry@plt+0x10a40>
   11ab0:	add	lr, sp, #17152	; 0x4300
   11ab4:	movw	r3, #48272	; 0xbc90
   11ab8:	add	lr, lr, #208	; 0xd0
   11abc:	movt	r3, #65535	; 0xffff
   11ac0:	cmp	r0, #10
   11ac4:	str	r0, [lr, r3]
   11ac8:	bhi	11d54 <acl_create_entry@plt+0xcad0>
   11acc:	bl	342fc <acl_create_entry@plt+0x2f078>
   11ad0:	cmp	r0, #6
   11ad4:	bgt	11b80 <acl_create_entry@plt+0xc8fc>
   11ad8:	add	r1, sp, #96	; 0x60
   11adc:	ldr	r2, [sp, #32]
   11ae0:	str	r1, [sp]
   11ae4:	add	r0, sp, #180	; 0xb4
   11ae8:	ldr	r3, [sp, #44]	; 0x2c
   11aec:	mov	r1, #25
   11af0:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11af4:	b	1082c <acl_create_entry@plt+0xb5a8>
   11af8:	ldr	r1, [pc, #-1960]	; 11358 <acl_create_entry@plt+0xc0d4>
   11afc:	mov	r0, r8
   11b00:	add	r1, pc, r1
   11b04:	bl	f414 <acl_create_entry@plt+0xa190>
   11b08:	cmp	r0, #0
   11b0c:	beq	11c24 <acl_create_entry@plt+0xc9a0>
   11b10:	ldr	ip, [sp, #32]
   11b14:	add	lr, sp, #17152	; 0x4300
   11b18:	movw	r3, #48280	; 0xbc98
   11b1c:	add	lr, lr, #208	; 0xd0
   11b20:	movt	r3, #65535	; 0xffff
   11b24:	cmp	ip, #3
   11b28:	str	r4, [lr, r3]
   11b2c:	bhi	11be4 <acl_create_entry@plt+0xc960>
   11b30:	add	r0, r8, #4
   11b34:	bl	ff94 <acl_create_entry@plt+0xad10>
   11b38:	subs	r3, r0, #0
   11b3c:	beq	11bc8 <acl_create_entry@plt+0xc944>
   11b40:	mov	r1, #0
   11b44:	mov	r2, #8
   11b48:	bl	4da4 <strtol@plt>
   11b4c:	add	lr, sp, #17152	; 0x4300
   11b50:	movw	ip, #48280	; 0xbc98
   11b54:	add	lr, lr, #208	; 0xd0
   11b58:	movt	ip, #65535	; 0xffff
   11b5c:	add	r1, sp, #104	; 0x68
   11b60:	ldr	r2, [sp, #32]
   11b64:	str	r1, [sp]
   11b68:	mov	r1, #21
   11b6c:	ldr	r3, [sp, #44]	; 0x2c
   11b70:	str	r0, [lr, ip]
   11b74:	add	r0, sp, #180	; 0xb4
   11b78:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11b7c:	b	1082c <acl_create_entry@plt+0xb5a8>
   11b80:	ldr	r2, [pc, #-2092]	; 1135c <acl_create_entry@plt+0xc0d8>
   11b84:	mov	r0, #7
   11b88:	ldr	r3, [sp, #44]	; 0x2c
   11b8c:	mov	r1, #0
   11b90:	ldr	lr, [sp, #48]	; 0x30
   11b94:	add	r2, pc, r2
   11b98:	ldr	ip, [pc, #-2112]	; 11360 <acl_create_entry@plt+0xc0dc>
   11b9c:	str	r2, [sp, #4]
   11ba0:	ldr	r2, [pc, #-2116]	; 11364 <acl_create_entry@plt+0xc0e0>
   11ba4:	add	ip, pc, ip
   11ba8:	str	r3, [sp, #8]
   11bac:	movw	r3, #1333	; 0x535
   11bb0:	str	lr, [sp, #12]
   11bb4:	add	r2, pc, r2
   11bb8:	str	r6, [sp, #16]
   11bbc:	str	ip, [sp]
   11bc0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11bc4:	b	11ad8 <acl_create_entry@plt+0xc854>
   11bc8:	str	r3, [sp]
   11bcc:	add	r0, sp, #180	; 0xb4
   11bd0:	ldr	r2, [sp, #32]
   11bd4:	mov	r1, #21
   11bd8:	ldr	r3, [sp, #44]	; 0x2c
   11bdc:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11be0:	b	1082c <acl_create_entry@plt+0xb5a8>
   11be4:	bl	342fc <acl_create_entry@plt+0x2f078>
   11be8:	cmp	r0, #2
   11bec:	ble	106c8 <acl_create_entry@plt+0xb444>
   11bf0:	ldr	r3, [pc, #-2192]	; 11368 <acl_create_entry@plt+0xc0e4>
   11bf4:	mov	r0, #3
   11bf8:	ldr	ip, [pc, #-2196]	; 1136c <acl_create_entry@plt+0xc0e8>
   11bfc:	mov	r1, #0
   11c00:	ldr	r2, [pc, #-2200]	; 11370 <acl_create_entry@plt+0xc0ec>
   11c04:	add	r3, pc, r3
   11c08:	add	ip, pc, ip
   11c0c:	str	r3, [sp]
   11c10:	add	r2, pc, r2
   11c14:	movw	r3, #1363	; 0x553
   11c18:	str	ip, [sp, #4]
   11c1c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11c20:	b	106c8 <acl_create_entry@plt+0xb444>
   11c24:	ldr	r1, [pc, #-2232]	; 11374 <acl_create_entry@plt+0xc0f0>
   11c28:	mov	r0, r8
   11c2c:	add	r1, pc, r1
   11c30:	bl	f414 <acl_create_entry@plt+0xa190>
   11c34:	cmp	r0, #0
   11c38:	beq	11cd8 <acl_create_entry@plt+0xca54>
   11c3c:	add	r0, r8, #3
   11c40:	bl	ff94 <acl_create_entry@plt+0xad10>
   11c44:	subs	r4, r0, #0
   11c48:	ldreq	r4, [pc, #-2264]	; 11378 <acl_create_entry@plt+0xc0f4>
   11c4c:	addeq	r4, pc, r4
   11c50:	ldr	r1, [sp, #32]
   11c54:	cmp	r1, #5
   11c58:	beq	11dec <acl_create_entry@plt+0xcb68>
   11c5c:	ldr	r1, [pc, #-2280]	; 1137c <acl_create_entry@plt+0xc0f8>
   11c60:	mov	r0, r4
   11c64:	add	r1, pc, r1
   11c68:	bl	520c <strcmp@plt>
   11c6c:	cmp	r0, #0
   11c70:	beq	11d74 <acl_create_entry@plt+0xcaf0>
   11c74:	ldr	r1, [pc, #-2300]	; 11380 <acl_create_entry@plt+0xc0fc>
   11c78:	mov	r0, r4
   11c7c:	add	r1, pc, r1
   11c80:	bl	520c <strcmp@plt>
   11c84:	cmp	r0, #0
   11c88:	beq	11e4c <acl_create_entry@plt+0xcbc8>
   11c8c:	bl	342fc <acl_create_entry@plt+0x2f078>
   11c90:	cmp	r0, #2
   11c94:	ble	1082c <acl_create_entry@plt+0xb5a8>
   11c98:	ldr	r2, [pc, #-2332]	; 11384 <acl_create_entry@plt+0xc100>
   11c9c:	mov	r0, #3
   11ca0:	ldr	r3, [sp, #48]	; 0x30
   11ca4:	mov	r1, #0
   11ca8:	add	r2, pc, r2
   11cac:	ldr	ip, [pc, #-2348]	; 11388 <acl_create_entry@plt+0xc104>
   11cb0:	str	r2, [sp, #4]
   11cb4:	ldr	r2, [pc, #-2352]	; 1138c <acl_create_entry@plt+0xc108>
   11cb8:	add	ip, pc, ip
   11cbc:	str	r3, [sp, #8]
   11cc0:	movw	r3, #1397	; 0x575
   11cc4:	str	r6, [sp, #12]
   11cc8:	add	r2, pc, r2
   11ccc:	str	ip, [sp]
   11cd0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11cd4:	b	1082c <acl_create_entry@plt+0xb5a8>
   11cd8:	ldr	r1, [pc, #-2384]	; 11390 <acl_create_entry@plt+0xc10c>
   11cdc:	mov	r0, r8
   11ce0:	add	r1, pc, r1
   11ce4:	bl	520c <strcmp@plt>
   11ce8:	cmp	r0, #0
   11cec:	beq	11d08 <acl_create_entry@plt+0xca84>
   11cf0:	ldr	r1, [pc, #-2404]	; 11394 <acl_create_entry@plt+0xc110>
   11cf4:	mov	r0, r8
   11cf8:	add	r1, pc, r1
   11cfc:	bl	520c <strcmp@plt>
   11d00:	cmp	r0, #0
   11d04:	bne	11e84 <acl_create_entry@plt+0xcc00>
   11d08:	ldr	ip, [sp, #32]
   11d0c:	cmp	ip, #5
   11d10:	bne	121a8 <acl_create_entry@plt+0xcf24>
   11d14:	bl	342fc <acl_create_entry@plt+0x2f078>
   11d18:	cmp	r0, #2
   11d1c:	ble	106c8 <acl_create_entry@plt+0xb444>
   11d20:	ldr	r3, [pc, #-2448]	; 11398 <acl_create_entry@plt+0xc114>
   11d24:	mov	r0, #3
   11d28:	ldr	ip, [pc, #-2452]	; 1139c <acl_create_entry@plt+0xc118>
   11d2c:	mov	r1, #0
   11d30:	ldr	r2, [pc, #-2456]	; 113a0 <acl_create_entry@plt+0xc11c>
   11d34:	add	r3, pc, r3
   11d38:	add	ip, pc, ip
   11d3c:	str	r3, [sp]
   11d40:	add	r2, pc, r2
   11d44:	movw	r3, #1405	; 0x57d
   11d48:	str	ip, [sp, #4]
   11d4c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11d50:	b	106c8 <acl_create_entry@plt+0xb444>
   11d54:	mov	r1, #0
   11d58:	ldr	r2, [sp, #32]
   11d5c:	str	r1, [sp]
   11d60:	add	r0, sp, #180	; 0xb4
   11d64:	ldr	r3, [sp, #44]	; 0x2c
   11d68:	mov	r1, #24
   11d6c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11d70:	b	1082c <acl_create_entry@plt+0xb5a8>
   11d74:	ldr	r0, [sp, #44]	; 0x2c
   11d78:	bl	15cc4 <acl_create_entry@plt+0x10a40>
   11d7c:	add	r2, sp, #17152	; 0x4300
   11d80:	movw	r3, #48284	; 0xbc9c
   11d84:	add	r2, r2, #208	; 0xd0
   11d88:	movt	r3, #65535	; 0xffff
   11d8c:	cmp	r0, #10
   11d90:	str	r0, [r2, r3]
   11d94:	bls	11e2c <acl_create_entry@plt+0xcba8>
   11d98:	bl	342fc <acl_create_entry@plt+0x2f078>
   11d9c:	cmp	r0, #2
   11da0:	ble	1082c <acl_create_entry@plt+0xb5a8>
   11da4:	ldr	r2, [pc, #-2568]	; 113a4 <acl_create_entry@plt+0xc120>
   11da8:	mov	r0, #3
   11dac:	ldr	r3, [sp, #44]	; 0x2c
   11db0:	mov	r1, #0
   11db4:	ldr	lr, [sp, #48]	; 0x30
   11db8:	add	r2, pc, r2
   11dbc:	ldr	ip, [pc, #-2588]	; 113a8 <acl_create_entry@plt+0xc124>
   11dc0:	str	r2, [sp, #4]
   11dc4:	ldr	r2, [pc, #-2592]	; 113ac <acl_create_entry@plt+0xc128>
   11dc8:	add	ip, pc, ip
   11dcc:	str	r3, [sp, #8]
   11dd0:	movw	r3, #1391	; 0x56f
   11dd4:	str	lr, [sp, #12]
   11dd8:	add	r2, pc, r2
   11ddc:	str	r6, [sp, #16]
   11de0:	str	ip, [sp]
   11de4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11de8:	b	1082c <acl_create_entry@plt+0xb5a8>
   11dec:	bl	342fc <acl_create_entry@plt+0x2f078>
   11df0:	cmp	r0, #2
   11df4:	ble	106c8 <acl_create_entry@plt+0xb444>
   11df8:	ldr	r3, [pc, #-2640]	; 113b0 <acl_create_entry@plt+0xc12c>
   11dfc:	mov	r0, #3
   11e00:	ldr	ip, [pc, #-2644]	; 113b4 <acl_create_entry@plt+0xc130>
   11e04:	mov	r1, #0
   11e08:	ldr	r2, [pc, #-2648]	; 113b8 <acl_create_entry@plt+0xc134>
   11e0c:	add	r3, pc, r3
   11e10:	add	ip, pc, ip
   11e14:	str	r3, [sp]
   11e18:	add	r2, pc, r2
   11e1c:	movw	r3, #1381	; 0x565
   11e20:	str	ip, [sp, #4]
   11e24:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11e28:	b	106c8 <acl_create_entry@plt+0xb444>
   11e2c:	add	r1, sp, #108	; 0x6c
   11e30:	ldr	r2, [sp, #32]
   11e34:	str	r1, [sp]
   11e38:	add	r0, sp, #180	; 0xb4
   11e3c:	ldr	r3, [sp, #44]	; 0x2c
   11e40:	mov	r1, #49	; 0x31
   11e44:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11e48:	b	1082c <acl_create_entry@plt+0xb5a8>
   11e4c:	add	lr, sp, #17152	; 0x4300
   11e50:	movw	r1, #48288	; 0xbca0
   11e54:	add	lr, lr, #208	; 0xd0
   11e58:	movt	r1, #65535	; 0xffff
   11e5c:	add	r0, sp, #112	; 0x70
   11e60:	mov	ip, #11
   11e64:	str	r0, [sp]
   11e68:	add	r0, sp, #180	; 0xb4
   11e6c:	str	ip, [lr, r1]
   11e70:	mov	r1, #50	; 0x32
   11e74:	ldr	r2, [sp, #32]
   11e78:	ldr	r3, [sp, #44]	; 0x2c
   11e7c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   11e80:	b	1082c <acl_create_entry@plt+0xb5a8>
   11e84:	ldr	r1, [pc, #-2768]	; 113bc <acl_create_entry@plt+0xc138>
   11e88:	mov	r0, r8
   11e8c:	add	r1, pc, r1
   11e90:	bl	520c <strcmp@plt>
   11e94:	cmp	r0, #0
   11e98:	bne	12144 <acl_create_entry@plt+0xcec0>
   11e9c:	ldr	lr, [sp, #32]
   11ea0:	cmp	lr, #5
   11ea4:	bne	12130 <acl_create_entry@plt+0xceac>
   11ea8:	bl	342fc <acl_create_entry@plt+0x2f078>
   11eac:	cmp	r0, #2
   11eb0:	ble	106c8 <acl_create_entry@plt+0xb444>
   11eb4:	ldr	r3, [pc, #-2812]	; 113c0 <acl_create_entry@plt+0xc13c>
   11eb8:	mov	r0, #3
   11ebc:	ldr	ip, [pc, #-2816]	; 113c4 <acl_create_entry@plt+0xc140>
   11ec0:	mov	r1, #0
   11ec4:	ldr	r2, [pc, #-2820]	; 113c8 <acl_create_entry@plt+0xc144>
   11ec8:	add	r3, pc, r3
   11ecc:	add	ip, pc, ip
   11ed0:	str	r3, [sp]
   11ed4:	add	r2, pc, r2
   11ed8:	movw	r3, #1414	; 0x586
   11edc:	str	ip, [sp, #4]
   11ee0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11ee4:	b	106c8 <acl_create_entry@plt+0xb444>
   11ee8:	bl	342fc <acl_create_entry@plt+0x2f078>
   11eec:	cmp	r0, #2
   11ef0:	ble	106c8 <acl_create_entry@plt+0xb444>
   11ef4:	ldr	r3, [pc, #-2864]	; 113cc <acl_create_entry@plt+0xc148>
   11ef8:	mov	r0, #3
   11efc:	ldr	ip, [pc, #-2868]	; 113d0 <acl_create_entry@plt+0xc14c>
   11f00:	mov	r1, #0
   11f04:	ldr	r2, [pc, #-2872]	; 113d4 <acl_create_entry@plt+0xc150>
   11f08:	add	r3, pc, r3
   11f0c:	add	ip, pc, ip
   11f10:	str	r3, [sp]
   11f14:	add	r2, pc, r2
   11f18:	movw	r3, #1322	; 0x52a
   11f1c:	str	ip, [sp, #4]
   11f20:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11f24:	b	106c8 <acl_create_entry@plt+0xb444>
   11f28:	bl	342fc <acl_create_entry@plt+0x2f078>
   11f2c:	cmp	r0, #2
   11f30:	ble	1082c <acl_create_entry@plt+0xb5a8>
   11f34:	ldr	r2, [pc, #-2916]	; 113d8 <acl_create_entry@plt+0xc154>
   11f38:	mov	r0, #3
   11f3c:	ldr	r3, [sp, #48]	; 0x30
   11f40:	mov	r1, #0
   11f44:	add	r2, pc, r2
   11f48:	ldr	ip, [pc, #-2932]	; 113dc <acl_create_entry@plt+0xc158>
   11f4c:	str	r2, [sp, #4]
   11f50:	ldr	r2, [pc, #-2936]	; 113e0 <acl_create_entry@plt+0xc15c>
   11f54:	add	ip, pc, ip
   11f58:	str	r3, [sp, #8]
   11f5c:	movw	r3, #1318	; 0x526
   11f60:	str	r6, [sp, #12]
   11f64:	add	r2, pc, r2
   11f68:	str	ip, [sp]
   11f6c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   11f70:	b	1082c <acl_create_entry@plt+0xb5a8>
   11f74:	ldr	r1, [pc, #-2968]	; 113e4 <acl_create_entry@plt+0xc160>
   11f78:	mov	r0, r4
   11f7c:	add	r1, pc, r1
   11f80:	bl	520c <strcmp@plt>
   11f84:	cmp	r0, #0
   11f88:	beq	12060 <acl_create_entry@plt+0xcddc>
   11f8c:	ldr	r1, [pc, #-2988]	; 113e8 <acl_create_entry@plt+0xc164>
   11f90:	mov	r0, r4
   11f94:	add	r1, pc, r1
   11f98:	bl	520c <strcmp@plt>
   11f9c:	cmp	r0, #0
   11fa0:	beq	12044 <acl_create_entry@plt+0xcdc0>
   11fa4:	ldrb	r3, [r4]
   11fa8:	cmp	r3, #100	; 0x64
   11fac:	bne	11fc8 <acl_create_entry@plt+0xcd44>
   11fb0:	ldrb	r3, [r4, #1]
   11fb4:	cmp	r3, #98	; 0x62
   11fb8:	bne	11fc8 <acl_create_entry@plt+0xcd44>
   11fbc:	ldrb	r3, [r4, #2]
   11fc0:	cmp	r3, #0
   11fc4:	beq	121c4 <acl_create_entry@plt+0xcf40>
   11fc8:	ldr	r1, [pc, #-3044]	; 113ec <acl_create_entry@plt+0xc168>
   11fcc:	mov	r0, r4
   11fd0:	add	r1, pc, r1
   11fd4:	bl	520c <strcmp@plt>
   11fd8:	cmp	r0, #0
   11fdc:	beq	120f4 <acl_create_entry@plt+0xce70>
   11fe0:	ldr	r1, [pc, #-3064]	; 113f0 <acl_create_entry@plt+0xc16c>
   11fe4:	mov	r0, r4
   11fe8:	add	r1, pc, r1
   11fec:	bl	520c <strcmp@plt>
   11ff0:	cmp	r0, #0
   11ff4:	beq	120d8 <acl_create_entry@plt+0xce54>
   11ff8:	bl	342fc <acl_create_entry@plt+0x2f078>
   11ffc:	cmp	r0, #2
   12000:	ble	1082c <acl_create_entry@plt+0xb5a8>
   12004:	ldr	r2, [pc, #-3096]	; 113f4 <acl_create_entry@plt+0xc170>
   12008:	mov	r0, #3
   1200c:	ldr	r3, [sp, #48]	; 0x30
   12010:	mov	r1, #0
   12014:	add	r2, pc, r2
   12018:	ldr	ip, [pc, #-3112]	; 113f8 <acl_create_entry@plt+0xc174>
   1201c:	str	r2, [sp, #4]
   12020:	ldr	r2, [pc, #-3116]	; 113fc <acl_create_entry@plt+0xc178>
   12024:	add	ip, pc, ip
   12028:	str	r3, [sp, #8]
   1202c:	movw	r3, #1355	; 0x54b
   12030:	str	r6, [sp, #12]
   12034:	add	r2, pc, r2
   12038:	str	ip, [sp]
   1203c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12040:	b	1082c <acl_create_entry@plt+0xb5a8>
   12044:	str	r0, [sp]
   12048:	mov	r1, #23
   1204c:	ldr	r2, [sp, #32]
   12050:	add	r0, sp, #180	; 0xb4
   12054:	ldr	r3, [sp, #44]	; 0x2c
   12058:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1205c:	b	1082c <acl_create_entry@plt+0xb5a8>
   12060:	ldr	r0, [sp, #44]	; 0x2c
   12064:	bl	15cc4 <acl_create_entry@plt+0x10a40>
   12068:	add	r1, sp, #17152	; 0x4300
   1206c:	movw	r3, #48276	; 0xbc94
   12070:	add	r1, r1, #208	; 0xd0
   12074:	movt	r3, #65535	; 0xffff
   12078:	cmp	r0, #10
   1207c:	str	r0, [r1, r3]
   12080:	bls	12110 <acl_create_entry@plt+0xce8c>
   12084:	bl	342fc <acl_create_entry@plt+0x2f078>
   12088:	cmp	r0, #2
   1208c:	ble	1082c <acl_create_entry@plt+0xb5a8>
   12090:	ldr	r2, [pc, #-3224]	; 11400 <acl_create_entry@plt+0xc17c>
   12094:	mov	r0, #3
   12098:	ldr	r3, [sp, #44]	; 0x2c
   1209c:	mov	r1, #0
   120a0:	ldr	lr, [sp, #48]	; 0x30
   120a4:	add	r2, pc, r2
   120a8:	ldr	ip, [pc, #-3244]	; 11404 <acl_create_entry@plt+0xc180>
   120ac:	str	r2, [sp, #4]
   120b0:	ldr	r2, [pc, #-3248]	; 11408 <acl_create_entry@plt+0xc184>
   120b4:	add	ip, pc, ip
   120b8:	str	r3, [sp, #8]
   120bc:	movw	r3, #1345	; 0x541
   120c0:	str	lr, [sp, #12]
   120c4:	add	r2, pc, r2
   120c8:	str	r6, [sp, #16]
   120cc:	str	ip, [sp]
   120d0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   120d4:	b	1082c <acl_create_entry@plt+0xb5a8>
   120d8:	str	r0, [sp]
   120dc:	mov	r1, #28
   120e0:	ldr	r2, [sp, #32]
   120e4:	add	r0, sp, #180	; 0xb4
   120e8:	ldr	r3, [sp, #44]	; 0x2c
   120ec:	bl	fab0 <acl_create_entry@plt+0xa82c>
   120f0:	b	1082c <acl_create_entry@plt+0xb5a8>
   120f4:	str	r0, [sp]
   120f8:	mov	r1, #27
   120fc:	ldr	r2, [sp, #32]
   12100:	add	r0, sp, #180	; 0xb4
   12104:	ldr	r3, [sp, #44]	; 0x2c
   12108:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1210c:	b	1082c <acl_create_entry@plt+0xb5a8>
   12110:	add	r1, sp, #100	; 0x64
   12114:	ldr	r2, [sp, #32]
   12118:	str	r1, [sp]
   1211c:	add	r0, sp, #180	; 0xb4
   12120:	ldr	r3, [sp, #44]	; 0x2c
   12124:	mov	r1, #25
   12128:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1212c:	b	1082c <acl_create_entry@plt+0xb5a8>
   12130:	ldr	r1, [sp, #44]	; 0x2c
   12134:	ldr	r0, [sl, #32]
   12138:	bl	fa88 <acl_create_entry@plt+0xa804>
   1213c:	str	r0, [sp, #188]	; 0xbc
   12140:	b	1082c <acl_create_entry@plt+0xb5a8>
   12144:	ldr	r1, [pc, #-3392]	; 1140c <acl_create_entry@plt+0xc188>
   12148:	mov	r0, r8
   1214c:	add	r1, pc, r1
   12150:	bl	520c <strcmp@plt>
   12154:	cmp	r0, #0
   12158:	bne	121fc <acl_create_entry@plt+0xcf78>
   1215c:	ldr	r1, [sp, #32]
   12160:	cmp	r1, #5
   12164:	bne	121e0 <acl_create_entry@plt+0xcf5c>
   12168:	bl	342fc <acl_create_entry@plt+0x2f078>
   1216c:	cmp	r0, #2
   12170:	ble	106c8 <acl_create_entry@plt+0xb444>
   12174:	ldr	r3, [pc, #-3436]	; 11410 <acl_create_entry@plt+0xc18c>
   12178:	mov	r0, #3
   1217c:	ldr	ip, [pc, #-3440]	; 11414 <acl_create_entry@plt+0xc190>
   12180:	mov	r1, #0
   12184:	ldr	r2, [pc, #-3444]	; 11418 <acl_create_entry@plt+0xc194>
   12188:	add	r3, pc, r3
   1218c:	add	ip, pc, ip
   12190:	str	r3, [sp]
   12194:	add	r2, pc, r2
   12198:	movw	r3, #1423	; 0x58f
   1219c:	str	ip, [sp, #4]
   121a0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   121a4:	b	106c8 <acl_create_entry@plt+0xb444>
   121a8:	mov	r2, #0
   121ac:	ldr	r3, [sp, #44]	; 0x2c
   121b0:	str	r2, [sp]
   121b4:	add	r0, sp, #180	; 0xb4
   121b8:	mov	r1, #12
   121bc:	bl	fab0 <acl_create_entry@plt+0xa82c>
   121c0:	b	1082c <acl_create_entry@plt+0xb5a8>
   121c4:	str	r3, [sp]
   121c8:	add	r0, sp, #180	; 0xb4
   121cc:	ldr	r2, [sp, #32]
   121d0:	mov	r1, #26
   121d4:	ldr	r3, [sp, #44]	; 0x2c
   121d8:	bl	fab0 <acl_create_entry@plt+0xa82c>
   121dc:	b	1082c <acl_create_entry@plt+0xb5a8>
   121e0:	mov	r2, #0
   121e4:	ldr	r3, [sp, #44]	; 0x2c
   121e8:	str	r2, [sp]
   121ec:	add	r0, sp, #180	; 0xb4
   121f0:	mov	r1, #51	; 0x33
   121f4:	bl	fab0 <acl_create_entry@plt+0xa82c>
   121f8:	b	1082c <acl_create_entry@plt+0xb5a8>
   121fc:	ldr	r1, [pc, #-3560]	; 1141c <acl_create_entry@plt+0xc198>
   12200:	mov	r0, r8
   12204:	add	r1, pc, r1
   12208:	bl	f414 <acl_create_entry@plt+0xa190>
   1220c:	cmp	r0, #0
   12210:	beq	1229c <acl_create_entry@plt+0xd018>
   12214:	ldr	r2, [sp, #32]
   12218:	cmp	r2, #5
   1221c:	beq	12334 <acl_create_entry@plt+0xd0b0>
   12220:	ldr	r3, [sp, #32]
   12224:	cmp	r3, #2
   12228:	bls	12314 <acl_create_entry@plt+0xd090>
   1222c:	ldrb	r3, [fp, #1]
   12230:	cmp	r3, #37	; 0x25
   12234:	bne	12374 <acl_create_entry@plt+0xd0f0>
   12238:	ldrb	r3, [fp, #2]
   1223c:	cmp	r3, #107	; 0x6b
   12240:	bne	122f4 <acl_create_entry@plt+0xd070>
   12244:	ldrb	r3, [fp, #3]
   12248:	cmp	r3, #0
   1224c:	bne	122f4 <acl_create_entry@plt+0xd070>
   12250:	bl	342fc <acl_create_entry@plt+0x2f078>
   12254:	cmp	r0, #2
   12258:	ble	1082c <acl_create_entry@plt+0xb5a8>
   1225c:	ldr	r2, [pc, #-3652]	; 11420 <acl_create_entry@plt+0xc19c>
   12260:	mov	r0, #3
   12264:	ldr	lr, [sp, #48]	; 0x30
   12268:	mov	r1, #0
   1226c:	add	r2, pc, r2
   12270:	ldr	ip, [pc, #-3668]	; 11424 <acl_create_entry@plt+0xc1a0>
   12274:	str	r2, [sp, #4]
   12278:	mov	r3, #1440	; 0x5a0
   1227c:	ldr	r2, [pc, #-3676]	; 11428 <acl_create_entry@plt+0xc1a4>
   12280:	add	ip, pc, ip
   12284:	str	lr, [sp, #8]
   12288:	str	r6, [sp, #12]
   1228c:	add	r2, pc, r2
   12290:	str	ip, [sp]
   12294:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12298:	b	1082c <acl_create_entry@plt+0xb5a8>
   1229c:	ldr	r1, [pc, #-3704]	; 1142c <acl_create_entry@plt+0xc1a8>
   122a0:	mov	r0, r8
   122a4:	add	r1, pc, r1
   122a8:	bl	520c <strcmp@plt>
   122ac:	cmp	r0, #0
   122b0:	bne	12420 <acl_create_entry@plt+0xd19c>
   122b4:	ldr	ip, [sp, #32]
   122b8:	cmp	ip, #5
   122bc:	beq	123e0 <acl_create_entry@plt+0xd15c>
   122c0:	ldr	lr, [sp, #32]
   122c4:	str	r0, [sp]
   122c8:	cmp	lr, #2
   122cc:	bhi	123c8 <acl_create_entry@plt+0xd144>
   122d0:	mov	r2, lr
   122d4:	ldr	r3, [sp, #44]	; 0x2c
   122d8:	add	r0, sp, #180	; 0xb4
   122dc:	mov	r1, #5
   122e0:	bl	fab0 <acl_create_entry@plt+0xa82c>
   122e4:	ldrb	r2, [sp, #185]	; 0xb9
   122e8:	orr	r2, r2, #1
   122ec:	strb	r2, [sp, #185]	; 0xb9
   122f0:	b	1082c <acl_create_entry@plt+0xb5a8>
   122f4:	mov	r1, #0
   122f8:	ldr	r2, [sp, #32]
   122fc:	str	r1, [sp]
   12300:	add	r0, sp, #180	; 0xb4
   12304:	ldr	r3, [sp, #44]	; 0x2c
   12308:	mov	r1, #46	; 0x2e
   1230c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12310:	b	122e4 <acl_create_entry@plt+0xd060>
   12314:	mov	r1, #0
   12318:	mov	r2, r3
   1231c:	str	r1, [sp]
   12320:	add	r0, sp, #180	; 0xb4
   12324:	ldr	r3, [sp, #44]	; 0x2c
   12328:	mov	r1, #6
   1232c:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12330:	b	122e4 <acl_create_entry@plt+0xd060>
   12334:	bl	342fc <acl_create_entry@plt+0x2f078>
   12338:	cmp	r0, #2
   1233c:	ble	106c8 <acl_create_entry@plt+0xb444>
   12340:	ldr	r3, [pc, #-3864]	; 11430 <acl_create_entry@plt+0xc1ac>
   12344:	mov	r0, #3
   12348:	ldr	ip, [pc, #-3868]	; 11434 <acl_create_entry@plt+0xc1b0>
   1234c:	mov	r1, #0
   12350:	ldr	r2, [pc, #-3872]	; 11438 <acl_create_entry@plt+0xc1b4>
   12354:	add	r3, pc, r3
   12358:	add	ip, pc, ip
   1235c:	str	r3, [sp]
   12360:	add	r2, pc, r2
   12364:	movw	r3, #1432	; 0x598
   12368:	str	ip, [sp, #4]
   1236c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12370:	b	106c8 <acl_create_entry@plt+0xb444>
   12374:	cmp	r3, #0
   12378:	bne	122f4 <acl_create_entry@plt+0xd070>
   1237c:	bl	342fc <acl_create_entry@plt+0x2f078>
   12380:	cmp	r0, #6
   12384:	ble	1082c <acl_create_entry@plt+0xb5a8>
   12388:	ldr	r2, [pc, #-3924]	; 1143c <acl_create_entry@plt+0xc1b8>
   1238c:	mov	r0, #7
   12390:	ldr	r3, [sp, #48]	; 0x30
   12394:	mov	r1, #0
   12398:	add	r2, pc, r2
   1239c:	ldr	ip, [pc, #-3940]	; 11440 <acl_create_entry@plt+0xc1bc>
   123a0:	str	r2, [sp, #4]
   123a4:	ldr	r2, [pc, #-3944]	; 11444 <acl_create_entry@plt+0xc1c0>
   123a8:	add	ip, pc, ip
   123ac:	str	r3, [sp, #8]
   123b0:	movw	r3, #1445	; 0x5a5
   123b4:	str	r6, [sp, #12]
   123b8:	add	r2, pc, r2
   123bc:	str	ip, [sp]
   123c0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   123c4:	b	1082c <acl_create_entry@plt+0xb5a8>
   123c8:	ldr	r2, [sp, #32]
   123cc:	add	r0, sp, #180	; 0xb4
   123d0:	ldr	r3, [sp, #44]	; 0x2c
   123d4:	mov	r1, #47	; 0x2f
   123d8:	bl	fab0 <acl_create_entry@plt+0xa82c>
   123dc:	b	122e4 <acl_create_entry@plt+0xd060>
   123e0:	bl	342fc <acl_create_entry@plt+0x2f078>
   123e4:	cmp	r0, #2
   123e8:	ble	106c8 <acl_create_entry@plt+0xb444>
   123ec:	ldr	r3, [pc, #-4012]	; 11448 <acl_create_entry@plt+0xc1c4>
   123f0:	mov	r0, #3
   123f4:	ldr	ip, [pc, #-4016]	; 1144c <acl_create_entry@plt+0xc1c8>
   123f8:	mov	r1, #0
   123fc:	ldr	r2, [pc, #-4020]	; 11450 <acl_create_entry@plt+0xc1cc>
   12400:	add	r3, pc, r3
   12404:	add	ip, pc, ip
   12408:	str	r3, [sp]
   1240c:	add	r2, pc, r2
   12410:	mov	r3, #1456	; 0x5b0
   12414:	str	ip, [sp, #4]
   12418:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1241c:	b	106c8 <acl_create_entry@plt+0xb444>
   12420:	ldr	r1, [pc, #-4052]	; 11454 <acl_create_entry@plt+0xc1d0>
   12424:	mov	r0, r8
   12428:	add	r1, pc, r1
   1242c:	bl	520c <strcmp@plt>
   12430:	cmp	r0, #0
   12434:	bne	124c8 <acl_create_entry@plt+0xd244>
   12438:	ldr	r1, [sp, #32]
   1243c:	cmp	r1, #5
   12440:	beq	1294c <acl_create_entry@plt+0xd6c8>
   12444:	add	r8, sp, #208	; 0xd0
   12448:	mov	r2, #10
   1244c:	ldr	r0, [sp, #44]	; 0x2c
   12450:	sub	r1, r8, #88	; 0x58
   12454:	bl	4d20 <strtoul@plt>
   12458:	add	ip, sp, #17152	; 0x4300
   1245c:	add	ip, ip, #208	; 0xd0
   12460:	movw	r2, #48296	; 0xbca8
   12464:	movt	r2, #65535	; 0xffff
   12468:	movw	r3, #48292	; 0xbca4
   1246c:	movt	r3, #65535	; 0xffff
   12470:	ldr	r2, [ip, r2]
   12474:	str	r0, [ip, r3]
   12478:	ldrb	r3, [r2]
   1247c:	cmp	r3, #0
   12480:	beq	126e0 <acl_create_entry@plt+0xd45c>
   12484:	ldr	r3, [sl, #16]
   12488:	cmp	r3, #0
   1248c:	ble	126fc <acl_create_entry@plt+0xd478>
   12490:	ldr	r0, [pc, #2596]	; 12ebc <acl_create_entry@plt+0xdc38>
   12494:	ldrb	r1, [fp, #1]
   12498:	add	r0, pc, r0
   1249c:	bl	49e4 <strchr@plt>
   124a0:	cmp	r0, #0
   124a4:	beq	12570 <acl_create_entry@plt+0xd2ec>
   124a8:	mov	r1, #0
   124ac:	ldr	r2, [sp, #32]
   124b0:	str	r1, [sp]
   124b4:	add	r0, sp, #180	; 0xb4
   124b8:	ldr	r3, [sp, #44]	; 0x2c
   124bc:	mov	r1, #36	; 0x24
   124c0:	bl	fab0 <acl_create_entry@plt+0xa82c>
   124c4:	b	122e4 <acl_create_entry@plt+0xd060>
   124c8:	ldr	r1, [pc, #2544]	; 12ec0 <acl_create_entry@plt+0xdc3c>
   124cc:	mov	r0, r8
   124d0:	add	r1, pc, r1
   124d4:	bl	520c <strcmp@plt>
   124d8:	cmp	r0, #0
   124dc:	bne	128cc <acl_create_entry@plt+0xd648>
   124e0:	ldr	r1, [sp, #32]
   124e4:	cmp	r1, #5
   124e8:	beq	1288c <acl_create_entry@plt+0xd608>
   124ec:	add	r8, sp, #208	; 0xd0
   124f0:	mov	r2, #10
   124f4:	ldr	r0, [sp, #44]	; 0x2c
   124f8:	sub	r1, r8, #80	; 0x50
   124fc:	bl	4d20 <strtoul@plt>
   12500:	add	ip, sp, #17152	; 0x4300
   12504:	add	ip, ip, #208	; 0xd0
   12508:	movw	r2, #48304	; 0xbcb0
   1250c:	movt	r2, #65535	; 0xffff
   12510:	movw	r3, #48300	; 0xbcac
   12514:	movt	r3, #65535	; 0xffff
   12518:	ldr	r2, [ip, r2]
   1251c:	str	r0, [ip, r3]
   12520:	ldrb	r3, [r2]
   12524:	cmp	r3, #0
   12528:	beq	129d0 <acl_create_entry@plt+0xd74c>
   1252c:	ldr	r3, [sl, #16]
   12530:	cmp	r3, #0
   12534:	ble	12884 <acl_create_entry@plt+0xd600>
   12538:	ldr	r0, [pc, #2436]	; 12ec4 <acl_create_entry@plt+0xdc40>
   1253c:	ldrb	r1, [fp, #1]
   12540:	add	r0, pc, r0
   12544:	bl	49e4 <strchr@plt>
   12548:	cmp	r0, #0
   1254c:	beq	12704 <acl_create_entry@plt+0xd480>
   12550:	mov	r1, #0
   12554:	ldr	r2, [sp, #32]
   12558:	str	r1, [sp]
   1255c:	add	r0, sp, #180	; 0xb4
   12560:	ldr	r3, [sp, #44]	; 0x2c
   12564:	mov	r1, #37	; 0x25
   12568:	bl	fab0 <acl_create_entry@plt+0xa82c>
   1256c:	b	122e4 <acl_create_entry@plt+0xd060>
   12570:	ldr	r3, [sl, #40]	; 0x28
   12574:	add	lr, sp, #17152	; 0x4300
   12578:	ldr	ip, [sp, #44]	; 0x2c
   1257c:	add	lr, lr, #208	; 0xd0
   12580:	movw	r1, #48328	; 0xbcc8
   12584:	movw	r2, #48332	; 0xbccc
   12588:	movt	r1, #65535	; 0xffff
   1258c:	movt	r2, #65535	; 0xffff
   12590:	cmp	r3, #0
   12594:	str	ip, [lr, r1]
   12598:	str	r0, [lr, r2]
   1259c:	beq	12608 <acl_create_entry@plt+0xd384>
   125a0:	ldr	r2, [sl, #32]
   125a4:	mov	ip, r5
   125a8:	ldr	r4, [sl, #36]	; 0x24
   125ac:	mov	r5, r3
   125b0:	mov	fp, r0
   125b4:	mov	r3, r8
   125b8:	ldr	r2, [r2]
   125bc:	mov	r8, r6
   125c0:	mov	r6, r2
   125c4:	ldr	r0, [r4]
   125c8:	ldr	r1, [sp, #44]	; 0x2c
   125cc:	add	r0, r6, r0
   125d0:	str	r3, [sp, #24]
   125d4:	str	ip, [sp, #28]
   125d8:	bl	520c <strcmp@plt>
   125dc:	ldr	r3, [sp, #24]
   125e0:	ldr	ip, [sp, #28]
   125e4:	cmp	r0, #0
   125e8:	beq	1298c <acl_create_entry@plt+0xd708>
   125ec:	add	fp, fp, #1
   125f0:	add	r4, r4, #8
   125f4:	cmp	fp, r5
   125f8:	bne	125c4 <acl_create_entry@plt+0xd340>
   125fc:	mov	r6, r8
   12600:	mov	r5, ip
   12604:	mov	r8, r3
   12608:	mov	r3, #0
   1260c:	sub	r0, r8, #56	; 0x38
   12610:	mov	r2, r3
   12614:	str	r3, [sp]
   12618:	sub	r1, r8, #52	; 0x34
   1261c:	bl	3a71c <acl_create_entry@plt+0x35498>
   12620:	subs	r4, r0, #0
   12624:	blt	12ad0 <acl_create_entry@plt+0xd84c>
   12628:	ldr	r2, [sl, #40]	; 0x28
   1262c:	ldr	r3, [sl, #44]	; 0x2c
   12630:	add	r1, r2, #1
   12634:	cmp	r1, r3
   12638:	bcc	12ac8 <acl_create_entry@plt+0xd844>
   1263c:	cmp	r3, #0
   12640:	ldr	r0, [sl, #36]	; 0x24
   12644:	movne	r4, r3
   12648:	moveq	r4, #8
   1264c:	add	r1, r4, r3
   12650:	lsl	r1, r1, #3
   12654:	bl	5194 <realloc@plt>
   12658:	cmp	r0, #0
   1265c:	beq	12ab0 <acl_create_entry@plt+0xd82c>
   12660:	ldr	r2, [sl, #40]	; 0x28
   12664:	mov	r3, r0
   12668:	ldr	r1, [sl, #44]	; 0x2c
   1266c:	str	r0, [sl, #36]	; 0x24
   12670:	add	r4, r1, r4
   12674:	str	r4, [sl, #44]	; 0x2c
   12678:	add	lr, sp, #17152	; 0x4300
   1267c:	movw	r1, #48332	; 0xbccc
   12680:	add	lr, lr, #208	; 0xd0
   12684:	movt	r1, #65535	; 0xffff
   12688:	add	r2, r3, r2, lsl #3
   1268c:	movw	r3, #48328	; 0xbcc8
   12690:	ldr	r0, [lr, r1]
   12694:	movt	r3, #65535	; 0xffff
   12698:	ldr	r1, [lr, r3]
   1269c:	str	r0, [r2, #4]
   126a0:	ldr	r0, [sl, #32]
   126a4:	bl	fa88 <acl_create_entry@plt+0xa804>
   126a8:	cmp	r0, #0
   126ac:	beq	12a98 <acl_create_entry@plt+0xd814>
   126b0:	ldr	r1, [sl, #40]	; 0x28
   126b4:	movw	r3, #48332	; 0xbccc
   126b8:	ldr	r2, [sl, #36]	; 0x24
   126bc:	movt	r3, #65535	; 0xffff
   126c0:	str	r0, [r2, r1, lsl #3]
   126c4:	add	r2, sp, #17152	; 0x4300
   126c8:	add	r2, r2, #208	; 0xd0
   126cc:	ldr	r3, [r2, r3]
   126d0:	ldr	r2, [sl, #40]	; 0x28
   126d4:	add	r2, r2, #1
   126d8:	str	r2, [sl, #40]	; 0x28
   126dc:	b	1299c <acl_create_entry@plt+0xd718>
   126e0:	sub	r8, r8, #92	; 0x5c
   126e4:	ldr	r2, [sp, #32]
   126e8:	str	r8, [sp]
   126ec:	add	r0, sp, #180	; 0xb4
   126f0:	mov	r1, #39	; 0x27
   126f4:	bl	fab0 <acl_create_entry@plt+0xa82c>
   126f8:	b	122e4 <acl_create_entry@plt+0xd060>
   126fc:	beq	124a8 <acl_create_entry@plt+0xd224>
   12700:	b	122e4 <acl_create_entry@plt+0xd060>
   12704:	ldr	r3, [sl, #52]	; 0x34
   12708:	add	lr, sp, #17152	; 0x4300
   1270c:	ldr	ip, [sp, #44]	; 0x2c
   12710:	add	lr, lr, #208	; 0xd0
   12714:	movw	r1, #48336	; 0xbcd0
   12718:	movw	r2, #48340	; 0xbcd4
   1271c:	movt	r1, #65535	; 0xffff
   12720:	movt	r2, #65535	; 0xffff
   12724:	cmp	r3, #0
   12728:	str	ip, [lr, r1]
   1272c:	str	r0, [lr, r2]
   12730:	beq	1279c <acl_create_entry@plt+0xd518>
   12734:	ldr	r2, [sl, #32]
   12738:	mov	ip, r5
   1273c:	ldr	r4, [sl, #48]	; 0x30
   12740:	mov	r5, r3
   12744:	mov	fp, r0
   12748:	mov	r3, r8
   1274c:	ldr	r2, [r2]
   12750:	mov	r8, r6
   12754:	mov	r6, r2
   12758:	ldr	r0, [r4]
   1275c:	ldr	r1, [sp, #44]	; 0x2c
   12760:	add	r0, r6, r0
   12764:	str	r3, [sp, #24]
   12768:	str	ip, [sp, #28]
   1276c:	bl	520c <strcmp@plt>
   12770:	ldr	r3, [sp, #24]
   12774:	ldr	ip, [sp, #28]
   12778:	cmp	r0, #0
   1277c:	beq	129ec <acl_create_entry@plt+0xd768>
   12780:	add	fp, fp, #1
   12784:	add	r4, r4, #8
   12788:	cmp	fp, r5
   1278c:	bne	12758 <acl_create_entry@plt+0xd4d4>
   12790:	mov	r6, r8
   12794:	mov	r5, ip
   12798:	mov	r8, r3
   1279c:	sub	r0, r8, #48	; 0x30
   127a0:	sub	r1, r8, #44	; 0x2c
   127a4:	bl	3a920 <acl_create_entry@plt+0x3569c>
   127a8:	subs	r4, r0, #0
   127ac:	blt	12a38 <acl_create_entry@plt+0xd7b4>
   127b0:	ldr	r2, [sl, #52]	; 0x34
   127b4:	ldr	r3, [sl, #56]	; 0x38
   127b8:	add	r1, r2, #1
   127bc:	cmp	r1, r3
   127c0:	bcc	12a30 <acl_create_entry@plt+0xd7ac>
   127c4:	cmp	r3, #0
   127c8:	ldr	r0, [sl, #48]	; 0x30
   127cc:	movne	r4, r3
   127d0:	moveq	r4, #8
   127d4:	add	r1, r4, r3
   127d8:	lsl	r1, r1, #3
   127dc:	bl	5194 <realloc@plt>
   127e0:	cmp	r0, #0
   127e4:	beq	12a18 <acl_create_entry@plt+0xd794>
   127e8:	ldr	r2, [sl, #52]	; 0x34
   127ec:	mov	r3, r0
   127f0:	ldr	r1, [sl, #56]	; 0x38
   127f4:	str	r0, [sl, #48]	; 0x30
   127f8:	add	r4, r1, r4
   127fc:	str	r4, [sl, #56]	; 0x38
   12800:	add	lr, sp, #17152	; 0x4300
   12804:	movw	r1, #48340	; 0xbcd4
   12808:	add	lr, lr, #208	; 0xd0
   1280c:	movt	r1, #65535	; 0xffff
   12810:	add	r2, r3, r2, lsl #3
   12814:	movw	r3, #48336	; 0xbcd0
   12818:	ldr	r0, [lr, r1]
   1281c:	movt	r3, #65535	; 0xffff
   12820:	ldr	r1, [lr, r3]
   12824:	str	r0, [r2, #4]
   12828:	ldr	r0, [sl, #32]
   1282c:	bl	fa88 <acl_create_entry@plt+0xa804>
   12830:	cmp	r0, #0
   12834:	beq	12a00 <acl_create_entry@plt+0xd77c>
   12838:	ldr	r1, [sl, #52]	; 0x34
   1283c:	movw	r3, #48340	; 0xbcd4
   12840:	ldr	r2, [sl, #48]	; 0x30
   12844:	movt	r3, #65535	; 0xffff
   12848:	str	r0, [r2, r1, lsl #3]
   1284c:	add	r2, sp, #17152	; 0x4300
   12850:	add	r2, r2, #208	; 0xd0
   12854:	ldr	r3, [r2, r3]
   12858:	ldr	r2, [sl, #52]	; 0x34
   1285c:	add	r2, r2, #1
   12860:	str	r2, [sl, #52]	; 0x34
   12864:	movw	ip, #48300	; 0xbcac
   12868:	sub	r8, r8, #84	; 0x54
   1286c:	movt	ip, #65535	; 0xffff
   12870:	ldr	r2, [sp, #32]
   12874:	str	r8, [sp]
   12878:	add	r0, sp, #180	; 0xb4
   1287c:	mov	r1, #40	; 0x28
   12880:	b	129b8 <acl_create_entry@plt+0xd734>
   12884:	beq	12550 <acl_create_entry@plt+0xd2cc>
   12888:	b	122e4 <acl_create_entry@plt+0xd060>
   1288c:	bl	342fc <acl_create_entry@plt+0x2f078>
   12890:	cmp	r0, #2
   12894:	ble	106c8 <acl_create_entry@plt+0xb444>
   12898:	ldr	r3, [pc, #1576]	; 12ec8 <acl_create_entry@plt+0xdc44>
   1289c:	mov	r0, #3
   128a0:	ldr	ip, [pc, #1572]	; 12ecc <acl_create_entry@plt+0xdc48>
   128a4:	mov	r1, #0
   128a8:	ldr	r2, [pc, #1568]	; 12ed0 <acl_create_entry@plt+0xdc4c>
   128ac:	add	r3, pc, r3
   128b0:	add	ip, pc, ip
   128b4:	str	r3, [sp]
   128b8:	add	r2, pc, r2
   128bc:	movw	r3, #1494	; 0x5d6
   128c0:	str	ip, [sp, #4]
   128c4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   128c8:	b	106c8 <acl_create_entry@plt+0xb444>
   128cc:	ldr	r1, [pc, #1536]	; 12ed4 <acl_create_entry@plt+0xdc50>
   128d0:	mov	r0, r8
   128d4:	add	r1, pc, r1
   128d8:	bl	520c <strcmp@plt>
   128dc:	subs	fp, r0, #0
   128e0:	bne	12be0 <acl_create_entry@plt+0xd95c>
   128e4:	ldr	r1, [sp, #32]
   128e8:	cmp	r1, #5
   128ec:	beq	12b30 <acl_create_entry@plt+0xd8ac>
   128f0:	mov	r2, #8
   128f4:	ldr	r0, [sp, #44]	; 0x2c
   128f8:	add	r1, sp, #136	; 0x88
   128fc:	add	r4, sp, #208	; 0xd0
   12900:	bl	4da4 <strtol@plt>
   12904:	add	ip, sp, #17152	; 0x4300
   12908:	add	ip, ip, #208	; 0xd0
   1290c:	movw	r2, #48312	; 0xbcb8
   12910:	movt	r2, #65535	; 0xffff
   12914:	movw	r3, #48308	; 0xbcb4
   12918:	movt	r3, #65535	; 0xffff
   1291c:	ldr	r2, [ip, r2]
   12920:	str	r0, [ip, r3]
   12924:	ldrb	r3, [r2]
   12928:	cmp	r3, #0
   1292c:	bne	12b70 <acl_create_entry@plt+0xd8ec>
   12930:	sub	r4, r4, #76	; 0x4c
   12934:	ldr	r2, [sp, #32]
   12938:	str	r4, [sp]
   1293c:	add	r0, sp, #180	; 0xb4
   12940:	mov	r1, #41	; 0x29
   12944:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12948:	b	122e4 <acl_create_entry@plt+0xd060>
   1294c:	bl	342fc <acl_create_entry@plt+0x2f078>
   12950:	cmp	r0, #2
   12954:	ble	106c8 <acl_create_entry@plt+0xb444>
   12958:	ldr	r3, [pc, #1400]	; 12ed8 <acl_create_entry@plt+0xdc54>
   1295c:	mov	r0, #3
   12960:	ldr	ip, [pc, #1396]	; 12edc <acl_create_entry@plt+0xdc58>
   12964:	mov	r1, #0
   12968:	ldr	r2, [pc, #1392]	; 12ee0 <acl_create_entry@plt+0xdc5c>
   1296c:	add	r3, pc, r3
   12970:	add	ip, pc, ip
   12974:	str	r3, [sp]
   12978:	add	r2, pc, r2
   1297c:	mov	r3, #1472	; 0x5c0
   12980:	str	ip, [sp, #4]
   12984:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12988:	b	106c8 <acl_create_entry@plt+0xb444>
   1298c:	mov	r6, r8
   12990:	mov	r8, r3
   12994:	ldr	r3, [r4, #4]
   12998:	mov	r5, ip
   1299c:	ldr	r2, [sp, #32]
   129a0:	movw	ip, #48292	; 0xbca4
   129a4:	add	r0, sp, #180	; 0xb4
   129a8:	movt	ip, #65535	; 0xffff
   129ac:	mov	r1, #39	; 0x27
   129b0:	sub	r8, r8, #92	; 0x5c
   129b4:	str	r8, [sp]
   129b8:	add	lr, sp, #17152	; 0x4300
   129bc:	add	lr, lr, #208	; 0xd0
   129c0:	str	r3, [lr, ip]
   129c4:	mov	r3, #0
   129c8:	bl	fab0 <acl_create_entry@plt+0xa82c>
   129cc:	b	122e4 <acl_create_entry@plt+0xd060>
   129d0:	sub	r8, r8, #84	; 0x54
   129d4:	ldr	r2, [sp, #32]
   129d8:	str	r8, [sp]
   129dc:	add	r0, sp, #180	; 0xb4
   129e0:	mov	r1, #40	; 0x28
   129e4:	bl	fab0 <acl_create_entry@plt+0xa82c>
   129e8:	b	122e4 <acl_create_entry@plt+0xd060>
   129ec:	mov	r6, r8
   129f0:	mov	r5, ip
   129f4:	mov	r8, r3
   129f8:	ldr	r3, [r4, #4]
   129fc:	b	12864 <acl_create_entry@plt+0xd5e0>
   12a00:	add	r1, sp, #17152	; 0x4300
   12a04:	movw	r3, #48340	; 0xbcd4
   12a08:	add	r1, r1, #208	; 0xd0
   12a0c:	movt	r3, #65535	; 0xffff
   12a10:	ldr	r3, [r1, r3]
   12a14:	b	12864 <acl_create_entry@plt+0xd5e0>
   12a18:	add	ip, sp, #17152	; 0x4300
   12a1c:	movw	r3, #48340	; 0xbcd4
   12a20:	add	ip, ip, #208	; 0xd0
   12a24:	movt	r3, #65535	; 0xffff
   12a28:	ldr	r3, [ip, r3]
   12a2c:	b	12864 <acl_create_entry@plt+0xd5e0>
   12a30:	ldr	r3, [sl, #48]	; 0x30
   12a34:	b	12800 <acl_create_entry@plt+0xd57c>
   12a38:	add	r3, r4, #3
   12a3c:	cmp	r3, #1
   12a40:	bls	12b8c <acl_create_entry@plt+0xd908>
   12a44:	bl	342fc <acl_create_entry@plt+0x2f078>
   12a48:	cmp	r0, #2
   12a4c:	ble	127b0 <acl_create_entry@plt+0xd52c>
   12a50:	add	r2, sp, #17152	; 0x4300
   12a54:	movw	r3, #48336	; 0xbcd0
   12a58:	add	r2, r2, #208	; 0xd0
   12a5c:	movt	r3, #65535	; 0xffff
   12a60:	ldr	lr, [pc, #1148]	; 12ee4 <acl_create_entry@plt+0xdc60>
   12a64:	mov	r1, r4
   12a68:	ldr	ip, [r2, r3]
   12a6c:	mov	r0, #3
   12a70:	ldr	r2, [pc, #1136]	; 12ee8 <acl_create_entry@plt+0xdc64>
   12a74:	add	lr, pc, lr
   12a78:	movw	r3, #531	; 0x213
   12a7c:	str	lr, [sp]
   12a80:	add	r2, pc, r2
   12a84:	stmib	sp, {r2, ip}
   12a88:	ldr	r2, [pc, #1116]	; 12eec <acl_create_entry@plt+0xdc68>
   12a8c:	add	r2, pc, r2
   12a90:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12a94:	b	127b0 <acl_create_entry@plt+0xd52c>
   12a98:	add	r1, sp, #17152	; 0x4300
   12a9c:	movw	r3, #48332	; 0xbccc
   12aa0:	add	r1, r1, #208	; 0xd0
   12aa4:	movt	r3, #65535	; 0xffff
   12aa8:	ldr	r3, [r1, r3]
   12aac:	b	1299c <acl_create_entry@plt+0xd718>
   12ab0:	add	ip, sp, #17152	; 0x4300
   12ab4:	movw	r3, #48332	; 0xbccc
   12ab8:	add	ip, ip, #208	; 0xd0
   12abc:	movt	r3, #65535	; 0xffff
   12ac0:	ldr	r3, [ip, r3]
   12ac4:	b	1299c <acl_create_entry@plt+0xd718>
   12ac8:	ldr	r3, [sl, #36]	; 0x24
   12acc:	b	12678 <acl_create_entry@plt+0xd3f4>
   12ad0:	add	r3, r4, #3
   12ad4:	cmp	r3, #1
   12ad8:	bls	12e2c <acl_create_entry@plt+0xdba8>
   12adc:	bl	342fc <acl_create_entry@plt+0x2f078>
   12ae0:	cmp	r0, #2
   12ae4:	ble	12628 <acl_create_entry@plt+0xd3a4>
   12ae8:	add	r2, sp, #17152	; 0x4300
   12aec:	movw	r3, #48328	; 0xbcc8
   12af0:	add	r2, r2, #208	; 0xd0
   12af4:	movt	r3, #65535	; 0xffff
   12af8:	ldr	lr, [pc, #1008]	; 12ef0 <acl_create_entry@plt+0xdc6c>
   12afc:	mov	r1, r4
   12b00:	ldr	ip, [r2, r3]
   12b04:	mov	r0, #3
   12b08:	ldr	r2, [pc, #996]	; 12ef4 <acl_create_entry@plt+0xdc70>
   12b0c:	add	lr, pc, lr
   12b10:	mov	r3, #484	; 0x1e4
   12b14:	str	lr, [sp]
   12b18:	add	r2, pc, r2
   12b1c:	stmib	sp, {r2, ip}
   12b20:	ldr	r2, [pc, #976]	; 12ef8 <acl_create_entry@plt+0xdc74>
   12b24:	add	r2, pc, r2
   12b28:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12b2c:	b	12628 <acl_create_entry@plt+0xd3a4>
   12b30:	bl	342fc <acl_create_entry@plt+0x2f078>
   12b34:	cmp	r0, #2
   12b38:	ble	106c8 <acl_create_entry@plt+0xb444>
   12b3c:	ldr	r3, [pc, #952]	; 12efc <acl_create_entry@plt+0xdc78>
   12b40:	mov	r0, #3
   12b44:	ldr	ip, [pc, #948]	; 12f00 <acl_create_entry@plt+0xdc7c>
   12b48:	mov	r1, #0
   12b4c:	ldr	r2, [pc, #944]	; 12f04 <acl_create_entry@plt+0xdc80>
   12b50:	add	r3, pc, r3
   12b54:	add	ip, pc, ip
   12b58:	str	r3, [sp]
   12b5c:	add	r2, pc, r2
   12b60:	movw	r3, #1516	; 0x5ec
   12b64:	str	ip, [sp, #4]
   12b68:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12b6c:	b	106c8 <acl_create_entry@plt+0xb444>
   12b70:	str	fp, [sp]
   12b74:	add	r0, sp, #180	; 0xb4
   12b78:	ldr	r2, [sp, #32]
   12b7c:	mov	r1, #38	; 0x26
   12b80:	ldr	r3, [sp, #44]	; 0x2c
   12b84:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12b88:	b	122e4 <acl_create_entry@plt+0xd060>
   12b8c:	bl	342fc <acl_create_entry@plt+0x2f078>
   12b90:	cmp	r0, #2
   12b94:	ble	127b0 <acl_create_entry@plt+0xd52c>
   12b98:	add	r1, sp, #17152	; 0x4300
   12b9c:	movw	r3, #48336	; 0xbcd0
   12ba0:	add	r1, r1, #208	; 0xd0
   12ba4:	movt	r3, #65535	; 0xffff
   12ba8:	ldr	r2, [pc, #856]	; 12f08 <acl_create_entry@plt+0xdc84>
   12bac:	mov	r0, #3
   12bb0:	ldr	ip, [r1, r3]
   12bb4:	mov	r1, #0
   12bb8:	add	r2, pc, r2
   12bbc:	ldr	lr, [pc, #840]	; 12f0c <acl_create_entry@plt+0xdc88>
   12bc0:	movw	r3, #529	; 0x211
   12bc4:	stmib	sp, {r2, ip}
   12bc8:	add	lr, pc, lr
   12bcc:	ldr	r2, [pc, #828]	; 12f10 <acl_create_entry@plt+0xdc8c>
   12bd0:	str	lr, [sp]
   12bd4:	add	r2, pc, r2
   12bd8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12bdc:	b	127b0 <acl_create_entry@plt+0xd52c>
   12be0:	ldr	r1, [pc, #812]	; 12f14 <acl_create_entry@plt+0xdc90>
   12be4:	mov	r0, r8
   12be8:	add	r1, pc, r1
   12bec:	bl	520c <strcmp@plt>
   12bf0:	subs	r4, r0, #0
   12bf4:	bne	12d68 <acl_create_entry@plt+0xdae4>
   12bf8:	ldr	r1, [sp, #32]
   12bfc:	cmp	r1, #5
   12c00:	beq	12db8 <acl_create_entry@plt+0xdb34>
   12c04:	ldr	r1, [pc, #780]	; 12f18 <acl_create_entry@plt+0xdc94>
   12c08:	ldr	r0, [sp, #44]	; 0x2c
   12c0c:	add	r1, pc, r1
   12c10:	bl	4e7c <strstr@plt>
   12c14:	cmp	r0, #0
   12c18:	beq	12c5c <acl_create_entry@plt+0xd9d8>
   12c1c:	mov	r1, r4
   12c20:	mov	r2, #10
   12c24:	add	r0, r0, #14
   12c28:	bl	4da4 <strtol@plt>
   12c2c:	add	lr, sp, #17152	; 0x4300
   12c30:	movw	ip, #48316	; 0xbcbc
   12c34:	add	lr, lr, #208	; 0xd0
   12c38:	movt	ip, #65535	; 0xffff
   12c3c:	add	r2, sp, #140	; 0x8c
   12c40:	mov	r3, r4
   12c44:	str	r2, [sp]
   12c48:	mov	r1, #35	; 0x23
   12c4c:	ldr	r2, [sp, #32]
   12c50:	str	r0, [lr, ip]
   12c54:	add	r0, sp, #180	; 0xb4
   12c58:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12c5c:	ldr	r1, [pc, #696]	; 12f1c <acl_create_entry@plt+0xdc98>
   12c60:	ldr	r0, [sp, #44]	; 0x2c
   12c64:	add	r1, pc, r1
   12c68:	bl	4e7c <strstr@plt>
   12c6c:	cmp	r0, #0
   12c70:	beq	12ca8 <acl_create_entry@plt+0xda24>
   12c74:	add	r8, r0, #14
   12c78:	ldr	r1, [pc, #672]	; 12f20 <acl_create_entry@plt+0xdc9c>
   12c7c:	mov	r0, r8
   12c80:	add	r1, pc, r1
   12c84:	bl	f414 <acl_create_entry@plt+0xa190>
   12c88:	subs	r4, r0, #0
   12c8c:	beq	12df8 <acl_create_entry@plt+0xdb74>
   12c90:	mov	r3, #0
   12c94:	add	r0, sp, #180	; 0xb4
   12c98:	str	r3, [sp]
   12c9c:	mov	r1, #31
   12ca0:	ldr	r2, [sp, #32]
   12ca4:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12ca8:	ldr	r1, [pc, #628]	; 12f24 <acl_create_entry@plt+0xdca0>
   12cac:	ldr	r0, [sp, #44]	; 0x2c
   12cb0:	add	r1, pc, r1
   12cb4:	bl	4e7c <strstr@plt>
   12cb8:	cmp	r0, #0
   12cbc:	beq	12cd8 <acl_create_entry@plt+0xda54>
   12cc0:	mov	r3, #0
   12cc4:	add	r0, sp, #180	; 0xb4
   12cc8:	str	r3, [sp]
   12ccc:	mov	r1, #33	; 0x21
   12cd0:	ldr	r2, [sp, #32]
   12cd4:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12cd8:	ldr	r1, [pc, #584]	; 12f28 <acl_create_entry@plt+0xdca4>
   12cdc:	ldr	r0, [sp, #44]	; 0x2c
   12ce0:	add	r1, pc, r1
   12ce4:	bl	4e7c <strstr@plt>
   12ce8:	subs	r4, r0, #0
   12cec:	beq	12e80 <acl_create_entry@plt+0xdbfc>
   12cf0:	movw	r2, #48320	; 0xbcc0
   12cf4:	mov	ip, #0
   12cf8:	movt	r2, #65535	; 0xffff
   12cfc:	add	r0, sp, #180	; 0xb4
   12d00:	add	r1, sp, #144	; 0x90
   12d04:	mov	r3, ip
   12d08:	str	r1, [sp]
   12d0c:	mov	r1, #34	; 0x22
   12d10:	add	lr, sp, #17152	; 0x4300
   12d14:	add	lr, lr, #208	; 0xd0
   12d18:	str	ip, [lr, r2]
   12d1c:	ldr	r2, [sp, #32]
   12d20:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12d24:	ldr	r1, [pc, #512]	; 12f2c <acl_create_entry@plt+0xdca8>
   12d28:	ldr	r0, [sp, #44]	; 0x2c
   12d2c:	add	r1, pc, r1
   12d30:	bl	4e7c <strstr@plt>
   12d34:	subs	r3, r0, #0
   12d38:	beq	1082c <acl_create_entry@plt+0xb5a8>
   12d3c:	mov	r1, #0
   12d40:	ldr	r2, [sp, #32]
   12d44:	str	r1, [sp]
   12d48:	add	r3, r3, #12
   12d4c:	add	r0, sp, #180	; 0xb4
   12d50:	mov	r1, #43	; 0x2b
   12d54:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12d58:	ldrb	r2, [sp, #185]	; 0xb9
   12d5c:	orr	r2, r2, #2
   12d60:	strb	r2, [sp, #185]	; 0xb9
   12d64:	b	1082c <acl_create_entry@plt+0xb5a8>
   12d68:	bl	342fc <acl_create_entry@plt+0x2f078>
   12d6c:	cmp	r0, #2
   12d70:	ble	106c8 <acl_create_entry@plt+0xb444>
   12d74:	ldr	r2, [pc, #436]	; 12f30 <acl_create_entry@plt+0xdcac>
   12d78:	mov	r0, #3
   12d7c:	ldr	lr, [sp, #48]	; 0x30
   12d80:	mov	r1, #0
   12d84:	add	r2, pc, r2
   12d88:	ldr	ip, [pc, #420]	; 12f34 <acl_create_entry@plt+0xdcb0>
   12d8c:	str	r2, [sp, #4]
   12d90:	movw	r3, #1580	; 0x62c
   12d94:	ldr	r2, [pc, #412]	; 12f38 <acl_create_entry@plt+0xdcb4>
   12d98:	add	ip, pc, ip
   12d9c:	str	r8, [sp, #8]
   12da0:	str	lr, [sp, #12]
   12da4:	add	r2, pc, r2
   12da8:	str	r6, [sp, #16]
   12dac:	str	ip, [sp]
   12db0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12db4:	b	106c8 <acl_create_entry@plt+0xb444>
   12db8:	bl	342fc <acl_create_entry@plt+0x2f078>
   12dbc:	cmp	r0, #2
   12dc0:	ble	106c8 <acl_create_entry@plt+0xb444>
   12dc4:	ldr	r3, [pc, #368]	; 12f3c <acl_create_entry@plt+0xdcb8>
   12dc8:	mov	r0, #3
   12dcc:	ldr	ip, [pc, #364]	; 12f40 <acl_create_entry@plt+0xdcbc>
   12dd0:	mov	r1, #0
   12dd4:	ldr	r2, [pc, #360]	; 12f44 <acl_create_entry@plt+0xdcc0>
   12dd8:	add	r3, pc, r3
   12ddc:	add	ip, pc, ip
   12de0:	str	r3, [sp]
   12de4:	add	r2, pc, r2
   12de8:	movw	r3, #1533	; 0x5fd
   12dec:	str	ip, [sp, #4]
   12df0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12df4:	b	106c8 <acl_create_entry@plt+0xb444>
   12df8:	ldr	r1, [pc, #328]	; 12f48 <acl_create_entry@plt+0xdcc4>
   12dfc:	mov	r0, r8
   12e00:	add	r1, pc, r1
   12e04:	bl	f414 <acl_create_entry@plt+0xa190>
   12e08:	cmp	r0, #0
   12e0c:	beq	12ca8 <acl_create_entry@plt+0xda24>
   12e10:	str	r4, [sp]
   12e14:	mov	r3, r4
   12e18:	add	r0, sp, #180	; 0xb4
   12e1c:	mov	r1, #32
   12e20:	ldr	r2, [sp, #32]
   12e24:	bl	fab0 <acl_create_entry@plt+0xa82c>
   12e28:	b	12ca8 <acl_create_entry@plt+0xda24>
   12e2c:	bl	342fc <acl_create_entry@plt+0x2f078>
   12e30:	cmp	r0, #2
   12e34:	ble	12628 <acl_create_entry@plt+0xd3a4>
   12e38:	add	r1, sp, #17152	; 0x4300
   12e3c:	movw	r3, #48328	; 0xbcc8
   12e40:	add	r1, r1, #208	; 0xd0
   12e44:	movt	r3, #65535	; 0xffff
   12e48:	ldr	r2, [pc, #252]	; 12f4c <acl_create_entry@plt+0xdcc8>
   12e4c:	mov	r0, #3
   12e50:	ldr	ip, [r1, r3]
   12e54:	mov	r1, #0
   12e58:	add	r2, pc, r2
   12e5c:	ldr	lr, [pc, #236]	; 12f50 <acl_create_entry@plt+0xdccc>
   12e60:	movw	r3, #482	; 0x1e2
   12e64:	stmib	sp, {r2, ip}
   12e68:	add	lr, pc, lr
   12e6c:	ldr	r2, [pc, #224]	; 12f54 <acl_create_entry@plt+0xdcd0>
   12e70:	str	lr, [sp]
   12e74:	add	r2, pc, r2
   12e78:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   12e7c:	b	12628 <acl_create_entry@plt+0xd3a4>
   12e80:	ldr	r1, [pc, #208]	; 12f58 <acl_create_entry@plt+0xdcd4>
   12e84:	ldr	r0, [sp, #44]	; 0x2c
   12e88:	add	r1, pc, r1
   12e8c:	bl	4e7c <strstr@plt>
   12e90:	cmp	r0, #0
   12e94:	beq	12d24 <acl_create_entry@plt+0xdaa0>
   12e98:	add	r1, sp, #148	; 0x94
   12e9c:	movw	r2, #48324	; 0xbcc4
   12ea0:	str	r1, [sp]
   12ea4:	movt	r2, #65535	; 0xffff
   12ea8:	mov	r3, r4
   12eac:	add	r0, sp, #180	; 0xb4
   12eb0:	mov	r1, #34	; 0x22
   12eb4:	mov	ip, #1
   12eb8:	b	12d10 <acl_create_entry@plt+0xda8c>
   12ebc:			; <UNDEFINED> instruction: 0x000316bc
   12ec0:	andeq	r1, r3, r4, asr #13
   12ec4:	andeq	r1, r3, r4, lsl r6
   12ec8:	andeq	r1, r3, r8, lsr #18
   12ecc:	andeq	r1, r3, ip, ror #5
   12ed0:	strdeq	r0, [r3], -r8
   12ed4:	andeq	r3, r3, ip, asr #24
   12ed8:	andeq	r1, r3, r8, ror #16
   12edc:	andeq	r1, r3, ip, asr #3
   12ee0:	andeq	r0, r3, r8, lsr r9
   12ee4:	andeq	r0, r3, r8, lsl r8
   12ee8:	andeq	r1, r3, r4, asr r1
   12eec:	andeq	r0, r3, r4, lsr #16
   12ef0:	ldrdeq	r1, [r3], -r4
   12ef4:	andeq	r1, r3, ip, asr r0
   12ef8:	andeq	r0, r3, ip, lsl #15
   12efc:	andeq	r1, r3, r4, lsl #13
   12f00:	andeq	r1, r3, r0, lsr #1
   12f04:	andeq	r0, r3, r4, asr r7
   12f08:	strdeq	r0, [r3], -ip
   12f0c:	andeq	r0, r3, r4, asr #13
   12f10:	ldrdeq	r0, [r3], -ip
   12f14:	andeq	r1, r3, r4, lsr #32
   12f18:	andeq	r1, r3, r4, lsr #32
   12f1c:	ldrdeq	r0, [r3], -ip
   12f20:	ldrdeq	r0, [r3], -ip
   12f24:	andeq	r0, r3, r0, lsr #31
   12f28:	andeq	r0, r3, ip, lsl #31
   12f2c:	andeq	r0, r3, r0, asr pc
   12f30:	andeq	r0, r3, r8, lsl #30
   12f34:	andeq	r1, r3, ip, lsr r4
   12f38:	andeq	r0, r3, ip, lsl #10
   12f3c:	strdeq	r1, [r3], -ip
   12f40:	andeq	r0, r3, r8, lsr lr
   12f44:	andeq	r0, r3, ip, asr #9
   12f48:	andeq	r0, r3, r4, ror #28
   12f4c:	andeq	r0, r3, r0, lsl #26
   12f50:	andeq	r1, r3, r8, ror r3
   12f54:	andeq	r0, r3, ip, lsr r4
   12f58:	andeq	r0, r3, ip, ror #27
   12f5c:	push	{r4, lr}
   12f60:	subs	r4, r0, #0
   12f64:	beq	12f90 <acl_create_entry@plt+0xdd0c>
   12f68:	ldr	r0, [r4, #20]
   12f6c:	bl	4b7c <free@plt>
   12f70:	ldr	r0, [r4, #32]
   12f74:	bl	36adc <acl_create_entry@plt+0x31858>
   12f78:	ldr	r0, [r4, #36]	; 0x24
   12f7c:	bl	4b7c <free@plt>
   12f80:	ldr	r0, [r4, #48]	; 0x30
   12f84:	bl	4b7c <free@plt>
   12f88:	mov	r0, r4
   12f8c:	bl	4b7c <free@plt>
   12f90:	mov	r0, #0
   12f94:	pop	{r4, pc}
   12f98:	ldr	r3, [pc, #716]	; 1326c <acl_create_entry@plt+0xdfe8>
   12f9c:	ldr	r2, [pc, #716]	; 13270 <acl_create_entry@plt+0xdfec>
   12fa0:	add	r3, pc, r3
   12fa4:	push	{r4, r5, r6, r7, r8, lr}
   12fa8:	sub	sp, sp, #80	; 0x50
   12fac:	ldr	r6, [r3, r2]
   12fb0:	mov	r5, r0
   12fb4:	mov	r7, r1
   12fb8:	mov	r0, #1
   12fbc:	mov	r1, #64	; 0x40
   12fc0:	ldr	r3, [r6]
   12fc4:	str	r3, [sp, #76]	; 0x4c
   12fc8:	bl	4a38 <calloc@plt>
   12fcc:	subs	r4, r0, #0
   12fd0:	beq	13260 <acl_create_entry@plt+0xdfdc>
   12fd4:	mov	r0, r5
   12fd8:	add	r1, sp, #48	; 0x30
   12fdc:	mov	r2, #1
   12fe0:	str	r5, [r4]
   12fe4:	str	r7, [r4, #16]
   12fe8:	bl	245f8 <acl_create_entry@plt+0x1f374>
   12fec:	mov	r0, #24576	; 0x6000
   12ff0:	bl	4f24 <malloc@plt>
   12ff4:	cmp	r0, #0
   12ff8:	str	r0, [r4, #20]
   12ffc:	beq	1315c <acl_create_entry@plt+0xded8>
   13000:	mov	r3, #2048	; 0x800
   13004:	str	r3, [r4, #28]
   13008:	bl	36a20 <acl_create_entry@plt+0x3179c>
   1300c:	cmp	r0, #0
   13010:	str	r0, [r4, #32]
   13014:	beq	1315c <acl_create_entry@plt+0xded8>
   13018:	ldr	r5, [pc, #596]	; 13274 <acl_create_entry@plt+0xdff0>
   1301c:	add	r1, r4, #8
   13020:	mov	r2, #1
   13024:	add	r5, pc, r5
   13028:	mov	r0, r5
   1302c:	bl	35624 <acl_create_entry@plt+0x303a0>
   13030:	ldr	r1, [pc, #576]	; 13278 <acl_create_entry@plt+0xdff4>
   13034:	mov	r3, r5
   13038:	add	r0, sp, #32
   1303c:	add	r1, pc, r1
   13040:	mov	r2, #0
   13044:	bl	2dd88 <acl_create_entry@plt+0x28b04>
   13048:	subs	r5, r0, #0
   1304c:	blt	13150 <acl_create_entry@plt+0xdecc>
   13050:	ldr	r5, [sp, #32]
   13054:	cmp	r5, #0
   13058:	beq	13258 <acl_create_entry@plt+0xdfd4>
   1305c:	ldr	r1, [r5]
   13060:	cmp	r1, #0
   13064:	beq	13258 <acl_create_entry@plt+0xdfd4>
   13068:	add	r5, r5, #4
   1306c:	b	1307c <acl_create_entry@plt+0xddf8>
   13070:	ldr	r1, [r5], #4
   13074:	cmp	r1, #0
   13078:	beq	1308c <acl_create_entry@plt+0xde08>
   1307c:	ldr	r0, [r4, #32]
   13080:	bl	fa88 <acl_create_entry@plt+0xa804>
   13084:	cmp	r5, #0
   13088:	bne	13070 <acl_create_entry@plt+0xddec>
   1308c:	ldr	r5, [sp, #32]
   13090:	cmp	r5, #0
   13094:	beq	13258 <acl_create_entry@plt+0xdfd4>
   13098:	ldr	r1, [r5]
   1309c:	cmp	r1, #0
   130a0:	addne	r5, r5, #4
   130a4:	bne	130b8 <acl_create_entry@plt+0xde34>
   130a8:	b	13258 <acl_create_entry@plt+0xdfd4>
   130ac:	ldr	r1, [r5], #4
   130b0:	cmp	r1, #0
   130b4:	beq	130c8 <acl_create_entry@plt+0xde44>
   130b8:	mov	r0, r4
   130bc:	bl	10170 <acl_create_entry@plt+0xaeec>
   130c0:	cmp	r5, #0
   130c4:	bne	130ac <acl_create_entry@plt+0xde28>
   130c8:	ldr	r0, [sp, #32]
   130cc:	bl	36e58 <acl_create_entry@plt+0x31bd4>
   130d0:	add	r1, sp, #36	; 0x24
   130d4:	mov	r0, r4
   130d8:	mov	r5, #0
   130dc:	mov	r3, #52	; 0x34
   130e0:	str	r5, [sp, #36]	; 0x24
   130e4:	str	r5, [sp, #40]	; 0x28
   130e8:	strb	r3, [sp, #36]	; 0x24
   130ec:	str	r5, [sp, #44]	; 0x2c
   130f0:	bl	f44c <acl_create_entry@plt+0xa1c8>
   130f4:	bl	342fc <acl_create_entry@plt+0x2f078>
   130f8:	cmp	r0, #6
   130fc:	bgt	13168 <acl_create_entry@plt+0xdee4>
   13100:	ldr	r0, [r4, #32]
   13104:	mov	r5, #0
   13108:	bl	36ab4 <acl_create_entry@plt+0x31830>
   1310c:	ldr	r0, [r4, #36]	; 0x24
   13110:	bl	4b7c <free@plt>
   13114:	ldr	r0, [r4, #48]	; 0x30
   13118:	str	r5, [r4, #36]	; 0x24
   1311c:	str	r5, [r4, #40]	; 0x28
   13120:	str	r5, [r4, #44]	; 0x2c
   13124:	bl	4b7c <free@plt>
   13128:	mov	r0, r4
   1312c:	str	r5, [r4, #48]	; 0x30
   13130:	str	r5, [r4, #52]	; 0x34
   13134:	str	r5, [r4, #56]	; 0x38
   13138:	ldr	r2, [sp, #76]	; 0x4c
   1313c:	ldr	r3, [r6]
   13140:	cmp	r2, r3
   13144:	bne	13268 <acl_create_entry@plt+0xdfe4>
   13148:	add	sp, sp, #80	; 0x50
   1314c:	pop	{r4, r5, r6, r7, r8, pc}
   13150:	bl	342fc <acl_create_entry@plt+0x2f078>
   13154:	cmp	r0, #2
   13158:	bgt	13224 <acl_create_entry@plt+0xdfa0>
   1315c:	mov	r0, r4
   13160:	bl	12f5c <acl_create_entry@plt+0xdcd8>
   13164:	b	13138 <acl_create_entry@plt+0xdeb4>
   13168:	ldr	r3, [r4, #28]
   1316c:	mov	r2, #12
   13170:	ldr	r7, [pc, #260]	; 1327c <acl_create_entry@plt+0xdff8>
   13174:	mov	r1, r5
   13178:	ldr	lr, [pc, #256]	; 13280 <acl_create_entry@plt+0xdffc>
   1317c:	mov	r0, #7
   13180:	add	ip, r3, r3, lsl #1
   13184:	str	r3, [sp, #12]
   13188:	add	lr, pc, lr
   1318c:	str	r2, [sp, #16]
   13190:	str	lr, [sp, #4]
   13194:	lsl	ip, ip, #2
   13198:	add	r7, pc, r7
   1319c:	str	ip, [sp, #8]
   131a0:	str	r7, [sp]
   131a4:	movw	r3, #1730	; 0x6c2
   131a8:	ldr	r2, [r4, #32]
   131ac:	ldr	r8, [pc, #208]	; 13284 <acl_create_entry@plt+0xe000>
   131b0:	ldr	ip, [r2, #4]
   131b4:	add	r8, pc, r8
   131b8:	mov	r2, r8
   131bc:	str	ip, [sp, #20]
   131c0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   131c4:	bl	342fc <acl_create_entry@plt+0x2f078>
   131c8:	cmp	r0, #6
   131cc:	ble	13100 <acl_create_entry@plt+0xde7c>
   131d0:	ldr	ip, [r4, #32]
   131d4:	mov	r1, r5
   131d8:	ldr	lr, [pc, #168]	; 13288 <acl_create_entry@plt+0xe004>
   131dc:	mov	r2, r8
   131e0:	str	r7, [sp]
   131e4:	movw	r3, #1735	; 0x6c7
   131e8:	add	lr, pc, lr
   131ec:	str	lr, [sp, #4]
   131f0:	ldr	lr, [ip, #16]
   131f4:	mov	r0, #7
   131f8:	str	lr, [sp, #8]
   131fc:	ldr	lr, [ip, #20]
   13200:	str	lr, [sp, #12]
   13204:	ldr	lr, [ip, #28]
   13208:	str	lr, [sp, #16]
   1320c:	ldr	lr, [ip, #24]
   13210:	str	lr, [sp, #20]
   13214:	ldr	ip, [ip, #12]
   13218:	str	ip, [sp, #24]
   1321c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   13220:	b	13100 <acl_create_entry@plt+0xde7c>
   13224:	ldr	lr, [pc, #96]	; 1328c <acl_create_entry@plt+0xe008>
   13228:	mov	r1, r5
   1322c:	ldr	ip, [pc, #92]	; 13290 <acl_create_entry@plt+0xe00c>
   13230:	movw	r3, #1710	; 0x6ae
   13234:	ldr	r2, [pc, #88]	; 13294 <acl_create_entry@plt+0xe010>
   13238:	add	lr, pc, lr
   1323c:	add	ip, pc, ip
   13240:	str	lr, [sp]
   13244:	add	r2, pc, r2
   13248:	str	ip, [sp, #4]
   1324c:	mov	r0, #3
   13250:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   13254:	b	1315c <acl_create_entry@plt+0xded8>
   13258:	mov	r0, r5
   1325c:	b	130cc <acl_create_entry@plt+0xde48>
   13260:	mov	r0, r4
   13264:	b	13138 <acl_create_entry@plt+0xdeb4>
   13268:	bl	4f6c <__stack_chk_fail@plt>
   1326c:	andeq	r7, r5, r0, ror #24
   13270:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13274:	andeq	r2, r5, r8, lsr #2
   13278:			; <UNDEFINED> instruction: 0x00030cb0
   1327c:	andeq	r1, r3, ip, rrx
   13280:	muleq	r3, r0, fp
   13284:	strdeq	r0, [r3], -ip
   13288:	andeq	r0, r3, r4, ror fp
   1328c:	andeq	r0, r3, ip, asr #31
   13290:			; <UNDEFINED> instruction: 0x00030ab8
   13294:	andeq	r0, r3, ip, rrx
   13298:	ldr	ip, [pc, #3952]	; 14210 <acl_create_entry@plt+0xef8c>
   1329c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132a0:	mov	r9, r0
   132a4:	sub	sp, sp, #18432	; 0x4800
   132a8:	ldr	r0, [pc, #3940]	; 14214 <acl_create_entry@plt+0xef90>
   132ac:	sub	sp, sp, #252	; 0xfc
   132b0:	add	ip, pc, ip
   132b4:	add	r4, sp, #16384	; 0x4000
   132b8:	add	r5, sp, #16384	; 0x4000
   132bc:	strd	r2, [sp, #64]	; 0x40
   132c0:	mov	r8, r1
   132c4:	ldr	r0, [ip, r0]
   132c8:	mov	r3, ip
   132cc:	ldr	r1, [r9, #20]
   132d0:	add	ip, sp, #16384	; 0x4000
   132d4:	ldr	r4, [r4, #2344]	; 0x928
   132d8:	ldr	r5, [r5, #2348]	; 0x92c
   132dc:	cmp	r1, #0
   132e0:	ldr	r3, [r0]
   132e4:	str	r0, [sp, #72]	; 0x48
   132e8:	str	r4, [sp, #80]	; 0x50
   132ec:	str	r5, [sp, #76]	; 0x4c
   132f0:	str	r3, [ip, #2292]	; 0x8f4
   132f4:	beq	155dc <acl_create_entry@plt+0x10358>
   132f8:	ldr	r0, [r8, #4]
   132fc:	bl	202f0 <acl_create_entry@plt+0x1b06c>
   13300:	ldr	r1, [pc, #3856]	; 14218 <acl_create_entry@plt+0xef94>
   13304:	add	r1, pc, r1
   13308:	bl	520c <strcmp@plt>
   1330c:	cmp	r0, #0
   13310:	streq	r0, [sp, #84]	; 0x54
   13314:	bne	14db4 <acl_create_entry@plt+0xfb30>
   13318:	mov	r5, #0
   1331c:	ldr	sl, [r9, #20]
   13320:	str	r5, [sp, #48]	; 0x30
   13324:	ldr	ip, [pc, #3824]	; 1421c <acl_create_entry@plt+0xef98>
   13328:	ldr	r4, [pc, #3824]	; 14220 <acl_create_entry@plt+0xef9c>
   1332c:	mov	fp, sl
   13330:	ldr	r5, [pc, #3820]	; 14224 <acl_create_entry@plt+0xefa0>
   13334:	add	ip, pc, ip
   13338:	add	r4, pc, r4
   1333c:	str	ip, [sp, #104]	; 0x68
   13340:	add	r5, pc, r5
   13344:	str	r4, [sp, #108]	; 0x6c
   13348:	str	r5, [sp, #112]	; 0x70
   1334c:	ldr	ip, [pc, #3796]	; 14228 <acl_create_entry@plt+0xefa4>
   13350:	ldr	r4, [pc, #3796]	; 1422c <acl_create_entry@plt+0xefa8>
   13354:	ldr	r5, [pc, #3796]	; 14230 <acl_create_entry@plt+0xefac>
   13358:	add	ip, pc, ip
   1335c:	add	r4, pc, r4
   13360:	str	ip, [sp, #116]	; 0x74
   13364:	add	r5, pc, r5
   13368:	str	r4, [sp, #120]	; 0x78
   1336c:	str	r5, [sp, #124]	; 0x7c
   13370:	ldrb	r4, [fp]
   13374:	cmp	r4, #52	; 0x34
   13378:	addls	pc, pc, r4, lsl #2
   1337c:	b	13484 <acl_create_entry@plt+0xe200>
   13380:	b	14a04 <acl_create_entry@plt+0xf780>
   13384:	b	14a3c <acl_create_entry@plt+0xf7b8>
   13388:	b	149f8 <acl_create_entry@plt+0xf774>
   1338c:	b	14a68 <acl_create_entry@plt+0xf7e4>
   13390:	b	14a5c <acl_create_entry@plt+0xf7d8>
   13394:	b	14a74 <acl_create_entry@plt+0xf7f0>
   13398:	b	148b8 <acl_create_entry@plt+0xf634>
   1339c:	b	149ac <acl_create_entry@plt+0xf728>
   133a0:	b	1493c <acl_create_entry@plt+0xf6b8>
   133a4:	b	148e0 <acl_create_entry@plt+0xf65c>
   133a8:	b	148d4 <acl_create_entry@plt+0xf650>
   133ac:	b	13f74 <acl_create_entry@plt+0xecf0>
   133b0:	b	13d60 <acl_create_entry@plt+0xeadc>
   133b4:	b	13d40 <acl_create_entry@plt+0xeabc>
   133b8:	b	14a04 <acl_create_entry@plt+0xf780>
   133bc:	b	13cf0 <acl_create_entry@plt+0xea6c>
   133c0:	b	13cf0 <acl_create_entry@plt+0xea6c>
   133c4:	b	13cf0 <acl_create_entry@plt+0xea6c>
   133c8:	b	13cf0 <acl_create_entry@plt+0xea6c>
   133cc:	b	13cf0 <acl_create_entry@plt+0xea6c>
   133d0:	b	14a04 <acl_create_entry@plt+0xf780>
   133d4:	b	147bc <acl_create_entry@plt+0xf538>
   133d8:	b	145e4 <acl_create_entry@plt+0xf360>
   133dc:	b	14560 <acl_create_entry@plt+0xf2dc>
   133e0:	b	14488 <acl_create_entry@plt+0xf204>
   133e4:	b	141c0 <acl_create_entry@plt+0xef3c>
   133e8:	b	14184 <acl_create_entry@plt+0xef00>
   133ec:	b	14078 <acl_create_entry@plt+0xedf4>
   133f0:	b	13fa4 <acl_create_entry@plt+0xed20>
   133f4:	b	1348c <acl_create_entry@plt+0xe208>
   133f8:	b	14a04 <acl_create_entry@plt+0xf780>
   133fc:	b	1347c <acl_create_entry@plt+0xe1f8>
   13400:	b	134b4 <acl_create_entry@plt+0xe230>
   13404:	b	134a8 <acl_create_entry@plt+0xe224>
   13408:	b	146c4 <acl_create_entry@plt+0xf440>
   1340c:	b	146b4 <acl_create_entry@plt+0xf430>
   13410:	b	146f4 <acl_create_entry@plt+0xf470>
   13414:	b	143ac <acl_create_entry@plt+0xf128>
   13418:	b	13920 <acl_create_entry@plt+0xe69c>
   1341c:	b	13894 <acl_create_entry@plt+0xe610>
   13420:	b	13808 <acl_create_entry@plt+0xe584>
   13424:	b	1377c <acl_create_entry@plt+0xe4f8>
   13428:	b	136c8 <acl_create_entry@plt+0xe444>
   1342c:	b	13484 <acl_create_entry@plt+0xe200>
   13430:	b	13628 <acl_create_entry@plt+0xe3a4>
   13434:	b	135b0 <acl_create_entry@plt+0xe32c>
   13438:	b	134c0 <acl_create_entry@plt+0xe23c>
   1343c:	b	13af4 <acl_create_entry@plt+0xe870>
   13440:	b	13a34 <acl_create_entry@plt+0xe7b0>
   13444:	b	139ec <acl_create_entry@plt+0xe768>
   13448:	b	139ec <acl_create_entry@plt+0xe768>
   1344c:	b	139d0 <acl_create_entry@plt+0xe74c>
   13450:	b	13454 <acl_create_entry@plt+0xe1d0>
   13454:	mov	r0, #0
   13458:	ldr	ip, [sp, #72]	; 0x48
   1345c:	add	r5, sp, #16384	; 0x4000
   13460:	ldr	r2, [r5, #2292]	; 0x8f4
   13464:	ldr	r3, [ip]
   13468:	cmp	r2, r3
   1346c:	bne	15630 <acl_create_entry@plt+0x103ac>
   13470:	add	sp, sp, #18432	; 0x4800
   13474:	add	sp, sp, #252	; 0xfc
   13478:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1347c:	mov	ip, #1
   13480:	str	ip, [sp, #48]	; 0x30
   13484:	add	fp, fp, #12
   13488:	b	13370 <acl_create_entry@plt+0xe0ec>
   1348c:	mov	r0, r9
   13490:	mov	r1, fp
   13494:	ldr	r2, [r8, #20]
   13498:	bl	f6cc <acl_create_entry@plt+0xa448>
   1349c:	cmp	r0, #0
   134a0:	bne	13f94 <acl_create_entry@plt+0xed10>
   134a4:	b	13484 <acl_create_entry@plt+0xe200>
   134a8:	ldr	r0, [r8, #4]
   134ac:	bl	22dc4 <acl_create_entry@plt+0x1db40>
   134b0:	b	13484 <acl_create_entry@plt+0xe200>
   134b4:	mov	ip, #2
   134b8:	str	ip, [sp, #48]	; 0x30
   134bc:	b	13484 <acl_create_entry@plt+0xe200>
   134c0:	ldrb	r2, [r8, #129]	; 0x81
   134c4:	ldr	r3, [r9, #32]
   134c8:	cmp	r2, #0
   134cc:	ldr	r2, [fp, #4]
   134d0:	ldr	r3, [r3]
   134d4:	bne	13484 <acl_create_entry@plt+0xe200>
   134d8:	ldrb	r1, [fp, #1]
   134dc:	add	r4, sp, #2288	; 0x8f0
   134e0:	add	r4, r4, #8
   134e4:	add	r5, r3, r2
   134e8:	cmp	r1, #7
   134ec:	sub	r4, r4, #4
   134f0:	mov	r0, r8
   134f4:	mov	r3, #1024	; 0x400
   134f8:	moveq	r1, #1
   134fc:	mov	r2, r4
   13500:	strbeq	r1, [r8, #129]	; 0x81
   13504:	mov	r1, r5
   13508:	bl	bac0 <acl_create_entry@plt+0x683c>
   1350c:	ldr	ip, [sp, #48]	; 0x30
   13510:	bics	r6, ip, #2
   13514:	beq	15244 <acl_create_entry@plt+0xffc0>
   13518:	ldr	r0, [r8, #4]
   1351c:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   13520:	bic	r1, r1, #4080	; 0xff0
   13524:	ubfx	r0, r0, #8, #12
   13528:	bic	r1, r1, #15
   1352c:	orrs	r0, r1, r0
   13530:	beq	14c54 <acl_create_entry@plt+0xf9d0>
   13534:	ldr	r0, [r8, #4]
   13538:	bl	2226c <acl_create_entry@plt+0x1cfe8>
   1353c:	add	r1, r0, #5
   13540:	mov	r0, r4
   13544:	bl	520c <strcmp@plt>
   13548:	cmp	r0, #0
   1354c:	beq	14c54 <acl_create_entry@plt+0xf9d0>
   13550:	bl	342fc <acl_create_entry@plt+0x2f078>
   13554:	cmp	r0, #2
   13558:	ble	13484 <acl_create_entry@plt+0xe200>
   1355c:	ldr	ip, [pc, #3280]	; 14234 <acl_create_entry@plt+0xefb0>
   13560:	mov	r1, #0
   13564:	ldr	r2, [pc, #3276]	; 14238 <acl_create_entry@plt+0xefb4>
   13568:	movw	r3, #2503	; 0x9c7
   1356c:	str	r5, [sp, #8]
   13570:	add	ip, pc, ip
   13574:	add	r2, pc, r2
   13578:	str	ip, [sp]
   1357c:	str	r2, [sp, #4]
   13580:	mov	r0, #3
   13584:	ldr	ip, [r9, #32]
   13588:	ldrh	r2, [sl, #8]
   1358c:	ldr	ip, [ip]
   13590:	add	r2, ip, r2
   13594:	str	r2, [sp, #12]
   13598:	ldrh	ip, [sl, #10]
   1359c:	ldr	r2, [pc, #3224]	; 1423c <acl_create_entry@plt+0xefb8>
   135a0:	str	ip, [sp, #16]
   135a4:	add	r2, pc, r2
   135a8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   135ac:	b	13484 <acl_create_entry@plt+0xe200>
   135b0:	ldr	r2, [r9, #32]
   135b4:	ldmib	fp, {r3, r7}
   135b8:	ldr	r6, [r2]
   135bc:	add	ip, r6, r3
   135c0:	add	r4, r6, r7
   135c4:	ldrb	r2, [r6, r3]
   135c8:	str	r4, [sp, #40]	; 0x28
   135cc:	cmp	r2, #0
   135d0:	ldrb	r3, [fp, #1]
   135d4:	beq	14bcc <acl_create_entry@plt+0xf948>
   135d8:	cmp	r3, #4
   135dc:	beq	153bc <acl_create_entry@plt+0x10138>
   135e0:	add	r5, sp, #1264	; 0x4f0
   135e4:	mov	r1, ip
   135e8:	add	r5, r5, #8
   135ec:	mov	r0, r8
   135f0:	sub	r5, r5, #4
   135f4:	mov	r3, #512	; 0x200
   135f8:	mov	r2, r5
   135fc:	bl	bac0 <acl_create_entry@plt+0x683c>
   13600:	ldr	r1, [sp, #40]	; 0x28
   13604:	mov	r2, r5
   13608:	ldr	r0, [r8, #4]
   1360c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   13610:	ldrb	r3, [r6, r7]
   13614:	cmp	r3, #46	; 0x2e
   13618:	beq	13484 <acl_create_entry@plt+0xe200>
   1361c:	mov	r1, #1
   13620:	bl	249bc <acl_create_entry@plt+0x1f738>
   13624:	b	13484 <acl_create_entry@plt+0xe200>
   13628:	ldr	r3, [r9, #32]
   1362c:	add	r6, r8, #36	; 0x24
   13630:	ldrb	r2, [fp, #1]
   13634:	ldr	r5, [fp, #8]
   13638:	sub	r2, r2, #6
   1363c:	ldr	r3, [r3]
   13640:	ldr	r4, [fp, #4]
   13644:	cmp	r2, #1
   13648:	add	r5, r3, r5
   1364c:	add	r4, r3, r4
   13650:	bls	152e8 <acl_create_entry@plt+0x10064>
   13654:	mov	r1, r5
   13658:	mov	r2, r4
   1365c:	mov	r0, r6
   13660:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   13664:	bl	342fc <acl_create_entry@plt+0x2f078>
   13668:	cmp	r0, #6
   1366c:	ble	13484 <acl_create_entry@plt+0xe200>
   13670:	ldr	ip, [pc, #3016]	; 14240 <acl_create_entry@plt+0xefbc>
   13674:	mov	r1, #0
   13678:	ldr	r2, [pc, #3012]	; 14244 <acl_create_entry@plt+0xefc0>
   1367c:	movw	r3, #2427	; 0x97b
   13680:	str	r5, [sp, #8]
   13684:	add	ip, pc, ip
   13688:	str	r4, [sp, #12]
   1368c:	add	r2, pc, r2
   13690:	str	ip, [sp]
   13694:	mov	r0, #7
   13698:	str	r2, [sp, #4]
   1369c:	ldr	ip, [r9, #32]
   136a0:	ldrh	r2, [sl, #8]
   136a4:	ldr	ip, [ip]
   136a8:	add	r2, ip, r2
   136ac:	str	r2, [sp, #16]
   136b0:	ldrh	ip, [sl, #10]
   136b4:	ldr	r2, [pc, #2956]	; 14248 <acl_create_entry@plt+0xefc4>
   136b8:	str	ip, [sp, #20]
   136bc:	add	r2, pc, r2
   136c0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   136c4:	b	13484 <acl_create_entry@plt+0xe200>
   136c8:	ldr	r2, [r9, #32]
   136cc:	add	r4, sp, #2288	; 0x8f0
   136d0:	add	r4, r4, #8
   136d4:	ldr	r1, [fp, #4]
   136d8:	sub	r4, r4, #4
   136dc:	mov	r3, #1024	; 0x400
   136e0:	ldr	ip, [r2]
   136e4:	mov	r0, r8
   136e8:	mov	r2, r4
   136ec:	add	r1, ip, r1
   136f0:	bl	bac0 <acl_create_entry@plt+0x683c>
   136f4:	ldrb	r3, [fp, #1]
   136f8:	sub	r3, r3, #6
   136fc:	cmp	r3, #1
   13700:	bls	15300 <acl_create_entry@plt+0x1007c>
   13704:	add	r5, sp, #18432	; 0x4800
   13708:	movw	r3, #49148	; 0xbffc
   1370c:	add	r5, r5, #248	; 0xf8
   13710:	movt	r3, #65535	; 0xffff
   13714:	ldrb	r3, [r5, r3]
   13718:	uxtb	r3, r3
   1371c:	cmp	r3, #0
   13720:	beq	13760 <acl_create_entry@plt+0xe4dc>
   13724:	mov	r1, r4
   13728:	bic	r2, r3, #32
   1372c:	sub	r2, r2, #65	; 0x41
   13730:	cmp	r2, #25
   13734:	bls	14afc <acl_create_entry@plt+0xf878>
   13738:	sub	r2, r3, #48	; 0x30
   1373c:	cmp	r2, #9
   13740:	bls	14afc <acl_create_entry@plt+0xf878>
   13744:	cmp	r3, #45	; 0x2d
   13748:	beq	14afc <acl_create_entry@plt+0xf878>
   1374c:	cmp	r3, #95	; 0x5f
   13750:	beq	14afc <acl_create_entry@plt+0xf878>
   13754:	bl	342fc <acl_create_entry@plt+0x2f078>
   13758:	cmp	r0, #2
   1375c:	bgt	14bf4 <acl_create_entry@plt+0xf970>
   13760:	ldrb	r3, [fp, #1]
   13764:	mov	r1, r4
   13768:	ldr	r0, [r8, #4]
   1376c:	cmp	r3, #5
   13770:	beq	14ff8 <acl_create_entry@plt+0xfd74>
   13774:	bl	20714 <acl_create_entry@plt+0x1b490>
   13778:	b	13484 <acl_create_entry@plt+0xe200>
   1377c:	ldrb	r3, [r8, #128]	; 0x80
   13780:	cmp	r3, #0
   13784:	bne	13484 <acl_create_entry@plt+0xe200>
   13788:	ldrb	r3, [fp, #1]
   1378c:	cmp	r3, #7
   13790:	moveq	r3, #1
   13794:	strbeq	r3, [r8, #128]	; 0x80
   13798:	mov	r3, #1
   1379c:	strb	r3, [r8, #127]	; 0x7f
   137a0:	ldr	r4, [fp, #8]
   137a4:	str	r4, [r8, #24]
   137a8:	bl	342fc <acl_create_entry@plt+0x2f078>
   137ac:	cmp	r0, #6
   137b0:	ble	13484 <acl_create_entry@plt+0xe200>
   137b4:	ldr	ip, [pc, #2704]	; 1424c <acl_create_entry@plt+0xefc8>
   137b8:	mov	r1, #0
   137bc:	ldr	r2, [pc, #2700]	; 14250 <acl_create_entry@plt+0xefcc>
   137c0:	movw	r3, #2414	; 0x96e
   137c4:	str	r4, [sp, #8]
   137c8:	add	ip, pc, ip
   137cc:	add	r2, pc, r2
   137d0:	str	ip, [sp]
   137d4:	str	r2, [sp, #4]
   137d8:	mov	r0, #7
   137dc:	ldr	ip, [r9, #32]
   137e0:	ldrh	r2, [sl, #8]
   137e4:	ldr	ip, [ip]
   137e8:	add	r2, ip, r2
   137ec:	str	r2, [sp, #12]
   137f0:	ldrh	ip, [sl, #10]
   137f4:	ldr	r2, [pc, #2648]	; 14254 <acl_create_entry@plt+0xefd0>
   137f8:	str	ip, [sp, #16]
   137fc:	add	r2, pc, r2
   13800:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   13804:	b	13484 <acl_create_entry@plt+0xe200>
   13808:	ldrb	r3, [r8, #124]	; 0x7c
   1380c:	cmp	r3, #0
   13810:	bne	13484 <acl_create_entry@plt+0xe200>
   13814:	ldrb	r3, [fp, #1]
   13818:	cmp	r3, #7
   1381c:	moveq	r3, #1
   13820:	strbeq	r3, [r8, #124]	; 0x7c
   13824:	mov	r3, #1
   13828:	strb	r3, [r8, #123]	; 0x7b
   1382c:	ldr	r4, [fp, #8]
   13830:	str	r4, [r8, #32]
   13834:	bl	342fc <acl_create_entry@plt+0x2f078>
   13838:	cmp	r0, #6
   1383c:	ble	13484 <acl_create_entry@plt+0xe200>
   13840:	ldr	ip, [pc, #2576]	; 14258 <acl_create_entry@plt+0xefd4>
   13844:	mov	r1, #0
   13848:	ldr	r2, [pc, #2572]	; 1425c <acl_create_entry@plt+0xefd8>
   1384c:	movw	r3, #2402	; 0x962
   13850:	str	r4, [sp, #8]
   13854:	add	ip, pc, ip
   13858:	add	r2, pc, r2
   1385c:	str	ip, [sp]
   13860:	str	r2, [sp, #4]
   13864:	mov	r0, #7
   13868:	ldr	ip, [r9, #32]
   1386c:	ldrh	r2, [sl, #8]
   13870:	ldr	ip, [ip]
   13874:	add	r2, ip, r2
   13878:	str	r2, [sp, #12]
   1387c:	ldrh	ip, [sl, #10]
   13880:	ldr	r2, [pc, #2520]	; 14260 <acl_create_entry@plt+0xefdc>
   13884:	str	ip, [sp, #16]
   13888:	add	r2, pc, r2
   1388c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   13890:	b	13484 <acl_create_entry@plt+0xe200>
   13894:	ldrb	r3, [r8, #126]	; 0x7e
   13898:	cmp	r3, #0
   1389c:	bne	13484 <acl_create_entry@plt+0xe200>
   138a0:	ldrb	r3, [fp, #1]
   138a4:	cmp	r3, #7
   138a8:	moveq	r3, #1
   138ac:	strbeq	r3, [r8, #126]	; 0x7e
   138b0:	mov	r3, #1
   138b4:	strb	r3, [r8, #125]	; 0x7d
   138b8:	ldr	r4, [fp, #8]
   138bc:	str	r4, [r8, #28]
   138c0:	bl	342fc <acl_create_entry@plt+0x2f078>
   138c4:	cmp	r0, #6
   138c8:	ble	13484 <acl_create_entry@plt+0xe200>
   138cc:	ldr	ip, [pc, #2448]	; 14264 <acl_create_entry@plt+0xefe0>
   138d0:	mov	r1, #0
   138d4:	ldr	r2, [pc, #2444]	; 14268 <acl_create_entry@plt+0xefe4>
   138d8:	movw	r3, #2390	; 0x956
   138dc:	str	r4, [sp, #8]
   138e0:	add	ip, pc, ip
   138e4:	add	r2, pc, r2
   138e8:	str	ip, [sp]
   138ec:	str	r2, [sp, #4]
   138f0:	mov	r0, #7
   138f4:	ldr	ip, [r9, #32]
   138f8:	ldrh	r2, [sl, #8]
   138fc:	ldr	ip, [ip]
   13900:	add	r2, ip, r2
   13904:	str	r2, [sp, #12]
   13908:	ldrh	ip, [sl, #10]
   1390c:	ldr	r2, [pc, #2392]	; 1426c <acl_create_entry@plt+0xefe8>
   13910:	str	ip, [sp, #16]
   13914:	add	r2, pc, r2
   13918:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1391c:	b	13484 <acl_create_entry@plt+0xe200>
   13920:	ldrb	r5, [r8, #128]	; 0x80
   13924:	cmp	r5, #0
   13928:	bne	13484 <acl_create_entry@plt+0xe200>
   1392c:	ldr	r2, [r9, #32]
   13930:	add	r4, sp, #2288	; 0x8f0
   13934:	add	r4, r4, #8
   13938:	ldr	r1, [fp, #4]
   1393c:	sub	r4, r4, #4
   13940:	mov	r3, #512	; 0x200
   13944:	ldr	ip, [r2]
   13948:	mov	r0, r8
   1394c:	mov	r2, r4
   13950:	add	r1, ip, r1
   13954:	bl	bac0 <acl_create_entry@plt+0x683c>
   13958:	mov	r2, #8
   1395c:	mov	r0, r4
   13960:	add	r1, sp, #136	; 0x88
   13964:	bl	4da4 <strtol@plt>
   13968:	add	r2, sp, #18432	; 0x4800
   1396c:	movw	r3, #46992	; 0xb790
   13970:	add	r2, r2, #248	; 0xf8
   13974:	movt	r3, #65535	; 0xffff
   13978:	ldr	r3, [r2, r3]
   1397c:	ldrb	r3, [r3]
   13980:	cmp	r3, #0
   13984:	mov	r6, r0
   13988:	beq	15118 <acl_create_entry@plt+0xfe94>
   1398c:	bl	342fc <acl_create_entry@plt+0x2f078>
   13990:	cmp	r0, #2
   13994:	ble	13484 <acl_create_entry@plt+0xe200>
   13998:	ldr	r2, [pc, #2256]	; 14270 <acl_create_entry@plt+0xefec>
   1399c:	mov	r1, r5
   139a0:	ldr	ip, [pc, #2252]	; 14274 <acl_create_entry@plt+0xeff0>
   139a4:	movw	r3, #2367	; 0x93f
   139a8:	add	r2, pc, r2
   139ac:	str	r2, [sp, #4]
   139b0:	ldr	r2, [pc, #2240]	; 14278 <acl_create_entry@plt+0xeff4>
   139b4:	add	ip, pc, ip
   139b8:	str	r4, [sp, #8]
   139bc:	mov	r0, #3
   139c0:	str	ip, [sp]
   139c4:	add	r2, pc, r2
   139c8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   139cc:	b	13484 <acl_create_entry@plt+0xe200>
   139d0:	ldr	r3, [fp, #8]
   139d4:	cmp	r3, #0
   139d8:	beq	13484 <acl_create_entry@plt+0xe200>
   139dc:	add	r3, r3, r3, lsl #1
   139e0:	ldr	r2, [r9, #20]
   139e4:	add	fp, r2, r3, lsl #2
   139e8:	b	13370 <acl_create_entry@plt+0xe0ec>
   139ec:	ldrb	r3, [fp, #1]
   139f0:	add	r4, r8, #64	; 0x40
   139f4:	sub	r3, r3, #6
   139f8:	cmp	r3, #1
   139fc:	bls	152f4 <acl_create_entry@plt+0x10070>
   13a00:	bl	342fc <acl_create_entry@plt+0x2f078>
   13a04:	cmp	r0, #6
   13a08:	bgt	14e5c <acl_create_entry@plt+0xfbd8>
   13a0c:	ldr	r1, [r9, #32]
   13a10:	mov	r0, r4
   13a14:	ldr	r3, [fp, #4]
   13a18:	mov	r2, #0
   13a1c:	ldr	r1, [r1]
   13a20:	add	r1, r1, r3
   13a24:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   13a28:	ldr	r1, [fp, #8]
   13a2c:	bl	249bc <acl_create_entry@plt+0x1f738>
   13a30:	b	13484 <acl_create_entry@plt+0xe200>
   13a34:	ldr	r3, [r9, #32]
   13a38:	add	r4, sp, #2288	; 0x8f0
   13a3c:	ldr	r1, [fp, #8]
   13a40:	add	r4, r4, #8
   13a44:	sub	r4, r4, #4
   13a48:	ldr	r0, [r8]
   13a4c:	ldr	r6, [r3]
   13a50:	mov	r5, #0
   13a54:	mov	r2, r4
   13a58:	str	r5, [sp]
   13a5c:	add	r6, r6, r1
   13a60:	mov	r3, #1024	; 0x400
   13a64:	mov	r1, r6
   13a68:	bl	25c1c <acl_create_entry@plt+0x20998>
   13a6c:	cmp	r0, r5
   13a70:	bne	14f04 <acl_create_entry@plt+0xfc80>
   13a74:	mov	r0, r4
   13a78:	add	r5, sp, #1264	; 0x4f0
   13a7c:	bl	1002c <acl_create_entry@plt+0xada8>
   13a80:	ldr	r3, [r9, #32]
   13a84:	add	r5, r5, #8
   13a88:	ldr	r1, [fp, #4]
   13a8c:	sub	r5, r5, #4
   13a90:	mov	r0, r8
   13a94:	ldr	ip, [r3]
   13a98:	mov	r3, #512	; 0x200
   13a9c:	mov	r2, r5
   13aa0:	add	r1, ip, r1
   13aa4:	bl	bac0 <acl_create_entry@plt+0x683c>
   13aa8:	bl	342fc <acl_create_entry@plt+0x2f078>
   13aac:	cmp	r0, #6
   13ab0:	bgt	14eac <acl_create_entry@plt+0xfc28>
   13ab4:	ldr	r1, [pc, #1984]	; 1427c <acl_create_entry@plt+0xeff8>
   13ab8:	mov	r0, r4
   13abc:	add	r1, pc, r1
   13ac0:	bl	4d44 <fopen64@plt>
   13ac4:	subs	r6, r0, #0
   13ac8:	beq	14df4 <acl_create_entry@plt+0xfb70>
   13acc:	ldr	r2, [pc, #1964]	; 14280 <acl_create_entry@plt+0xeffc>
   13ad0:	mov	r3, r5
   13ad4:	mov	r1, #1
   13ad8:	add	r2, pc, r2
   13adc:	bl	4f90 <__fprintf_chk@plt>
   13ae0:	cmp	r0, #0
   13ae4:	ble	15000 <acl_create_entry@plt+0xfd7c>
   13ae8:	mov	r0, r6
   13aec:	bl	499c <fclose@plt>
   13af0:	b	13484 <acl_create_entry@plt+0xe200>
   13af4:	ldrb	r3, [r8, #130]	; 0x82
   13af8:	cmp	r3, #0
   13afc:	bne	13484 <acl_create_entry@plt+0xe200>
   13b00:	ldr	r0, [r8, #4]
   13b04:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   13b08:	bic	r1, r1, #4080	; 0xff0
   13b0c:	ubfx	r0, r0, #8, #12
   13b10:	bic	r1, r1, #15
   13b14:	orrs	r0, r1, r0
   13b18:	beq	13484 <acl_create_entry@plt+0xe200>
   13b1c:	ldrb	r3, [fp, #1]
   13b20:	cmp	r3, #7
   13b24:	moveq	r3, #1
   13b28:	strbeq	r3, [r8, #130]	; 0x82
   13b2c:	ldrbeq	r3, [fp, #1]
   13b30:	sub	r3, r3, #6
   13b34:	cmp	r3, #1
   13b38:	bls	155e4 <acl_create_entry@plt+0x10360>
   13b3c:	ldr	r2, [r9, #32]
   13b40:	add	r5, sp, #1264	; 0x4f0
   13b44:	add	r5, r5, #8
   13b48:	ldr	r1, [fp, #4]
   13b4c:	sub	r5, r5, #4
   13b50:	mov	r0, r8
   13b54:	ldr	ip, [r2]
   13b58:	mov	r3, #1024	; 0x400
   13b5c:	mov	r2, r5
   13b60:	add	r1, ip, r1
   13b64:	bl	bac0 <acl_create_entry@plt+0x683c>
   13b68:	ldr	r4, [sp, #48]	; 0x30
   13b6c:	cmp	r4, #0
   13b70:	beq	15430 <acl_create_entry@plt+0x101ac>
   13b74:	ldr	ip, [sp, #48]	; 0x30
   13b78:	cmp	ip, #2
   13b7c:	beq	155f0 <acl_create_entry@plt+0x1036c>
   13b80:	bl	4ec4 <__ctype_b_loc@plt>
   13b84:	ldr	r2, [r0]
   13b88:	str	r0, [sp, #44]	; 0x2c
   13b8c:	mov	r6, r5
   13b90:	add	r5, r5, #1
   13b94:	ldrb	r4, [r6]
   13b98:	lsl	r3, r4, #1
   13b9c:	ldrh	r7, [r2, r3]
   13ba0:	and	r7, r7, #8192	; 0x2000
   13ba4:	uxth	r7, r7
   13ba8:	cmp	r7, #0
   13bac:	bne	13b8c <acl_create_entry@plt+0xe908>
   13bb0:	mov	r0, r6
   13bb4:	mov	r1, #32
   13bb8:	bl	49e4 <strchr@plt>
   13bbc:	subs	r5, r0, #0
   13bc0:	beq	13ca0 <acl_create_entry@plt+0xea1c>
   13bc4:	ldr	ip, [pc, #1720]	; 14284 <acl_create_entry@plt+0xf000>
   13bc8:	ldr	r4, [pc, #1720]	; 14288 <acl_create_entry@plt+0xf004>
   13bcc:	add	ip, pc, ip
   13bd0:	str	ip, [sp, #56]	; 0x38
   13bd4:	ldr	ip, [pc, #1712]	; 1428c <acl_create_entry@plt+0xf008>
   13bd8:	add	r4, pc, r4
   13bdc:	str	r4, [sp, #52]	; 0x34
   13be0:	add	r4, sp, #2288	; 0x8f0
   13be4:	add	ip, pc, ip
   13be8:	str	ip, [sp, #60]	; 0x3c
   13bec:	ldr	ip, [pc, #1692]	; 14290 <acl_create_entry@plt+0xf00c>
   13bf0:	add	r4, r4, #4
   13bf4:	str	fp, [sp, #88]	; 0x58
   13bf8:	add	ip, pc, ip
   13bfc:	str	sl, [sp, #40]	; 0x28
   13c00:	ldr	sl, [sp, #44]	; 0x2c
   13c04:	mov	fp, ip
   13c08:	str	r9, [sp, #44]	; 0x2c
   13c0c:	strb	r7, [r5]
   13c10:	bl	342fc <acl_create_entry@plt+0x2f078>
   13c14:	cmp	r0, #6
   13c18:	bgt	15194 <acl_create_entry@plt+0xff10>
   13c1c:	mov	r3, r6
   13c20:	mov	r1, #1024	; 0x400
   13c24:	mov	r2, fp
   13c28:	str	r7, [sp]
   13c2c:	mov	r0, r4
   13c30:	mov	r9, r5
   13c34:	bl	37580 <acl_create_entry@plt+0x322fc>
   13c38:	mov	r1, r4
   13c3c:	ldr	r0, [r8, #4]
   13c40:	bl	206e0 <acl_create_entry@plt+0x1b45c>
   13c44:	ldrb	r3, [r5, #1]
   13c48:	ldr	r1, [sl]
   13c4c:	lsl	r3, r3, #1
   13c50:	ldrh	r3, [r1, r3]
   13c54:	tst	r3, #8192	; 0x2000
   13c58:	beq	13c74 <acl_create_entry@plt+0xe9f0>
   13c5c:	add	r9, r9, #1
   13c60:	ldrb	r3, [r9, #1]
   13c64:	lsl	r3, r3, #1
   13c68:	ldrh	r3, [r1, r3]
   13c6c:	tst	r3, #8192	; 0x2000
   13c70:	bne	13c5c <acl_create_entry@plt+0xe9d8>
   13c74:	add	r6, r9, #1
   13c78:	mov	r1, #32
   13c7c:	mov	r0, r6
   13c80:	bl	49e4 <strchr@plt>
   13c84:	subs	r5, r0, #0
   13c88:	bne	13c0c <acl_create_entry@plt+0xe988>
   13c8c:	mov	r3, r9
   13c90:	ldr	fp, [sp, #88]	; 0x58
   13c94:	ldr	sl, [sp, #40]	; 0x28
   13c98:	ldr	r9, [sp, #44]	; 0x2c
   13c9c:	ldrb	r4, [r3, #1]
   13ca0:	cmp	r4, #0
   13ca4:	beq	13484 <acl_create_entry@plt+0xe200>
   13ca8:	bl	342fc <acl_create_entry@plt+0x2f078>
   13cac:	cmp	r0, #6
   13cb0:	bgt	15588 <acl_create_entry@plt+0x10304>
   13cb4:	add	r4, sp, #2288	; 0x8f0
   13cb8:	mov	r2, #0
   13cbc:	add	r4, r4, #8
   13cc0:	str	r2, [sp]
   13cc4:	sub	r4, r4, #4
   13cc8:	ldr	r2, [pc, #1476]	; 14294 <acl_create_entry@plt+0xf010>
   13ccc:	mov	r3, r6
   13cd0:	mov	r1, #1024	; 0x400
   13cd4:	mov	r0, r4
   13cd8:	add	r2, pc, r2
   13cdc:	bl	37580 <acl_create_entry@plt+0x322fc>
   13ce0:	mov	r1, r4
   13ce4:	ldr	r0, [r8, #4]
   13ce8:	bl	206e0 <acl_create_entry@plt+0x1b45c>
   13cec:	b	13484 <acl_create_entry@plt+0xe200>
   13cf0:	mov	r4, fp
   13cf4:	ldrb	r3, [r4, #12]!
   13cf8:	sub	r3, r3, #15
   13cfc:	cmp	r3, #4
   13d00:	bls	13cf4 <acl_create_entry@plt+0xea70>
   13d04:	ldr	r3, [r8, #4]
   13d08:	cmp	fp, r4
   13d0c:	str	r3, [r8, #8]
   13d10:	bcs	14af4 <acl_create_entry@plt+0xf870>
   13d14:	mov	r5, fp
   13d18:	ldrb	r3, [r5]
   13d1c:	sub	r3, r3, #15
   13d20:	cmp	r3, #4
   13d24:	addls	pc, pc, r3, lsl #2
   13d28:	b	13f94 <acl_create_entry@plt+0xed10>
   13d2c:	b	15100 <acl_create_entry@plt+0xfe7c>
   13d30:	b	150dc <acl_create_entry@plt+0xfe58>
   13d34:	b	1510c <acl_create_entry@plt+0xfe88>
   13d38:	b	150a8 <acl_create_entry@plt+0xfe24>
   13d3c:	b	14abc <acl_create_entry@plt+0xf838>
   13d40:	mov	r0, r9
   13d44:	ldr	r1, [r8, #4]
   13d48:	mov	r2, r8
   13d4c:	mov	r3, fp
   13d50:	bl	f898 <acl_create_entry@plt+0xa614>
   13d54:	cmp	r0, #0
   13d58:	bne	13f94 <acl_create_entry@plt+0xed10>
   13d5c:	b	13484 <acl_create_entry@plt+0xe200>
   13d60:	ldr	r2, [r9, #32]
   13d64:	add	r6, sp, #244	; 0xf4
   13d68:	ldr	r1, [fp, #4]
   13d6c:	mov	r3, #1024	; 0x400
   13d70:	mov	r0, r8
   13d74:	mov	r5, #0
   13d78:	ldr	ip, [r2]
   13d7c:	mov	r2, r6
   13d80:	add	r1, ip, r1
   13d84:	bl	bac0 <acl_create_entry@plt+0x683c>
   13d88:	add	r1, sp, #18432	; 0x4800
   13d8c:	add	r1, r1, #248	; 0xf8
   13d90:	movw	r2, #47100	; 0xb7fc
   13d94:	movt	r2, #65535	; 0xffff
   13d98:	movw	r3, #49148	; 0xbffc
   13d9c:	movt	r3, #65535	; 0xffff
   13da0:	ldr	r0, [r8, #4]
   13da4:	ldrb	r2, [r1, r2]
   13da8:	strb	r5, [r1, r3]
   13dac:	uxtb	r2, r2
   13db0:	cmp	r2, #47	; 0x2f
   13db4:	moveq	r7, r6
   13db8:	beq	13e10 <acl_create_entry@plt+0xeb8c>
   13dbc:	bl	20154 <acl_create_entry@plt+0x1aed0>
   13dc0:	add	r4, sp, #2288	; 0x8f0
   13dc4:	add	r4, r4, #8
   13dc8:	mov	r1, #1024	; 0x400
   13dcc:	sub	r4, r4, #4
   13dd0:	mov	r3, r5
   13dd4:	mov	r2, r0
   13dd8:	mov	r0, r4
   13ddc:	bl	37580 <acl_create_entry@plt+0x322fc>
   13de0:	add	ip, sp, #1264	; 0x4f0
   13de4:	add	ip, ip, #8
   13de8:	ldr	r3, [pc, #1192]	; 14298 <acl_create_entry@plt+0xf014>
   13dec:	sub	ip, ip, #4
   13df0:	mov	r2, r4
   13df4:	str	r6, [sp]
   13df8:	mov	r1, #1024	; 0x400
   13dfc:	str	r5, [sp, #4]
   13e00:	mov	r0, ip
   13e04:	add	r3, pc, r3
   13e08:	mov	r7, ip
   13e0c:	bl	37580 <acl_create_entry@plt+0x322fc>
   13e10:	movw	lr, #46984	; 0xb788
   13e14:	mov	r0, #11520	; 0x2d00
   13e18:	movt	lr, #65535	; 0xffff
   13e1c:	movt	r0, #305	; 0x131
   13e20:	str	lr, [sp, #56]	; 0x38
   13e24:	movw	ip, #49148	; 0xbffc
   13e28:	ldr	r1, [pc, #1132]	; 1429c <acl_create_entry@plt+0xf018>
   13e2c:	movt	ip, #65535	; 0xffff
   13e30:	ldr	r2, [pc, #1128]	; 142a0 <acl_create_entry@plt+0xf01c>
   13e34:	mov	r3, #500	; 0x1f4
   13e38:	ldr	lr, [pc, #1124]	; 142a4 <acl_create_entry@plt+0xf020>
   13e3c:	add	r1, pc, r1
   13e40:	add	r2, pc, r2
   13e44:	str	fp, [sp, #88]	; 0x58
   13e48:	add	lr, pc, lr
   13e4c:	str	sl, [sp, #92]	; 0x5c
   13e50:	str	r9, [sp, #96]	; 0x60
   13e54:	movw	r4, #499	; 0x1f3
   13e58:	str	r8, [sp, #100]	; 0x64
   13e5c:	add	r6, sp, #136	; 0x88
   13e60:	str	r0, [sp, #60]	; 0x3c
   13e64:	add	r5, sp, #128	; 0x80
   13e68:	str	r1, [sp, #40]	; 0x28
   13e6c:	mov	fp, r3
   13e70:	str	r2, [sp, #44]	; 0x2c
   13e74:	mov	r9, r0
   13e78:	str	lr, [sp, #52]	; 0x34
   13e7c:	mov	sl, ip
   13e80:	ldr	r8, [sp, #56]	; 0x38
   13e84:	b	13eb0 <acl_create_entry@plt+0xec2c>
   13e88:	bl	342fc <acl_create_entry@plt+0x2f078>
   13e8c:	cmp	r0, #6
   13e90:	bgt	14b0c <acl_create_entry@plt+0xf888>
   13e94:	mov	r1, #0
   13e98:	mov	r0, r5
   13e9c:	bl	517c <nanosleep@plt>
   13ea0:	subs	r1, r4, #1
   13ea4:	beq	14ce4 <acl_create_entry@plt+0xfa60>
   13ea8:	mov	fp, r4
   13eac:	mov	r4, r1
   13eb0:	add	r3, sp, #18432	; 0x4800
   13eb4:	mov	r0, #3
   13eb8:	add	r3, r3, #248	; 0xf8
   13ebc:	mov	r1, r7
   13ec0:	mov	r2, r6
   13ec4:	mov	ip, #0
   13ec8:	str	r9, [r5, #4]
   13ecc:	str	ip, [r3, r8]
   13ed0:	bl	4ed0 <__xstat64@plt>
   13ed4:	cmp	r0, #0
   13ed8:	beq	14d48 <acl_create_entry@plt+0xfac4>
   13edc:	add	lr, sp, #18432	; 0x4800
   13ee0:	add	lr, lr, #248	; 0xf8
   13ee4:	ldrb	lr, [lr, sl]
   13ee8:	uxtb	r3, lr
   13eec:	cmp	r3, #0
   13ef0:	beq	13e88 <acl_create_entry@plt+0xec04>
   13ef4:	add	r1, sp, #2288	; 0x8f0
   13ef8:	mov	r0, #3
   13efc:	add	r1, r1, #8
   13f00:	mov	r2, r6
   13f04:	sub	r1, r1, #4
   13f08:	bl	4ed0 <__xstat64@plt>
   13f0c:	cmp	r0, #0
   13f10:	beq	13e88 <acl_create_entry@plt+0xec04>
   13f14:	bl	342fc <acl_create_entry@plt+0x2f078>
   13f18:	ldr	fp, [sp, #88]	; 0x58
   13f1c:	ldr	sl, [sp, #92]	; 0x5c
   13f20:	ldr	r9, [sp, #96]	; 0x60
   13f24:	ldr	r8, [sp, #100]	; 0x64
   13f28:	cmp	r0, #6
   13f2c:	ble	13f64 <acl_create_entry@plt+0xece0>
   13f30:	ldr	r2, [pc, #880]	; 142a8 <acl_create_entry@plt+0xf024>
   13f34:	mov	r0, #7
   13f38:	ldr	ip, [pc, #876]	; 142ac <acl_create_entry@plt+0xf028>
   13f3c:	mov	r1, #0
   13f40:	add	r2, pc, r2
   13f44:	str	r2, [sp, #4]
   13f48:	ldr	r2, [pc, #864]	; 142b0 <acl_create_entry@plt+0xf02c>
   13f4c:	add	ip, pc, ip
   13f50:	str	r7, [sp, #8]
   13f54:	movw	r3, #714	; 0x2ca
   13f58:	str	ip, [sp]
   13f5c:	add	r2, pc, r2
   13f60:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   13f64:	ldrb	r3, [fp, #1]
   13f68:	cmp	r3, #2
   13f6c:	bne	13f94 <acl_create_entry@plt+0xed10>
   13f70:	b	13484 <acl_create_entry@plt+0xe200>
   13f74:	ldr	r0, [r8, #4]
   13f78:	bl	1ffa8 <acl_create_entry@plt+0x1ad24>
   13f7c:	mov	r2, r0
   13f80:	mov	r0, r9
   13f84:	mov	r1, fp
   13f88:	bl	f6cc <acl_create_entry@plt+0xa448>
   13f8c:	cmp	r0, #0
   13f90:	beq	13484 <acl_create_entry@plt+0xe200>
   13f94:	ldrh	r3, [sl, #2]
   13f98:	add	r3, r3, r3, lsl #1
   13f9c:	add	fp, sl, r3, lsl #2
   13fa0:	b	13370 <acl_create_entry@plt+0xe0ec>
   13fa4:	ldr	r2, [r9, #32]
   13fa8:	add	r4, sp, #2288	; 0x8f0
   13fac:	add	r4, r4, #8
   13fb0:	ldr	r1, [fp, #4]
   13fb4:	sub	r4, r4, #4
   13fb8:	mov	r3, #1024	; 0x400
   13fbc:	ldr	ip, [r2]
   13fc0:	mov	r0, r8
   13fc4:	mov	r2, r4
   13fc8:	add	r1, ip, r1
   13fcc:	bl	bac0 <acl_create_entry@plt+0x683c>
   13fd0:	ldr	r6, [r8, #4]
   13fd4:	mov	r0, r6
   13fd8:	bl	217cc <acl_create_entry@plt+0x1c548>
   13fdc:	cmp	r0, #0
   13fe0:	beq	13f64 <acl_create_entry@plt+0xece0>
   13fe4:	bl	20b1c <acl_create_entry@plt+0x1b898>
   13fe8:	subs	r5, r0, #0
   13fec:	beq	13484 <acl_create_entry@plt+0xe200>
   13ff0:	str	r8, [sp, #40]	; 0x28
   13ff4:	mov	r8, r6
   13ff8:	b	1400c <acl_create_entry@plt+0xed88>
   13ffc:	mov	r0, r5
   14000:	bl	248d4 <acl_create_entry@plt+0x1f650>
   14004:	subs	r5, r0, #0
   14008:	beq	14070 <acl_create_entry@plt+0xedec>
   1400c:	mov	r0, r5
   14010:	bl	24994 <acl_create_entry@plt+0x1f710>
   14014:	mov	r6, r0
   14018:	mov	r0, r5
   1401c:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   14020:	mov	r1, r6
   14024:	mov	r2, #0
   14028:	mov	r7, r0
   1402c:	mov	r0, r4
   14030:	bl	5020 <fnmatch@plt>
   14034:	cmp	r0, #0
   14038:	bne	13ffc <acl_create_entry@plt+0xed78>
   1403c:	mov	r2, r7
   14040:	mov	r0, r8
   14044:	mov	r1, r6
   14048:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   1404c:	ldrb	r3, [r6]
   14050:	cmp	r3, #46	; 0x2e
   14054:	beq	13ffc <acl_create_entry@plt+0xed78>
   14058:	mov	r1, #1
   1405c:	bl	249bc <acl_create_entry@plt+0x1f738>
   14060:	mov	r0, r5
   14064:	bl	248d4 <acl_create_entry@plt+0x1f650>
   14068:	subs	r5, r0, #0
   1406c:	bne	1400c <acl_create_entry@plt+0xed88>
   14070:	ldr	r8, [sp, #40]	; 0x28
   14074:	b	13484 <acl_create_entry@plt+0xe200>
   14078:	ldr	r0, [pc, #564]	; 142b4 <acl_create_entry@plt+0xf030>
   1407c:	ldr	r1, [pc, #564]	; 142b8 <acl_create_entry@plt+0xf034>
   14080:	add	r0, pc, r0
   14084:	add	r1, pc, r1
   14088:	bl	4d44 <fopen64@plt>
   1408c:	subs	r5, r0, #0
   14090:	beq	13f64 <acl_create_entry@plt+0xece0>
   14094:	add	r4, sp, #2288	; 0x8f0
   14098:	mov	r1, #4096	; 0x1000
   1409c:	add	r4, r4, #8
   140a0:	mov	r2, r5
   140a4:	sub	r4, r4, #4
   140a8:	mov	r0, r4
   140ac:	bl	49a8 <fgets@plt>
   140b0:	cmp	r0, #0
   140b4:	beq	14ccc <acl_create_entry@plt+0xfa48>
   140b8:	ldr	r2, [r9, #32]
   140bc:	mov	r0, r4
   140c0:	ldr	r3, [fp, #4]
   140c4:	ldr	r4, [r2]
   140c8:	add	r4, r4, r3
   140cc:	mov	r1, r4
   140d0:	bl	4e7c <strstr@plt>
   140d4:	subs	r6, r0, #0
   140d8:	beq	14ccc <acl_create_entry@plt+0xfa48>
   140dc:	mov	r0, r4
   140e0:	bl	4ce4 <strlen@plt>
   140e4:	ldrb	r7, [r6, r0]
   140e8:	add	r6, r6, r0
   140ec:	cmp	r7, #0
   140f0:	beq	14c2c <acl_create_entry@plt+0xf9a8>
   140f4:	bl	4ec4 <__ctype_b_loc@plt>
   140f8:	lsl	r3, r7, #1
   140fc:	ldr	r0, [r0]
   14100:	ldrh	r3, [r0, r3]
   14104:	tst	r3, #8192	; 0x2000
   14108:	bne	14c2c <acl_create_entry@plt+0xf9a8>
   1410c:	cmp	r7, #61	; 0x3d
   14110:	bne	14ccc <acl_create_entry@plt+0xfa48>
   14114:	ldrb	r3, [r6, #1]
   14118:	add	r2, r6, #1
   1411c:	cmp	r3, #0
   14120:	beq	15628 <acl_create_entry@plt+0x103a4>
   14124:	lsl	r3, r3, #1
   14128:	ldrh	r3, [r0, r3]
   1412c:	tst	r3, #8192	; 0x2000
   14130:	bne	15628 <acl_create_entry@plt+0x103a4>
   14134:	add	r3, r6, #2
   14138:	b	1414c <acl_create_entry@plt+0xeec8>
   1413c:	lsl	r1, r1, #1
   14140:	ldrh	r1, [r0, r1]
   14144:	tst	r1, #8192	; 0x2000
   14148:	bne	1415c <acl_create_entry@plt+0xeed8>
   1414c:	mov	ip, r3
   14150:	ldrb	r1, [r3], #1
   14154:	cmp	r1, #0
   14158:	bne	1413c <acl_create_entry@plt+0xeeb8>
   1415c:	mov	r3, #0
   14160:	mov	r1, r4
   14164:	strb	r3, [ip]
   14168:	ldr	r0, [r8, #4]
   1416c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   14170:	mov	r1, #1
   14174:	bl	249bc <acl_create_entry@plt+0x1f738>
   14178:	mov	r0, r5
   1417c:	bl	499c <fclose@plt>
   14180:	b	13484 <acl_create_entry@plt+0xe200>
   14184:	ldr	r2, [r9, #32]
   14188:	ldr	r3, [fp, #4]
   1418c:	ldr	r0, [r8, #12]
   14190:	ldr	r4, [r2]
   14194:	add	r4, r4, r3
   14198:	mov	r1, r4
   1419c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   141a0:	subs	r2, r0, #0
   141a4:	beq	13f64 <acl_create_entry@plt+0xece0>
   141a8:	mov	r1, r4
   141ac:	ldr	r0, [r8, #4]
   141b0:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   141b4:	mov	r1, #1
   141b8:	bl	249bc <acl_create_entry@plt+0x1f738>
   141bc:	b	13484 <acl_create_entry@plt+0xe200>
   141c0:	ldr	r0, [fp, #8]
   141c4:	bl	15cac <acl_create_entry@plt+0x10a28>
   141c8:	cmp	r0, #0
   141cc:	beq	14b48 <acl_create_entry@plt+0xf8c4>
   141d0:	ldr	r6, [fp, #8]
   141d4:	mov	r5, #1
   141d8:	ldr	r3, [r8, #112]	; 0x70
   141dc:	lsl	r4, r5, r6
   141e0:	tst	r4, r3
   141e4:	beq	14b40 <acl_create_entry@plt+0xf8bc>
   141e8:	bl	342fc <acl_create_entry@plt+0x2f078>
   141ec:	cmp	r0, #6
   141f0:	bgt	1530c <acl_create_entry@plt+0x10088>
   141f4:	ldr	r3, [r8, #116]	; 0x74
   141f8:	tst	r4, r3
   141fc:	beq	13484 <acl_create_entry@plt+0xe200>
   14200:	ldrb	r3, [fp, #1]
   14204:	cmp	r3, #2
   14208:	bne	13f94 <acl_create_entry@plt+0xed10>
   1420c:	b	13484 <acl_create_entry@plt+0xe200>
   14210:	andeq	r7, r5, r0, asr r9
   14214:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14218:	andeq	pc, r2, r4, ror r7	; <UNPREDICTABLE>
   1421c:	andeq	pc, r2, ip, ror pc	; <UNPREDICTABLE>
   14220:			; <UNDEFINED> instruction: 0x00030eb0
   14224:	andeq	pc, r2, ip, lsr #31
   14228:	andeq	pc, r2, r8, asr pc	; <UNPREDICTABLE>
   1422c:	andeq	r0, r3, ip, lsl #29
   14230:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   14234:	andeq	r0, r3, r8, ror ip
   14238:	andeq	r0, r3, r0, lsl #20
   1423c:	andeq	pc, r2, ip, lsl #26
   14240:	andeq	r0, r3, r4, ror #22
   14244:			; <UNDEFINED> instruction: 0x000308b0
   14248:	strdeq	pc, [r2], -r4
   1424c:	andeq	r0, r3, r0, lsr #20
   14250:	andeq	r0, r3, r0, ror #14
   14254:			; <UNDEFINED> instruction: 0x0002fab4
   14258:	muleq	r3, r4, r9
   1425c:	andeq	r0, r3, r8, lsr #13
   14260:	andeq	pc, r2, r8, lsr #20
   14264:	andeq	r0, r3, r8, lsl #18
   14268:	andeq	r0, r3, ip, lsl #12
   1426c:	muleq	r2, ip, r9
   14270:	andeq	r0, r3, r8, ror #10
   14274:	andeq	r0, r3, r4, lsr r8
   14278:	andeq	pc, r2, ip, ror #17
   1427c:	andeq	r0, r3, r0, asr r5
   14280:	andeq	pc, r2, r0, lsr #17
   14284:	andeq	r0, r3, ip, lsl r6
   14288:	ldrdeq	pc, [r2], -r8
   1428c:	strdeq	r0, [r3], -r8
   14290:	andeq	ip, r2, r8, lsr #13
   14294:	andeq	ip, r2, r8, asr #11
   14298:	andeq	sp, r3, ip, asr #21
   1429c:	andeq	pc, r2, r4, ror r4	; <UNPREDICTABLE>
   142a0:	andeq	r0, r3, r4, lsl #7
   142a4:	ldrdeq	pc, [r2], -r4
   142a8:			; <UNDEFINED> instruction: 0x0002feb0
   142ac:	andeq	r0, r3, r8, ror r2
   142b0:	andeq	pc, r2, r4, asr r3	; <UNPREDICTABLE>
   142b4:	andeq	pc, r2, r0, ror #28
   142b8:	andeq	r8, r3, r0, lsr #10
   142bc:	andeq	pc, r2, r4, lsr #27
   142c0:			; <UNDEFINED> instruction: 0x0002fab8
   142c4:	andeq	lr, r2, ip, asr lr
   142c8:	andeq	r8, r3, ip
   142cc:	andeq	pc, r2, ip, asr #20
   142d0:	andeq	pc, r2, r0, asr r7	; <UNPREDICTABLE>
   142d4:	andeq	lr, r2, r4, lsl #22
   142d8:	andeq	sp, r3, r4, ror r0
   142dc:	andeq	pc, r2, ip, asr #8
   142e0:	andeq	pc, r2, ip, lsr #8
   142e4:	andeq	sp, r2, r8, ror ip
   142e8:	andeq	pc, r2, r0, asr r3	; <UNPREDICTABLE>
   142ec:	ldrdeq	pc, [r2], -r8
   142f0:	muleq	r2, r0, r6
   142f4:	andeq	r7, r3, ip, ror r4
   142f8:	andeq	pc, r2, ip, asr r5	; <UNPREDICTABLE>
   142fc:	andeq	pc, r2, r8, lsr r3	; <UNPREDICTABLE>
   14300:	strdeq	lr, [r2], -r0
   14304:	andeq	pc, r2, r4, lsr #2
   14308:	andeq	pc, r2, r0, lsr #9
   1430c:	andeq	lr, r2, r0, lsl #11
   14310:	andeq	pc, r2, r4, asr #32
   14314:	andeq	pc, r2, r0, lsr r4	; <UNPREDICTABLE>
   14318:	andeq	lr, r2, ip, lsl #10
   1431c:	andeq	pc, r2, r4, lsl r2	; <UNPREDICTABLE>
   14320:	andeq	pc, r2, r4, asr #7
   14324:	andeq	lr, r2, ip, ror r4
   14328:	andeq	pc, r2, r8, lsr #6
   1432c:	andeq	pc, r2, r4, lsr #2
   14330:			; <UNDEFINED> instruction: 0x0002e3b8
   14334:			; <UNDEFINED> instruction: 0x0003c9b4
   14338:	andeq	pc, r2, r4, lsr #5
   1433c:	andeq	lr, r2, r0, lsr #30
   14340:	andeq	lr, r2, r8, lsr r3
   14344:	andeq	pc, r2, r0, asr r2	; <UNPREDICTABLE>
   14348:			; <UNDEFINED> instruction: 0x0002eeb8
   1434c:	andeq	lr, r2, r4, ror #5
   14350:	andeq	lr, r2, ip, ror #31
   14354:			; <UNDEFINED> instruction: 0x0002f1b8
   14358:	andeq	lr, r2, r0, ror r2
   1435c:	andeq	pc, r2, r8, lsl #3
   14360:	andeq	lr, r2, r4, lsr lr
   14364:	andeq	lr, r2, r8, lsr r2
   14368:	muleq	r2, r4, r0
   1436c:	ldrdeq	lr, [r2], -r4
   14370:	andeq	lr, r2, r8, lsr #2
   14374:	ldrdeq	sp, [r2], -r8
   14378:			; <UNDEFINED> instruction: 0x0002d5b4
   1437c:	andeq	lr, r2, r0, asr #31
   14380:	andeq	lr, r2, r8, ror r0
   14384:	andeq	ip, r3, r4, lsl #13
   14388:	andeq	sp, r2, r8, asr r5
   1438c:	andeq	lr, r2, r4, ror #30
   14390:	andeq	lr, r2, ip, lsl r0
   14394:	andeq	lr, r2, r8, asr #29
   14398:	andeq	lr, r2, r4, asr fp
   1439c:	andeq	sp, r2, r8, ror pc
   143a0:	andeq	lr, r2, r0, ror #28
   143a4:	andeq	lr, r2, ip, lsr #22
   143a8:	andeq	sp, r2, ip, lsl pc
   143ac:	ldrb	r2, [r8, #124]	; 0x7c
   143b0:	add	r1, sp, #18432	; 0x4800
   143b4:	movw	r3, #46992	; 0xb790
   143b8:	add	r4, sp, #2288	; 0x8f0
   143bc:	movt	r3, #65535	; 0xffff
   143c0:	add	r1, r1, #248	; 0xf8
   143c4:	cmp	r2, #0
   143c8:	add	r4, r4, #8
   143cc:	sub	r4, r4, #4
   143d0:	str	r4, [r1, r3]
   143d4:	bne	13484 <acl_create_entry@plt+0xe200>
   143d8:	ldrb	r3, [fp, #1]
   143dc:	mov	r2, r4
   143e0:	mov	r0, r8
   143e4:	cmp	r3, #7
   143e8:	moveq	r3, #1
   143ec:	strbeq	r3, [r8, #124]	; 0x7c
   143f0:	ldr	ip, [r9, #32]
   143f4:	mov	r3, #512	; 0x200
   143f8:	ldr	r1, [fp, #4]
   143fc:	ldr	ip, [ip]
   14400:	add	r1, ip, r1
   14404:	bl	bac0 <acl_create_entry@plt+0x683c>
   14408:	mov	r3, #1
   1440c:	add	r0, sp, #136	; 0x88
   14410:	add	r1, r8, #32
   14414:	strb	r3, [r8, #123]	; 0x7b
   14418:	bl	3a920 <acl_create_entry@plt+0x3569c>
   1441c:	subs	r5, r0, #0
   14420:	blt	152c4 <acl_create_entry@plt+0x10040>
   14424:	bl	342fc <acl_create_entry@plt+0x2f078>
   14428:	cmp	r0, #6
   1442c:	ble	13484 <acl_create_entry@plt+0xe200>
   14430:	ldr	ip, [pc, #-380]	; 142bc <acl_create_entry@plt+0xf038>
   14434:	mov	r0, #7
   14438:	ldr	r3, [pc, #-384]	; 142c0 <acl_create_entry@plt+0xf03c>
   1443c:	mov	r1, #0
   14440:	ldr	r2, [pc, #-388]	; 142c4 <acl_create_entry@plt+0xf040>
   14444:	add	ip, pc, ip
   14448:	add	r3, pc, r3
   1444c:	str	ip, [sp]
   14450:	str	r3, [sp, #4]
   14454:	add	r2, pc, r2
   14458:	ldr	ip, [r8, #32]
   1445c:	movw	r3, #2354	; 0x932
   14460:	str	ip, [sp, #8]
   14464:	ldr	lr, [r9, #32]
   14468:	ldrh	ip, [sl, #8]
   1446c:	ldr	lr, [lr]
   14470:	add	ip, lr, ip
   14474:	str	ip, [sp, #12]
   14478:	ldrh	ip, [sl, #10]
   1447c:	str	ip, [sp, #16]
   14480:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14484:	b	13484 <acl_create_entry@plt+0xe200>
   14488:	ldr	r2, [r9, #32]
   1448c:	add	r5, sp, #1264	; 0x4f0
   14490:	add	r5, r5, #8
   14494:	ldr	r1, [fp, #4]
   14498:	sub	r5, r5, #4
   1449c:	mov	r3, #1024	; 0x400
   144a0:	ldr	ip, [r2]
   144a4:	mov	r0, r8
   144a8:	mov	r2, r5
   144ac:	add	r1, ip, r1
   144b0:	bl	bac0 <acl_create_entry@plt+0x683c>
   144b4:	bl	342fc <acl_create_entry@plt+0x2f078>
   144b8:	cmp	r0, #6
   144bc:	bgt	14f30 <acl_create_entry@plt+0xfcac>
   144c0:	ldr	r6, [r8, #4]
   144c4:	add	r4, sp, #2288	; 0x8f0
   144c8:	add	r4, r4, #8
   144cc:	sub	r4, r4, #4
   144d0:	mov	r0, r6
   144d4:	bl	22d04 <acl_create_entry@plt+0x1da80>
   144d8:	add	r3, sp, #18944	; 0x4a00
   144dc:	mov	r1, #16384	; 0x4000
   144e0:	ldrd	r2, [r3, #-224]	; 0xffffff20
   144e4:	str	r5, [sp, #8]
   144e8:	ldr	r5, [sp, #76]	; 0x4c
   144ec:	strd	r2, [sp]
   144f0:	str	r4, [sp, #20]
   144f4:	str	r5, [sp, #16]
   144f8:	ldrd	r2, [sp, #64]	; 0x40
   144fc:	str	r1, [sp, #24]
   14500:	str	r0, [sp, #12]
   14504:	mov	r0, r8
   14508:	bl	c588 <acl_create_entry@plt+0x7304>
   1450c:	cmp	r0, #0
   14510:	blt	13f64 <acl_create_entry@plt+0xece0>
   14514:	mov	r7, #0
   14518:	b	1453c <acl_create_entry@plt+0xf2b8>
   1451c:	mov	r5, r0
   14520:	mov	r1, r4
   14524:	strb	r7, [r5], #1
   14528:	mov	r0, r6
   1452c:	bl	f4f0 <acl_create_entry@plt+0xa26c>
   14530:	cmp	r5, #0
   14534:	beq	13484 <acl_create_entry@plt+0xe200>
   14538:	mov	r4, r5
   1453c:	mov	r0, r4
   14540:	mov	r1, #10
   14544:	bl	49e4 <strchr@plt>
   14548:	cmp	r0, #0
   1454c:	bne	1451c <acl_create_entry@plt+0xf298>
   14550:	mov	r0, r6
   14554:	mov	r1, r4
   14558:	bl	f4f0 <acl_create_entry@plt+0xa26c>
   1455c:	b	13484 <acl_create_entry@plt+0xe200>
   14560:	ldr	r2, [r9, #32]
   14564:	add	r4, sp, #1264	; 0x4f0
   14568:	add	r4, r4, #8
   1456c:	ldr	r1, [fp, #4]
   14570:	sub	r4, r4, #4
   14574:	mov	r3, #1024	; 0x400
   14578:	ldr	ip, [r2]
   1457c:	mov	r0, r8
   14580:	mov	r2, r4
   14584:	add	r1, ip, r1
   14588:	bl	bac0 <acl_create_entry@plt+0x683c>
   1458c:	ldr	r1, [pc, #-716]	; 142c8 <acl_create_entry@plt+0xf044>
   14590:	mov	r0, r4
   14594:	ldr	r6, [r8, #4]
   14598:	add	r1, pc, r1
   1459c:	bl	4d44 <fopen64@plt>
   145a0:	subs	r5, r0, #0
   145a4:	beq	13f64 <acl_create_entry@plt+0xece0>
   145a8:	add	r4, sp, #2288	; 0x8f0
   145ac:	add	r4, r4, #4
   145b0:	b	145c0 <acl_create_entry@plt+0xf33c>
   145b4:	mov	r0, r6
   145b8:	mov	r1, r4
   145bc:	bl	f4f0 <acl_create_entry@plt+0xa26c>
   145c0:	mov	r0, r4
   145c4:	mov	r1, #16384	; 0x4000
   145c8:	mov	r2, r5
   145cc:	bl	49a8 <fgets@plt>
   145d0:	cmp	r0, #0
   145d4:	bne	145b4 <acl_create_entry@plt+0xf330>
   145d8:	mov	r0, r5
   145dc:	bl	499c <fclose@plt>
   145e0:	b	13484 <acl_create_entry@plt+0xe200>
   145e4:	ldr	r0, [r8, #20]
   145e8:	mov	r4, #0
   145ec:	bl	4b7c <free@plt>
   145f0:	str	r4, [r8, #20]
   145f4:	ldr	r2, [r9, #32]
   145f8:	add	r5, sp, #1264	; 0x4f0
   145fc:	add	r5, r5, #8
   14600:	ldr	r1, [fp, #4]
   14604:	sub	r5, r5, #4
   14608:	mov	r3, #1024	; 0x400
   1460c:	ldr	ip, [r2]
   14610:	mov	r0, r8
   14614:	mov	r2, r5
   14618:	add	r1, ip, r1
   1461c:	bl	bac0 <acl_create_entry@plt+0x683c>
   14620:	ldr	r0, [r8, #4]
   14624:	bl	22d04 <acl_create_entry@plt+0x1da80>
   14628:	mov	r6, r0
   1462c:	bl	342fc <acl_create_entry@plt+0x2f078>
   14630:	cmp	r0, #6
   14634:	bgt	14f84 <acl_create_entry@plt+0xfd00>
   14638:	add	r1, sp, #18944	; 0x4a00
   1463c:	add	r4, sp, #2288	; 0x8f0
   14640:	add	r4, r4, #8
   14644:	ldrd	r2, [sp, #64]	; 0x40
   14648:	ldrd	r0, [r1, #-224]	; 0xffffff20
   1464c:	sub	r4, r4, #4
   14650:	str	r5, [sp, #8]
   14654:	ldr	r5, [sp, #76]	; 0x4c
   14658:	strd	r0, [sp]
   1465c:	mov	r1, #16384	; 0x4000
   14660:	str	r6, [sp, #12]
   14664:	mov	r0, r8
   14668:	str	r5, [sp, #16]
   1466c:	str	r4, [sp, #20]
   14670:	str	r1, [sp, #24]
   14674:	bl	c588 <acl_create_entry@plt+0x7304>
   14678:	cmp	r0, #0
   1467c:	blt	13f64 <acl_create_entry@plt+0xece0>
   14680:	mov	r0, r4
   14684:	mov	r1, #10
   14688:	bl	261c0 <acl_create_entry@plt+0x20f3c>
   1468c:	ldr	ip, [sp, #48]	; 0x30
   14690:	bics	r5, ip, #2
   14694:	beq	151e8 <acl_create_entry@plt+0xff64>
   14698:	mov	r0, r4
   1469c:	bl	51c4 <__strdup@plt>
   146a0:	str	r0, [r8, #20]
   146a4:	ldrb	r3, [fp, #1]
   146a8:	cmp	r3, #2
   146ac:	bne	13484 <acl_create_entry@plt+0xe200>
   146b0:	b	13f94 <acl_create_entry@plt+0xed10>
   146b4:	ldr	r0, [r8, #4]
   146b8:	ldr	r1, [fp, #8]
   146bc:	bl	207b4 <acl_create_entry@plt+0x1b530>
   146c0:	b	13484 <acl_create_entry@plt+0xe200>
   146c4:	ldrb	r3, [r8, #122]	; 0x7a
   146c8:	cmp	r3, #0
   146cc:	bne	13484 <acl_create_entry@plt+0xe200>
   146d0:	ldrb	r3, [fp, #1]
   146d4:	cmp	r3, #7
   146d8:	moveq	r3, #1
   146dc:	strbeq	r3, [r8, #122]	; 0x7a
   146e0:	ldr	r3, [fp, #8]
   146e4:	adds	r3, r3, #0
   146e8:	movne	r3, #1
   146ec:	strb	r3, [r8, #121]	; 0x79
   146f0:	b	13484 <acl_create_entry@plt+0xe200>
   146f4:	ldrb	r2, [r8, #126]	; 0x7e
   146f8:	add	r0, sp, #18432	; 0x4800
   146fc:	movw	r3, #46992	; 0xb790
   14700:	add	r4, sp, #2288	; 0x8f0
   14704:	movt	r3, #65535	; 0xffff
   14708:	add	r0, r0, #248	; 0xf8
   1470c:	cmp	r2, #0
   14710:	add	r4, r4, #8
   14714:	sub	r4, r4, #4
   14718:	str	r4, [r0, r3]
   1471c:	bne	13484 <acl_create_entry@plt+0xe200>
   14720:	ldrb	r3, [fp, #1]
   14724:	mov	r5, #0
   14728:	mov	r2, r4
   1472c:	mov	r0, r8
   14730:	cmp	r3, #7
   14734:	moveq	r3, #1
   14738:	strbeq	r3, [r8, #126]	; 0x7e
   1473c:	ldr	ip, [r9, #32]
   14740:	mov	r3, #512	; 0x200
   14744:	ldr	r1, [fp, #4]
   14748:	ldr	ip, [ip]
   1474c:	add	r1, ip, r1
   14750:	bl	bac0 <acl_create_entry@plt+0x683c>
   14754:	mov	r3, #1
   14758:	add	r0, sp, #136	; 0x88
   1475c:	strb	r3, [r8, #125]	; 0x7d
   14760:	mov	r2, r5
   14764:	str	r5, [sp]
   14768:	mov	r3, r5
   1476c:	add	r1, r8, #28
   14770:	bl	3a71c <acl_create_entry@plt+0x35498>
   14774:	subs	r6, r0, #0
   14778:	blt	152a0 <acl_create_entry@plt+0x1001c>
   1477c:	bl	342fc <acl_create_entry@plt+0x2f078>
   14780:	cmp	r0, #6
   14784:	ble	13484 <acl_create_entry@plt+0xe200>
   14788:	ldr	ip, [pc, #-1220]	; 142cc <acl_create_entry@plt+0xf048>
   1478c:	mov	r0, #7
   14790:	ldr	r3, [pc, #-1224]	; 142d0 <acl_create_entry@plt+0xf04c>
   14794:	mov	r1, #0
   14798:	ldr	r2, [pc, #-1228]	; 142d4 <acl_create_entry@plt+0xf050>
   1479c:	add	ip, pc, ip
   147a0:	add	r3, pc, r3
   147a4:	str	ip, [sp]
   147a8:	str	r3, [sp, #4]
   147ac:	add	r2, pc, r2
   147b0:	ldr	ip, [r8, #28]
   147b4:	movw	r3, #2328	; 0x918
   147b8:	b	14460 <acl_create_entry@plt+0xf1dc>
   147bc:	ldr	r2, [r9, #32]
   147c0:	add	r5, sp, #1264	; 0x4f0
   147c4:	add	r5, r5, #8
   147c8:	ldr	r1, [fp, #4]
   147cc:	sub	r5, r5, #4
   147d0:	mov	r3, #1024	; 0x400
   147d4:	ldr	ip, [r2]
   147d8:	mov	r0, r8
   147dc:	mov	r2, r5
   147e0:	mov	r6, #0
   147e4:	add	r1, ip, r1
   147e8:	bl	bac0 <acl_create_entry@plt+0x683c>
   147ec:	ldr	r0, [r8]
   147f0:	mov	r1, r5
   147f4:	mov	r2, r5
   147f8:	str	r6, [sp]
   147fc:	mov	r3, #1024	; 0x400
   14800:	bl	25c1c <acl_create_entry@plt+0x20998>
   14804:	cmp	r0, r6
   14808:	beq	1486c <acl_create_entry@plt+0xf5e8>
   1480c:	add	lr, sp, #18432	; 0x4800
   14810:	movw	r3, #48124	; 0xbbfc
   14814:	add	lr, lr, #248	; 0xf8
   14818:	movt	r3, #65535	; 0xffff
   1481c:	ldrb	r3, [lr, r3]
   14820:	uxtb	r3, r3
   14824:	cmp	r3, #47	; 0x2f
   14828:	beq	1486c <acl_create_entry@plt+0xf5e8>
   1482c:	add	r4, sp, #2288	; 0x8f0
   14830:	mov	r1, #1024	; 0x400
   14834:	add	r4, r4, #8
   14838:	mov	r2, r5
   1483c:	sub	r4, r4, #4
   14840:	mov	r0, r4
   14844:	bl	3752c <acl_create_entry@plt+0x322a8>
   14848:	ldr	r0, [r8, #4]
   1484c:	bl	20154 <acl_create_entry@plt+0x1aed0>
   14850:	ldr	r3, [pc, #-1408]	; 142d8 <acl_create_entry@plt+0xf054>
   14854:	stm	sp, {r4, r6}
   14858:	mov	r1, #1024	; 0x400
   1485c:	add	r3, pc, r3
   14860:	mov	r2, r0
   14864:	mov	r0, r5
   14868:	bl	37580 <acl_create_entry@plt+0x322fc>
   1486c:	mov	r0, r5
   14870:	add	r4, sp, #248	; 0xf8
   14874:	bl	1002c <acl_create_entry@plt+0xada8>
   14878:	mov	r1, r5
   1487c:	sub	r2, r4, #112	; 0x70
   14880:	mov	r0, #3
   14884:	bl	4ed0 <__xstat64@plt>
   14888:	cmp	r0, #0
   1488c:	bne	148a8 <acl_create_entry@plt+0xf624>
   14890:	ldr	r3, [fp, #8]
   14894:	cmp	r3, #0
   14898:	beq	146a4 <acl_create_entry@plt+0xf420>
   1489c:	ldr	r2, [r4, #-96]	; 0xffffffa0
   148a0:	tst	r3, r2
   148a4:	bne	146a4 <acl_create_entry@plt+0xf420>
   148a8:	ldrb	r3, [fp, #1]
   148ac:	cmp	r3, #1
   148b0:	bne	13484 <acl_create_entry@plt+0xe200>
   148b4:	b	13f94 <acl_create_entry@plt+0xed10>
   148b8:	mov	r0, r9
   148bc:	mov	r1, fp
   148c0:	ldr	r2, [r8, #16]
   148c4:	bl	f6cc <acl_create_entry@plt+0xa448>
   148c8:	cmp	r0, #0
   148cc:	bne	13f94 <acl_create_entry@plt+0xed10>
   148d0:	b	13484 <acl_create_entry@plt+0xe200>
   148d4:	ldr	r0, [r8, #4]
   148d8:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   148dc:	b	13f7c <acl_create_entry@plt+0xecf8>
   148e0:	ldr	r0, [r8, #4]
   148e4:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   148e8:	subs	r4, r0, #0
   148ec:	beq	13f64 <acl_create_entry@plt+0xece0>
   148f0:	ldr	r2, [r9, #32]
   148f4:	mov	r0, r4
   148f8:	ldr	r3, [fp, #4]
   148fc:	ldr	r5, [r2]
   14900:	add	r5, r5, r3
   14904:	bl	24994 <acl_create_entry@plt+0x1f710>
   14908:	mov	r1, r0
   1490c:	mov	r0, r5
   14910:	bl	520c <strcmp@plt>
   14914:	cmp	r0, #0
   14918:	beq	13484 <acl_create_entry@plt+0xe200>
   1491c:	mov	r0, r4
   14920:	bl	248d4 <acl_create_entry@plt+0x1f650>
   14924:	subs	r4, r0, #0
   14928:	bne	148f0 <acl_create_entry@plt+0xf66c>
   1492c:	ldrb	r3, [fp, #1]
   14930:	cmp	r3, #2
   14934:	bne	13f94 <acl_create_entry@plt+0xed10>
   14938:	b	13484 <acl_create_entry@plt+0xe200>
   1493c:	ldr	r0, [r9, #32]
   14940:	add	ip, sp, #18432	; 0x4800
   14944:	ldr	r3, [fp, #8]
   14948:	add	ip, ip, #248	; 0xf8
   1494c:	ldr	r1, [pc, #-1656]	; 142dc <acl_create_entry@plt+0xf058>
   14950:	movw	r4, #46992	; 0xb790
   14954:	ldr	r5, [r0]
   14958:	movt	r4, #65535	; 0xffff
   1495c:	add	r1, pc, r1
   14960:	mov	r2, #0
   14964:	add	r5, r5, r3
   14968:	str	r2, [ip, r4]
   1496c:	mov	r0, r5
   14970:	bl	520c <strcmp@plt>
   14974:	cmp	r0, #0
   14978:	beq	14e40 <acl_create_entry@plt+0xfbbc>
   1497c:	ldr	r1, [pc, #-1700]	; 142e0 <acl_create_entry@plt+0xf05c>
   14980:	mov	r0, r5
   14984:	add	r1, pc, r1
   14988:	bl	520c <strcmp@plt>
   1498c:	cmp	r0, #0
   14990:	bne	15608 <acl_create_entry@plt+0x10384>
   14994:	add	r0, sp, #136	; 0x88
   14998:	bl	3d1e0 <acl_create_entry@plt+0x37f5c>
   1499c:	add	r0, sp, #18432	; 0x4800
   149a0:	add	r0, r0, #248	; 0xf8
   149a4:	ldr	r2, [r0, r4]
   149a8:	b	13f80 <acl_create_entry@plt+0xecfc>
   149ac:	ldr	r2, [r9, #32]
   149b0:	ldr	r3, [fp, #8]
   149b4:	ldr	r0, [r8, #4]
   149b8:	ldr	r4, [r2]
   149bc:	add	r4, r4, r3
   149c0:	mov	r1, r4
   149c4:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   149c8:	ldr	r5, [sp, #80]	; 0x50
   149cc:	rsbs	r3, r0, #1
   149d0:	movcc	r3, #0
   149d4:	cmp	r5, #0
   149d8:	moveq	r3, #0
   149dc:	cmp	r3, #0
   149e0:	bne	14fd8 <acl_create_entry@plt+0xfd54>
   149e4:	cmp	r0, #0
   149e8:	bne	13f7c <acl_create_entry@plt+0xecf8>
   149ec:	ldr	r0, [pc, #-1808]	; 142e4 <acl_create_entry@plt+0xf060>
   149f0:	add	r0, pc, r0
   149f4:	b	13f7c <acl_create_entry@plt+0xecf8>
   149f8:	ldr	r0, [r8, #4]
   149fc:	bl	202f0 <acl_create_entry@plt+0x1b06c>
   14a00:	b	13f7c <acl_create_entry@plt+0xecf8>
   14a04:	bl	342fc <acl_create_entry@plt+0x2f078>
   14a08:	cmp	r0, #2
   14a0c:	ble	13f94 <acl_create_entry@plt+0xed10>
   14a10:	ldr	ip, [sp, #108]	; 0x6c
   14a14:	mov	r1, #0
   14a18:	ldr	r5, [sp, #112]	; 0x70
   14a1c:	movw	r3, #2610	; 0xa32
   14a20:	str	r4, [sp, #8]
   14a24:	mov	r0, #3
   14a28:	str	ip, [sp]
   14a2c:	str	r5, [sp, #4]
   14a30:	ldr	r2, [sp, #104]	; 0x68
   14a34:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14a38:	b	13f94 <acl_create_entry@plt+0xed10>
   14a3c:	ldr	ip, [sp, #84]	; 0x54
   14a40:	cmp	ip, #0
   14a44:	bne	14be4 <acl_create_entry@plt+0xf960>
   14a48:	ldrb	r3, [fp, #1]
   14a4c:	mov	sl, fp
   14a50:	tst	r3, #1
   14a54:	bne	13f94 <acl_create_entry@plt+0xed10>
   14a58:	b	13480 <acl_create_entry@plt+0xe1fc>
   14a5c:	ldr	r0, [r8, #4]
   14a60:	bl	202c4 <acl_create_entry@plt+0x1b040>
   14a64:	b	13f7c <acl_create_entry@plt+0xecf8>
   14a68:	ldr	r0, [r8, #4]
   14a6c:	bl	20148 <acl_create_entry@plt+0x1aec4>
   14a70:	b	13f7c <acl_create_entry@plt+0xecf8>
   14a74:	ldr	r0, [r8, #4]
   14a78:	bl	20a94 <acl_create_entry@plt+0x1b810>
   14a7c:	subs	r4, r0, #0
   14a80:	bne	14a98 <acl_create_entry@plt+0xf814>
   14a84:	b	13f94 <acl_create_entry@plt+0xed10>
   14a88:	mov	r0, r4
   14a8c:	bl	248d4 <acl_create_entry@plt+0x1f650>
   14a90:	subs	r4, r0, #0
   14a94:	beq	13f94 <acl_create_entry@plt+0xed10>
   14a98:	mov	r0, r4
   14a9c:	bl	24994 <acl_create_entry@plt+0x1f710>
   14aa0:	mov	r1, fp
   14aa4:	add	r2, r0, #5
   14aa8:	mov	r0, r9
   14aac:	bl	f6cc <acl_create_entry@plt+0xa448>
   14ab0:	cmp	r0, #0
   14ab4:	bne	14a88 <acl_create_entry@plt+0xf804>
   14ab8:	b	13484 <acl_create_entry@plt+0xe200>
   14abc:	ldr	r2, [r9, #32]
   14ac0:	ldr	r3, [fp, #4]
   14ac4:	ldr	r0, [r8, #8]
   14ac8:	ldr	r1, [r2]
   14acc:	add	r1, r1, r3
   14ad0:	bl	22d34 <acl_create_entry@plt+0x1dab0>
   14ad4:	ldrb	r3, [r5, #1]
   14ad8:	cmp	r0, #0
   14adc:	beq	153b0 <acl_create_entry@plt+0x1012c>
   14ae0:	cmp	r3, #2
   14ae4:	beq	150c4 <acl_create_entry@plt+0xfe40>
   14ae8:	add	r5, r5, #12
   14aec:	cmp	r5, r4
   14af0:	bcc	13d18 <acl_create_entry@plt+0xea94>
   14af4:	mov	fp, r4
   14af8:	b	13370 <acl_create_entry@plt+0xe0ec>
   14afc:	ldrb	r3, [r1, #1]!
   14b00:	cmp	r3, #0
   14b04:	bne	13728 <acl_create_entry@plt+0xe4a4>
   14b08:	b	13760 <acl_create_entry@plt+0xe4dc>
   14b0c:	ldr	ip, [sp, #44]	; 0x2c
   14b10:	mov	r3, #20
   14b14:	str	r7, [sp, #8]
   14b18:	mov	r1, #0
   14b1c:	str	r3, [sp, #12]
   14b20:	mov	r0, #7
   14b24:	str	ip, [sp]
   14b28:	movw	r3, #717	; 0x2cd
   14b2c:	ldr	ip, [sp, #52]	; 0x34
   14b30:	ldr	r2, [sp, #40]	; 0x28
   14b34:	str	ip, [sp, #4]
   14b38:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14b3c:	b	13e94 <acl_create_entry@plt+0xec10>
   14b40:	orr	r3, r4, r3
   14b44:	str	r3, [r8, #112]	; 0x70
   14b48:	ldr	r2, [r9, #32]
   14b4c:	add	r4, sp, #2288	; 0x8f0
   14b50:	add	r4, r4, #8
   14b54:	ldr	r1, [fp, #4]
   14b58:	sub	r4, r4, #4
   14b5c:	mov	r3, #1024	; 0x400
   14b60:	ldr	ip, [r2]
   14b64:	mov	r0, r8
   14b68:	mov	r2, r4
   14b6c:	add	r1, ip, r1
   14b70:	bl	bac0 <acl_create_entry@plt+0x683c>
   14b74:	bl	342fc <acl_create_entry@plt+0x2f078>
   14b78:	cmp	r0, #6
   14b7c:	bgt	1504c <acl_create_entry@plt+0xfdc8>
   14b80:	mov	r2, r4
   14b84:	ldr	r0, [r8, #4]
   14b88:	ldr	r1, [fp, #8]
   14b8c:	mov	r3, #0
   14b90:	bl	15d78 <acl_create_entry@plt+0x10af4>
   14b94:	cmp	r0, #0
   14b98:	beq	13484 <acl_create_entry@plt+0xe200>
   14b9c:	bl	342fc <acl_create_entry@plt+0x2f078>
   14ba0:	cmp	r0, #6
   14ba4:	bgt	15370 <acl_create_entry@plt+0x100ec>
   14ba8:	ldr	r3, [fp, #8]
   14bac:	mov	r1, #1
   14bb0:	ldr	r2, [r8, #116]	; 0x74
   14bb4:	orr	r3, r2, r1, lsl r3
   14bb8:	str	r3, [r8, #116]	; 0x74
   14bbc:	ldrb	r3, [fp, #1]
   14bc0:	cmp	r3, #2
   14bc4:	bne	13f94 <acl_create_entry@plt+0xed10>
   14bc8:	b	13484 <acl_create_entry@plt+0xe200>
   14bcc:	cmp	r3, #4
   14bd0:	beq	13484 <acl_create_entry@plt+0xe200>
   14bd4:	mov	r1, r4
   14bd8:	ldr	r0, [r8, #4]
   14bdc:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   14be0:	b	13484 <acl_create_entry@plt+0xe200>
   14be4:	mov	r4, #0
   14be8:	mov	sl, fp
   14bec:	str	r4, [sp, #48]	; 0x30
   14bf0:	b	13484 <acl_create_entry@plt+0xe200>
   14bf4:	ldr	r2, [pc, #-2324]	; 142e8 <acl_create_entry@plt+0xf064>
   14bf8:	mov	r1, #0
   14bfc:	ldr	ip, [pc, #-2328]	; 142ec <acl_create_entry@plt+0xf068>
   14c00:	movw	r3, #2474	; 0x9aa
   14c04:	add	r2, pc, r2
   14c08:	str	r2, [sp, #4]
   14c0c:	ldr	r2, [pc, #-2340]	; 142f0 <acl_create_entry@plt+0xf06c>
   14c10:	add	ip, pc, ip
   14c14:	str	r4, [sp, #8]
   14c18:	mov	r0, #3
   14c1c:	str	ip, [sp]
   14c20:	add	r2, pc, r2
   14c24:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14c28:	b	13760 <acl_create_entry@plt+0xe4dc>
   14c2c:	ldr	r2, [pc, #-2368]	; 142f4 <acl_create_entry@plt+0xf070>
   14c30:	mov	r1, r4
   14c34:	ldr	r0, [r8, #4]
   14c38:	add	r2, pc, r2
   14c3c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   14c40:	mov	r1, #1
   14c44:	bl	249bc <acl_create_entry@plt+0x1f738>
   14c48:	mov	r0, r5
   14c4c:	bl	499c <fclose@plt>
   14c50:	b	13484 <acl_create_entry@plt+0xe200>
   14c54:	ldr	r0, [r8, #16]
   14c58:	bl	4b7c <free@plt>
   14c5c:	mov	r0, r4
   14c60:	bl	51c4 <__strdup@plt>
   14c64:	str	r0, [r8, #16]
   14c68:	mov	r4, r0
   14c6c:	bl	342fc <acl_create_entry@plt+0x2f078>
   14c70:	cmp	r0, #6
   14c74:	ble	13484 <acl_create_entry@plt+0xe200>
   14c78:	ldr	ip, [pc, #-2440]	; 142f8 <acl_create_entry@plt+0xf074>
   14c7c:	mov	r1, #0
   14c80:	ldr	r2, [pc, #-2444]	; 142fc <acl_create_entry@plt+0xf078>
   14c84:	movw	r3, #2511	; 0x9cf
   14c88:	str	r4, [sp, #8]
   14c8c:	add	ip, pc, ip
   14c90:	add	r2, pc, r2
   14c94:	str	ip, [sp]
   14c98:	str	r2, [sp, #4]
   14c9c:	mov	r0, #7
   14ca0:	ldr	ip, [r9, #32]
   14ca4:	ldrh	r2, [sl, #8]
   14ca8:	ldr	ip, [ip]
   14cac:	add	r2, ip, r2
   14cb0:	str	r2, [sp, #12]
   14cb4:	ldrh	ip, [sl, #10]
   14cb8:	ldr	r2, [pc, #-2496]	; 14300 <acl_create_entry@plt+0xf07c>
   14cbc:	str	ip, [sp, #16]
   14cc0:	add	r2, pc, r2
   14cc4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14cc8:	b	13484 <acl_create_entry@plt+0xe200>
   14ccc:	mov	r0, r5
   14cd0:	bl	499c <fclose@plt>
   14cd4:	ldrb	r3, [fp, #1]
   14cd8:	cmp	r3, #2
   14cdc:	bne	13f94 <acl_create_entry@plt+0xed10>
   14ce0:	b	13484 <acl_create_entry@plt+0xe200>
   14ce4:	str	r1, [sp, #32]
   14ce8:	bl	342fc <acl_create_entry@plt+0x2f078>
   14cec:	ldr	fp, [sp, #88]	; 0x58
   14cf0:	ldr	sl, [sp, #92]	; 0x5c
   14cf4:	ldr	r9, [sp, #96]	; 0x60
   14cf8:	ldr	r8, [sp, #100]	; 0x64
   14cfc:	ldr	r1, [sp, #32]
   14d00:	cmp	r0, #6
   14d04:	ble	13f64 <acl_create_entry@plt+0xece0>
   14d08:	ldr	r2, [pc, #-2572]	; 14304 <acl_create_entry@plt+0xf080>
   14d0c:	mov	r3, #720	; 0x2d0
   14d10:	ldr	ip, [pc, #-2576]	; 14308 <acl_create_entry@plt+0xf084>
   14d14:	mov	r0, #7
   14d18:	add	r2, pc, r2
   14d1c:	str	r2, [sp, #4]
   14d20:	ldr	r2, [pc, #-2588]	; 1430c <acl_create_entry@plt+0xf088>
   14d24:	add	ip, pc, ip
   14d28:	str	r7, [sp, #8]
   14d2c:	str	ip, [sp]
   14d30:	add	r2, pc, r2
   14d34:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14d38:	ldrb	r3, [fp, #1]
   14d3c:	cmp	r3, #2
   14d40:	bne	13f94 <acl_create_entry@plt+0xed10>
   14d44:	b	13484 <acl_create_entry@plt+0xe200>
   14d48:	mov	r3, fp
   14d4c:	str	r0, [sp, #32]
   14d50:	str	r3, [sp, #36]	; 0x24
   14d54:	bl	342fc <acl_create_entry@plt+0x2f078>
   14d58:	ldr	sl, [sp, #92]	; 0x5c
   14d5c:	ldr	fp, [sp, #88]	; 0x58
   14d60:	ldr	r9, [sp, #96]	; 0x60
   14d64:	ldr	r8, [sp, #100]	; 0x64
   14d68:	ldr	r1, [sp, #32]
   14d6c:	ldr	r3, [sp, #36]	; 0x24
   14d70:	cmp	r0, #6
   14d74:	ble	13484 <acl_create_entry@plt+0xe200>
   14d78:	ldr	r2, [pc, #-2672]	; 14310 <acl_create_entry@plt+0xf08c>
   14d7c:	rsb	r3, r3, #500	; 0x1f4
   14d80:	ldr	ip, [pc, #-2676]	; 14314 <acl_create_entry@plt+0xf090>
   14d84:	mov	r0, #7
   14d88:	add	r2, pc, r2
   14d8c:	str	r2, [sp, #4]
   14d90:	ldr	r2, [pc, #-2688]	; 14318 <acl_create_entry@plt+0xf094>
   14d94:	add	ip, pc, ip
   14d98:	str	r3, [sp, #12]
   14d9c:	movw	r3, #709	; 0x2c5
   14da0:	str	r7, [sp, #8]
   14da4:	add	r2, pc, r2
   14da8:	str	ip, [sp]
   14dac:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14db0:	b	13484 <acl_create_entry@plt+0xe200>
   14db4:	ldr	r0, [r8, #4]
   14db8:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   14dbc:	bic	r1, r1, #4080	; 0xff0
   14dc0:	ubfx	r0, r0, #8, #12
   14dc4:	bic	r1, r1, #15
   14dc8:	orrs	r0, r1, r0
   14dcc:	movne	r4, #1
   14dd0:	strne	r4, [sp, #84]	; 0x54
   14dd4:	bne	13318 <acl_create_entry@plt+0xe094>
   14dd8:	ldr	r0, [r8, #4]
   14ddc:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
   14de0:	cmp	r0, #0
   14de4:	movle	r0, #0
   14de8:	movgt	r0, #1
   14dec:	str	r0, [sp, #84]	; 0x54
   14df0:	b	13318 <acl_create_entry@plt+0xe094>
   14df4:	bl	5248 <__errno_location@plt>
   14df8:	ldr	r5, [r0]
   14dfc:	bl	342fc <acl_create_entry@plt+0x2f078>
   14e00:	cmp	r0, #2
   14e04:	ble	13484 <acl_create_entry@plt+0xe200>
   14e08:	ldr	r2, [pc, #-2804]	; 1431c <acl_create_entry@plt+0xf098>
   14e0c:	mov	r1, r5
   14e10:	ldr	ip, [pc, #-2808]	; 14320 <acl_create_entry@plt+0xf09c>
   14e14:	movw	r3, #2580	; 0xa14
   14e18:	add	r2, pc, r2
   14e1c:	str	r2, [sp, #4]
   14e20:	ldr	r2, [pc, #-2820]	; 14324 <acl_create_entry@plt+0xf0a0>
   14e24:	add	ip, pc, ip
   14e28:	str	r4, [sp, #8]
   14e2c:	mov	r0, #3
   14e30:	str	ip, [sp]
   14e34:	add	r2, pc, r2
   14e38:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14e3c:	b	13484 <acl_create_entry@plt+0xe200>
   14e40:	bl	2cca4 <acl_create_entry@plt+0x27a20>
   14e44:	bl	2cdc0 <acl_create_entry@plt+0x27b3c>
   14e48:	add	lr, sp, #18432	; 0x4800
   14e4c:	add	lr, lr, #248	; 0xf8
   14e50:	mov	r2, r0
   14e54:	str	r0, [lr, r4]
   14e58:	b	13f80 <acl_create_entry@plt+0xecfc>
   14e5c:	ldr	r3, [r9, #32]
   14e60:	mov	r1, #0
   14e64:	ldr	r5, [sp, #120]	; 0x78
   14e68:	mov	r0, #7
   14e6c:	ldr	r2, [sp, #116]	; 0x74
   14e70:	ldr	ip, [r3]
   14e74:	movw	r3, #2593	; 0xa21
   14e78:	str	r5, [sp]
   14e7c:	ldr	r5, [sp, #124]	; 0x7c
   14e80:	str	r5, [sp, #4]
   14e84:	ldr	lr, [fp, #4]
   14e88:	add	lr, ip, lr
   14e8c:	str	lr, [sp, #8]
   14e90:	ldrh	lr, [sl, #8]
   14e94:	add	ip, ip, lr
   14e98:	str	ip, [sp, #12]
   14e9c:	ldrh	ip, [sl, #10]
   14ea0:	str	ip, [sp, #16]
   14ea4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14ea8:	b	13a0c <acl_create_entry@plt+0xe788>
   14eac:	ldr	ip, [pc, #-2956]	; 14328 <acl_create_entry@plt+0xf0a4>
   14eb0:	mov	r1, #0
   14eb4:	ldr	r2, [pc, #-2960]	; 1432c <acl_create_entry@plt+0xf0a8>
   14eb8:	movw	r3, #2573	; 0xa0d
   14ebc:	str	r4, [sp, #8]
   14ec0:	add	ip, pc, ip
   14ec4:	str	r5, [sp, #12]
   14ec8:	add	r2, pc, r2
   14ecc:	str	ip, [sp]
   14ed0:	mov	r0, #7
   14ed4:	str	r2, [sp, #4]
   14ed8:	ldr	ip, [r9, #32]
   14edc:	ldrh	r2, [sl, #8]
   14ee0:	ldr	ip, [ip]
   14ee4:	add	r2, ip, r2
   14ee8:	str	r2, [sp, #16]
   14eec:	ldrh	ip, [sl, #10]
   14ef0:	ldr	r2, [pc, #-3016]	; 14330 <acl_create_entry@plt+0xf0ac>
   14ef4:	str	ip, [sp, #20]
   14ef8:	add	r2, pc, r2
   14efc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14f00:	b	13ab4 <acl_create_entry@plt+0xe830>
   14f04:	ldr	r0, [r8, #4]
   14f08:	bl	20154 <acl_create_entry@plt+0x1aed0>
   14f0c:	ldr	r3, [pc, #-3040]	; 14334 <acl_create_entry@plt+0xf0b0>
   14f10:	str	r6, [sp]
   14f14:	mov	r1, #1024	; 0x400
   14f18:	str	r5, [sp, #4]
   14f1c:	add	r3, pc, r3
   14f20:	mov	r2, r0
   14f24:	mov	r0, r4
   14f28:	bl	37580 <acl_create_entry@plt+0x322fc>
   14f2c:	b	13a74 <acl_create_entry@plt+0xe7f0>
   14f30:	ldr	ip, [pc, #-3072]	; 14338 <acl_create_entry@plt+0xf0b4>
   14f34:	mov	r1, #0
   14f38:	ldr	r2, [pc, #-3076]	; 1433c <acl_create_entry@plt+0xf0b8>
   14f3c:	movw	r3, #2172	; 0x87c
   14f40:	str	r5, [sp, #8]
   14f44:	add	ip, pc, ip
   14f48:	add	r2, pc, r2
   14f4c:	str	ip, [sp]
   14f50:	str	r2, [sp, #4]
   14f54:	mov	r0, #7
   14f58:	ldr	ip, [r9, #32]
   14f5c:	ldrh	r2, [sl, #8]
   14f60:	ldr	ip, [ip]
   14f64:	add	r2, ip, r2
   14f68:	str	r2, [sp, #12]
   14f6c:	ldrh	ip, [sl, #10]
   14f70:	ldr	r2, [pc, #-3128]	; 14340 <acl_create_entry@plt+0xf0bc>
   14f74:	str	ip, [sp, #16]
   14f78:	add	r2, pc, r2
   14f7c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14f80:	b	144c0 <acl_create_entry@plt+0xf23c>
   14f84:	ldr	ip, [pc, #-3144]	; 14344 <acl_create_entry@plt+0xf0c0>
   14f88:	mov	r1, r4
   14f8c:	ldr	r2, [pc, #-3148]	; 14348 <acl_create_entry@plt+0xf0c4>
   14f90:	movw	r3, #2136	; 0x858
   14f94:	str	r5, [sp, #8]
   14f98:	add	ip, pc, ip
   14f9c:	add	r2, pc, r2
   14fa0:	str	ip, [sp]
   14fa4:	str	r2, [sp, #4]
   14fa8:	mov	r0, #7
   14fac:	ldr	ip, [r9, #32]
   14fb0:	ldrh	r2, [sl, #8]
   14fb4:	ldr	ip, [ip]
   14fb8:	add	r2, ip, r2
   14fbc:	str	r2, [sp, #12]
   14fc0:	ldrh	ip, [sl, #10]
   14fc4:	ldr	r2, [pc, #-3200]	; 1434c <acl_create_entry@plt+0xf0c8>
   14fc8:	str	ip, [sp, #16]
   14fcc:	add	r2, pc, r2
   14fd0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   14fd4:	b	14638 <acl_create_entry@plt+0xf3b4>
   14fd8:	mov	r0, r5
   14fdc:	bl	248b4 <acl_create_entry@plt+0x1f630>
   14fe0:	mov	r1, r4
   14fe4:	bl	24954 <acl_create_entry@plt+0x1f6d0>
   14fe8:	cmp	r0, #0
   14fec:	beq	149ec <acl_create_entry@plt+0xf768>
   14ff0:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   14ff4:	b	149e4 <acl_create_entry@plt+0xf760>
   14ff8:	bl	2075c <acl_create_entry@plt+0x1b4d8>
   14ffc:	b	13484 <acl_create_entry@plt+0xe200>
   15000:	bl	5248 <__errno_location@plt>
   15004:	ldr	r5, [r0]
   15008:	bl	342fc <acl_create_entry@plt+0x2f078>
   1500c:	cmp	r0, #2
   15010:	ble	13ae8 <acl_create_entry@plt+0xe864>
   15014:	ldr	r2, [pc, #-3276]	; 14350 <acl_create_entry@plt+0xf0cc>
   15018:	mov	r1, r5
   1501c:	ldr	ip, [pc, #-3280]	; 14354 <acl_create_entry@plt+0xf0d0>
   15020:	movw	r3, #2577	; 0xa11
   15024:	add	r2, pc, r2
   15028:	str	r2, [sp, #4]
   1502c:	ldr	r2, [pc, #-3292]	; 14358 <acl_create_entry@plt+0xf0d4>
   15030:	add	ip, pc, ip
   15034:	str	r4, [sp, #8]
   15038:	mov	r0, #3
   1503c:	str	ip, [sp]
   15040:	add	r2, pc, r2
   15044:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   15048:	b	13ae8 <acl_create_entry@plt+0xe864>
   1504c:	ldr	r0, [fp, #8]
   15050:	bl	15c94 <acl_create_entry@plt+0x10a10>
   15054:	ldr	r3, [pc, #-3328]	; 1435c <acl_create_entry@plt+0xf0d8>
   15058:	ldr	ip, [pc, #-3328]	; 14360 <acl_create_entry@plt+0xf0dc>
   1505c:	mov	r1, #0
   15060:	add	r3, pc, r3
   15064:	str	r3, [sp]
   15068:	add	ip, pc, ip
   1506c:	str	ip, [sp, #4]
   15070:	ldr	r2, [pc, #-3348]	; 14364 <acl_create_entry@plt+0xf0e0>
   15074:	movw	r3, #2203	; 0x89b
   15078:	add	r2, pc, r2
   1507c:	str	r0, [sp, #8]
   15080:	mov	r0, #7
   15084:	ldr	lr, [r9, #32]
   15088:	ldrh	ip, [sl, #8]
   1508c:	ldr	lr, [lr]
   15090:	add	ip, lr, ip
   15094:	str	ip, [sp, #12]
   15098:	ldrh	ip, [sl, #10]
   1509c:	str	ip, [sp, #16]
   150a0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   150a4:	b	14b80 <acl_create_entry@plt+0xf8fc>
   150a8:	mov	r0, r9
   150ac:	ldr	r1, [r8, #8]
   150b0:	mov	r2, r8
   150b4:	mov	r3, r5
   150b8:	bl	f898 <acl_create_entry@plt+0xa614>
   150bc:	cmp	r0, #0
   150c0:	beq	14ae8 <acl_create_entry@plt+0xf864>
   150c4:	ldr	r0, [r8, #8]
   150c8:	bl	217cc <acl_create_entry@plt+0x1c548>
   150cc:	cmp	r0, #0
   150d0:	str	r0, [r8, #8]
   150d4:	bne	13d14 <acl_create_entry@plt+0xea90>
   150d8:	b	13f94 <acl_create_entry@plt+0xed10>
   150dc:	ldr	r0, [r8, #8]
   150e0:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   150e4:	mov	r2, r0
   150e8:	mov	r1, r5
   150ec:	mov	r0, r9
   150f0:	bl	f6cc <acl_create_entry@plt+0xa448>
   150f4:	cmp	r0, #0
   150f8:	beq	14ae8 <acl_create_entry@plt+0xf864>
   150fc:	b	150c4 <acl_create_entry@plt+0xfe40>
   15100:	ldr	r0, [r8, #8]
   15104:	bl	202c4 <acl_create_entry@plt+0x1b040>
   15108:	b	150e4 <acl_create_entry@plt+0xfe60>
   1510c:	ldr	r0, [r8, #8]
   15110:	bl	1ffa8 <acl_create_entry@plt+0x1ad24>
   15114:	b	150e4 <acl_create_entry@plt+0xfe60>
   15118:	ldrb	r3, [fp, #1]
   1511c:	str	r0, [r8, #24]
   15120:	cmp	r3, #7
   15124:	moveq	r3, #1
   15128:	strbeq	r3, [r8, #128]	; 0x80
   1512c:	mov	r3, #1
   15130:	strb	r3, [r8, #127]	; 0x7f
   15134:	bl	342fc <acl_create_entry@plt+0x2f078>
   15138:	cmp	r0, #6
   1513c:	ble	13484 <acl_create_entry@plt+0xe200>
   15140:	ldr	ip, [pc, #-3552]	; 14368 <acl_create_entry@plt+0xf0e4>
   15144:	mov	r1, #0
   15148:	ldr	r2, [pc, #-3556]	; 1436c <acl_create_entry@plt+0xf0e8>
   1514c:	movw	r3, #2377	; 0x949
   15150:	str	r6, [sp, #8]
   15154:	add	ip, pc, ip
   15158:	add	r2, pc, r2
   1515c:	str	ip, [sp]
   15160:	str	r2, [sp, #4]
   15164:	mov	r0, #7
   15168:	ldr	ip, [r9, #32]
   1516c:	ldrh	r2, [sl, #8]
   15170:	ldr	ip, [ip]
   15174:	add	r2, ip, r2
   15178:	str	r2, [sp, #12]
   1517c:	ldrh	ip, [sl, #10]
   15180:	ldr	r2, [pc, #-3608]	; 14370 <acl_create_entry@plt+0xf0ec>
   15184:	str	ip, [sp, #16]
   15188:	add	r2, pc, r2
   1518c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   15190:	b	13484 <acl_create_entry@plt+0xe200>
   15194:	ldr	ip, [sp, #56]	; 0x38
   15198:	mov	r1, #0
   1519c:	str	r6, [sp, #8]
   151a0:	mov	r0, #7
   151a4:	ldr	r3, [sp, #40]	; 0x28
   151a8:	str	ip, [sp]
   151ac:	ldr	ip, [sp, #60]	; 0x3c
   151b0:	ldr	r2, [sp, #52]	; 0x34
   151b4:	str	ip, [sp, #4]
   151b8:	ldr	ip, [sp, #44]	; 0x2c
   151bc:	ldr	lr, [ip, #32]
   151c0:	ldrh	ip, [r3, #8]
   151c4:	mov	r3, #2544	; 0x9f0
   151c8:	ldr	lr, [lr]
   151cc:	add	ip, lr, ip
   151d0:	ldr	lr, [sp, #40]	; 0x28
   151d4:	str	ip, [sp, #12]
   151d8:	ldrh	ip, [lr, #10]
   151dc:	str	ip, [sp, #16]
   151e0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   151e4:	b	13c1c <acl_create_entry@plt+0xe998>
   151e8:	ldr	r1, [pc, #-3708]	; 14374 <acl_create_entry@plt+0xf0f0>
   151ec:	mov	r0, r4
   151f0:	add	r1, pc, r1
   151f4:	bl	26334 <acl_create_entry@plt+0x210b0>
   151f8:	subs	r6, r0, #0
   151fc:	ble	14698 <acl_create_entry@plt+0xf414>
   15200:	bl	342fc <acl_create_entry@plt+0x2f078>
   15204:	cmp	r0, #6
   15208:	ble	14698 <acl_create_entry@plt+0xf414>
   1520c:	ldr	r2, [pc, #-3740]	; 14378 <acl_create_entry@plt+0xf0f4>
   15210:	mov	r1, r5
   15214:	ldr	ip, [pc, #-3744]	; 1437c <acl_create_entry@plt+0xf0f8>
   15218:	movw	r3, #2148	; 0x864
   1521c:	add	r2, pc, r2
   15220:	str	r2, [sp, #4]
   15224:	ldr	r2, [pc, #-3756]	; 14380 <acl_create_entry@plt+0xf0fc>
   15228:	add	ip, pc, ip
   1522c:	str	r6, [sp, #8]
   15230:	mov	r0, #7
   15234:	str	ip, [sp]
   15238:	add	r2, pc, r2
   1523c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   15240:	b	14698 <acl_create_entry@plt+0xf414>
   15244:	ldr	r1, [pc, #-3784]	; 14384 <acl_create_entry@plt+0xf100>
   15248:	mov	r0, r4
   1524c:	add	r1, pc, r1
   15250:	bl	26334 <acl_create_entry@plt+0x210b0>
   15254:	subs	r7, r0, #0
   15258:	ble	13518 <acl_create_entry@plt+0xe294>
   1525c:	bl	342fc <acl_create_entry@plt+0x2f078>
   15260:	cmp	r0, #6
   15264:	ble	13518 <acl_create_entry@plt+0xe294>
   15268:	ldr	r2, [pc, #-3816]	; 14388 <acl_create_entry@plt+0xf104>
   1526c:	mov	r1, r6
   15270:	ldr	ip, [pc, #-3820]	; 1438c <acl_create_entry@plt+0xf108>
   15274:	movw	r3, #2497	; 0x9c1
   15278:	add	r2, pc, r2
   1527c:	str	r2, [sp, #4]
   15280:	ldr	r2, [pc, #-3832]	; 14390 <acl_create_entry@plt+0xf10c>
   15284:	add	ip, pc, ip
   15288:	str	r7, [sp, #8]
   1528c:	mov	r0, #7
   15290:	str	ip, [sp]
   15294:	add	r2, pc, r2
   15298:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1529c:	b	13518 <acl_create_entry@plt+0xe294>
   152a0:	add	r3, r6, #3
   152a4:	cmp	r3, #1
   152a8:	bls	154d4 <acl_create_entry@plt+0x10250>
   152ac:	bl	342fc <acl_create_entry@plt+0x2f078>
   152b0:	cmp	r0, #2
   152b4:	bgt	15518 <acl_create_entry@plt+0x10294>
   152b8:	mov	r3, #0
   152bc:	str	r3, [r8, #28]
   152c0:	b	1477c <acl_create_entry@plt+0xf4f8>
   152c4:	add	r3, r5, #3
   152c8:	cmp	r3, #1
   152cc:	bls	15490 <acl_create_entry@plt+0x1020c>
   152d0:	bl	342fc <acl_create_entry@plt+0x2f078>
   152d4:	cmp	r0, #2
   152d8:	bgt	15550 <acl_create_entry@plt+0x102cc>
   152dc:	mov	r3, #0
   152e0:	str	r3, [r8, #32]
   152e4:	b	14424 <acl_create_entry@plt+0xf1a0>
   152e8:	mov	r0, r6
   152ec:	bl	248f4 <acl_create_entry@plt+0x1f670>
   152f0:	b	13654 <acl_create_entry@plt+0xe3d0>
   152f4:	mov	r0, r4
   152f8:	bl	248f4 <acl_create_entry@plt+0x1f670>
   152fc:	b	13a00 <acl_create_entry@plt+0xe77c>
   15300:	ldr	r0, [r8, #4]
   15304:	bl	207a0 <acl_create_entry@plt+0x1b51c>
   15308:	b	13704 <acl_create_entry@plt+0xe480>
   1530c:	mov	r0, r6
   15310:	bl	15c94 <acl_create_entry@plt+0x10a10>
   15314:	ldr	r3, [pc, #-3976]	; 14394 <acl_create_entry@plt+0xf110>
   15318:	ldr	ip, [pc, #-3976]	; 14398 <acl_create_entry@plt+0xf114>
   1531c:	mov	r1, #0
   15320:	add	r3, pc, r3
   15324:	str	r3, [sp]
   15328:	add	ip, pc, ip
   1532c:	str	ip, [sp, #4]
   15330:	ldr	r2, [pc, #-3996]	; 1439c <acl_create_entry@plt+0xf118>
   15334:	movw	r3, #2188	; 0x88c
   15338:	add	r2, pc, r2
   1533c:	str	r0, [sp, #8]
   15340:	mov	r0, #7
   15344:	ldr	lr, [r9, #32]
   15348:	ldrh	ip, [sl, #8]
   1534c:	ldr	lr, [lr]
   15350:	add	ip, lr, ip
   15354:	str	ip, [sp, #12]
   15358:	ldrh	ip, [sl, #10]
   1535c:	str	ip, [sp, #16]
   15360:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   15364:	ldr	r4, [fp, #8]
   15368:	lsl	r4, r5, r4
   1536c:	b	141f4 <acl_create_entry@plt+0xef70>
   15370:	ldr	r0, [fp, #8]
   15374:	bl	15c94 <acl_create_entry@plt+0x10a10>
   15378:	ldr	r3, [pc, #-4064]	; 143a0 <acl_create_entry@plt+0xf11c>
   1537c:	ldr	ip, [pc, #-4064]	; 143a4 <acl_create_entry@plt+0xf120>
   15380:	mov	r1, #0
   15384:	ldr	r2, [pc, #-4068]	; 143a8 <acl_create_entry@plt+0xf124>
   15388:	add	r3, pc, r3
   1538c:	add	ip, pc, ip
   15390:	str	r3, [sp]
   15394:	add	r2, pc, r2
   15398:	mov	r3, #2208	; 0x8a0
   1539c:	str	ip, [sp, #4]
   153a0:	str	r0, [sp, #8]
   153a4:	mov	r0, #7
   153a8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   153ac:	b	14ba8 <acl_create_entry@plt+0xf924>
   153b0:	cmp	r3, #1
   153b4:	bne	14ae8 <acl_create_entry@plt+0xf864>
   153b8:	b	150c4 <acl_create_entry@plt+0xfe40>
   153bc:	ldr	r0, [r8, #4]
   153c0:	ldr	r1, [sp, #40]	; 0x28
   153c4:	str	ip, [sp, #36]	; 0x24
   153c8:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   153cc:	ldr	ip, [sp, #36]	; 0x24
   153d0:	cmp	r0, #0
   153d4:	str	r0, [sp, #44]	; 0x2c
   153d8:	beq	135e0 <acl_create_entry@plt+0xe35c>
   153dc:	add	r4, sp, #2288	; 0x8f0
   153e0:	add	r5, sp, #1264	; 0x4f0
   153e4:	add	r4, r4, #8
   153e8:	mov	r1, ip
   153ec:	sub	r4, r4, #4
   153f0:	mov	r0, r8
   153f4:	mov	r3, #512	; 0x200
   153f8:	add	r5, r5, #8
   153fc:	mov	r2, r4
   15400:	sub	r5, r5, #4
   15404:	bl	bac0 <acl_create_entry@plt+0x683c>
   15408:	mov	r3, #0
   1540c:	str	r3, [sp, #4]
   15410:	mov	r0, r5
   15414:	ldr	r3, [pc, #536]	; 15634 <acl_create_entry@plt+0x103b0>
   15418:	mov	r1, #512	; 0x200
   1541c:	str	r4, [sp]
   15420:	ldr	r2, [sp, #44]	; 0x2c
   15424:	add	r3, pc, r3
   15428:	bl	37580 <acl_create_entry@plt+0x322fc>
   1542c:	b	13600 <acl_create_entry@plt+0xe37c>
   15430:	ldr	r1, [pc, #512]	; 15638 <acl_create_entry@plt+0x103b4>
   15434:	mov	r0, r5
   15438:	add	r1, pc, r1
   1543c:	bl	26334 <acl_create_entry@plt+0x210b0>
   15440:	mov	r4, r0
   15444:	cmp	r4, #0
   15448:	ble	13b80 <acl_create_entry@plt+0xe8fc>
   1544c:	bl	342fc <acl_create_entry@plt+0x2f078>
   15450:	cmp	r0, #6
   15454:	ble	13b80 <acl_create_entry@plt+0xe8fc>
   15458:	ldr	r2, [pc, #476]	; 1563c <acl_create_entry@plt+0x103b8>
   1545c:	mov	r1, #0
   15460:	ldr	ip, [pc, #472]	; 15640 <acl_create_entry@plt+0x103bc>
   15464:	movw	r3, #2536	; 0x9e8
   15468:	add	r2, pc, r2
   1546c:	str	r2, [sp, #4]
   15470:	ldr	r2, [pc, #460]	; 15644 <acl_create_entry@plt+0x103c0>
   15474:	add	ip, pc, ip
   15478:	str	r4, [sp, #8]
   1547c:	mov	r0, #7
   15480:	str	ip, [sp]
   15484:	add	r2, pc, r2
   15488:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1548c:	b	13b80 <acl_create_entry@plt+0xe8fc>
   15490:	bl	342fc <acl_create_entry@plt+0x2f078>
   15494:	cmp	r0, #2
   15498:	ble	152dc <acl_create_entry@plt+0x10058>
   1549c:	ldr	r2, [pc, #420]	; 15648 <acl_create_entry@plt+0x103c4>
   154a0:	mov	r1, #0
   154a4:	ldr	ip, [pc, #416]	; 1564c <acl_create_entry@plt+0x103c8>
   154a8:	movw	r3, #2345	; 0x929
   154ac:	add	r2, pc, r2
   154b0:	str	r2, [sp, #4]
   154b4:	ldr	r2, [pc, #404]	; 15650 <acl_create_entry@plt+0x103cc>
   154b8:	add	ip, pc, ip
   154bc:	str	r4, [sp, #8]
   154c0:	mov	r0, #3
   154c4:	str	ip, [sp]
   154c8:	add	r2, pc, r2
   154cc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   154d0:	b	152dc <acl_create_entry@plt+0x10058>
   154d4:	bl	342fc <acl_create_entry@plt+0x2f078>
   154d8:	cmp	r0, #2
   154dc:	ble	152b8 <acl_create_entry@plt+0x10034>
   154e0:	ldr	r2, [pc, #364]	; 15654 <acl_create_entry@plt+0x103d0>
   154e4:	mov	r1, r5
   154e8:	ldr	ip, [pc, #360]	; 15658 <acl_create_entry@plt+0x103d4>
   154ec:	movw	r3, #2319	; 0x90f
   154f0:	add	r2, pc, r2
   154f4:	str	r2, [sp, #4]
   154f8:	ldr	r2, [pc, #348]	; 1565c <acl_create_entry@plt+0x103d8>
   154fc:	add	ip, pc, ip
   15500:	str	r4, [sp, #8]
   15504:	mov	r0, #3
   15508:	str	ip, [sp]
   1550c:	add	r2, pc, r2
   15510:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   15514:	b	152b8 <acl_create_entry@plt+0x10034>
   15518:	ldr	r2, [pc, #320]	; 15660 <acl_create_entry@plt+0x103dc>
   1551c:	mov	r1, r6
   15520:	ldr	ip, [pc, #316]	; 15664 <acl_create_entry@plt+0x103e0>
   15524:	movw	r3, #2321	; 0x911
   15528:	add	r2, pc, r2
   1552c:	str	r2, [sp, #4]
   15530:	ldr	r2, [pc, #304]	; 15668 <acl_create_entry@plt+0x103e4>
   15534:	add	ip, pc, ip
   15538:	str	r4, [sp, #8]
   1553c:	mov	r0, #3
   15540:	str	ip, [sp]
   15544:	add	r2, pc, r2
   15548:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1554c:	b	152b8 <acl_create_entry@plt+0x10034>
   15550:	ldr	r2, [pc, #276]	; 1566c <acl_create_entry@plt+0x103e8>
   15554:	mov	r1, r5
   15558:	ldr	ip, [pc, #272]	; 15670 <acl_create_entry@plt+0x103ec>
   1555c:	movw	r3, #2347	; 0x92b
   15560:	add	r2, pc, r2
   15564:	str	r2, [sp, #4]
   15568:	ldr	r2, [pc, #260]	; 15674 <acl_create_entry@plt+0x103f0>
   1556c:	add	ip, pc, ip
   15570:	str	r4, [sp, #8]
   15574:	mov	r0, #3
   15578:	str	ip, [sp]
   1557c:	add	r2, pc, r2
   15580:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   15584:	b	152dc <acl_create_entry@plt+0x10058>
   15588:	ldr	ip, [pc, #232]	; 15678 <acl_create_entry@plt+0x103f4>
   1558c:	mov	r1, #0
   15590:	ldr	r2, [pc, #228]	; 1567c <acl_create_entry@plt+0x103f8>
   15594:	movw	r3, #2554	; 0x9fa
   15598:	str	r6, [sp, #8]
   1559c:	add	ip, pc, ip
   155a0:	add	r2, pc, r2
   155a4:	str	ip, [sp]
   155a8:	str	r2, [sp, #4]
   155ac:	mov	r0, #7
   155b0:	ldr	ip, [r9, #32]
   155b4:	ldrh	r2, [sl, #8]
   155b8:	ldr	ip, [ip]
   155bc:	add	r2, ip, r2
   155c0:	str	r2, [sp, #12]
   155c4:	ldrh	ip, [sl, #10]
   155c8:	ldr	r2, [pc, #176]	; 15680 <acl_create_entry@plt+0x103fc>
   155cc:	str	ip, [sp, #16]
   155d0:	add	r2, pc, r2
   155d4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   155d8:	b	13cb4 <acl_create_entry@plt+0xea30>
   155dc:	mvn	r0, #0
   155e0:	b	13458 <acl_create_entry@plt+0xe1d4>
   155e4:	ldr	r0, [r8, #4]
   155e8:	bl	202dc <acl_create_entry@plt+0x1b058>
   155ec:	b	13b3c <acl_create_entry@plt+0xe8b8>
   155f0:	ldr	r1, [pc, #140]	; 15684 <acl_create_entry@plt+0x10400>
   155f4:	mov	r0, r5
   155f8:	add	r1, pc, r1
   155fc:	bl	26334 <acl_create_entry@plt+0x210b0>
   15600:	mov	r4, r0
   15604:	b	15444 <acl_create_entry@plt+0x101c0>
   15608:	ldr	r0, [pc, #120]	; 15688 <acl_create_entry@plt+0x10404>
   1560c:	movw	r2, #1995	; 0x7cb
   15610:	ldr	r1, [pc, #116]	; 1568c <acl_create_entry@plt+0x10408>
   15614:	ldr	r3, [pc, #116]	; 15690 <acl_create_entry@plt+0x1040c>
   15618:	add	r0, pc, r0
   1561c:	add	r1, pc, r1
   15620:	add	r3, pc, r3
   15624:	bl	335c8 <acl_create_entry@plt+0x2e344>
   15628:	mov	ip, r2
   1562c:	b	1415c <acl_create_entry@plt+0xeed8>
   15630:	bl	4f6c <__stack_chk_fail@plt>
   15634:	andeq	r8, r3, ip, asr sl
   15638:	andeq	lr, r2, r0, lsr #23
   1563c:	andeq	sp, r2, r8, ror #6
   15640:	andeq	lr, r2, r4, ror sp
   15644:	andeq	sp, r2, ip, lsr #28
   15648:	andeq	lr, r2, r8, lsl #14
   1564c:	andeq	lr, r2, r0, lsr sp
   15650:	andeq	sp, r2, r8, ror #27
   15654:	andeq	lr, r2, r8, ror #12
   15658:	andeq	lr, r2, ip, ror #25
   1565c:	andeq	sp, r2, r4, lsr #27
   15660:	andeq	lr, r2, ip, asr #12
   15664:			; <UNDEFINED> instruction: 0x0002ecb4
   15668:	andeq	sp, r2, ip, ror #26
   1566c:	andeq	lr, r2, r4, ror r6
   15670:	andeq	lr, r2, ip, ror ip
   15674:	andeq	sp, r2, r4, lsr sp
   15678:	andeq	lr, r2, ip, asr #24
   1567c:	andeq	lr, r2, ip, lsr sl
   15680:	andeq	sp, r2, r0, ror #25
   15684:	ldrdeq	ip, [r3], -r8
   15688:	andeq	lr, r2, r0, lsr #15
   1568c:	muleq	r2, r4, ip
   15690:	andeq	sp, r2, r4, ror ip
   15694:	ldr	ip, [pc, #372]	; 15810 <acl_create_entry@plt+0x1058c>
   15698:	push	{r4, r5, r6, r7, r8, r9, lr}
   1569c:	add	ip, pc, ip
   156a0:	ldr	lr, [pc, #364]	; 15814 <acl_create_entry@plt+0x10590>
   156a4:	sub	sp, sp, #300	; 0x12c
   156a8:	add	r5, sp, #12
   156ac:	mov	r9, r3
   156b0:	mov	r7, r1
   156b4:	mov	r8, r2
   156b8:	ldr	r6, [ip, lr]
   156bc:	mov	r1, #0
   156c0:	mov	r2, #280	; 0x118
   156c4:	mov	r4, r0
   156c8:	mov	r0, r5
   156cc:	ldr	r3, [r6]
   156d0:	str	r3, [sp, #292]	; 0x124
   156d4:	bl	4a74 <memset@plt>
   156d8:	ldr	lr, [pc, #312]	; 15818 <acl_create_entry@plt+0x10594>
   156dc:	cmp	r9, #0
   156e0:	mov	ip, r5
   156e4:	str	r7, [sp, #32]
   156e8:	add	lr, pc, lr
   156ec:	movw	r7, #7658	; 0x1dea
   156f0:	streq	r8, [sp, #36]	; 0x24
   156f4:	movt	r7, #57005	; 0xdead
   156f8:	ldm	lr, {r0, r1, r2}
   156fc:	stmia	ip!, {r0, r1}
   15700:	strb	r2, [ip]
   15704:	str	r7, [sp, #28]
   15708:	beq	1571c <acl_create_entry@plt+0x10498>
   1570c:	mov	r2, r9
   15710:	add	r0, sp, #36	; 0x24
   15714:	mov	r1, #256	; 0x100
   15718:	bl	3752c <acl_create_entry@plt+0x322a8>
   1571c:	ldrb	r3, [r4, #130]	; 0x82
   15720:	cmp	r3, #0
   15724:	bne	15748 <acl_create_entry@plt+0x104c4>
   15728:	ldr	r0, [r4, #8]
   1572c:	add	r1, r4, #12
   15730:	ldr	r2, [r4, #124]	; 0x7c
   15734:	bl	484c <connect@plt>
   15738:	cmp	r0, #0
   1573c:	movge	r3, #1
   15740:	strbge	r3, [r4, #130]	; 0x82
   15744:	blt	157d4 <acl_create_entry@plt+0x10550>
   15748:	mov	r1, r5
   1574c:	ldr	r0, [r4, #8]
   15750:	mov	r2, #280	; 0x118
   15754:	mov	r3, #0
   15758:	bl	5008 <send@plt>
   1575c:	cmp	r0, #0
   15760:	blt	157d4 <acl_create_entry@plt+0x10550>
   15764:	ldr	r2, [sp, #328]	; 0x148
   15768:	mov	r9, #1000	; 0x3e8
   1576c:	movw	r5, #65248	; 0xfee0
   15770:	add	r8, sp, #4
   15774:	movt	r5, #65535	; 0xffff
   15778:	mov	r7, #1
   1577c:	mul	r9, r9, r2
   15780:	ldr	r3, [r4, #8]
   15784:	add	ip, sp, #296	; 0x128
   15788:	mov	r0, r8
   1578c:	mov	r1, #1
   15790:	mov	r2, r9
   15794:	strh	r7, [ip, r5]
   15798:	str	r3, [sp, #4]
   1579c:	bl	4f9c <poll@plt>
   157a0:	cmp	r0, #0
   157a4:	bge	157e4 <acl_create_entry@plt+0x10560>
   157a8:	bl	5248 <__errno_location@plt>
   157ac:	ldr	r3, [r0]
   157b0:	cmp	r3, #4
   157b4:	beq	15780 <acl_create_entry@plt+0x104fc>
   157b8:	rsb	r0, r3, #0
   157bc:	ldr	r2, [sp, #292]	; 0x124
   157c0:	ldr	r3, [r6]
   157c4:	cmp	r2, r3
   157c8:	bne	1580c <acl_create_entry@plt+0x10588>
   157cc:	add	sp, sp, #300	; 0x12c
   157d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   157d4:	bl	5248 <__errno_location@plt>
   157d8:	ldr	r0, [r0]
   157dc:	rsb	r0, r0, #0
   157e0:	b	157bc <acl_create_entry@plt+0x10538>
   157e4:	mvneq	r0, #109	; 0x6d
   157e8:	beq	157bc <acl_create_entry@plt+0x10538>
   157ec:	movw	r3, #65250	; 0xfee2
   157f0:	add	r2, sp, #296	; 0x128
   157f4:	movt	r3, #65535	; 0xffff
   157f8:	ldrh	r3, [r2, r3]
   157fc:	uxth	r0, r3
   15800:	ands	r0, r0, #8
   15804:	mvnne	r0, #4
   15808:	b	157bc <acl_create_entry@plt+0x10538>
   1580c:	bl	4f6c <__stack_chk_fail@plt>
   15810:	andeq	r5, r5, r4, ror #10
   15814:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15818:	andeq	lr, r2, r4, asr fp
   1581c:	push	{r4, lr}
   15820:	subs	r4, r0, #0
   15824:	beq	1585c <acl_create_entry@plt+0x105d8>
   15828:	ldr	r3, [r4]
   1582c:	sub	r3, r3, #1
   15830:	str	r3, [r4]
   15834:	cmp	r3, #0
   15838:	ble	15844 <acl_create_entry@plt+0x105c0>
   1583c:	mov	r0, r4
   15840:	pop	{r4, pc}
   15844:	ldr	r0, [r4, #8]
   15848:	cmp	r0, #0
   1584c:	blt	15854 <acl_create_entry@plt+0x105d0>
   15850:	bl	4e88 <close@plt>
   15854:	mov	r0, r4
   15858:	bl	4b7c <free@plt>
   1585c:	mov	r0, #0
   15860:	pop	{r4, pc}
   15864:	ldr	r3, [pc, #396]	; 159f8 <acl_create_entry@plt+0x10774>
   15868:	ldr	r2, [pc, #396]	; 159fc <acl_create_entry@plt+0x10778>
   1586c:	add	r3, pc, r3
   15870:	push	{r4, r5, r6, r7, r8, lr}
   15874:	mov	r5, #1
   15878:	ldr	r7, [r3, r2]
   1587c:	sub	sp, sp, #16
   15880:	mov	r8, r0
   15884:	mov	r6, r1
   15888:	mov	r0, r5
   1588c:	mov	r1, #132	; 0x84
   15890:	ldr	r3, [r7]
   15894:	str	r5, [sp, #8]
   15898:	str	r3, [sp, #12]
   1589c:	bl	4a38 <calloc@plt>
   158a0:	subs	r4, r0, #0
   158a4:	beq	159ec <acl_create_entry@plt+0x10768>
   158a8:	cmp	r6, #0
   158ac:	stm	r4, {r5, r8}
   158b0:	strbge	r5, [r4, #128]	; 0x80
   158b4:	movge	r0, r6
   158b8:	strge	r6, [r4, #8]
   158bc:	blt	15978 <acl_create_entry@plt+0x106f4>
   158c0:	mov	r5, #4
   158c4:	mov	r1, #1
   158c8:	str	r5, [sp]
   158cc:	mov	r2, #16
   158d0:	add	r3, sp, #8
   158d4:	bl	51e8 <setsockopt@plt>
   158d8:	cmp	r0, #0
   158dc:	blt	15930 <acl_create_entry@plt+0x106ac>
   158e0:	add	r5, r4, #14
   158e4:	ldr	r2, [pc, #276]	; 15a00 <acl_create_entry@plt+0x1077c>
   158e8:	mov	r3, #1
   158ec:	mov	r1, #108	; 0x6c
   158f0:	strh	r3, [r4, #12]
   158f4:	add	r2, pc, r2
   158f8:	mov	r0, r5
   158fc:	bl	3752c <acl_create_entry@plt+0x322a8>
   15900:	mov	r0, r5
   15904:	bl	4ce4 <strlen@plt>
   15908:	mov	r3, r4
   1590c:	add	r0, r0, #2
   15910:	str	r0, [r4, #124]	; 0x7c
   15914:	ldr	r2, [sp, #12]
   15918:	mov	r0, r3
   1591c:	ldr	r3, [r7]
   15920:	cmp	r2, r3
   15924:	bne	159f4 <acl_create_entry@plt+0x10770>
   15928:	add	sp, sp, #16
   1592c:	pop	{r4, r5, r6, r7, r8, pc}
   15930:	bl	5248 <__errno_location@plt>
   15934:	ldr	r6, [r0]
   15938:	bl	342fc <acl_create_entry@plt+0x2f078>
   1593c:	cmp	r0, #3
   15940:	ble	158e0 <acl_create_entry@plt+0x1065c>
   15944:	ldr	lr, [pc, #184]	; 15a04 <acl_create_entry@plt+0x10780>
   15948:	mov	r0, r5
   1594c:	ldr	ip, [pc, #180]	; 15a08 <acl_create_entry@plt+0x10784>
   15950:	mov	r1, r6
   15954:	ldr	r2, [pc, #176]	; 15a0c <acl_create_entry@plt+0x10788>
   15958:	add	lr, pc, lr
   1595c:	add	ip, pc, ip
   15960:	mov	r3, #97	; 0x61
   15964:	add	r2, pc, r2
   15968:	str	lr, [sp]
   1596c:	str	ip, [sp, #4]
   15970:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   15974:	b	158e0 <acl_create_entry@plt+0x1065c>
   15978:	mov	r0, r5
   1597c:	movw	r1, #2053	; 0x805
   15980:	mov	r2, #0
   15984:	movt	r1, #8
   15988:	bl	4c54 <socket@plt>
   1598c:	cmp	r0, #0
   15990:	str	r0, [r4, #8]
   15994:	bge	158c0 <acl_create_entry@plt+0x1063c>
   15998:	bl	5248 <__errno_location@plt>
   1599c:	ldr	r5, [r0]
   159a0:	bl	342fc <acl_create_entry@plt+0x2f078>
   159a4:	cmp	r0, #2
   159a8:	ble	159dc <acl_create_entry@plt+0x10758>
   159ac:	ldr	lr, [pc, #92]	; 15a10 <acl_create_entry@plt+0x1078c>
   159b0:	mov	r1, r5
   159b4:	ldr	ip, [pc, #88]	; 15a14 <acl_create_entry@plt+0x10790>
   159b8:	mov	r0, #3
   159bc:	ldr	r2, [pc, #84]	; 15a18 <acl_create_entry@plt+0x10794>
   159c0:	add	lr, pc, lr
   159c4:	add	ip, pc, ip
   159c8:	mov	r3, #87	; 0x57
   159cc:	add	r2, pc, r2
   159d0:	str	lr, [sp]
   159d4:	str	ip, [sp, #4]
   159d8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   159dc:	mov	r0, r4
   159e0:	bl	1581c <acl_create_entry@plt+0x10598>
   159e4:	mov	r3, #0
   159e8:	b	15914 <acl_create_entry@plt+0x10690>
   159ec:	mov	r3, r4
   159f0:	b	15914 <acl_create_entry@plt+0x10690>
   159f4:	bl	4f6c <__stack_chk_fail@plt>
   159f8:	muleq	r5, r4, r3
   159fc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15a00:	andeq	lr, r2, ip, asr #19
   15a04:	andeq	lr, r2, ip, asr #17
   15a08:	andeq	lr, r2, r4, asr #18
   15a0c:	andeq	lr, r2, r4, ror #17
   15a10:	andeq	lr, r2, r4, ror #16
   15a14:	andeq	lr, r2, r0, asr #17
   15a18:	andeq	lr, r2, ip, ror r8
   15a1c:	mvn	r1, #0
   15a20:	b	15864 <acl_create_entry@plt+0x105e0>
   15a24:	push	{lr}		; (str lr, [sp, #-4]!)
   15a28:	sub	sp, sp, #12
   15a2c:	mov	r3, r1
   15a30:	mov	r1, #1
   15a34:	str	r2, [sp]
   15a38:	mov	r2, r3
   15a3c:	mov	r3, #0
   15a40:	bl	15694 <acl_create_entry@plt+0x10410>
   15a44:	add	sp, sp, #12
   15a48:	pop	{pc}		; (ldr pc, [sp], #4)
   15a4c:	push	{lr}		; (str lr, [sp, #-4]!)
   15a50:	sub	sp, sp, #12
   15a54:	mov	r2, #0
   15a58:	str	r1, [sp]
   15a5c:	mov	r3, r2
   15a60:	mov	r1, #2
   15a64:	bl	15694 <acl_create_entry@plt+0x10410>
   15a68:	add	sp, sp, #12
   15a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   15a70:	push	{lr}		; (str lr, [sp, #-4]!)
   15a74:	sub	sp, sp, #12
   15a78:	mov	r2, #0
   15a7c:	str	r1, [sp]
   15a80:	mov	r3, r2
   15a84:	mov	r1, #3
   15a88:	bl	15694 <acl_create_entry@plt+0x10410>
   15a8c:	add	sp, sp, #12
   15a90:	pop	{pc}		; (ldr pc, [sp], #4)
   15a94:	push	{lr}		; (str lr, [sp, #-4]!)
   15a98:	sub	sp, sp, #12
   15a9c:	mov	r2, #0
   15aa0:	str	r1, [sp]
   15aa4:	mov	r3, r2
   15aa8:	mov	r1, #4
   15aac:	bl	15694 <acl_create_entry@plt+0x10410>
   15ab0:	add	sp, sp, #12
   15ab4:	pop	{pc}		; (ldr pc, [sp], #4)
   15ab8:	push	{lr}		; (str lr, [sp, #-4]!)
   15abc:	sub	sp, sp, #12
   15ac0:	mov	r3, r1
   15ac4:	mov	r1, #5
   15ac8:	str	r2, [sp]
   15acc:	mov	r2, #0
   15ad0:	bl	15694 <acl_create_entry@plt+0x10410>
   15ad4:	add	sp, sp, #12
   15ad8:	pop	{pc}		; (ldr pc, [sp], #4)
   15adc:	push	{lr}		; (str lr, [sp, #-4]!)
   15ae0:	sub	sp, sp, #12
   15ae4:	mov	r3, r1
   15ae8:	mov	r1, #6
   15aec:	str	r2, [sp]
   15af0:	mov	r2, r3
   15af4:	mov	r3, #0
   15af8:	bl	15694 <acl_create_entry@plt+0x10410>
   15afc:	add	sp, sp, #12
   15b00:	pop	{pc}		; (ldr pc, [sp], #4)
   15b04:	push	{lr}		; (str lr, [sp, #-4]!)
   15b08:	sub	sp, sp, #12
   15b0c:	mov	r2, #0
   15b10:	str	r1, [sp]
   15b14:	mov	r3, r2
   15b18:	mov	r1, #7
   15b1c:	bl	15694 <acl_create_entry@plt+0x10410>
   15b20:	add	sp, sp, #12
   15b24:	pop	{pc}		; (ldr pc, [sp], #4)
   15b28:	push	{lr}		; (str lr, [sp, #-4]!)
   15b2c:	sub	sp, sp, #12
   15b30:	mov	r2, #0
   15b34:	str	r1, [sp]
   15b38:	mov	r3, r2
   15b3c:	mov	r1, #8
   15b40:	bl	15694 <acl_create_entry@plt+0x10410>
   15b44:	add	sp, sp, #12
   15b48:	pop	{pc}		; (ldr pc, [sp], #4)
   15b4c:	ldr	r3, [pc, #88]	; 15bac <acl_create_entry@plt+0x10928>
   15b50:	push	{r4, r5, r6, lr}
   15b54:	add	r3, pc, r3
   15b58:	mov	r5, r0
   15b5c:	ldrb	r3, [r3]
   15b60:	cmp	r3, #0
   15b64:	popne	{r4, r5, r6, pc}
   15b68:	ldr	r6, [pc, #64]	; 15bb0 <acl_create_entry@plt+0x1092c>
   15b6c:	add	r6, pc, r6
   15b70:	sub	r4, r6, #4
   15b74:	add	r6, r6, #40	; 0x28
   15b78:	ldr	r3, [r4, #4]!
   15b7c:	mov	r0, r5
   15b80:	ldr	r3, [r3, #12]
   15b84:	cmp	r3, #0
   15b88:	beq	15b90 <acl_create_entry@plt+0x1090c>
   15b8c:	blx	r3
   15b90:	cmp	r4, r6
   15b94:	bne	15b78 <acl_create_entry@plt+0x108f4>
   15b98:	ldr	r3, [pc, #20]	; 15bb4 <acl_create_entry@plt+0x10930>
   15b9c:	mov	r2, #1
   15ba0:	add	r3, pc, r3
   15ba4:	strb	r2, [r3]
   15ba8:	pop	{r4, r5, r6, pc}
   15bac:	andeq	r5, r5, r0, lsr r5
   15bb0:	andeq	r4, r5, ip, asr #24
   15bb4:	andeq	r5, r5, r4, ror #9
   15bb8:	ldr	r3, [pc, #88]	; 15c18 <acl_create_entry@plt+0x10994>
   15bbc:	push	{r4, r5, r6, lr}
   15bc0:	add	r3, pc, r3
   15bc4:	mov	r5, r0
   15bc8:	ldrb	r3, [r3]
   15bcc:	cmp	r3, #0
   15bd0:	popeq	{r4, r5, r6, pc}
   15bd4:	ldr	r6, [pc, #64]	; 15c1c <acl_create_entry@plt+0x10998>
   15bd8:	add	r6, pc, r6
   15bdc:	sub	r4, r6, #4
   15be0:	add	r6, r6, #40	; 0x28
   15be4:	ldr	r3, [r4, #4]!
   15be8:	mov	r0, r5
   15bec:	ldr	r3, [r3, #16]
   15bf0:	cmp	r3, #0
   15bf4:	beq	15bfc <acl_create_entry@plt+0x10978>
   15bf8:	blx	r3
   15bfc:	cmp	r4, r6
   15c00:	bne	15be4 <acl_create_entry@plt+0x10960>
   15c04:	ldr	r3, [pc, #20]	; 15c20 <acl_create_entry@plt+0x1099c>
   15c08:	mov	r2, #0
   15c0c:	add	r3, pc, r3
   15c10:	strb	r2, [r3]
   15c14:	pop	{r4, r5, r6, pc}
   15c18:	andeq	r5, r5, r4, asr #9
   15c1c:	andeq	r4, r5, r0, ror #23
   15c20:	andeq	r5, r5, r8, ror r4
   15c24:	ldr	r3, [pc, #88]	; 15c84 <acl_create_entry@plt+0x10a00>
   15c28:	ldr	r2, [pc, #88]	; 15c88 <acl_create_entry@plt+0x10a04>
   15c2c:	push	{r4, r5, r6, r7, lr}
   15c30:	add	r3, pc, r3
   15c34:	ldr	r5, [pc, #80]	; 15c8c <acl_create_entry@plt+0x10a08>
   15c38:	sub	sp, sp, #12
   15c3c:	ldr	r6, [pc, #76]	; 15c90 <acl_create_entry@plt+0x10a0c>
   15c40:	add	r5, pc, r5
   15c44:	ldr	r7, [r3, r2]
   15c48:	sub	r4, r5, #4
   15c4c:	add	r6, pc, r6
   15c50:	add	r5, r5, #40	; 0x28
   15c54:	ldr	ip, [r4, #4]!
   15c58:	mov	r1, #1
   15c5c:	ldr	r0, [r7]
   15c60:	mov	r2, r6
   15c64:	ldr	r3, [ip]
   15c68:	ldr	ip, [ip, #8]
   15c6c:	str	ip, [sp]
   15c70:	bl	4f90 <__fprintf_chk@plt>
   15c74:	cmp	r4, r5
   15c78:	bne	15c54 <acl_create_entry@plt+0x109d0>
   15c7c:	add	sp, sp, #12
   15c80:	pop	{r4, r5, r6, r7, pc}
   15c84:	ldrdeq	r4, [r5], -r0
   15c88:	andeq	r0, r0, r0, ror #7
   15c8c:	andeq	r4, r5, r8, ror fp
   15c90:	andeq	lr, r2, ip, asr #15
   15c94:	ldr	r3, [pc, #12]	; 15ca8 <acl_create_entry@plt+0x10a24>
   15c98:	add	r3, pc, r3
   15c9c:	ldr	r3, [r3, r0, lsl #2]
   15ca0:	ldr	r0, [r3]
   15ca4:	bx	lr
   15ca8:	andeq	r4, r5, r0, lsr #22
   15cac:	ldr	r3, [pc, #12]	; 15cc0 <acl_create_entry@plt+0x10a3c>
   15cb0:	add	r3, pc, r3
   15cb4:	ldr	r3, [r3, r0, lsl #2]
   15cb8:	ldrb	r0, [r3, #24]
   15cbc:	bx	lr
   15cc0:	andeq	r4, r5, r8, lsl #22
   15cc4:	ldr	r3, [pc, #160]	; 15d6c <acl_create_entry@plt+0x10ae8>
   15cc8:	mov	r2, r0
   15ccc:	ldr	ip, [pc, #156]	; 15d70 <acl_create_entry@plt+0x10aec>
   15cd0:	mov	r1, #1024	; 0x400
   15cd4:	add	r3, pc, r3
   15cd8:	push	{r4, r5, r6, r7, lr}
   15cdc:	sub	sp, sp, #1024	; 0x400
   15ce0:	ldr	r7, [r3, ip]
   15ce4:	sub	sp, sp, #12
   15ce8:	add	r6, sp, #4
   15cec:	ldr	r5, [pc, #128]	; 15d74 <acl_create_entry@plt+0x10af0>
   15cf0:	mov	r4, #0
   15cf4:	ldr	r3, [r7]
   15cf8:	mov	r0, r6
   15cfc:	add	r5, pc, r5
   15d00:	sub	r5, r5, #4
   15d04:	str	r3, [sp, #1028]	; 0x404
   15d08:	bl	3752c <acl_create_entry@plt+0x322a8>
   15d0c:	mov	r0, r6
   15d10:	mov	r1, #32
   15d14:	bl	49e4 <strchr@plt>
   15d18:	cmp	r0, #0
   15d1c:	movne	r3, #0
   15d20:	strbne	r3, [r0]
   15d24:	ldr	r3, [r5, #4]!
   15d28:	mov	r1, r6
   15d2c:	ldr	r0, [r3]
   15d30:	bl	520c <strcmp@plt>
   15d34:	cmp	r0, #0
   15d38:	beq	15d48 <acl_create_entry@plt+0x10ac4>
   15d3c:	add	r4, r4, #1
   15d40:	cmp	r4, #11
   15d44:	bne	15d24 <acl_create_entry@plt+0x10aa0>
   15d48:	ldr	r2, [sp, #1028]	; 0x404
   15d4c:	mov	r0, r4
   15d50:	ldr	r3, [r7]
   15d54:	cmp	r2, r3
   15d58:	bne	15d68 <acl_create_entry@plt+0x10ae4>
   15d5c:	add	sp, sp, #1024	; 0x400
   15d60:	add	sp, sp, #12
   15d64:	pop	{r4, r5, r6, r7, pc}
   15d68:	bl	4f6c <__stack_chk_fail@plt>
   15d6c:	andeq	r4, r5, ip, lsr #30
   15d70:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15d74:			; <UNDEFINED> instruction: 0x00054abc
   15d78:	ldr	ip, [pc, #168]	; 15e28 <acl_create_entry@plt+0x10ba4>
   15d7c:	push	{r4, r5, r6, r7, r8, r9, lr}
   15d80:	add	ip, pc, ip
   15d84:	ldr	r4, [pc, #160]	; 15e2c <acl_create_entry@plt+0x10ba8>
   15d88:	mov	r9, r3
   15d8c:	ldr	lr, [pc, #156]	; 15e30 <acl_create_entry@plt+0x10bac>
   15d90:	sub	sp, sp, #1536	; 0x600
   15d94:	sub	sp, sp, #12
   15d98:	mov	r5, r0
   15d9c:	ldr	r4, [ip, r4]
   15da0:	add	r7, sp, #516	; 0x204
   15da4:	mov	r8, r1
   15da8:	mov	r6, #0
   15dac:	mov	r1, #1024	; 0x400
   15db0:	mov	r0, r7
   15db4:	ldr	r3, [r4]
   15db8:	str	r3, [sp, #1540]	; 0x604
   15dbc:	ldr	r3, [ip, lr]
   15dc0:	str	r6, [r3]
   15dc4:	add	r6, sp, #4
   15dc8:	bl	3752c <acl_create_entry@plt+0x322a8>
   15dcc:	mov	r0, r5
   15dd0:	bl	20060 <acl_create_entry@plt+0x1addc>
   15dd4:	mov	r1, r7
   15dd8:	mov	r2, sp
   15ddc:	mov	r3, r6
   15de0:	bl	c448 <acl_create_entry@plt+0x71c4>
   15de4:	ldr	ip, [pc, #72]	; 15e34 <acl_create_entry@plt+0x10bb0>
   15de8:	mov	r2, r6
   15dec:	mov	r3, r9
   15df0:	add	ip, pc, ip
   15df4:	mov	r0, r5
   15df8:	ldr	r1, [sp]
   15dfc:	ldr	ip, [ip, r8, lsl #2]
   15e00:	ldr	ip, [ip, #4]
   15e04:	blx	ip
   15e08:	ldr	r2, [sp, #1540]	; 0x604
   15e0c:	ldr	r3, [r4]
   15e10:	cmp	r2, r3
   15e14:	bne	15e24 <acl_create_entry@plt+0x10ba0>
   15e18:	add	sp, sp, #1536	; 0x600
   15e1c:	add	sp, sp, #12
   15e20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15e24:	bl	4f6c <__stack_chk_fail@plt>
   15e28:	andeq	r4, r5, r0, lsl #29
   15e2c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15e30:	andeq	r0, r0, r4, asr #7
   15e34:	andeq	r4, r5, r8, asr #19
   15e38:	push	{r4, r5, r6, lr}
   15e3c:	mov	r4, r2
   15e40:	mov	r6, r1
   15e44:	mov	r2, r3
   15e48:	mov	r1, r4
   15e4c:	mov	r5, r3
   15e50:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   15e54:	ldrb	r3, [r4]
   15e58:	cmp	r3, #46	; 0x2e
   15e5c:	beq	15e68 <acl_create_entry@plt+0x10be4>
   15e60:	mov	r1, #1
   15e64:	bl	249bc <acl_create_entry@plt+0x1f738>
   15e68:	cmp	r6, #0
   15e6c:	beq	15e88 <acl_create_entry@plt+0x10c04>
   15e70:	ldr	r1, [pc, #24]	; 15e90 <acl_create_entry@plt+0x10c0c>
   15e74:	mov	r2, r4
   15e78:	mov	r3, r5
   15e7c:	mov	r0, #1
   15e80:	add	r1, pc, r1
   15e84:	bl	49cc <__printf_chk@plt>
   15e88:	mov	r0, #0
   15e8c:	pop	{r4, r5, r6, pc}
   15e90:	andeq	sl, r2, r4, lsl #20
   15e94:	ldr	ip, [pc, #316]	; 15fd8 <acl_create_entry@plt+0x10d54>
   15e98:	push	{r4, r5, r6, r7, r8, r9, lr}
   15e9c:	add	ip, pc, ip
   15ea0:	ldr	lr, [pc, #308]	; 15fdc <acl_create_entry@plt+0x10d58>
   15ea4:	sub	sp, sp, #4096	; 0x1000
   15ea8:	sub	sp, sp, #12
   15eac:	mov	r9, r3
   15eb0:	mov	r5, r1
   15eb4:	mov	r8, r0
   15eb8:	ldr	r4, [ip, lr]
   15ebc:	add	ip, sp, #8192	; 0x2000
   15ec0:	mov	r7, r2
   15ec4:	mov	r0, sp
   15ec8:	mov	r1, #0
   15ecc:	mov	r2, #4096	; 0x1000
   15ed0:	ldr	r3, [r4]
   15ed4:	str	r3, [ip, #-4092]	; 0xfffff004
   15ed8:	bl	4a74 <memset@plt>
   15edc:	cmp	r5, #3
   15ee0:	bne	15efc <acl_create_entry@plt+0x10c78>
   15ee4:	ldr	r1, [pc, #244]	; 15fe0 <acl_create_entry@plt+0x10d5c>
   15ee8:	ldr	r0, [r7, #4]
   15eec:	add	r1, pc, r1
   15ef0:	bl	520c <strcmp@plt>
   15ef4:	cmp	r0, #0
   15ef8:	beq	15f30 <acl_create_entry@plt+0x10cac>
   15efc:	mvn	r5, #0
   15f00:	mov	r6, #1
   15f04:	mov	r0, r5
   15f08:	bl	38998 <acl_create_entry@plt+0x33714>
   15f0c:	add	r3, sp, #8192	; 0x2000
   15f10:	mov	r0, r6
   15f14:	ldr	r2, [r3, #-4092]	; 0xfffff004
   15f18:	ldr	r3, [r4]
   15f1c:	cmp	r2, r3
   15f20:	bne	15fb4 <acl_create_entry@plt+0x10d30>
   15f24:	add	sp, sp, #4096	; 0x1000
   15f28:	add	sp, sp, #12
   15f2c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15f30:	ldr	r0, [pc, #172]	; 15fe4 <acl_create_entry@plt+0x10d60>
   15f34:	mov	r1, #2
   15f38:	movt	r1, #8
   15f3c:	add	r0, pc, r0
   15f40:	bl	4df8 <open64@plt>
   15f44:	subs	r5, r0, #0
   15f48:	blt	15fa0 <acl_create_entry@plt+0x10d1c>
   15f4c:	ldr	r2, [r7, #8]
   15f50:	add	r0, sp, #8
   15f54:	movw	r1, #4088	; 0xff8
   15f58:	bl	3752c <acl_create_entry@plt+0x322a8>
   15f5c:	mov	r0, r5
   15f60:	mov	r2, sp
   15f64:	movw	r1, #37927	; 0x9427
   15f68:	movt	r1, #36864	; 0x9000
   15f6c:	bl	4c78 <ioctl@plt>
   15f70:	cmp	r0, #0
   15f74:	blt	15fa0 <acl_create_entry@plt+0x10d1c>
   15f78:	bne	15fa8 <acl_create_entry@plt+0x10d24>
   15f7c:	ldr	r3, [pc, #100]	; 15fe8 <acl_create_entry@plt+0x10d64>
   15f80:	add	r3, pc, r3
   15f84:	ldr	r2, [pc, #96]	; 15fec <acl_create_entry@plt+0x10d68>
   15f88:	mov	r0, r8
   15f8c:	mov	r1, r9
   15f90:	add	r2, pc, r2
   15f94:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   15f98:	mov	r6, #0
   15f9c:	b	15f04 <acl_create_entry@plt+0x10c80>
   15fa0:	mov	r6, #1
   15fa4:	b	15f04 <acl_create_entry@plt+0x10c80>
   15fa8:	ldr	r3, [pc, #64]	; 15ff0 <acl_create_entry@plt+0x10d6c>
   15fac:	add	r3, pc, r3
   15fb0:	b	15f84 <acl_create_entry@plt+0x10d00>
   15fb4:	bl	4f6c <__stack_chk_fail@plt>
   15fb8:	mov	r4, r0
   15fbc:	mov	r0, r5
   15fc0:	bl	38998 <acl_create_entry@plt+0x33714>
   15fc4:	mov	r0, r4
   15fc8:	bl	51d0 <_Unwind_Resume@plt>
   15fcc:	mov	r4, r0
   15fd0:	mvn	r5, #0
   15fd4:	b	15fbc <acl_create_entry@plt+0x10d38>
   15fd8:	andeq	r4, r5, r4, ror #26
   15fdc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15fe0:	andeq	lr, r2, ip, lsr r5
   15fe4:	strdeq	lr, [r2], -r4
   15fe8:	andeq	r6, r3, r4, lsr r1
   15fec:			; <UNDEFINED> instruction: 0x0002e4b4
   15ff0:	strdeq	r9, [r3], -r0
   15ff4:	ldr	r3, [pc, #4]	; 16000 <acl_create_entry@plt+0x10d7c>
   15ff8:	ldr	r0, [pc, r3]
   15ffc:	b	282f8 <acl_create_entry@plt+0x23074>
   16000:	muleq	r5, r0, r0
   16004:	push	{r4, lr}
   16008:	ldr	r4, [pc, #16]	; 16020 <acl_create_entry@plt+0x10d9c>
   1600c:	add	r4, pc, r4
   16010:	ldr	r0, [r4]
   16014:	bl	27cbc <acl_create_entry@plt+0x22a38>
   16018:	str	r0, [r4]
   1601c:	pop	{r4, pc}
   16020:	andeq	r5, r5, ip, ror r0
   16024:	ldr	r0, [pc, #36]	; 16050 <acl_create_entry@plt+0x10dcc>
   16028:	push	{r3, lr}
   1602c:	add	r0, pc, r0
   16030:	ldr	r3, [r0]
   16034:	cmp	r3, #0
   16038:	beq	16044 <acl_create_entry@plt+0x10dc0>
   1603c:	mov	r0, #0
   16040:	pop	{r3, pc}
   16044:	bl	27d30 <acl_create_entry@plt+0x22aac>
   16048:	and	r0, r0, r0, asr #31
   1604c:	pop	{r3, pc}
   16050:	andeq	r5, r5, ip, asr r0
   16054:	ldr	ip, [pc, #380]	; 161d8 <acl_create_entry@plt+0x10f54>
   16058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1605c:	mov	r9, r0
   16060:	ldr	r0, [pc, #372]	; 161dc <acl_create_entry@plt+0x10f58>
   16064:	add	ip, pc, ip
   16068:	sub	sp, sp, #28
   1606c:	ldr	lr, [pc, #364]	; 161e0 <acl_create_entry@plt+0x10f5c>
   16070:	mov	r4, r3
   16074:	mov	r3, ip
   16078:	ldr	r0, [ip, r0]
   1607c:	add	lr, pc, lr
   16080:	ldrb	sl, [sp, #64]	; 0x40
   16084:	str	r0, [sp, #4]
   16088:	ldr	ip, [sp, #4]
   1608c:	ldr	r0, [lr]
   16090:	ldr	r3, [ip]
   16094:	cmp	r0, #0
   16098:	str	r3, [sp, #20]
   1609c:	beq	161a8 <acl_create_entry@plt+0x10f24>
   160a0:	cmp	r1, #0
   160a4:	beq	16194 <acl_create_entry@plt+0x10f10>
   160a8:	mov	r0, r1
   160ac:	mov	r1, r2
   160b0:	mov	r2, #0
   160b4:	bl	3abb4 <acl_create_entry@plt+0x35930>
   160b8:	subs	r2, r0, #0
   160bc:	beq	1619c <acl_create_entry@plt+0x10f18>
   160c0:	ldr	r3, [pc, #284]	; 161e4 <acl_create_entry@plt+0x10f60>
   160c4:	mov	fp, r2
   160c8:	add	r3, pc, r3
   160cc:	ldr	r0, [r3]
   160d0:	mov	r1, r2
   160d4:	bl	283cc <acl_create_entry@plt+0x23148>
   160d8:	cmp	r0, #0
   160dc:	mov	r5, #0
   160e0:	blt	16164 <acl_create_entry@plt+0x10ee0>
   160e4:	ldr	r8, [pc, #252]	; 161e8 <acl_create_entry@plt+0x10f64>
   160e8:	add	r7, sp, #12
   160ec:	add	r6, sp, #16
   160f0:	add	r8, pc, r8
   160f4:	ldr	r0, [r8]
   160f8:	mov	r1, r7
   160fc:	mov	r2, r6
   16100:	bl	284b0 <acl_create_entry@plt+0x2322c>
   16104:	cmp	r0, #0
   16108:	ble	16164 <acl_create_entry@plt+0x10ee0>
   1610c:	cmp	r4, #0
   16110:	beq	1612c <acl_create_entry@plt+0x10ea8>
   16114:	mov	r0, r4
   16118:	ldr	r1, [sp, #12]
   1611c:	mov	r2, #2
   16120:	bl	5020 <fnmatch@plt>
   16124:	cmp	r0, #0
   16128:	bne	160f4 <acl_create_entry@plt+0x10e70>
   1612c:	mov	r0, r9
   16130:	mov	r1, sl
   16134:	ldr	r2, [sp, #12]
   16138:	ldr	r3, [sp, #16]
   1613c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16140:	cmp	r0, #0
   16144:	blt	1618c <acl_create_entry@plt+0x10f08>
   16148:	ldr	r0, [r8]
   1614c:	mov	r1, r7
   16150:	mov	r2, r6
   16154:	add	r5, r5, #1
   16158:	bl	284b0 <acl_create_entry@plt+0x2322c>
   1615c:	cmp	r0, #0
   16160:	bgt	1610c <acl_create_entry@plt+0x10e88>
   16164:	mov	r0, fp
   16168:	bl	4b7c <free@plt>
   1616c:	ldr	r1, [sp, #4]
   16170:	ldr	r2, [sp, #20]
   16174:	mov	r0, r5
   16178:	ldr	r3, [r1]
   1617c:	cmp	r2, r3
   16180:	bne	161c8 <acl_create_entry@plt+0x10f44>
   16184:	add	sp, sp, #28
   16188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1618c:	mvn	r5, #11
   16190:	b	16164 <acl_create_entry@plt+0x10ee0>
   16194:	mov	fp, r1
   16198:	b	160d0 <acl_create_entry@plt+0x10e4c>
   1619c:	mov	fp, r2
   161a0:	mvn	r5, #11
   161a4:	b	16164 <acl_create_entry@plt+0x10ee0>
   161a8:	mov	fp, r0
   161ac:	mvn	r5, #1
   161b0:	b	16164 <acl_create_entry@plt+0x10ee0>
   161b4:	mov	r4, r0
   161b8:	mov	r0, fp
   161bc:	bl	4b7c <free@plt>
   161c0:	mov	r0, r4
   161c4:	bl	51d0 <_Unwind_Resume@plt>
   161c8:	bl	4f6c <__stack_chk_fail@plt>
   161cc:	mov	r4, r0
   161d0:	mov	fp, #0
   161d4:	b	161b8 <acl_create_entry@plt+0x10f34>
   161d8:	muleq	r5, ip, fp
   161dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   161e0:	andeq	r5, r5, ip
   161e4:	andeq	r4, r5, r0, asr #31
   161e8:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   161ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   161f0:	sub	sp, sp, #76	; 0x4c
   161f4:	ldr	r5, [pc, #904]	; 16584 <acl_create_entry@plt+0x11300>
   161f8:	mov	r6, r1
   161fc:	str	r0, [sp, #28]
   16200:	mov	r4, r2
   16204:	ldr	r0, [pc, #892]	; 16588 <acl_create_entry@plt+0x11304>
   16208:	add	r5, pc, r5
   1620c:	ldr	r1, [pc, #888]	; 1658c <acl_create_entry@plt+0x11308>
   16210:	str	r3, [sp, #36]	; 0x24
   16214:	add	r1, pc, r1
   16218:	ldr	r0, [r5, r0]
   1621c:	ldr	r2, [r1]
   16220:	ldr	r3, [r0]
   16224:	cmp	r2, #0
   16228:	str	r0, [sp, #32]
   1622c:	str	r3, [sp, #68]	; 0x44
   16230:	beq	16378 <acl_create_entry@plt+0x110f4>
   16234:	ldr	r9, [pc, #852]	; 16590 <acl_create_entry@plt+0x1130c>
   16238:	mov	fp, #0
   1623c:	ldr	r8, [pc, #848]	; 16594 <acl_create_entry@plt+0x11310>
   16240:	mov	sl, fp
   16244:	add	r9, pc, r9
   16248:	mov	r7, fp
   1624c:	add	r8, pc, r8
   16250:	str	fp, [sp, #20]
   16254:	str	fp, [sp, #24]
   16258:	str	r7, [sp]
   1625c:	mov	r0, r6
   16260:	mov	r1, r4
   16264:	mov	r2, r9
   16268:	mov	r3, r8
   1626c:	bl	4bac <getopt_long@plt>
   16270:	cmn	r0, #1
   16274:	beq	16310 <acl_create_entry@plt+0x1108c>
   16278:	sub	r0, r0, #100	; 0x64
   1627c:	cmp	r0, #15
   16280:	addls	pc, pc, r0, lsl #2
   16284:	b	16258 <acl_create_entry@plt+0x10fd4>
   16288:	b	162fc <acl_create_entry@plt+0x11078>
   1628c:	b	16258 <acl_create_entry@plt+0x10fd4>
   16290:	b	162e8 <acl_create_entry@plt+0x11064>
   16294:	b	16258 <acl_create_entry@plt+0x10fd4>
   16298:	b	16258 <acl_create_entry@plt+0x10fd4>
   1629c:	b	16258 <acl_create_entry@plt+0x10fd4>
   162a0:	b	16258 <acl_create_entry@plt+0x10fd4>
   162a4:	b	16258 <acl_create_entry@plt+0x10fd4>
   162a8:	b	16258 <acl_create_entry@plt+0x10fd4>
   162ac:	b	16258 <acl_create_entry@plt+0x10fd4>
   162b0:	b	16258 <acl_create_entry@plt+0x10fd4>
   162b4:	b	16258 <acl_create_entry@plt+0x10fd4>
   162b8:	b	162d8 <acl_create_entry@plt+0x11054>
   162bc:	b	16258 <acl_create_entry@plt+0x10fd4>
   162c0:	b	16258 <acl_create_entry@plt+0x10fd4>
   162c4:	b	162c8 <acl_create_entry@plt+0x11044>
   162c8:	ldr	r3, [pc, #712]	; 16598 <acl_create_entry@plt+0x11314>
   162cc:	ldr	r3, [r5, r3]
   162d0:	ldr	sl, [r3]
   162d4:	b	16258 <acl_create_entry@plt+0x10fd4>
   162d8:	ldr	r3, [pc, #696]	; 16598 <acl_create_entry@plt+0x11314>
   162dc:	ldr	r3, [r5, r3]
   162e0:	ldr	fp, [r3]
   162e4:	b	16258 <acl_create_entry@plt+0x10fd4>
   162e8:	ldr	r3, [pc, #680]	; 16598 <acl_create_entry@plt+0x11314>
   162ec:	ldr	r3, [r5, r3]
   162f0:	ldr	r3, [r3]
   162f4:	str	r3, [sp, #24]
   162f8:	b	16258 <acl_create_entry@plt+0x10fd4>
   162fc:	ldr	r3, [pc, #660]	; 16598 <acl_create_entry@plt+0x11314>
   16300:	ldr	r3, [r5, r3]
   16304:	ldr	r3, [r3]
   16308:	str	r3, [sp, #20]
   1630c:	b	16258 <acl_create_entry@plt+0x10fd4>
   16310:	ldr	r3, [pc, #644]	; 1659c <acl_create_entry@plt+0x11318>
   16314:	ldr	r3, [r5, r3]
   16318:	ldr	r3, [r3]
   1631c:	ldr	r2, [r4, r3, lsl #2]
   16320:	cmp	r2, #0
   16324:	beq	16380 <acl_create_entry@plt+0x110fc>
   16328:	ldr	r1, [sp, #36]	; 0x24
   1632c:	ldr	r0, [sp, #28]
   16330:	ldr	r3, [sp, #24]
   16334:	str	r1, [sp]
   16338:	mov	r1, fp
   1633c:	bl	16054 <acl_create_entry@plt+0x10dd0>
   16340:	cmp	r0, #0
   16344:	movgt	r0, #0
   16348:	movle	r0, #1
   1634c:	ldr	r1, [sp, #32]
   16350:	ldr	r2, [sp, #68]	; 0x44
   16354:	ldr	r3, [r1]
   16358:	cmp	r2, r3
   1635c:	bne	16580 <acl_create_entry@plt+0x112fc>
   16360:	add	sp, sp, #76	; 0x4c
   16364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16368:	ldr	r1, [sp, #28]
   1636c:	cmp	r1, #0
   16370:	ldrne	r4, [sp, #28]
   16374:	bne	163a4 <acl_create_entry@plt+0x11120>
   16378:	mov	r0, #1
   1637c:	b	1634c <acl_create_entry@plt+0x110c8>
   16380:	ldr	r3, [sp, #20]
   16384:	cmp	r3, #0
   16388:	beq	16368 <acl_create_entry@plt+0x110e4>
   1638c:	ldr	r0, [sp, #28]
   16390:	bl	20060 <acl_create_entry@plt+0x1addc>
   16394:	ldr	r1, [sp, #20]
   16398:	bl	21d40 <acl_create_entry@plt+0x1cabc>
   1639c:	subs	r4, r0, #0
   163a0:	beq	16378 <acl_create_entry@plt+0x110f4>
   163a4:	ldr	r6, [pc, #500]	; 165a0 <acl_create_entry@plt+0x1131c>
   163a8:	ldr	r9, [pc, #500]	; 165a4 <acl_create_entry@plt+0x11320>
   163ac:	ldr	r3, [pc, #500]	; 165a8 <acl_create_entry@plt+0x11324>
   163b0:	add	r6, pc, r6
   163b4:	ldr	r1, [pc, #496]	; 165ac <acl_create_entry@plt+0x11328>
   163b8:	add	r9, pc, r9
   163bc:	ldr	r8, [pc, #492]	; 165b0 <acl_create_entry@plt+0x1132c>
   163c0:	add	r3, pc, r3
   163c4:	add	r1, pc, r1
   163c8:	str	r9, [sp, #20]
   163cc:	add	r8, pc, r8
   163d0:	ldr	r9, [sp, #24]
   163d4:	str	r3, [sp, #40]	; 0x28
   163d8:	str	r8, [sp, #24]
   163dc:	str	r1, [sp, #44]	; 0x2c
   163e0:	ldr	r8, [sp, #36]	; 0x24
   163e4:	b	16494 <acl_create_entry@plt+0x11210>
   163e8:	mov	r0, r4
   163ec:	mov	r1, r6
   163f0:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   163f4:	ldrb	r2, [r5]
   163f8:	cmp	r2, #117	; 0x75
   163fc:	mov	r7, r0
   16400:	bne	164c4 <acl_create_entry@plt+0x11240>
   16404:	ldrb	r2, [r5, #1]
   16408:	cmp	r2, #115	; 0x73
   1640c:	bne	164c4 <acl_create_entry@plt+0x11240>
   16410:	ldrb	r2, [r5, #2]
   16414:	cmp	r2, #98	; 0x62
   16418:	bne	164c4 <acl_create_entry@plt+0x11240>
   1641c:	ldrb	r2, [r5, #3]
   16420:	cmp	r2, #0
   16424:	bne	164c4 <acl_create_entry@plt+0x11240>
   16428:	mov	r0, r4
   1642c:	bl	22130 <acl_create_entry@plt+0x1ceac>
   16430:	ldr	r1, [sp, #20]
   16434:	bl	38668 <acl_create_entry@plt+0x333e4>
   16438:	cmp	r0, #0
   1643c:	beq	164d4 <acl_create_entry@plt+0x11250>
   16440:	cmp	r7, #0
   16444:	movne	r5, #1
   16448:	beq	164e4 <acl_create_entry@plt+0x11260>
   1644c:	str	r8, [sp]
   16450:	mov	r2, r7
   16454:	ldr	r0, [sp, #28]
   16458:	mov	r1, fp
   1645c:	mov	r3, r9
   16460:	bl	16054 <acl_create_entry@plt+0x10dd0>
   16464:	cmp	r0, #0
   16468:	bgt	164dc <acl_create_entry@plt+0x11258>
   1646c:	eor	r5, r5, #1
   16470:	uxtb	r5, r5
   16474:	mov	r0, r4
   16478:	bl	217cc <acl_create_entry@plt+0x1c548>
   1647c:	cmp	r0, #0
   16480:	moveq	r5, #0
   16484:	andne	r5, r5, #1
   16488:	mov	r4, r0
   1648c:	cmp	r5, #0
   16490:	beq	16378 <acl_create_entry@plt+0x110f4>
   16494:	mov	r0, r4
   16498:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   1649c:	subs	r5, r0, #0
   164a0:	beq	164bc <acl_create_entry@plt+0x11238>
   164a4:	cmp	sl, #0
   164a8:	beq	163e8 <acl_create_entry@plt+0x11164>
   164ac:	mov	r1, sl
   164b0:	bl	520c <strcmp@plt>
   164b4:	cmp	r0, #0
   164b8:	beq	163e8 <acl_create_entry@plt+0x11164>
   164bc:	mov	r5, #1
   164c0:	b	16474 <acl_create_entry@plt+0x111f0>
   164c4:	mov	r5, #0
   164c8:	cmp	r7, #0
   164cc:	bne	1644c <acl_create_entry@plt+0x111c8>
   164d0:	b	1646c <acl_create_entry@plt+0x111e8>
   164d4:	mov	r5, r0
   164d8:	b	164c8 <acl_create_entry@plt+0x11244>
   164dc:	mov	r0, #0
   164e0:	b	1634c <acl_create_entry@plt+0x110c8>
   164e4:	mov	r0, r4
   164e8:	ldr	r1, [sp, #40]	; 0x28
   164ec:	bl	20304 <acl_create_entry@plt+0x1b080>
   164f0:	subs	r2, r0, #0
   164f4:	beq	16578 <acl_create_entry@plt+0x112f4>
   164f8:	mov	r0, r4
   164fc:	ldr	r1, [sp, #44]	; 0x2c
   16500:	str	r2, [sp, #16]
   16504:	bl	20304 <acl_create_entry@plt+0x1b080>
   16508:	ldr	r2, [sp, #16]
   1650c:	subs	r5, r0, #0
   16510:	beq	16578 <acl_create_entry@plt+0x112f4>
   16514:	mov	r0, r2
   16518:	mov	r1, r7
   1651c:	mov	r2, #16
   16520:	bl	4da4 <strtol@plt>
   16524:	subs	ip, r0, #0
   16528:	ble	16578 <acl_create_entry@plt+0x112f4>
   1652c:	mov	r2, #16
   16530:	mov	r0, r5
   16534:	mov	r1, r7
   16538:	str	ip, [sp, #16]
   1653c:	bl	4da4 <strtol@plt>
   16540:	ldr	ip, [sp, #16]
   16544:	subs	r2, r0, #0
   16548:	ble	16578 <acl_create_entry@plt+0x112f4>
   1654c:	ldr	r3, [sp, #24]
   16550:	add	r5, sp, #52	; 0x34
   16554:	mov	r1, #16
   16558:	str	r2, [sp, #8]
   1655c:	str	ip, [sp, #4]
   16560:	mov	r0, r5
   16564:	str	r3, [sp]
   16568:	mov	r2, #1
   1656c:	mov	r3, r1
   16570:	mov	r7, r5
   16574:	bl	4e4c <__snprintf_chk@plt>
   16578:	mov	r5, #1
   1657c:	b	164c8 <acl_create_entry@plt+0x11244>
   16580:	bl	4f6c <__stack_chk_fail@plt>
   16584:	strdeq	r4, [r5], -r8
   16588:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1658c:	andeq	r4, r5, r4, ror lr
   16590:	andeq	lr, r2, r0, lsr r2
   16594:	andeq	lr, r4, r8, asr #30
   16598:	andeq	r0, r0, r4, ror #7
   1659c:	andeq	r0, r0, r4, asr #7
   165a0:	ldrdeq	lr, [r2], -r0
   165a4:	ldrdeq	lr, [r2], -r4
   165a8:	ldrdeq	lr, [r2], -r8
   165ac:	andeq	lr, r2, r0, ror #1
   165b0:	andeq	lr, r2, r4, ror #1
   165b4:	ldr	ip, [pc, #808]	; 168e4 <acl_create_entry@plt+0x11660>
   165b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   165bc:	add	ip, pc, ip
   165c0:	sub	sp, sp, #4096	; 0x1000
   165c4:	mov	r6, r3
   165c8:	sub	sp, sp, #52	; 0x34
   165cc:	mov	r3, ip
   165d0:	add	ip, sp, #8192	; 0x2000
   165d4:	mov	r9, r2
   165d8:	ldr	r2, [pc, #776]	; 168e8 <acl_create_entry@plt+0x11664>
   165dc:	mov	sl, r1
   165e0:	ldrb	ip, [ip, #-4008]	; 0xfffff058
   165e4:	uxtb	ip, ip
   165e8:	str	ip, [sp, #36]	; 0x24
   165ec:	ldr	r2, [r3, r2]
   165f0:	ldr	r3, [r2]
   165f4:	str	r2, [sp, #24]
   165f8:	add	r2, sp, #8192	; 0x2000
   165fc:	str	r3, [r2, #-4052]	; 0xfffff02c
   16600:	bl	20304 <acl_create_entry@plt+0x1b080>
   16604:	subs	r3, r0, #0
   16608:	beq	1689c <acl_create_entry@plt+0x11618>
   1660c:	add	r7, sp, #44	; 0x2c
   16610:	ldr	r2, [pc, #724]	; 168ec <acl_create_entry@plt+0x11668>
   16614:	mov	r1, #4096	; 0x1000
   16618:	add	r2, pc, r2
   1661c:	mov	r0, r7
   16620:	bl	5134 <snprintf@plt>
   16624:	bl	342fc <acl_create_entry@plt+0x2f078>
   16628:	cmp	r0, #6
   1662c:	bgt	16824 <acl_create_entry@plt+0x115a0>
   16630:	mov	r1, #0
   16634:	mov	r2, r6
   16638:	mov	r0, r9
   1663c:	mov	r4, r1
   16640:	bl	4a74 <memset@plt>
   16644:	ldr	ip, [pc, #676]	; 168f0 <acl_create_entry@plt+0x1166c>
   16648:	lsr	r6, r6, #2
   1664c:	mov	r8, r4
   16650:	add	ip, pc, ip
   16654:	str	ip, [sp, #20]
   16658:	ldr	ip, [pc, #660]	; 168f4 <acl_create_entry@plt+0x11670>
   1665c:	add	ip, pc, ip
   16660:	str	ip, [sp, #28]
   16664:	ldr	ip, [pc, #652]	; 168f8 <acl_create_entry@plt+0x11674>
   16668:	add	ip, pc, ip
   1666c:	str	ip, [sp, #32]
   16670:	b	1667c <acl_create_entry@plt+0x113f8>
   16674:	add	r4, r4, #1
   16678:	strb	r8, [r5]
   1667c:	mov	r0, r7
   16680:	mov	r1, #32
   16684:	bl	4aa4 <strrchr@plt>
   16688:	subs	r5, r0, #0
   1668c:	beq	166ec <acl_create_entry@plt+0x11468>
   16690:	add	r0, r5, #1
   16694:	mov	r1, #0
   16698:	mov	r2, #16
   1669c:	bl	4d20 <strtoul@plt>
   166a0:	cmp	r4, r6
   166a4:	mov	fp, r0
   166a8:	strcc	r0, [r9, r4, lsl #2]
   166ac:	bcc	16674 <acl_create_entry@plt+0x113f0>
   166b0:	bl	342fc <acl_create_entry@plt+0x2f078>
   166b4:	cmp	r0, #6
   166b8:	ble	16674 <acl_create_entry@plt+0x113f0>
   166bc:	ldr	ip, [sp, #28]
   166c0:	mov	r1, #0
   166c4:	str	sl, [sp, #8]
   166c8:	mov	r3, #102	; 0x66
   166cc:	ldr	r2, [sp, #20]
   166d0:	mov	r0, #7
   166d4:	str	ip, [sp]
   166d8:	ldr	ip, [sp, #32]
   166dc:	str	fp, [sp, #12]
   166e0:	str	ip, [sp, #4]
   166e4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   166e8:	b	16674 <acl_create_entry@plt+0x113f0>
   166ec:	mov	r0, r7
   166f0:	mov	r1, r5
   166f4:	mov	r2, #16
   166f8:	bl	4d20 <strtoul@plt>
   166fc:	cmp	r4, r6
   16700:	mov	r8, r0
   16704:	strcc	r0, [r9, r4, lsl #2]
   16708:	bcc	16718 <acl_create_entry@plt+0x11494>
   1670c:	bl	342fc <acl_create_entry@plt+0x2f078>
   16710:	cmp	r0, #6
   16714:	bgt	16860 <acl_create_entry@plt+0x115dc>
   16718:	ldr	ip, [sp, #36]	; 0x24
   1671c:	cmp	ip, #0
   16720:	bne	16748 <acl_create_entry@plt+0x114c4>
   16724:	ldr	ip, [sp, #24]
   16728:	add	r1, sp, #8192	; 0x2000
   1672c:	ldr	r2, [r1, #-4052]	; 0xfffff02c
   16730:	ldr	r3, [ip]
   16734:	cmp	r2, r3
   16738:	bne	168e0 <acl_create_entry@plt+0x1165c>
   1673c:	add	sp, sp, #4096	; 0x1000
   16740:	add	sp, sp, #52	; 0x34
   16744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16748:	ldr	r2, [pc, #428]	; 168fc <acl_create_entry@plt+0x11678>
   1674c:	mov	r1, #4096	; 0x1000
   16750:	mov	ip, #8
   16754:	mov	r3, r1
   16758:	add	r2, pc, r2
   1675c:	mov	r0, r7
   16760:	stm	sp, {r2, ip}
   16764:	mov	r2, #1
   16768:	bl	4e4c <__snprintf_chk@plt>
   1676c:	bl	342fc <acl_create_entry@plt+0x2f078>
   16770:	cmp	r0, #6
   16774:	bgt	168a8 <acl_create_entry@plt+0x11624>
   16778:	sub	r3, r6, #-1073741823	; 0xc0000001
   1677c:	ldr	r2, [r9, r3, lsl #2]
   16780:	lsl	r3, r3, #2
   16784:	cmp	r2, #0
   16788:	bne	167bc <acl_create_entry@plt+0x11538>
   1678c:	cmp	r6, #0
   16790:	beq	16724 <acl_create_entry@plt+0x114a0>
   16794:	add	r3, r3, #4
   16798:	add	r3, r9, r3
   1679c:	b	167ac <acl_create_entry@plt+0x11528>
   167a0:	cmp	r6, #0
   167a4:	sub	r3, r3, #4
   167a8:	beq	16724 <acl_create_entry@plt+0x114a0>
   167ac:	ldr	r2, [r3, #-8]
   167b0:	sub	r6, r6, #1
   167b4:	cmp	r2, #0
   167b8:	beq	167a0 <acl_create_entry@plt+0x1151c>
   167bc:	cmp	r6, #0
   167c0:	beq	16724 <acl_create_entry@plt+0x114a0>
   167c4:	ldr	r8, [pc, #308]	; 16900 <acl_create_entry@plt+0x1167c>
   167c8:	mov	r4, #0
   167cc:	ldr	r5, [pc, #304]	; 16904 <acl_create_entry@plt+0x11680>
   167d0:	add	r8, pc, r8
   167d4:	add	r5, pc, r5
   167d8:	b	167e8 <acl_create_entry@plt+0x11564>
   167dc:	add	r4, r4, #1
   167e0:	cmp	r4, r6
   167e4:	beq	16724 <acl_create_entry@plt+0x114a0>
   167e8:	bl	342fc <acl_create_entry@plt+0x2f078>
   167ec:	cmp	r0, #6
   167f0:	ble	167dc <acl_create_entry@plt+0x11558>
   167f4:	lsl	r3, r4, #5
   167f8:	str	r5, [sp]
   167fc:	str	r3, [sp, #8]
   16800:	mov	r1, #0
   16804:	str	r7, [sp, #4]
   16808:	mov	r2, r8
   1680c:	ldr	ip, [r9, r4, lsl #2]
   16810:	mov	r3, #122	; 0x7a
   16814:	mov	r0, #7
   16818:	str	ip, [sp, #12]
   1681c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   16820:	b	167dc <acl_create_entry@plt+0x11558>
   16824:	ldr	r2, [pc, #220]	; 16908 <acl_create_entry@plt+0x11684>
   16828:	mov	r1, #0
   1682c:	ldr	ip, [pc, #216]	; 1690c <acl_create_entry@plt+0x11688>
   16830:	mov	r3, #93	; 0x5d
   16834:	add	r2, pc, r2
   16838:	str	r2, [sp, #4]
   1683c:	ldr	r2, [pc, #204]	; 16910 <acl_create_entry@plt+0x1168c>
   16840:	add	ip, pc, ip
   16844:	str	sl, [sp, #8]
   16848:	mov	r0, #7
   1684c:	str	r7, [sp, #12]
   16850:	add	r2, pc, r2
   16854:	str	ip, [sp]
   16858:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1685c:	b	16630 <acl_create_entry@plt+0x113ac>
   16860:	ldr	r2, [pc, #172]	; 16914 <acl_create_entry@plt+0x11690>
   16864:	mov	r1, r5
   16868:	ldr	ip, [pc, #168]	; 16918 <acl_create_entry@plt+0x11694>
   1686c:	mov	r3, #110	; 0x6e
   16870:	add	r2, pc, r2
   16874:	str	r2, [sp, #4]
   16878:	ldr	r2, [pc, #156]	; 1691c <acl_create_entry@plt+0x11698>
   1687c:	add	ip, pc, ip
   16880:	str	sl, [sp, #8]
   16884:	mov	r0, #7
   16888:	str	r8, [sp, #12]
   1688c:	add	r2, pc, r2
   16890:	str	ip, [sp]
   16894:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   16898:	b	16718 <acl_create_entry@plt+0x11494>
   1689c:	ldr	r3, [pc, #124]	; 16920 <acl_create_entry@plt+0x1169c>
   168a0:	add	r3, pc, r3
   168a4:	b	1660c <acl_create_entry@plt+0x11388>
   168a8:	ldr	r2, [pc, #116]	; 16924 <acl_create_entry@plt+0x116a0>
   168ac:	mov	r1, #0
   168b0:	ldr	ip, [pc, #112]	; 16928 <acl_create_entry@plt+0x116a4>
   168b4:	mov	r3, #115	; 0x73
   168b8:	add	r2, pc, r2
   168bc:	str	r2, [sp, #4]
   168c0:	ldr	r2, [pc, #100]	; 1692c <acl_create_entry@plt+0x116a8>
   168c4:	add	ip, pc, ip
   168c8:	str	sl, [sp, #8]
   168cc:	mov	r0, #7
   168d0:	str	ip, [sp]
   168d4:	add	r2, pc, r2
   168d8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   168dc:	b	16778 <acl_create_entry@plt+0x114f4>
   168e0:	bl	4f6c <__stack_chk_fail@plt>
   168e4:	andeq	r4, r5, r4, asr #12
   168e8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   168ec:	andeq	ip, r2, r0, ror #26
   168f0:	muleq	r2, ip, lr
   168f4:	andeq	lr, r2, r0, lsr #2
   168f8:	andeq	sp, r2, r4, asr #29
   168fc:	andeq	sp, r2, ip, lsl #28
   16900:	andeq	sp, r2, ip, lsl sp
   16904:	andeq	sp, r2, r8, lsr #31
   16908:	ldrdeq	sp, [r2], -ip
   1690c:	andeq	sp, r2, ip, lsr pc
   16910:	muleq	r2, ip, ip
   16914:			; <UNDEFINED> instruction: 0x0002dcbc
   16918:	andeq	sp, r2, r0, lsl #30
   1691c:	andeq	sp, r2, r0, ror #24
   16920:	andeq	fp, r2, r8, asr #27
   16924:	andeq	sp, r2, r4, asr #25
   16928:			; <UNDEFINED> instruction: 0x0002deb8
   1692c:	andeq	sp, r2, r8, lsl ip
   16930:	ldr	r2, [pc, #1652]	; 16fac <acl_create_entry@plt+0x11d28>
   16934:	ldr	r1, [pc, #1652]	; 16fb0 <acl_create_entry@plt+0x11d2c>
   16938:	add	r2, pc, r2
   1693c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16940:	mov	r6, r3
   16944:	ldr	r1, [r2, r1]
   16948:	mov	r3, r2
   1694c:	sub	sp, sp, #220	; 0xdc
   16950:	subs	r5, r0, #0
   16954:	ldr	r3, [r1]
   16958:	str	r1, [sp, #20]
   1695c:	str	r3, [sp, #212]	; 0xd4
   16960:	beq	16a94 <acl_create_entry@plt+0x11810>
   16964:	ldr	r9, [pc, #1608]	; 16fb4 <acl_create_entry@plt+0x11d30>
   16968:	mov	r4, r5
   1696c:	ldr	r7, [pc, #1604]	; 16fb8 <acl_create_entry@plt+0x11d34>
   16970:	add	r9, pc, r9
   16974:	add	r7, pc, r7
   16978:	b	16990 <acl_create_entry@plt+0x1170c>
   1697c:	mov	r0, r4
   16980:	mov	r1, r7
   16984:	bl	2216c <acl_create_entry@plt+0x1cee8>
   16988:	subs	r4, r0, #0
   1698c:	beq	16a94 <acl_create_entry@plt+0x11810>
   16990:	mov	r0, r4
   16994:	mov	r1, r9
   16998:	bl	20304 <acl_create_entry@plt+0x1b080>
   1699c:	subs	r2, r0, #0
   169a0:	beq	1697c <acl_create_entry@plt+0x116f8>
   169a4:	ldr	sl, [pc, #1552]	; 16fbc <acl_create_entry@plt+0x11d38>
   169a8:	mov	r1, r6
   169ac:	ldr	r2, [pc, #1548]	; 16fc0 <acl_create_entry@plt+0x11d3c>
   169b0:	mov	r0, r5
   169b4:	add	sl, pc, sl
   169b8:	add	r7, sp, #92	; 0x5c
   169bc:	add	r2, pc, r2
   169c0:	mov	r3, sl
   169c4:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   169c8:	mov	r1, r9
   169cc:	mov	r0, r4
   169d0:	add	r2, sp, #28
   169d4:	mov	r3, #4
   169d8:	str	r6, [sp]
   169dc:	bl	165b4 <acl_create_entry@plt+0x11330>
   169e0:	ldr	r1, [pc, #1500]	; 16fc4 <acl_create_entry@plt+0x11d40>
   169e4:	mov	r0, r4
   169e8:	add	r2, sp, #36	; 0x24
   169ec:	add	r1, pc, r1
   169f0:	mov	r3, #8
   169f4:	str	r6, [sp]
   169f8:	bl	165b4 <acl_create_entry@plt+0x11330>
   169fc:	ldr	r1, [pc, #1476]	; 16fc8 <acl_create_entry@plt+0x11d44>
   16a00:	mov	r0, r4
   16a04:	add	r2, sp, #32
   16a08:	add	r1, pc, r1
   16a0c:	mov	r3, #4
   16a10:	str	r6, [sp]
   16a14:	bl	165b4 <acl_create_entry@plt+0x11330>
   16a18:	ldr	r1, [pc, #1452]	; 16fcc <acl_create_entry@plt+0x11d48>
   16a1c:	mov	r2, r7
   16a20:	str	r6, [sp]
   16a24:	mov	r0, r4
   16a28:	add	r1, pc, r1
   16a2c:	mov	r3, #96	; 0x60
   16a30:	bl	165b4 <acl_create_entry@plt+0x11330>
   16a34:	ldr	r2, [sp, #28]
   16a38:	tst	r2, #2
   16a3c:	bne	16c2c <acl_create_entry@plt+0x119a8>
   16a40:	tst	r2, #8
   16a44:	beq	16a60 <acl_create_entry@plt+0x117dc>
   16a48:	ldr	r3, [sp, #36]	; 0x24
   16a4c:	tst	r3, #1
   16a50:	beq	16a60 <acl_create_entry@plt+0x117dc>
   16a54:	and	r3, r3, #6
   16a58:	cmp	r3, #6
   16a5c:	beq	16eb8 <acl_create_entry@plt+0x11c34>
   16a60:	bl	342fc <acl_create_entry@plt+0x2f078>
   16a64:	cmp	r0, #6
   16a68:	bgt	16e84 <acl_create_entry@plt+0x11c00>
   16a6c:	ldr	r3, [sp, #28]
   16a70:	tst	r3, #32
   16a74:	beq	16a94 <acl_create_entry@plt+0x11810>
   16a78:	ldr	r2, [pc, #1360]	; 16fd0 <acl_create_entry@plt+0x11d4c>
   16a7c:	mov	r0, r5
   16a80:	ldr	r3, [pc, #1356]	; 16fd4 <acl_create_entry@plt+0x11d50>
   16a84:	mov	r1, r6
   16a88:	add	r2, pc, r2
   16a8c:	add	r3, pc, r3
   16a90:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16a94:	mov	r0, r5
   16a98:	bl	2226c <acl_create_entry@plt+0x1cfe8>
   16a9c:	mov	r4, r0
   16aa0:	mov	r0, r5
   16aa4:	bl	202c4 <acl_create_entry@plt+0x1b040>
   16aa8:	cmp	r0, #0
   16aac:	cmpne	r4, #0
   16ab0:	mov	r7, r0
   16ab4:	beq	16c0c <acl_create_entry@plt+0x11988>
   16ab8:	ldr	r1, [pc, #1304]	; 16fd8 <acl_create_entry@plt+0x11d54>
   16abc:	mov	r2, #5
   16ac0:	add	r1, pc, r1
   16ac4:	bl	5164 <strncmp@plt>
   16ac8:	subs	r3, r0, #0
   16acc:	bne	16c0c <acl_create_entry@plt+0x11988>
   16ad0:	cmn	r7, #5
   16ad4:	beq	16c0c <acl_create_entry@plt+0x11988>
   16ad8:	mov	r0, r4
   16adc:	mov	r1, #524288	; 0x80000
   16ae0:	str	r3, [sp, #44]	; 0x2c
   16ae4:	str	r3, [sp, #48]	; 0x30
   16ae8:	str	r3, [sp, #52]	; 0x34
   16aec:	str	r3, [sp, #56]	; 0x38
   16af0:	str	r3, [sp, #60]	; 0x3c
   16af4:	str	r3, [sp, #64]	; 0x40
   16af8:	str	r3, [sp, #68]	; 0x44
   16afc:	str	r3, [sp, #72]	; 0x48
   16b00:	str	r3, [sp, #76]	; 0x4c
   16b04:	str	r3, [sp, #80]	; 0x50
   16b08:	str	r3, [sp, #84]	; 0x54
   16b0c:	str	r3, [sp, #88]	; 0x58
   16b10:	bl	4df8 <open64@plt>
   16b14:	subs	r4, r0, #0
   16b18:	blt	16c04 <acl_create_entry@plt+0x11980>
   16b1c:	movw	r1, #17728	; 0x4540
   16b20:	add	r2, sp, #44	; 0x2c
   16b24:	movt	r1, #32792	; 0x8018
   16b28:	bl	4c78 <ioctl@plt>
   16b2c:	cmp	r0, #0
   16b30:	blt	16c04 <acl_create_entry@plt+0x11980>
   16b34:	movw	r1, #17729	; 0x4541
   16b38:	mov	r0, r4
   16b3c:	movt	r1, #32792	; 0x8018
   16b40:	add	r2, sp, #68	; 0x44
   16b44:	bl	4c78 <ioctl@plt>
   16b48:	cmp	r0, #0
   16b4c:	blt	16c04 <acl_create_entry@plt+0x11980>
   16b50:	ldr	r1, [sp, #64]	; 0x40
   16b54:	cmp	r1, #0
   16b58:	ble	16c04 <acl_create_entry@plt+0x11980>
   16b5c:	ldr	r3, [sp, #88]	; 0x58
   16b60:	cmp	r3, #0
   16b64:	ble	16c04 <acl_create_entry@plt+0x11980>
   16b68:	ldr	r3, [sp, #48]	; 0x30
   16b6c:	add	r9, sp, #188	; 0xbc
   16b70:	ldr	r0, [sp, #52]	; 0x34
   16b74:	add	r7, sp, #200	; 0xc8
   16b78:	ldr	sl, [pc, #1116]	; 16fdc <acl_create_entry@plt+0x11d58>
   16b7c:	rsb	r0, r3, r0
   16b80:	add	sl, pc, sl
   16b84:	str	sl, [sp]
   16b88:	bl	3f0c8 <acl_create_entry@plt+0x39e44>
   16b8c:	mov	r1, #12
   16b90:	mov	r3, r1
   16b94:	mov	r2, #1
   16b98:	str	r0, [sp, #4]
   16b9c:	mov	r0, r9
   16ba0:	bl	4e4c <__snprintf_chk@plt>
   16ba4:	ldr	r3, [sp, #72]	; 0x48
   16ba8:	ldr	r0, [sp, #76]	; 0x4c
   16bac:	ldr	r1, [sp, #88]	; 0x58
   16bb0:	rsb	r0, r3, r0
   16bb4:	str	sl, [sp]
   16bb8:	bl	3f0c8 <acl_create_entry@plt+0x39e44>
   16bbc:	mov	r1, #12
   16bc0:	mov	r3, r1
   16bc4:	mov	r2, #1
   16bc8:	str	r0, [sp, #4]
   16bcc:	mov	r0, r7
   16bd0:	bl	4e4c <__snprintf_chk@plt>
   16bd4:	ldr	r2, [pc, #1028]	; 16fe0 <acl_create_entry@plt+0x11d5c>
   16bd8:	mov	r0, r5
   16bdc:	mov	r1, r6
   16be0:	mov	r3, r9
   16be4:	add	r2, pc, r2
   16be8:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16bec:	ldr	r2, [pc, #1008]	; 16fe4 <acl_create_entry@plt+0x11d60>
   16bf0:	mov	r0, r5
   16bf4:	mov	r1, r6
   16bf8:	mov	r3, r7
   16bfc:	add	r2, pc, r2
   16c00:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16c04:	mov	r0, r4
   16c08:	bl	38998 <acl_create_entry@plt+0x33714>
   16c0c:	ldr	r1, [sp, #20]
   16c10:	mov	r0, #0
   16c14:	ldr	r2, [sp, #212]	; 0xd4
   16c18:	ldr	r3, [r1]
   16c1c:	cmp	r2, r3
   16c20:	bne	16f60 <acl_create_entry@plt+0x11cdc>
   16c24:	add	sp, sp, #220	; 0xdc
   16c28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c2c:	ubfx	r4, r2, #3, #1
   16c30:	cmp	r4, #0
   16c34:	bne	16dac <acl_create_entry@plt+0x11b28>
   16c38:	mov	r3, r4
   16c3c:	tst	r2, #4
   16c40:	beq	16c60 <acl_create_entry@plt+0x119dc>
   16c44:	ldr	r2, [sp, #32]
   16c48:	and	r2, r2, #3
   16c4c:	cmp	r2, #3
   16c50:	bne	16c60 <acl_create_entry@plt+0x119dc>
   16c54:	ldrh	r2, [sp, #126]	; 0x7e
   16c58:	tst	r2, #1
   16c5c:	bne	16e64 <acl_create_entry@plt+0x11be0>
   16c60:	cmp	r3, #0
   16c64:	bne	16e64 <acl_create_entry@plt+0x11be0>
   16c68:	cmp	r4, #0
   16c6c:	beq	16c8c <acl_create_entry@plt+0x11a08>
   16c70:	ldr	r2, [pc, #880]	; 16fe8 <acl_create_entry@plt+0x11d64>
   16c74:	mov	r0, r5
   16c78:	ldr	r3, [pc, #876]	; 16fec <acl_create_entry@plt+0x11d68>
   16c7c:	mov	r1, r6
   16c80:	add	r2, pc, r2
   16c84:	add	r3, pc, r3
   16c88:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16c8c:	ldr	r3, [sp, #28]
   16c90:	tst	r3, #2
   16c94:	beq	16a60 <acl_create_entry@plt+0x117dc>
   16c98:	ldr	fp, [pc, #848]	; 16ff0 <acl_create_entry@plt+0x11d6c>
   16c9c:	mov	r8, #0
   16ca0:	ldr	sl, [pc, #844]	; 16ff4 <acl_create_entry@plt+0x11d70>
   16ca4:	mov	r4, r8
   16ca8:	ldr	r9, [pc, #840]	; 16ff8 <acl_create_entry@plt+0x11d74>
   16cac:	add	fp, pc, fp
   16cb0:	add	sl, pc, sl
   16cb4:	add	r9, pc, r9
   16cb8:	b	16cc8 <acl_create_entry@plt+0x11a44>
   16cbc:	add	r8, r8, #4
   16cc0:	cmp	r8, #32
   16cc4:	beq	16d18 <acl_create_entry@plt+0x11a94>
   16cc8:	ldr	r3, [r7, r8]
   16ccc:	orr	r4, r4, r3
   16cd0:	bl	342fc <acl_create_entry@plt+0x2f078>
   16cd4:	cmp	r0, #6
   16cd8:	ble	16cbc <acl_create_entry@plt+0x11a38>
   16cdc:	adds	r3, r4, #0
   16ce0:	lsl	r2, r8, #3
   16ce4:	str	sl, [sp]
   16ce8:	mov	r0, #7
   16cec:	movne	r3, #1
   16cf0:	str	r2, [sp, #8]
   16cf4:	str	r3, [sp, #12]
   16cf8:	mov	r1, #0
   16cfc:	str	r9, [sp, #4]
   16d00:	mov	r2, fp
   16d04:	mov	r3, #206	; 0xce
   16d08:	add	r8, r8, #4
   16d0c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   16d10:	cmp	r8, #32
   16d14:	bne	16cc8 <acl_create_entry@plt+0x11a44>
   16d18:	cmp	r4, #0
   16d1c:	bne	16d60 <acl_create_entry@plt+0x11adc>
   16d20:	mov	r4, #352	; 0x160
   16d24:	b	16d34 <acl_create_entry@plt+0x11ab0>
   16d28:	add	r4, r4, #1
   16d2c:	cmp	r4, #704	; 0x2c0
   16d30:	beq	16d7c <acl_create_entry@plt+0x11af8>
   16d34:	lsr	r2, r4, #5
   16d38:	add	r1, sp, #216	; 0xd8
   16d3c:	and	r3, r4, #31
   16d40:	add	r2, r1, r2, lsl #2
   16d44:	ldr	r2, [r2, #-124]	; 0xffffff84
   16d48:	lsr	r3, r2, r3
   16d4c:	tst	r3, #1
   16d50:	beq	16d28 <acl_create_entry@plt+0x11aa4>
   16d54:	bl	342fc <acl_create_entry@plt+0x2f078>
   16d58:	cmp	r0, #6
   16d5c:	bgt	16efc <acl_create_entry@plt+0x11c78>
   16d60:	ldr	r2, [pc, #660]	; 16ffc <acl_create_entry@plt+0x11d78>
   16d64:	mov	r0, r5
   16d68:	ldr	r3, [pc, #656]	; 17000 <acl_create_entry@plt+0x11d7c>
   16d6c:	mov	r1, r6
   16d70:	add	r2, pc, r2
   16d74:	add	r3, pc, r3
   16d78:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16d7c:	ldr	r3, [sp, #92]	; 0x5c
   16d80:	bic	r3, r3, #1
   16d84:	cmn	r3, #2
   16d88:	bne	16a6c <acl_create_entry@plt+0x117e8>
   16d8c:	ldr	r2, [pc, #624]	; 17004 <acl_create_entry@plt+0x11d80>
   16d90:	mov	r0, r5
   16d94:	ldr	r3, [pc, #620]	; 17008 <acl_create_entry@plt+0x11d84>
   16d98:	mov	r1, r6
   16d9c:	add	r2, pc, r2
   16da0:	add	r3, pc, r3
   16da4:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16da8:	b	16a6c <acl_create_entry@plt+0x117e8>
   16dac:	ldr	r1, [sp, #36]	; 0x24
   16db0:	and	r3, r1, #3
   16db4:	cmp	r3, #3
   16db8:	movne	r4, #0
   16dbc:	movne	r3, r4
   16dc0:	bne	16c3c <acl_create_entry@plt+0x119b8>
   16dc4:	ldr	r0, [sp, #132]	; 0x84
   16dc8:	orr	r3, r0, r0, lsr #11
   16dcc:	ands	r3, r3, #1
   16dd0:	bne	16ed4 <acl_create_entry@plt+0x11c50>
   16dd4:	ubfx	r4, r0, #5, #1
   16dd8:	cmp	r4, #0
   16ddc:	movne	r4, #1
   16de0:	bne	16c3c <acl_create_entry@plt+0x119b8>
   16de4:	ldr	r3, [sp, #124]	; 0x7c
   16de8:	ubfx	ip, r3, #16, #1
   16dec:	cmp	ip, #0
   16df0:	movne	r3, #1
   16df4:	bne	16c3c <acl_create_entry@plt+0x119b8>
   16df8:	tst	r0, #1024	; 0x400
   16dfc:	bne	16f64 <acl_create_entry@plt+0x11ce0>
   16e00:	ldr	r0, [sp, #128]	; 0x80
   16e04:	tst	r0, #1
   16e08:	bne	16f34 <acl_create_entry@plt+0x11cb0>
   16e0c:	lsr	r0, r0, #16
   16e10:	orr	r3, r0, r3, lsr #1
   16e14:	tst	r3, #1
   16e18:	bne	16f34 <acl_create_entry@plt+0x11cb0>
   16e1c:	lsr	r3, r1, #3
   16e20:	orr	r3, r3, r1, lsr #4
   16e24:	tst	r3, #1
   16e28:	bne	16f34 <acl_create_entry@plt+0x11cb0>
   16e2c:	lsr	r3, r1, #5
   16e30:	orr	r3, r3, r1, lsr #6
   16e34:	tst	r3, #1
   16e38:	bne	16f34 <acl_create_entry@plt+0x11cb0>
   16e3c:	lsr	r3, r1, #7
   16e40:	orr	r3, r3, r1, lsr #8
   16e44:	tst	r3, #1
   16e48:	bne	16f34 <acl_create_entry@plt+0x11cb0>
   16e4c:	lsr	r3, r1, #9
   16e50:	orr	r1, r3, r1, lsr #10
   16e54:	ands	r1, r1, #1
   16e58:	bne	16f34 <acl_create_entry@plt+0x11cb0>
   16e5c:	mov	r4, r1
   16e60:	b	16c38 <acl_create_entry@plt+0x119b4>
   16e64:	ldr	r2, [pc, #416]	; 1700c <acl_create_entry@plt+0x11d88>
   16e68:	mov	r0, r5
   16e6c:	ldr	r3, [pc, #412]	; 17010 <acl_create_entry@plt+0x11d8c>
   16e70:	mov	r1, r6
   16e74:	add	r2, pc, r2
   16e78:	add	r3, pc, r3
   16e7c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16e80:	b	16c68 <acl_create_entry@plt+0x119e4>
   16e84:	ldr	lr, [pc, #392]	; 17014 <acl_create_entry@plt+0x11d90>
   16e88:	mov	r1, #0
   16e8c:	ldr	ip, [pc, #388]	; 17018 <acl_create_entry@plt+0x11d94>
   16e90:	mov	r3, #198	; 0xc6
   16e94:	ldr	r2, [pc, #384]	; 1701c <acl_create_entry@plt+0x11d98>
   16e98:	add	lr, pc, lr
   16e9c:	add	ip, pc, ip
   16ea0:	str	lr, [sp]
   16ea4:	add	r2, pc, r2
   16ea8:	str	ip, [sp, #4]
   16eac:	mov	r0, #7
   16eb0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   16eb4:	b	16a6c <acl_create_entry@plt+0x117e8>
   16eb8:	ldr	r2, [pc, #352]	; 17020 <acl_create_entry@plt+0x11d9c>
   16ebc:	mov	r3, sl
   16ec0:	mov	r0, r5
   16ec4:	mov	r1, r6
   16ec8:	add	r2, pc, r2
   16ecc:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16ed0:	b	16c8c <acl_create_entry@plt+0x11a08>
   16ed4:	ldr	r2, [pc, #328]	; 17024 <acl_create_entry@plt+0x11da0>
   16ed8:	mov	r3, sl
   16edc:	mov	r0, r5
   16ee0:	mov	r1, r6
   16ee4:	add	r2, pc, r2
   16ee8:	mov	r4, #0
   16eec:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16ef0:	mov	r3, r4
   16ef4:	ldr	r2, [sp, #28]
   16ef8:	b	16c3c <acl_create_entry@plt+0x119b8>
   16efc:	ldr	r2, [pc, #292]	; 17028 <acl_create_entry@plt+0x11da4>
   16f00:	mov	r1, #0
   16f04:	ldr	ip, [pc, #288]	; 1702c <acl_create_entry@plt+0x11da8>
   16f08:	mov	r3, #212	; 0xd4
   16f0c:	add	r2, pc, r2
   16f10:	str	r2, [sp, #4]
   16f14:	ldr	r2, [pc, #276]	; 17030 <acl_create_entry@plt+0x11dac>
   16f18:	add	ip, pc, ip
   16f1c:	str	r4, [sp, #8]
   16f20:	mov	r0, #7
   16f24:	str	ip, [sp]
   16f28:	add	r2, pc, r2
   16f2c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   16f30:	b	16d60 <acl_create_entry@plt+0x11adc>
   16f34:	ldr	r2, [pc, #248]	; 17034 <acl_create_entry@plt+0x11db0>
   16f38:	mov	r0, r5
   16f3c:	ldr	r3, [pc, #244]	; 17038 <acl_create_entry@plt+0x11db4>
   16f40:	mov	r1, r6
   16f44:	add	r2, pc, r2
   16f48:	mov	r4, #0
   16f4c:	add	r3, pc, r3
   16f50:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16f54:	mov	r3, r4
   16f58:	ldr	r2, [sp, #28]
   16f5c:	b	16c3c <acl_create_entry@plt+0x119b8>
   16f60:	bl	4f6c <__stack_chk_fail@plt>
   16f64:	ldr	r2, [pc, #208]	; 1703c <acl_create_entry@plt+0x11db8>
   16f68:	mov	r3, sl
   16f6c:	mov	r4, ip
   16f70:	mov	r0, r5
   16f74:	add	r2, pc, r2
   16f78:	mov	r1, r6
   16f7c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   16f80:	mov	r3, r4
   16f84:	ldr	r2, [sp, #28]
   16f88:	b	16c3c <acl_create_entry@plt+0x119b8>
   16f8c:	mov	r5, r0
   16f90:	mov	r0, r4
   16f94:	bl	38998 <acl_create_entry@plt+0x33714>
   16f98:	mov	r0, r5
   16f9c:	bl	51d0 <_Unwind_Resume@plt>
   16fa0:	mov	r5, r0
   16fa4:	mvn	r4, #0
   16fa8:	b	16f90 <acl_create_entry@plt+0x11d0c>
   16fac:	andeq	r4, r5, r8, asr #5
   16fb0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16fb4:	andeq	sp, r2, r8, lsr #24
   16fb8:	andeq	sp, r2, ip, lsl ip
   16fbc:	andeq	r5, r3, r0, lsl #14
   16fc0:	andeq	sp, r2, r8, lsr sp
   16fc4:	andeq	sp, r2, r4, lsl sp
   16fc8:	andeq	sp, r2, ip, lsl #26
   16fcc:	andeq	sp, r2, r0, lsl #26
   16fd0:	andeq	sp, r2, ip, lsr #24
   16fd4:	andeq	r5, r3, r8, lsr #12
   16fd8:	andeq	sp, r2, r4, lsl #24
   16fdc:	andeq	ip, r2, r4, asr #2
   16fe0:	andeq	sp, r2, r8, ror #21
   16fe4:	andeq	sp, r2, r4, ror #21
   16fe8:	andeq	sp, r2, ip, lsl #19
   16fec:	andeq	r5, r3, r0, lsr r4
   16ff0:	andeq	sp, r2, r0, asr #16
   16ff4:	andeq	sp, r2, r0, asr #21
   16ff8:	andeq	sp, r2, ip, lsl #19
   16ffc:	andeq	sp, r2, ip, asr #19
   17000:	andeq	r5, r3, r0, asr #6
   17004:	andeq	sp, r2, r4, lsl #18
   17008:	andeq	r5, r3, r4, lsl r3
   1700c:	andeq	sp, r2, r8, lsl #15
   17010:	andeq	r5, r3, ip, lsr r2
   17014:	ldrdeq	sp, [r2], -r8
   17018:	andeq	sp, r2, r4, lsl #15
   1701c:	andeq	sp, r2, r8, asr #12
   17020:	andeq	sp, r2, r0, ror #13
   17024:	ldrdeq	sp, [r2], -ip
   17028:	andeq	sp, r2, ip, ror #14
   1702c:	andeq	sp, r2, r8, asr r8
   17030:	andeq	sp, r2, r4, asr #11
   17034:	andeq	sp, r2, r4, lsr #13
   17038:	andeq	r5, r3, r8, ror #2
   1703c:	andeq	sp, r2, ip, asr r6
   17040:	push	{r4, r5, lr}
   17044:	movw	r1, #2306	; 0x902
   17048:	sub	sp, sp, #20
   1704c:	movt	r1, #8
   17050:	mov	r4, r0
   17054:	bl	4df8 <open64@plt>
   17058:	cmp	r0, #0
   1705c:	blt	17068 <acl_create_entry@plt+0x11de4>
   17060:	add	sp, sp, #20
   17064:	pop	{r4, r5, pc}
   17068:	bl	5248 <__errno_location@plt>
   1706c:	mov	r5, r0
   17070:	bl	342fc <acl_create_entry@plt+0x2f078>
   17074:	ldr	r1, [r5]
   17078:	cmp	r0, #2
   1707c:	bgt	1708c <acl_create_entry@plt+0x11e08>
   17080:	rsb	r0, r1, #0
   17084:	add	sp, sp, #20
   17088:	pop	{r4, r5, pc}
   1708c:	ldr	r2, [pc, #48]	; 170c4 <acl_create_entry@plt+0x11e40>
   17090:	mov	r0, #3
   17094:	ldr	ip, [pc, #44]	; 170c8 <acl_create_entry@plt+0x11e44>
   17098:	mov	r3, #160	; 0xa0
   1709c:	add	r2, pc, r2
   170a0:	str	r2, [sp, #4]
   170a4:	ldr	r2, [pc, #32]	; 170cc <acl_create_entry@plt+0x11e48>
   170a8:	add	ip, pc, ip
   170ac:	str	r4, [sp, #8]
   170b0:	str	ip, [sp]
   170b4:	add	r2, pc, r2
   170b8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   170bc:	ldr	r1, [r5]
   170c0:	b	17080 <acl_create_entry@plt+0x11dfc>
   170c4:	andeq	sp, r2, r0, lsr r7
   170c8:			; <UNDEFINED> instruction: 0x0002feb4
   170cc:	strdeq	sp, [r2], -r4
   170d0:	ldr	r3, [pc, #2740]	; 17b8c <acl_create_entry@plt+0x12908>
   170d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   170d8:	sub	sp, sp, #8256	; 0x2040
   170dc:	ldr	r2, [pc, #2732]	; 17b90 <acl_create_entry@plt+0x1290c>
   170e0:	sub	sp, sp, #60	; 0x3c
   170e4:	add	r3, pc, r3
   170e8:	add	r1, sp, #8192	; 0x2000
   170ec:	str	r0, [sp, #52]	; 0x34
   170f0:	ldr	r2, [r3, r2]
   170f4:	ldr	r3, [r2]
   170f8:	str	r2, [sp, #48]	; 0x30
   170fc:	str	r3, [r1, #116]	; 0x74
   17100:	bl	2226c <acl_create_entry@plt+0x1cfe8>
   17104:	cmp	r0, #0
   17108:	str	r0, [sp, #44]	; 0x2c
   1710c:	beq	17a2c <acl_create_entry@plt+0x127a8>
   17110:	ldr	r0, [sp, #52]	; 0x34
   17114:	bl	20b1c <acl_create_entry@plt+0x1b898>
   17118:	subs	r4, r0, #0
   1711c:	beq	17b50 <acl_create_entry@plt+0x128cc>
   17120:	ldr	r6, [pc, #2668]	; 17b94 <acl_create_entry@plt+0x12910>
   17124:	mov	r3, #0
   17128:	ldr	r2, [pc, #2664]	; 17b98 <acl_create_entry@plt+0x12914>
   1712c:	mvn	r8, #0
   17130:	ldr	ip, [pc, #2660]	; 17b9c <acl_create_entry@plt+0x12918>
   17134:	add	r6, pc, r6
   17138:	ldr	lr, [pc, #2656]	; 17ba0 <acl_create_entry@plt+0x1291c>
   1713c:	add	r2, pc, r2
   17140:	ldr	r0, [pc, #2652]	; 17ba4 <acl_create_entry@plt+0x12920>
   17144:	add	ip, pc, ip
   17148:	ldr	r1, [pc, #2648]	; 17ba8 <acl_create_entry@plt+0x12924>
   1714c:	add	lr, pc, lr
   17150:	add	r0, pc, r0
   17154:	str	r2, [sp, #36]	; 0x24
   17158:	add	r1, pc, r1
   1715c:	str	r3, [sp, #40]	; 0x28
   17160:	str	ip, [sp, #60]	; 0x3c
   17164:	str	lr, [sp, #64]	; 0x40
   17168:	str	r0, [sp, #68]	; 0x44
   1716c:	str	r1, [sp, #56]	; 0x38
   17170:	b	17190 <acl_create_entry@plt+0x11f0c>
   17174:	bl	342fc <acl_create_entry@plt+0x2f078>
   17178:	cmp	r0, #2
   1717c:	bgt	174a0 <acl_create_entry@plt+0x1221c>
   17180:	mov	r0, r4
   17184:	bl	248d4 <acl_create_entry@plt+0x1f650>
   17188:	subs	r4, r0, #0
   1718c:	beq	178cc <acl_create_entry@plt+0x12648>
   17190:	mov	r0, r4
   17194:	bl	24994 <acl_create_entry@plt+0x1f710>
   17198:	mov	r1, r6
   1719c:	mov	r2, #13
   171a0:	mov	r7, r0
   171a4:	bl	5164 <strncmp@plt>
   171a8:	cmp	r0, #0
   171ac:	bne	17408 <acl_create_entry@plt+0x12184>
   171b0:	adds	r0, r7, #13
   171b4:	beq	17408 <acl_create_entry@plt+0x12184>
   171b8:	add	r5, sp, #120	; 0x78
   171bc:	mov	r2, #16
   171c0:	sub	r1, r5, #40	; 0x28
   171c4:	bl	4d20 <strtoul@plt>
   171c8:	add	r2, sp, #8256	; 0x2040
   171cc:	movw	r3, #57304	; 0xdfd8
   171d0:	add	r2, r2, #56	; 0x38
   171d4:	movt	r3, #65535	; 0xffff
   171d8:	ldr	r3, [r2, r3]
   171dc:	ldrb	r3, [r3]
   171e0:	cmp	r3, #0
   171e4:	mov	r9, r0
   171e8:	bne	17174 <acl_create_entry@plt+0x11ef0>
   171ec:	mov	r0, r4
   171f0:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   171f4:	ldrb	r3, [r0]
   171f8:	mov	r7, r0
   171fc:	cmp	r3, #33	; 0x21
   17200:	beq	177a8 <acl_create_entry@plt+0x12524>
   17204:	cmn	r8, #1
   17208:	beq	177e8 <acl_create_entry@plt+0x12564>
   1720c:	mov	r0, r7
   17210:	bl	4ce4 <strlen@plt>
   17214:	sub	r2, r0, #1
   17218:	cmp	r2, #23
   1721c:	bhi	17730 <acl_create_entry@plt+0x124ac>
   17220:	mov	r3, r0
   17224:	cmp	r2, #14
   17228:	addls	pc, pc, r2, lsl #2
   1722c:	b	1726c <acl_create_entry@plt+0x11fe8>
   17230:	b	172e4 <acl_create_entry@plt+0x12060>
   17234:	b	172cc <acl_create_entry@plt+0x12048>
   17238:	b	172b4 <acl_create_entry@plt+0x12030>
   1723c:	b	1729c <acl_create_entry@plt+0x12018>
   17240:	b	1729c <acl_create_entry@plt+0x12018>
   17244:	b	1729c <acl_create_entry@plt+0x12018>
   17248:	b	1729c <acl_create_entry@plt+0x12018>
   1724c:	b	1729c <acl_create_entry@plt+0x12018>
   17250:	b	1729c <acl_create_entry@plt+0x12018>
   17254:	b	1729c <acl_create_entry@plt+0x12018>
   17258:	b	17284 <acl_create_entry@plt+0x12000>
   1725c:	b	17284 <acl_create_entry@plt+0x12000>
   17260:	b	17284 <acl_create_entry@plt+0x12000>
   17264:	b	17284 <acl_create_entry@plt+0x12000>
   17268:	b	17284 <acl_create_entry@plt+0x12000>
   1726c:	ldrb	r3, [r7, #15]
   17270:	ldr	r1, [pc, #2356]	; 17bac <acl_create_entry@plt+0x12928>
   17274:	lsl	r3, r3, #1
   17278:	add	r1, pc, r1
   1727c:	ldrh	r3, [r1, r3]
   17280:	add	r3, r0, r3
   17284:	ldrb	r1, [r7, #10]
   17288:	ldr	r0, [pc, #2336]	; 17bb0 <acl_create_entry@plt+0x1292c>
   1728c:	lsl	r1, r1, #1
   17290:	add	r0, pc, r0
   17294:	ldrh	r1, [r0, r1]
   17298:	add	r3, r3, r1
   1729c:	ldrb	r1, [r7, #3]
   172a0:	ldr	r0, [pc, #2316]	; 17bb4 <acl_create_entry@plt+0x12930>
   172a4:	lsl	r1, r1, #1
   172a8:	add	r0, pc, r0
   172ac:	ldrh	r1, [r0, r1]
   172b0:	add	r3, r3, r1
   172b4:	ldrb	r1, [r7, #2]
   172b8:	ldr	r0, [pc, #2296]	; 17bb8 <acl_create_entry@plt+0x12934>
   172bc:	lsl	r1, r1, #1
   172c0:	add	r0, pc, r0
   172c4:	ldrh	r1, [r0, r1]
   172c8:	add	r3, r3, r1
   172cc:	ldrb	r1, [r7, #1]
   172d0:	ldr	r0, [pc, #2276]	; 17bbc <acl_create_entry@plt+0x12938>
   172d4:	lsl	r1, r1, #1
   172d8:	add	r0, pc, r0
   172dc:	ldrh	r1, [r0, r1]
   172e0:	add	r3, r3, r1
   172e4:	ldrb	r0, [r7]
   172e8:	movw	r1, #2023	; 0x7e7
   172ec:	ldrb	ip, [r7, r2]
   172f0:	ldr	r2, [pc, #2248]	; 17bc0 <acl_create_entry@plt+0x1293c>
   172f4:	lsl	lr, r0, #1
   172f8:	add	r2, pc, r2
   172fc:	lsl	ip, ip, #1
   17300:	ldrh	sl, [r2, lr]
   17304:	ldrh	r2, [r2, ip]
   17308:	add	r3, sl, r3
   1730c:	add	sl, r3, r2
   17310:	cmp	sl, r1
   17314:	bhi	17730 <acl_create_entry@plt+0x124ac>
   17318:	ldr	fp, [pc, #2212]	; 17bc4 <acl_create_entry@plt+0x12940>
   1731c:	add	fp, pc, fp
   17320:	ldr	r1, [fp, sl, lsl #3]
   17324:	cmp	r1, #0
   17328:	beq	17730 <acl_create_entry@plt+0x124ac>
   1732c:	ldrb	r3, [r1]
   17330:	cmp	r3, r0
   17334:	bne	17730 <acl_create_entry@plt+0x124ac>
   17338:	add	r1, r1, #1
   1733c:	add	r0, r7, #1
   17340:	bl	520c <strcmp@plt>
   17344:	cmp	r0, #0
   17348:	bne	17730 <acl_create_entry@plt+0x124ac>
   1734c:	add	sl, fp, sl, lsl #3
   17350:	ldrh	r5, [sl, #4]
   17354:	add	r0, sp, #8256	; 0x2040
   17358:	movw	r3, #57308	; 0xdfdc
   1735c:	add	r7, sp, #84	; 0x54
   17360:	movt	r3, #65535	; 0xffff
   17364:	add	r0, r0, #56	; 0x38
   17368:	str	r5, [r7, #4]
   1736c:	str	r9, [r0, r3]
   17370:	bl	342fc <acl_create_entry@plt+0x2f078>
   17374:	cmp	r0, #6
   17378:	bgt	17850 <acl_create_entry@plt+0x125cc>
   1737c:	movw	r1, #17668	; 0x4504
   17380:	mov	r0, r8
   17384:	movt	r1, #16392	; 0x4008
   17388:	mov	r2, r7
   1738c:	bl	4c78 <ioctl@plt>
   17390:	cmp	r0, #0
   17394:	bge	17180 <acl_create_entry@plt+0x11efc>
   17398:	bl	5248 <__errno_location@plt>
   1739c:	ldr	r5, [r0]
   173a0:	bl	342fc <acl_create_entry@plt+0x2f078>
   173a4:	cmp	r0, #2
   173a8:	ble	17180 <acl_create_entry@plt+0x11efc>
   173ac:	add	r2, sp, #8256	; 0x2040
   173b0:	ldr	lr, [r7, #4]
   173b4:	add	r2, r2, #56	; 0x38
   173b8:	movw	r3, #57308	; 0xdfdc
   173bc:	movt	r3, #65535	; 0xffff
   173c0:	ldr	ip, [pc, #2048]	; 17bc8 <acl_create_entry@plt+0x12944>
   173c4:	mov	r1, r5
   173c8:	mov	r0, #3
   173cc:	ldr	r3, [r2, r3]
   173d0:	add	ip, pc, ip
   173d4:	ldr	r2, [pc, #2032]	; 17bcc <acl_create_entry@plt+0x12948>
   173d8:	str	lr, [sp, #16]
   173dc:	ldr	lr, [sp, #44]	; 0x2c
   173e0:	add	r2, pc, r2
   173e4:	str	r2, [sp, #4]
   173e8:	ldr	r2, [pc, #2016]	; 17bd0 <acl_create_entry@plt+0x1294c>
   173ec:	str	r3, [sp, #12]
   173f0:	mov	r3, #99	; 0x63
   173f4:	str	lr, [sp, #8]
   173f8:	add	r2, pc, r2
   173fc:	str	ip, [sp]
   17400:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   17404:	b	17180 <acl_create_entry@plt+0x11efc>
   17408:	mov	r0, r7
   1740c:	ldr	r1, [sp, #36]	; 0x24
   17410:	mov	r2, #10
   17414:	bl	5164 <strncmp@plt>
   17418:	cmp	r0, #0
   1741c:	bne	17180 <acl_create_entry@plt+0x11efc>
   17420:	adds	r0, r7, #10
   17424:	beq	17180 <acl_create_entry@plt+0x11efc>
   17428:	add	r5, sp, #120	; 0x78
   1742c:	mov	r2, #16
   17430:	sub	r1, r5, #40	; 0x28
   17434:	bl	4d20 <strtoul@plt>
   17438:	movw	r3, #57304	; 0xdfd8
   1743c:	movt	r3, #65535	; 0xffff
   17440:	mov	sl, r0
   17444:	add	r0, sp, #8256	; 0x2040
   17448:	add	r0, r0, #56	; 0x38
   1744c:	ldr	r3, [r0, r3]
   17450:	ldrb	r3, [r3]
   17454:	cmp	r3, #0
   17458:	beq	174d8 <acl_create_entry@plt+0x12254>
   1745c:	bl	342fc <acl_create_entry@plt+0x2f078>
   17460:	cmp	r0, #2
   17464:	ble	17180 <acl_create_entry@plt+0x11efc>
   17468:	ldr	r2, [pc, #1892]	; 17bd4 <acl_create_entry@plt+0x12950>
   1746c:	mov	r0, #3
   17470:	ldr	ip, [pc, #1888]	; 17bd8 <acl_create_entry@plt+0x12954>
   17474:	mov	r1, #0
   17478:	add	r2, pc, r2
   1747c:	str	r2, [sp, #4]
   17480:	ldr	r2, [pc, #1876]	; 17bdc <acl_create_entry@plt+0x12958>
   17484:	add	ip, pc, ip
   17488:	str	r7, [sp, #8]
   1748c:	mov	r3, #221	; 0xdd
   17490:	str	ip, [sp]
   17494:	add	r2, pc, r2
   17498:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1749c:	b	17180 <acl_create_entry@plt+0x11efc>
   174a0:	ldr	r2, [pc, #1848]	; 17be0 <acl_create_entry@plt+0x1295c>
   174a4:	mov	r0, #3
   174a8:	ldr	ip, [pc, #1844]	; 17be4 <acl_create_entry@plt+0x12960>
   174ac:	mov	r1, #0
   174b0:	add	r2, pc, r2
   174b4:	str	r2, [sp, #4]
   174b8:	ldr	r2, [pc, #1832]	; 17be8 <acl_create_entry@plt+0x12964>
   174bc:	add	ip, pc, ip
   174c0:	str	r7, [sp, #8]
   174c4:	mov	r3, #190	; 0xbe
   174c8:	str	ip, [sp]
   174cc:	add	r2, pc, r2
   174d0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   174d4:	b	17180 <acl_create_entry@plt+0x11efc>
   174d8:	cmn	r8, #1
   174dc:	beq	17894 <acl_create_entry@plt+0x12610>
   174e0:	mov	r0, r4
   174e4:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   174e8:	sub	r9, r5, #28
   174ec:	add	r3, sl, #64	; 0x40
   174f0:	mov	r1, #17664	; 0x4500
   174f4:	movt	r1, #32792	; 0x8018
   174f8:	mov	fp, r0
   174fc:	orr	r1, r3, r1
   17500:	mov	r0, r8
   17504:	mov	r2, r9
   17508:	bl	4c78 <ioctl@plt>
   1750c:	cmp	r0, #0
   17510:	blt	17800 <acl_create_entry@plt+0x1257c>
   17514:	cmp	fp, #0
   17518:	beq	17a44 <acl_create_entry@plt+0x127c0>
   1751c:	sub	r7, r5, #36	; 0x24
   17520:	mov	r2, #0
   17524:	mov	r0, fp
   17528:	mov	r1, r7
   1752c:	bl	4da4 <strtol@plt>
   17530:	add	ip, sp, #8256	; 0x2040
   17534:	movw	r3, #57308	; 0xdfdc
   17538:	add	ip, ip, #56	; 0x38
   1753c:	movt	r3, #65535	; 0xffff
   17540:	ldr	r3, [ip, r3]
   17544:	ldrb	r2, [r3]
   17548:	cmp	r2, #58	; 0x3a
   1754c:	cmpne	r2, #0
   17550:	bne	17a44 <acl_create_entry@plt+0x127c0>
   17554:	cmp	fp, r3
   17558:	strne	r0, [r5, #-24]	; 0xffffffe8
   1755c:	ldrbne	r2, [r3]
   17560:	cmp	r2, #0
   17564:	beq	178c4 <acl_create_entry@plt+0x12640>
   17568:	adds	r5, r3, #1
   1756c:	beq	17a44 <acl_create_entry@plt+0x127c0>
   17570:	mov	r2, #0
   17574:	mov	r0, r5
   17578:	mov	r1, r7
   1757c:	bl	4da4 <strtol@plt>
   17580:	add	lr, sp, #8256	; 0x2040
   17584:	movw	r3, #57308	; 0xdfdc
   17588:	add	lr, lr, #56	; 0x38
   1758c:	movt	r3, #65535	; 0xffff
   17590:	ldr	r3, [lr, r3]
   17594:	ldrb	r2, [r3]
   17598:	cmp	r2, #58	; 0x3a
   1759c:	cmpne	r2, #0
   175a0:	bne	17a44 <acl_create_entry@plt+0x127c0>
   175a4:	cmp	r5, r3
   175a8:	strne	r0, [r9, #8]
   175ac:	ldrbne	r2, [r3]
   175b0:	cmp	r2, #0
   175b4:	beq	178bc <acl_create_entry@plt+0x12638>
   175b8:	adds	r5, r3, #1
   175bc:	beq	17a44 <acl_create_entry@plt+0x127c0>
   175c0:	mov	r1, r7
   175c4:	mov	r2, #0
   175c8:	mov	r0, r5
   175cc:	bl	4da4 <strtol@plt>
   175d0:	add	r1, sp, #8256	; 0x2040
   175d4:	movw	r3, #57308	; 0xdfdc
   175d8:	add	r1, r1, #56	; 0x38
   175dc:	movt	r3, #65535	; 0xffff
   175e0:	ldr	r3, [r1, r3]
   175e4:	ldrb	r2, [r3]
   175e8:	cmp	r2, #58	; 0x3a
   175ec:	cmpne	r2, #0
   175f0:	bne	17a44 <acl_create_entry@plt+0x127c0>
   175f4:	cmp	r3, r5
   175f8:	strne	r0, [r9, #20]
   175fc:	ldrbne	r2, [r3]
   17600:	cmp	r2, #0
   17604:	beq	178b4 <acl_create_entry@plt+0x12630>
   17608:	adds	r5, r3, #1
   1760c:	beq	17a44 <acl_create_entry@plt+0x127c0>
   17610:	mov	r2, #0
   17614:	mov	r0, r5
   17618:	mov	r1, r7
   1761c:	bl	4da4 <strtol@plt>
   17620:	add	r2, sp, #8256	; 0x2040
   17624:	add	r2, r2, #56	; 0x38
   17628:	movw	r3, #57308	; 0xdfdc
   1762c:	movt	r3, #65535	; 0xffff
   17630:	ldr	r3, [r2, r3]
   17634:	ldrb	r2, [r3]
   17638:	cmp	r2, #58	; 0x3a
   1763c:	cmpne	r2, #0
   17640:	bne	17a44 <acl_create_entry@plt+0x127c0>
   17644:	cmp	r3, r5
   17648:	strne	r0, [r9, #12]
   1764c:	ldrbne	r2, [r3]
   17650:	cmp	r2, #0
   17654:	beq	178ac <acl_create_entry@plt+0x12628>
   17658:	adds	r5, r3, #1
   1765c:	beq	17a44 <acl_create_entry@plt+0x127c0>
   17660:	mov	r2, #0
   17664:	mov	r1, r7
   17668:	mov	r0, r5
   1766c:	bl	4da4 <strtol@plt>
   17670:	add	ip, sp, #8256	; 0x2040
   17674:	movw	r3, #57308	; 0xdfdc
   17678:	add	ip, ip, #56	; 0x38
   1767c:	movt	r3, #65535	; 0xffff
   17680:	ldr	r3, [ip, r3]
   17684:	ldrb	r2, [r3]
   17688:	cmp	r2, #58	; 0x3a
   1768c:	cmpne	r2, #0
   17690:	bne	17a44 <acl_create_entry@plt+0x127c0>
   17694:	cmp	r3, r5
   17698:	strne	r0, [r9, #16]
   1769c:	ldrbne	r2, [r3]
   176a0:	cmp	r2, #0
   176a4:	beq	176b0 <acl_create_entry@plt+0x1242c>
   176a8:	cmn	r3, #1
   176ac:	beq	17a44 <acl_create_entry@plt+0x127c0>
   176b0:	bl	342fc <acl_create_entry@plt+0x2f078>
   176b4:	cmp	r0, #6
   176b8:	bgt	179d4 <acl_create_entry@plt+0x12750>
   176bc:	add	sl, sl, #192	; 0xc0
   176c0:	mov	r1, #17664	; 0x4500
   176c4:	movt	r1, #16408	; 0x4018
   176c8:	mov	r2, r9
   176cc:	orr	r1, sl, r1
   176d0:	mov	r0, r8
   176d4:	bl	4c78 <ioctl@plt>
   176d8:	cmp	r0, #0
   176dc:	bge	17180 <acl_create_entry@plt+0x11efc>
   176e0:	bl	5248 <__errno_location@plt>
   176e4:	ldr	r5, [r0]
   176e8:	bl	342fc <acl_create_entry@plt+0x2f078>
   176ec:	cmp	r0, #2
   176f0:	ble	17180 <acl_create_entry@plt+0x11efc>
   176f4:	ldr	r2, [pc, #1264]	; 17bec <acl_create_entry@plt+0x12968>
   176f8:	mov	r1, r5
   176fc:	ldr	lr, [sp, #44]	; 0x2c
   17700:	mov	r0, #3
   17704:	add	r2, pc, r2
   17708:	ldr	ip, [pc, #1248]	; 17bf0 <acl_create_entry@plt+0x1296c>
   1770c:	str	r2, [sp, #4]
   17710:	mov	r3, #152	; 0x98
   17714:	ldr	r2, [pc, #1240]	; 17bf4 <acl_create_entry@plt+0x12970>
   17718:	add	ip, pc, ip
   1771c:	str	lr, [sp, #8]
   17720:	str	ip, [sp]
   17724:	add	r2, pc, r2
   17728:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1772c:	b	17180 <acl_create_entry@plt+0x11efc>
   17730:	sub	r1, r5, #44	; 0x2c
   17734:	mov	r0, r7
   17738:	mov	r2, #0
   1773c:	bl	4d20 <strtoul@plt>
   17740:	add	lr, sp, #8256	; 0x2040
   17744:	movw	r3, #57300	; 0xdfd4
   17748:	add	lr, lr, #56	; 0x38
   1774c:	movt	r3, #65535	; 0xffff
   17750:	ldr	r3, [lr, r3]
   17754:	ldrb	r3, [r3]
   17758:	cmp	r3, #0
   1775c:	mov	r5, r0
   17760:	beq	17354 <acl_create_entry@plt+0x120d0>
   17764:	bl	342fc <acl_create_entry@plt+0x2f078>
   17768:	cmp	r0, #2
   1776c:	ble	17180 <acl_create_entry@plt+0x11efc>
   17770:	ldr	r2, [pc, #1152]	; 17bf8 <acl_create_entry@plt+0x12974>
   17774:	mov	r0, #3
   17778:	ldr	ip, [pc, #1148]	; 17bfc <acl_create_entry@plt+0x12978>
   1777c:	mov	r1, #0
   17780:	add	r2, pc, r2
   17784:	str	r2, [sp, #4]
   17788:	ldr	r2, [pc, #1136]	; 17c00 <acl_create_entry@plt+0x1297c>
   1778c:	add	ip, pc, ip
   17790:	str	r7, [sp, #8]
   17794:	mov	r3, #87	; 0x57
   17798:	str	ip, [sp]
   1779c:	add	r2, pc, r2
   177a0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   177a4:	b	17180 <acl_create_entry@plt+0x11efc>
   177a8:	ldr	ip, [sp, #40]	; 0x28
   177ac:	add	lr, sp, #8256	; 0x2040
   177b0:	add	lr, lr, #56	; 0x38
   177b4:	movw	r2, #1022	; 0x3fe
   177b8:	cmp	ip, r2
   177bc:	add	r3, lr, ip, lsl #2
   177c0:	addls	ip, ip, #1
   177c4:	sub	r3, r3, #8192	; 0x2000
   177c8:	strls	ip, [sp, #40]	; 0x28
   177cc:	str	r9, [r3, #-4]
   177d0:	ldrb	r3, [r0, #1]
   177d4:	cmp	r3, #0
   177d8:	beq	17180 <acl_create_entry@plt+0x11efc>
   177dc:	cmn	r8, #1
   177e0:	add	r7, r0, #1
   177e4:	bne	1720c <acl_create_entry@plt+0x11f88>
   177e8:	ldr	r0, [sp, #44]	; 0x2c
   177ec:	bl	17040 <acl_create_entry@plt+0x11dbc>
   177f0:	cmp	r0, #0
   177f4:	blt	17b44 <acl_create_entry@plt+0x128c0>
   177f8:	mov	r8, r0
   177fc:	b	1720c <acl_create_entry@plt+0x11f88>
   17800:	bl	5248 <__errno_location@plt>
   17804:	ldr	r5, [r0]
   17808:	bl	342fc <acl_create_entry@plt+0x2f078>
   1780c:	cmp	r0, #2
   17810:	ble	17180 <acl_create_entry@plt+0x11efc>
   17814:	ldr	r2, [pc, #1000]	; 17c04 <acl_create_entry@plt+0x12980>
   17818:	mov	r1, r5
   1781c:	ldr	r3, [sp, #44]	; 0x2c
   17820:	mov	r0, #3
   17824:	add	r2, pc, r2
   17828:	ldr	ip, [pc, #984]	; 17c08 <acl_create_entry@plt+0x12984>
   1782c:	str	r2, [sp, #4]
   17830:	ldr	r2, [pc, #980]	; 17c0c <acl_create_entry@plt+0x12988>
   17834:	add	ip, pc, ip
   17838:	str	r3, [sp, #8]
   1783c:	mov	r3, #131	; 0x83
   17840:	str	ip, [sp]
   17844:	add	r2, pc, r2
   17848:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1784c:	b	17180 <acl_create_entry@plt+0x11efc>
   17850:	ldr	r2, [pc, #952]	; 17c10 <acl_create_entry@plt+0x1298c>
   17854:	mov	r0, #7
   17858:	ldr	ip, [pc, #948]	; 17c14 <acl_create_entry@plt+0x12990>
   1785c:	mov	r1, #0
   17860:	add	r2, pc, r2
   17864:	str	r2, [sp, #4]
   17868:	ldr	r2, [pc, #936]	; 17c18 <acl_create_entry@plt+0x12994>
   1786c:	add	ip, pc, ip
   17870:	str	r9, [sp, #8]
   17874:	mov	r3, #96	; 0x60
   17878:	str	r9, [sp, #12]
   1787c:	add	r2, pc, r2
   17880:	str	r5, [sp, #16]
   17884:	str	r5, [sp, #20]
   17888:	str	ip, [sp]
   1788c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   17890:	b	1737c <acl_create_entry@plt+0x120f8>
   17894:	ldr	r0, [sp, #44]	; 0x2c
   17898:	bl	17040 <acl_create_entry@plt+0x11dbc>
   1789c:	cmp	r0, #0
   178a0:	blt	17b44 <acl_create_entry@plt+0x128c0>
   178a4:	mov	r8, r0
   178a8:	b	174e0 <acl_create_entry@plt+0x1225c>
   178ac:	mov	r5, r3
   178b0:	b	17660 <acl_create_entry@plt+0x123dc>
   178b4:	mov	r5, r3
   178b8:	b	17610 <acl_create_entry@plt+0x1238c>
   178bc:	mov	r5, r3
   178c0:	b	175c0 <acl_create_entry@plt+0x1233c>
   178c4:	mov	r5, r3
   178c8:	b	17570 <acl_create_entry@plt+0x122ec>
   178cc:	ldr	r0, [sp, #40]	; 0x28
   178d0:	cmp	r0, #0
   178d4:	bne	1790c <acl_create_entry@plt+0x12688>
   178d8:	ldr	r4, [sp, #40]	; 0x28
   178dc:	mov	r0, r8
   178e0:	bl	38998 <acl_create_entry@plt+0x33714>
   178e4:	ldr	ip, [sp, #48]	; 0x30
   178e8:	add	r1, sp, #8192	; 0x2000
   178ec:	mov	r0, r4
   178f0:	ldr	r2, [r1, #116]	; 0x74
   178f4:	ldr	r3, [ip]
   178f8:	cmp	r2, r3
   178fc:	bne	17b88 <acl_create_entry@plt+0x12904>
   17900:	add	sp, sp, #8256	; 0x2040
   17904:	add	sp, sp, #60	; 0x3c
   17908:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1790c:	ldr	r1, [pc, #776]	; 17c1c <acl_create_entry@plt+0x12998>
   17910:	mov	r2, r4
   17914:	ldr	r0, [sp, #52]	; 0x34
   17918:	add	r1, pc, r1
   1791c:	bl	2216c <acl_create_entry@plt+0x1cee8>
   17920:	subs	sl, r0, #0
   17924:	beq	179cc <acl_create_entry@plt+0x12748>
   17928:	ldr	r1, [pc, #752]	; 17c20 <acl_create_entry@plt+0x1299c>
   1792c:	add	r1, pc, r1
   17930:	bl	20304 <acl_create_entry@plt+0x1b080>
   17934:	subs	r2, r0, #0
   17938:	beq	179cc <acl_create_entry@plt+0x12748>
   1793c:	add	r5, sp, #120	; 0x78
   17940:	add	ip, sp, #8256	; 0x2040
   17944:	sub	r6, r5, #40	; 0x28
   17948:	movw	r3, #57304	; 0xdfd8
   1794c:	add	r9, sp, #4160	; 0x1040
   17950:	movt	r3, #65535	; 0xffff
   17954:	add	ip, ip, #56	; 0x38
   17958:	add	r9, r9, #56	; 0x38
   1795c:	mov	r0, r6
   17960:	mov	r1, #4096	; 0x1000
   17964:	sub	r9, r9, #4
   17968:	str	r9, [ip, r3]
   1796c:	bl	37370 <acl_create_entry@plt+0x320ec>
   17970:	ldr	r7, [pc, #684]	; 17c24 <acl_create_entry@plt+0x129a0>
   17974:	sub	r5, r5, #8
   17978:	mov	r4, #0
   1797c:	add	r7, pc, r7
   17980:	mov	r1, r0
   17984:	mov	r2, r7
   17988:	mov	r0, r6
   1798c:	ldr	r3, [r5, #4]!
   17990:	bl	37404 <acl_create_entry@plt+0x32180>
   17994:	ldr	lr, [sp, #40]	; 0x28
   17998:	add	r4, r4, #1
   1799c:	cmp	r4, lr
   179a0:	bne	17980 <acl_create_entry@plt+0x126fc>
   179a4:	bl	342fc <acl_create_entry@plt+0x2f078>
   179a8:	cmp	r0, #6
   179ac:	bgt	17acc <acl_create_entry@plt+0x12848>
   179b0:	ldr	r1, [pc, #624]	; 17c28 <acl_create_entry@plt+0x129a4>
   179b4:	mov	r0, sl
   179b8:	mov	r2, r9
   179bc:	add	r1, pc, r1
   179c0:	bl	20520 <acl_create_entry@plt+0x1b29c>
   179c4:	subs	r4, r0, #0
   179c8:	blt	17b04 <acl_create_entry@plt+0x12880>
   179cc:	mov	r4, #0
   179d0:	b	178dc <acl_create_entry@plt+0x12658>
   179d4:	ldmib	r9, {ip, lr}
   179d8:	mov	r0, #7
   179dc:	ldr	r2, [pc, #584]	; 17c2c <acl_create_entry@plt+0x129a8>
   179e0:	mov	r1, #0
   179e4:	ldr	r3, [pc, #580]	; 17c30 <acl_create_entry@plt+0x129ac>
   179e8:	str	sl, [sp, #8]
   179ec:	add	r2, pc, r2
   179f0:	add	r3, pc, r3
   179f4:	str	r2, [sp]
   179f8:	ldr	r2, [r9, #20]
   179fc:	str	r3, [sp, #4]
   17a00:	ldr	r3, [r9, #12]
   17a04:	str	ip, [sp, #12]
   17a08:	ldr	ip, [r9, #16]
   17a0c:	str	r2, [sp, #20]
   17a10:	str	r3, [sp, #24]
   17a14:	mov	r3, #148	; 0x94
   17a18:	str	lr, [sp, #16]
   17a1c:	ldr	r2, [sp, #56]	; 0x38
   17a20:	str	ip, [sp, #28]
   17a24:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   17a28:	b	176bc <acl_create_entry@plt+0x12438>
   17a2c:	bl	342fc <acl_create_entry@plt+0x2f078>
   17a30:	cmp	r0, #2
   17a34:	bgt	17a84 <acl_create_entry@plt+0x12800>
   17a38:	mvn	r8, #0
   17a3c:	mov	r4, #1
   17a40:	b	178dc <acl_create_entry@plt+0x12658>
   17a44:	bl	342fc <acl_create_entry@plt+0x2f078>
   17a48:	cmp	r0, #2
   17a4c:	ble	17180 <acl_create_entry@plt+0x11efc>
   17a50:	ldr	r1, [sp, #68]	; 0x44
   17a54:	mov	r0, #3
   17a58:	ldr	r3, [sp, #44]	; 0x2c
   17a5c:	ldr	lr, [sp, #64]	; 0x40
   17a60:	str	r1, [sp, #4]
   17a64:	mov	r1, #0
   17a68:	str	r3, [sp, #12]
   17a6c:	mov	r3, #142	; 0x8e
   17a70:	str	lr, [sp]
   17a74:	str	fp, [sp, #8]
   17a78:	ldr	r2, [sp, #60]	; 0x3c
   17a7c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   17a80:	b	17180 <acl_create_entry@plt+0x11efc>
   17a84:	ldr	r0, [sp, #52]	; 0x34
   17a88:	bl	20154 <acl_create_entry@plt+0x1aed0>
   17a8c:	ldr	r2, [pc, #416]	; 17c34 <acl_create_entry@plt+0x129b0>
   17a90:	mov	r1, #0
   17a94:	ldr	ip, [pc, #412]	; 17c38 <acl_create_entry@plt+0x129b4>
   17a98:	mov	r3, #174	; 0xae
   17a9c:	add	r2, pc, r2
   17aa0:	str	r2, [sp, #4]
   17aa4:	ldr	r2, [pc, #400]	; 17c3c <acl_create_entry@plt+0x129b8>
   17aa8:	add	ip, pc, ip
   17aac:	str	r0, [sp, #8]
   17ab0:	mov	r0, #3
   17ab4:	str	ip, [sp]
   17ab8:	add	r2, pc, r2
   17abc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   17ac0:	mvn	r8, #0
   17ac4:	mov	r4, #1
   17ac8:	b	178dc <acl_create_entry@plt+0x12658>
   17acc:	ldr	r2, [pc, #364]	; 17c40 <acl_create_entry@plt+0x129bc>
   17ad0:	mov	r0, #7
   17ad4:	ldr	ip, [pc, #360]	; 17c44 <acl_create_entry@plt+0x129c0>
   17ad8:	mov	r1, #0
   17adc:	add	r2, pc, r2
   17ae0:	str	r2, [sp, #4]
   17ae4:	ldr	r2, [pc, #348]	; 17c48 <acl_create_entry@plt+0x129c4>
   17ae8:	add	ip, pc, ip
   17aec:	str	r9, [sp, #8]
   17af0:	mov	r3, #62	; 0x3e
   17af4:	str	ip, [sp]
   17af8:	add	r2, pc, r2
   17afc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   17b00:	b	179b0 <acl_create_entry@plt+0x1272c>
   17b04:	bl	342fc <acl_create_entry@plt+0x2f078>
   17b08:	cmp	r0, #2
   17b0c:	ble	179cc <acl_create_entry@plt+0x12748>
   17b10:	ldr	lr, [pc, #308]	; 17c4c <acl_create_entry@plt+0x129c8>
   17b14:	mov	r1, r4
   17b18:	ldr	ip, [pc, #304]	; 17c50 <acl_create_entry@plt+0x129cc>
   17b1c:	mov	r0, #3
   17b20:	ldr	r2, [pc, #300]	; 17c54 <acl_create_entry@plt+0x129d0>
   17b24:	add	lr, pc, lr
   17b28:	add	ip, pc, ip
   17b2c:	mov	r3, #65	; 0x41
   17b30:	add	r2, pc, r2
   17b34:	str	lr, [sp]
   17b38:	str	ip, [sp, #4]
   17b3c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   17b40:	b	179cc <acl_create_entry@plt+0x12748>
   17b44:	mov	r8, r0
   17b48:	mov	r4, #1
   17b4c:	b	178dc <acl_create_entry@plt+0x12658>
   17b50:	mvn	r8, #0
   17b54:	b	178dc <acl_create_entry@plt+0x12658>
   17b58:	mov	r4, r0
   17b5c:	mov	r0, r8
   17b60:	bl	38998 <acl_create_entry@plt+0x33714>
   17b64:	mov	r0, r4
   17b68:	bl	51d0 <_Unwind_Resume@plt>
   17b6c:	mov	r4, r0
   17b70:	mvn	r8, #0
   17b74:	b	17b5c <acl_create_entry@plt+0x128d8>
   17b78:	b	17b6c <acl_create_entry@plt+0x128e8>
   17b7c:	b	17b6c <acl_create_entry@plt+0x128e8>
   17b80:	b	17b6c <acl_create_entry@plt+0x128e8>
   17b84:	b	17b6c <acl_create_entry@plt+0x128e8>
   17b88:	bl	4f6c <__stack_chk_fail@plt>
   17b8c:	andeq	r3, r5, ip, lsl fp
   17b90:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17b94:	ldrdeq	sp, [r2], -r8
   17b98:	andeq	sp, r2, r0, asr #15
   17b9c:	andeq	sp, r2, r4, ror #12
   17ba0:	andeq	sp, r2, ip, asr #12
   17ba4:	andeq	sp, r2, r0, lsl r8
   17ba8:	andeq	sp, r2, r0, asr r6
   17bac:	strdeq	pc, [r2], -r0
   17bb0:	ldrdeq	pc, [r2], -r8
   17bb4:	andeq	pc, r2, r0, asr #25
   17bb8:	andeq	pc, r2, r8, lsr #25
   17bbc:	muleq	r2, r0, ip
   17bc0:	andeq	pc, r2, r0, ror ip	; <UNPREDICTABLE>
   17bc4:	andeq	sp, r4, r4, ror #29
   17bc8:			; <UNDEFINED> instruction: 0x0002d3bc
   17bcc:	andeq	sp, r2, r8, asr #9
   17bd0:			; <UNDEFINED> instruction: 0x0002d3b0
   17bd4:	muleq	r2, r0, r4
   17bd8:	strdeq	pc, [r2], -ip
   17bdc:	andeq	sp, r2, r4, lsl r3
   17be0:	andeq	sp, r2, ip, ror #6
   17be4:	andeq	pc, r2, r4, asr #25
   17be8:	ldrdeq	sp, [r2], -ip
   17bec:	andeq	sp, r2, r0, asr #5
   17bf0:	andeq	sp, r2, r0, lsl #1
   17bf4:	andeq	sp, r2, r4, lsl #1
   17bf8:	andeq	sp, r2, r8, asr #1
   17bfc:	andeq	sp, r2, r0
   17c00:	andeq	sp, r2, ip
   17c04:	andeq	sp, r2, r4, lsl r1
   17c08:	andeq	ip, r2, r4, ror #30
   17c0c:	andeq	ip, r2, r4, ror #30
   17c10:	andeq	sp, r2, ip
   17c14:	andeq	ip, r2, r0, lsr #30
   17c18:	andeq	ip, r2, ip, lsr #30
   17c1c:	ldrdeq	sp, [r2], -r0
   17c20:	andeq	sp, r2, r4, asr #1
   17c24:	andeq	sp, r2, r4, lsl #1
   17c28:	andeq	sp, r2, r4, lsr r0
   17c2c:	andeq	ip, r2, ip, lsr #27
   17c30:	andeq	ip, r2, r8, lsr #31
   17c34:	andeq	ip, r2, r0, asr sp
   17c38:	ldrdeq	pc, [r2], -r8
   17c3c:	strdeq	ip, [r2], -r0
   17c40:	andeq	ip, r2, r8, lsr #30
   17c44:	andeq	pc, r2, r0, lsl #13
   17c48:			; <UNDEFINED> instruction: 0x0002ccb0
   17c4c:	andeq	pc, r2, r4, asr #12
   17c50:	andeq	ip, r2, ip, lsl #30
   17c54:	andeq	ip, r2, r8, ror ip
   17c58:	ldr	r3, [pc, #264]	; 17d68 <acl_create_entry@plt+0x12ae4>
   17c5c:	push	{r4, r5, r6, fp, lr}
   17c60:	add	fp, sp, #16
   17c64:	ldr	r2, [pc, #256]	; 17d6c <acl_create_entry@plt+0x12ae8>
   17c68:	sub	sp, sp, #84	; 0x54
   17c6c:	add	r3, pc, r3
   17c70:	ldr	r4, [r3, r2]
   17c74:	ldr	r3, [r4]
   17c78:	str	r3, [fp, #-24]	; 0xffffffe8
   17c7c:	bl	20154 <acl_create_entry@plt+0x1aed0>
   17c80:	ldr	r3, [pc, #232]	; 17d70 <acl_create_entry@plt+0x12aec>
   17c84:	subs	r5, r0, #0
   17c88:	add	r3, pc, r3
   17c8c:	str	r3, [fp, #-92]	; 0xffffffa4
   17c90:	beq	17d30 <acl_create_entry@plt+0x12aac>
   17c94:	bl	4ce4 <strlen@plt>
   17c98:	mov	r1, r5
   17c9c:	add	r0, r0, #22
   17ca0:	bic	r0, r0, #7
   17ca4:	sub	sp, sp, r0
   17ca8:	mov	r0, sp
   17cac:	mov	r5, sp
   17cb0:	bl	4a5c <stpcpy@plt>
   17cb4:	ldr	r1, [fp, #-92]	; 0xffffffa4
   17cb8:	cmp	r1, #0
   17cbc:	mov	r3, r0
   17cc0:	beq	17ccc <acl_create_entry@plt+0x12a48>
   17cc4:	bl	4a5c <stpcpy@plt>
   17cc8:	mov	r3, r0
   17ccc:	mov	r2, #0
   17cd0:	mov	r0, r5
   17cd4:	mov	r1, #524288	; 0x80000
   17cd8:	strb	r2, [r3]
   17cdc:	bl	4df8 <open64@plt>
   17ce0:	subs	r5, r0, #0
   17ce4:	blt	17cfc <acl_create_entry@plt+0x12a78>
   17ce8:	sub	r1, fp, #88	; 0x58
   17cec:	mov	r2, #64	; 0x40
   17cf0:	bl	4b94 <read@plt>
   17cf4:	cmp	r0, #64	; 0x40
   17cf8:	beq	17d24 <acl_create_entry@plt+0x12aa0>
   17cfc:	mov	r6, #0
   17d00:	mov	r0, r5
   17d04:	bl	38998 <acl_create_entry@plt+0x33714>
   17d08:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17d0c:	ldr	r3, [r4]
   17d10:	mov	r0, r6
   17d14:	cmp	r2, r3
   17d18:	bne	17d40 <acl_create_entry@plt+0x12abc>
   17d1c:	sub	sp, fp, #16
   17d20:	pop	{r4, r5, r6, fp, pc}
   17d24:	ldrb	r6, [fp, #-74]	; 0xffffffb6
   17d28:	lsr	r6, r6, #7
   17d2c:	b	17d00 <acl_create_entry@plt+0x12a7c>
   17d30:	sub	sp, sp, #8
   17d34:	mov	r3, sp
   17d38:	mov	r5, sp
   17d3c:	b	17ccc <acl_create_entry@plt+0x12a48>
   17d40:	bl	4f6c <__stack_chk_fail@plt>
   17d44:	mov	r4, r0
   17d48:	mvn	r5, #0
   17d4c:	mov	r0, r5
   17d50:	bl	38998 <acl_create_entry@plt+0x33714>
   17d54:	mov	r0, r4
   17d58:	bl	51d0 <_Unwind_Resume@plt>
   17d5c:	mov	r4, r0
   17d60:	b	17d4c <acl_create_entry@plt+0x12ac8>
   17d64:	b	17d44 <acl_create_entry@plt+0x12ac0>
   17d68:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   17d6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17d70:	andeq	pc, r2, r0, lsr #10
   17d74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d78:	mov	sl, r3
   17d7c:	ldr	lr, [pc, #4048]	; 18d54 <acl_create_entry@plt+0x13ad0>
   17d80:	sub	sp, sp, #748	; 0x2ec
   17d84:	ldr	ip, [pc, #4044]	; 18d58 <acl_create_entry@plt+0x13ad4>
   17d88:	mov	r4, r0
   17d8c:	add	lr, pc, lr
   17d90:	mov	r1, #0
   17d94:	mov	r2, #132	; 0x84
   17d98:	add	r0, sp, #96	; 0x60
   17d9c:	ldr	fp, [lr, ip]
   17da0:	mov	r3, lr
   17da4:	ldr	r3, [fp]
   17da8:	str	r3, [sp, #740]	; 0x2e4
   17dac:	bl	4a74 <memset@plt>
   17db0:	ldr	r1, [pc, #4004]	; 18d5c <acl_create_entry@plt+0x13ad8>
   17db4:	mov	r0, r4
   17db8:	add	r1, pc, r1
   17dbc:	bl	20304 <acl_create_entry@plt+0x1b080>
   17dc0:	cmp	r0, #0
   17dc4:	beq	17e50 <acl_create_entry@plt+0x12bcc>
   17dc8:	mov	r1, #0
   17dcc:	mov	r2, r1
   17dd0:	bl	4d20 <strtoul@plt>
   17dd4:	cmp	r0, #1
   17dd8:	beq	17e58 <acl_create_entry@plt+0x12bd4>
   17ddc:	cmp	r0, #256	; 0x100
   17de0:	bne	17e30 <acl_create_entry@plt+0x12bac>
   17de4:	ldr	r0, [pc, #3956]	; 18d60 <acl_create_entry@plt+0x13adc>
   17de8:	add	r0, pc, r0
   17dec:	str	r0, [sp, #44]	; 0x2c
   17df0:	ldr	r1, [pc, #3948]	; 18d64 <acl_create_entry@plt+0x13ae0>
   17df4:	mov	r0, r4
   17df8:	add	r1, pc, r1
   17dfc:	bl	20304 <acl_create_entry@plt+0x1b080>
   17e00:	subs	r5, r0, #0
   17e04:	beq	17e50 <acl_create_entry@plt+0x12bcc>
   17e08:	ldr	r1, [pc, #3928]	; 18d68 <acl_create_entry@plt+0x13ae4>
   17e0c:	mov	r0, r4
   17e10:	add	r1, pc, r1
   17e14:	bl	20304 <acl_create_entry@plt+0x1b080>
   17e18:	subs	r1, r0, #0
   17e1c:	beq	17e50 <acl_create_entry@plt+0x12bcc>
   17e20:	mov	r0, r5
   17e24:	bl	520c <strcmp@plt>
   17e28:	subs	r5, r0, #0
   17e2c:	beq	17e68 <acl_create_entry@plt+0x12be4>
   17e30:	mov	r5, #0
   17e34:	ldr	r2, [sp, #740]	; 0x2e4
   17e38:	mov	r0, r5
   17e3c:	ldr	r3, [fp]
   17e40:	cmp	r2, r3
   17e44:	bne	18f90 <acl_create_entry@plt+0x13d0c>
   17e48:	add	sp, sp, #748	; 0x2ec
   17e4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e50:	mov	r5, #1
   17e54:	b	17e34 <acl_create_entry@plt+0x12bb0>
   17e58:	ldr	r2, [pc, #3852]	; 18d6c <acl_create_entry@plt+0x13ae8>
   17e5c:	add	r2, pc, r2
   17e60:	str	r2, [sp, #44]	; 0x2c
   17e64:	b	17df0 <acl_create_entry@plt+0x12b6c>
   17e68:	mov	r0, r4
   17e6c:	bl	22130 <acl_create_entry@plt+0x1ceac>
   17e70:	subs	r6, r0, #0
   17e74:	beq	17ea8 <acl_create_entry@plt+0x12c24>
   17e78:	ldr	r0, [pc, #3824]	; 18d70 <acl_create_entry@plt+0x13aec>
   17e7c:	mov	r1, r6
   17e80:	add	r0, pc, r0
   17e84:	bl	520c <strcmp@plt>
   17e88:	cmp	r0, #0
   17e8c:	beq	18134 <acl_create_entry@plt+0x12eb0>
   17e90:	ldr	r0, [pc, #3804]	; 18d74 <acl_create_entry@plt+0x13af0>
   17e94:	mov	r1, r6
   17e98:	add	r0, pc, r0
   17e9c:	bl	520c <strcmp@plt>
   17ea0:	cmp	r0, #0
   17ea4:	beq	18144 <acl_create_entry@plt+0x12ec0>
   17ea8:	ldr	r1, [pc, #3784]	; 18d78 <acl_create_entry@plt+0x13af4>
   17eac:	mov	r0, r4
   17eb0:	add	r1, pc, r1
   17eb4:	bl	20304 <acl_create_entry@plt+0x1b080>
   17eb8:	cmp	r0, #0
   17ebc:	beq	17ed4 <acl_create_entry@plt+0x12c50>
   17ec0:	mov	r1, #0
   17ec4:	mov	r2, r1
   17ec8:	bl	4d20 <strtoul@plt>
   17ecc:	cmp	r0, #0
   17ed0:	beq	18870 <acl_create_entry@plt+0x135ec>
   17ed4:	ldrb	r3, [sp, #106]	; 0x6a
   17ed8:	cmp	r3, #0
   17edc:	bne	18918 <acl_create_entry@plt+0x13694>
   17ee0:	mov	r0, r4
   17ee4:	bl	217cc <acl_create_entry@plt+0x1c548>
   17ee8:	subs	r6, r0, #0
   17eec:	beq	17fc0 <acl_create_entry@plt+0x12d3c>
   17ef0:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   17ef4:	mov	r1, r0
   17ef8:	ldr	r0, [pc, #3708]	; 18d7c <acl_create_entry@plt+0x13af8>
   17efc:	add	r0, pc, r0
   17f00:	bl	38668 <acl_create_entry@plt+0x333e4>
   17f04:	cmp	r0, #0
   17f08:	beq	17fc0 <acl_create_entry@plt+0x12d3c>
   17f0c:	mov	r0, r6
   17f10:	bl	202c4 <acl_create_entry@plt+0x1b040>
   17f14:	subs	r6, r0, #0
   17f18:	beq	17fc0 <acl_create_entry@plt+0x12d3c>
   17f1c:	bl	4ce4 <strlen@plt>
   17f20:	sub	r0, r0, #8
   17f24:	cmp	r0, #1
   17f28:	bhi	17fc0 <acl_create_entry@plt+0x12d3c>
   17f2c:	ldr	r2, [pc, #3660]	; 18d80 <acl_create_entry@plt+0x13afc>
   17f30:	add	r7, sp, #196	; 0xc4
   17f34:	mov	r1, #16
   17f38:	str	r6, [sp, #4]
   17f3c:	add	r2, pc, r2
   17f40:	mov	r0, r7
   17f44:	str	r2, [sp]
   17f48:	mov	r3, r1
   17f4c:	mov	r2, #1
   17f50:	bl	4e4c <__snprintf_chk@plt>
   17f54:	cmp	r0, #15
   17f58:	bhi	17fb4 <acl_create_entry@plt+0x12d30>
   17f5c:	mov	r3, #5
   17f60:	str	r3, [sp, #96]	; 0x60
   17f64:	ldr	r0, [sp, #44]	; 0x2c
   17f68:	add	r6, sp, #484	; 0x1e4
   17f6c:	ldr	r3, [pc, #3600]	; 18d84 <acl_create_entry@plt+0x13b00>
   17f70:	mov	r1, #16
   17f74:	mov	r2, #1
   17f78:	add	r3, pc, r3
   17f7c:	stmib	sp, {r0, r7}
   17f80:	str	r3, [sp]
   17f84:	mov	r0, r6
   17f88:	mov	r3, r1
   17f8c:	bl	4e4c <__snprintf_chk@plt>
   17f90:	cmp	r0, #15
   17f94:	bgt	17e34 <acl_create_entry@plt+0x12bb0>
   17f98:	ldr	r2, [pc, #3560]	; 18d88 <acl_create_entry@plt+0x13b04>
   17f9c:	mov	r0, r4
   17fa0:	mov	r1, sl
   17fa4:	mov	r3, r6
   17fa8:	add	r2, pc, r2
   17fac:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   17fb0:	b	17e34 <acl_create_entry@plt+0x12bb0>
   17fb4:	ldr	r3, [sp, #96]	; 0x60
   17fb8:	cmp	r3, #5
   17fbc:	beq	17f64 <acl_create_entry@plt+0x12ce0>
   17fc0:	mov	r0, r4
   17fc4:	bl	217cc <acl_create_entry@plt+0x1c548>
   17fc8:	cmp	r0, #0
   17fcc:	beq	18154 <acl_create_entry@plt+0x12ed0>
   17fd0:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   17fd4:	mov	r1, r0
   17fd8:	ldr	r0, [pc, #3500]	; 18d8c <acl_create_entry@plt+0x13b08>
   17fdc:	add	r0, pc, r0
   17fe0:	bl	38668 <acl_create_entry@plt+0x333e4>
   17fe4:	cmp	r0, #0
   17fe8:	beq	18154 <acl_create_entry@plt+0x12ed0>
   17fec:	mov	r0, r4
   17ff0:	bl	20154 <acl_create_entry@plt+0x1aed0>
   17ff4:	mov	r9, r0
   17ff8:	bl	4ce4 <strlen@plt>
   17ffc:	cmp	r0, #30
   18000:	bls	18154 <acl_create_entry@plt+0x12ed0>
   18004:	ldrb	r3, [r9, #30]
   18008:	cmp	r3, #58	; 0x3a
   1800c:	beq	18a64 <acl_create_entry@plt+0x137e0>
   18010:	ldr	r8, [pc, #3448]	; 18d90 <acl_create_entry@plt+0x13b0c>
   18014:	ldr	r7, [pc, #3448]	; 18d94 <acl_create_entry@plt+0x13b10>
   18018:	add	r8, pc, r8
   1801c:	add	r7, pc, r7
   18020:	ldr	r1, [pc, #3440]	; 18d98 <acl_create_entry@plt+0x13b14>
   18024:	mov	r0, r9
   18028:	mov	r2, #26
   1802c:	add	r1, pc, r1
   18030:	bl	5164 <strncmp@plt>
   18034:	cmp	r0, #0
   18038:	bne	18154 <acl_create_entry@plt+0x12ed0>
   1803c:	cmn	r9, #26
   18040:	beq	18154 <acl_create_entry@plt+0x12ed0>
   18044:	add	r6, sp, #484	; 0x1e4
   18048:	add	r3, sp, #88	; 0x58
   1804c:	add	ip, sp, #92	; 0x5c
   18050:	str	r3, [sp]
   18054:	mov	r0, r9
   18058:	mov	r1, r7
   1805c:	mov	r2, r6
   18060:	add	r3, sp, #84	; 0x54
   18064:	str	ip, [sp, #4]
   18068:	bl	4cf0 <sscanf@plt>
   1806c:	cmp	r0, #4
   18070:	bne	18154 <acl_create_entry@plt+0x12ed0>
   18074:	mov	r1, r8
   18078:	mov	r0, r6
   1807c:	bl	50e0 <strspn@plt>
   18080:	add	r2, sp, #744	; 0x2e8
   18084:	add	r0, r2, r0
   18088:	ldrb	r3, [r0, #-260]	; 0xfffffefc
   1808c:	cmp	r3, #0
   18090:	bne	18154 <acl_create_entry@plt+0x12ed0>
   18094:	mov	r0, r6
   18098:	add	r5, sp, #212	; 0xd4
   1809c:	bl	39820 <acl_create_entry@plt+0x3459c>
   180a0:	ldr	lr, [sp, #84]	; 0x54
   180a4:	ldr	ip, [sp, #88]	; 0x58
   180a8:	mov	r1, #16
   180ac:	ldr	r2, [pc, #3304]	; 18d9c <acl_create_entry@plt+0x13b18>
   180b0:	mov	r0, r5
   180b4:	str	r6, [sp, #4]
   180b8:	mov	r3, r1
   180bc:	add	r2, pc, r2
   180c0:	str	lr, [sp, #8]
   180c4:	str	r2, [sp]
   180c8:	mov	r2, #1
   180cc:	str	ip, [sp, #12]
   180d0:	bl	4e4c <__snprintf_chk@plt>
   180d4:	cmp	r0, #15
   180d8:	bhi	18f94 <acl_create_entry@plt+0x13d10>
   180dc:	ldr	r3, [sp, #44]	; 0x2c
   180e0:	mov	r1, #16
   180e4:	ldr	r2, [pc, #3252]	; 18da0 <acl_create_entry@plt+0x13b1c>
   180e8:	mov	r0, r6
   180ec:	str	r5, [sp, #8]
   180f0:	mov	ip, #6
   180f4:	add	r2, pc, r2
   180f8:	str	r3, [sp, #4]
   180fc:	str	r2, [sp]
   18100:	mov	r3, r1
   18104:	mov	r2, #1
   18108:	str	ip, [sp, #96]	; 0x60
   1810c:	bl	4e4c <__snprintf_chk@plt>
   18110:	cmp	r0, #15
   18114:	bgt	17e30 <acl_create_entry@plt+0x12bac>
   18118:	ldr	r2, [pc, #3204]	; 18da4 <acl_create_entry@plt+0x13b20>
   1811c:	mov	r0, r4
   18120:	mov	r1, sl
   18124:	mov	r3, r6
   18128:	add	r2, pc, r2
   1812c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18130:	b	17e30 <acl_create_entry@plt+0x12bac>
   18134:	ldr	r0, [pc, #3180]	; 18da8 <acl_create_entry@plt+0x13b24>
   18138:	add	r0, pc, r0
   1813c:	str	r0, [sp, #44]	; 0x2c
   18140:	b	17ea8 <acl_create_entry@plt+0x12c24>
   18144:	ldr	r3, [pc, #3168]	; 18dac <acl_create_entry@plt+0x13b28>
   18148:	add	r3, pc, r3
   1814c:	str	r3, [sp, #44]	; 0x2c
   18150:	b	17ea8 <acl_create_entry@plt+0x12c24>
   18154:	ldr	r2, [pc, #3156]	; 18db0 <acl_create_entry@plt+0x13b2c>
   18158:	add	r2, pc, r2
   1815c:	ldr	r3, [r2]
   18160:	cmp	r3, #0
   18164:	blt	18a84 <acl_create_entry@plt+0x13800>
   18168:	mov	r0, r4
   1816c:	bl	217cc <acl_create_entry@plt+0x1c548>
   18170:	ldr	r3, [pc, #3132]	; 18db4 <acl_create_entry@plt+0x13b30>
   18174:	add	r3, pc, r3
   18178:	ldr	r3, [r3]
   1817c:	cmp	r3, #0
   18180:	mov	r6, r0
   18184:	ble	18a78 <acl_create_entry@plt+0x137f4>
   18188:	ldr	r7, [pc, #3112]	; 18db8 <acl_create_entry@plt+0x13b34>
   1818c:	cmp	r0, #0
   18190:	add	r7, pc, r7
   18194:	bne	181ac <acl_create_entry@plt+0x12f28>
   18198:	b	17e34 <acl_create_entry@plt+0x12bb0>
   1819c:	mov	r0, r6
   181a0:	bl	217cc <acl_create_entry@plt+0x1c548>
   181a4:	subs	r6, r0, #0
   181a8:	beq	17e34 <acl_create_entry@plt+0x12bb0>
   181ac:	mov	r0, r6
   181b0:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   181b4:	mov	r1, r0
   181b8:	mov	r0, r7
   181bc:	bl	38668 <acl_create_entry@plt+0x333e4>
   181c0:	cmp	r0, #0
   181c4:	bne	1819c <acl_create_entry@plt+0x12f18>
   181c8:	mov	r0, r6
   181cc:	ldr	r7, [pc, #3048]	; 18dbc <acl_create_entry@plt+0x13b38>
   181d0:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   181d4:	add	r7, pc, r7
   181d8:	mov	r1, r0
   181dc:	mov	r0, r7
   181e0:	bl	38668 <acl_create_entry@plt+0x333e4>
   181e4:	subs	r2, r0, #0
   181e8:	beq	18a3c <acl_create_entry@plt+0x137b8>
   181ec:	mov	r0, r6
   181f0:	mov	r3, #1
   181f4:	str	r6, [sp, #108]	; 0x6c
   181f8:	str	r3, [sp, #96]	; 0x60
   181fc:	ldr	r1, [pc, #3004]	; 18dc0 <acl_create_entry@plt+0x13b3c>
   18200:	add	r1, pc, r1
   18204:	bl	20304 <acl_create_entry@plt+0x1b080>
   18208:	cmp	r0, #0
   1820c:	beq	18c40 <acl_create_entry@plt+0x139bc>
   18210:	mov	r1, #0
   18214:	mov	r2, r1
   18218:	bl	4d20 <strtoul@plt>
   1821c:	movw	r3, #16382	; 0x3ffe
   18220:	sub	r2, r0, #1
   18224:	mov	r6, r0
   18228:	cmp	r2, r3
   1822c:	bhi	182bc <acl_create_entry@plt+0x13038>
   18230:	ldr	r1, [pc, #2956]	; 18dc4 <acl_create_entry@plt+0x13b40>
   18234:	mov	r0, r4
   18238:	add	r1, pc, r1
   1823c:	bl	20304 <acl_create_entry@plt+0x1b080>
   18240:	cmp	r0, #0
   18244:	beq	18ac8 <acl_create_entry@plt+0x13844>
   18248:	mov	r1, #0
   1824c:	mov	r2, #10
   18250:	bl	4da4 <strtol@plt>
   18254:	add	r7, sp, #744	; 0x2e8
   18258:	add	r2, sp, #144	; 0x90
   1825c:	mov	r1, #16
   18260:	str	r2, [r7, #-652]!	; 0xfffffd74
   18264:	mov	r3, r6
   18268:	ldr	r2, [pc, #2904]	; 18dc8 <acl_create_entry@plt+0x13b44>
   1826c:	add	r2, pc, r2
   18270:	mov	r8, r0
   18274:	mov	r0, r7
   18278:	bl	37404 <acl_create_entry@plt+0x32180>
   1827c:	cmp	r8, #0
   18280:	mov	r1, r0
   18284:	beq	182a0 <acl_create_entry@plt+0x1301c>
   18288:	ldr	r2, [pc, #2876]	; 18dcc <acl_create_entry@plt+0x13b48>
   1828c:	mov	r0, r7
   18290:	mov	r3, r8
   18294:	add	r2, pc, r2
   18298:	bl	37404 <acl_create_entry@plt+0x32180>
   1829c:	mov	r1, r0
   182a0:	cmp	r1, #0
   182a4:	strbeq	r1, [sp, #144]	; 0x90
   182a8:	ldr	r1, [pc, #2848]	; 18dd0 <acl_create_entry@plt+0x13b4c>
   182ac:	ldr	r0, [sp, #108]	; 0x6c
   182b0:	add	r1, pc, r1
   182b4:	bl	20304 <acl_create_entry@plt+0x1b080>
   182b8:	str	r0, [sp, #160]	; 0xa0
   182bc:	ldr	r0, [sp, #108]	; 0x6c
   182c0:	bl	20060 <acl_create_entry@plt+0x1addc>
   182c4:	mov	r7, r0
   182c8:	ldr	r0, [sp, #108]	; 0x6c
   182cc:	bl	202c4 <acl_create_entry@plt+0x1b040>
   182d0:	ldr	r1, [pc, #2812]	; 18dd4 <acl_create_entry@plt+0x13b50>
   182d4:	add	r3, sp, #76	; 0x4c
   182d8:	add	r2, sp, #68	; 0x44
   182dc:	str	r3, [sp]
   182e0:	add	r1, pc, r1
   182e4:	add	r3, sp, #80	; 0x50
   182e8:	str	r3, [sp, #4]
   182ec:	add	r3, sp, #72	; 0x48
   182f0:	bl	4cf0 <sscanf@plt>
   182f4:	cmp	r0, #4
   182f8:	bne	185b4 <acl_create_entry@plt+0x13330>
   182fc:	ldr	r1, [pc, #2772]	; 18dd8 <acl_create_entry@plt+0x13b54>
   18300:	mov	r0, r4
   18304:	add	r1, pc, r1
   18308:	bl	20304 <acl_create_entry@plt+0x1b080>
   1830c:	cmp	r0, #0
   18310:	beq	18a58 <acl_create_entry@plt+0x137d4>
   18314:	mov	r1, #0
   18318:	mov	r2, #16
   1831c:	bl	4da4 <strtol@plt>
   18320:	cmp	r0, #0
   18324:	str	r0, [sp, #56]	; 0x38
   18328:	beq	18b30 <acl_create_entry@plt+0x138ac>
   1832c:	ldr	r3, [sp, #68]	; 0x44
   18330:	add	r2, sp, #128	; 0x80
   18334:	str	r2, [sp, #84]	; 0x54
   18338:	cmp	r3, #0
   1833c:	beq	18a24 <acl_create_entry@plt+0x137a0>
   18340:	add	r2, sp, #84	; 0x54
   18344:	str	r2, [sp, #48]	; 0x30
   18348:	ldr	r2, [pc, #2700]	; 18ddc <acl_create_entry@plt+0x13b58>
   1834c:	mov	r1, #16
   18350:	ldr	r0, [sp, #48]	; 0x30
   18354:	add	r2, pc, r2
   18358:	bl	37404 <acl_create_entry@plt+0x32180>
   1835c:	mov	r1, r0
   18360:	ldr	ip, [sp, #76]	; 0x4c
   18364:	ldr	r2, [pc, #2676]	; 18de0 <acl_create_entry@plt+0x13b5c>
   18368:	ldr	r3, [sp, #72]	; 0x48
   1836c:	ldr	r0, [sp, #48]	; 0x30
   18370:	add	r2, pc, r2
   18374:	str	ip, [sp]
   18378:	bl	37404 <acl_create_entry@plt+0x32180>
   1837c:	ldr	r3, [sp, #80]	; 0x50
   18380:	mov	r6, r0
   18384:	cmp	r3, #0
   18388:	bne	183a0 <acl_create_entry@plt+0x1311c>
   1838c:	ldr	r0, [sp, #108]	; 0x6c
   18390:	bl	17c58 <acl_create_entry@plt+0x129d4>
   18394:	cmp	r0, #0
   18398:	beq	183b8 <acl_create_entry@plt+0x13134>
   1839c:	ldr	r3, [sp, #80]	; 0x50
   183a0:	ldr	r2, [pc, #2620]	; 18de4 <acl_create_entry@plt+0x13b60>
   183a4:	mov	r1, r6
   183a8:	ldr	r0, [sp, #48]	; 0x30
   183ac:	add	r2, pc, r2
   183b0:	bl	37404 <acl_create_entry@plt+0x32180>
   183b4:	mov	r6, r0
   183b8:	ldr	r0, [sp, #56]	; 0x38
   183bc:	cmp	r0, #0
   183c0:	bne	18af0 <acl_create_entry@plt+0x1386c>
   183c4:	ldr	r1, [pc, #2588]	; 18de8 <acl_create_entry@plt+0x13b64>
   183c8:	mov	r0, r7
   183cc:	ldr	r2, [pc, #2584]	; 18dec <acl_create_entry@plt+0x13b68>
   183d0:	cmp	r6, #0
   183d4:	add	r1, pc, r1
   183d8:	strbeq	r6, [sp, #128]	; 0x80
   183dc:	add	r2, pc, r2
   183e0:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   183e4:	subs	r2, r0, #0
   183e8:	str	r2, [sp, #60]	; 0x3c
   183ec:	beq	18a34 <acl_create_entry@plt+0x137b0>
   183f0:	bl	20154 <acl_create_entry@plt+0x1aed0>
   183f4:	ldr	r2, [pc, #2548]	; 18df0 <acl_create_entry@plt+0x13b6c>
   183f8:	mov	r1, #256	; 0x100
   183fc:	add	r3, sp, #228	; 0xe4
   18400:	str	r0, [sp, #4]
   18404:	add	r2, pc, r2
   18408:	str	r3, [sp, #40]	; 0x28
   1840c:	str	r2, [sp]
   18410:	mov	r3, r1
   18414:	add	r0, sp, #228	; 0xe4
   18418:	mov	r2, #1
   1841c:	bl	4e4c <__snprintf_chk@plt>
   18420:	add	r0, sp, #228	; 0xe4
   18424:	bl	48ac <opendir@plt>
   18428:	subs	r6, r0, #0
   1842c:	beq	18a34 <acl_create_entry@plt+0x137b0>
   18430:	bl	50f8 <readdir64@plt>
   18434:	cmp	r0, #0
   18438:	beq	1859c <acl_create_entry@plt+0x13318>
   1843c:	ldr	r2, [pc, #2480]	; 18df4 <acl_create_entry@plt+0x13b70>
   18440:	add	r8, sp, #88	; 0x58
   18444:	add	r3, sp, #484	; 0x1e4
   18448:	str	r3, [sp, #36]	; 0x24
   1844c:	add	r2, pc, r2
   18450:	str	r2, [sp, #52]	; 0x34
   18454:	ldrb	r3, [r0, #19]
   18458:	cmp	r3, #46	; 0x2e
   1845c:	beq	18684 <acl_create_entry@plt+0x13400>
   18460:	add	r9, r0, #19
   18464:	mov	r1, r8
   18468:	mov	r2, #10
   1846c:	mov	r0, r9
   18470:	bl	4da4 <strtol@plt>
   18474:	ldr	r3, [sp, #88]	; 0x58
   18478:	ldrb	r3, [r3]
   1847c:	cmp	r3, #0
   18480:	mov	r7, r0
   18484:	bne	18684 <acl_create_entry@plt+0x13400>
   18488:	cmp	r0, #0
   1848c:	ble	18684 <acl_create_entry@plt+0x13400>
   18490:	ldr	r0, [sp, #52]	; 0x34
   18494:	mov	r1, #256	; 0x100
   18498:	add	r2, sp, #228	; 0xe4
   1849c:	mov	r3, r1
   184a0:	str	r2, [sp, #4]
   184a4:	mov	r2, #1
   184a8:	str	r0, [sp]
   184ac:	add	r0, sp, #484	; 0x1e4
   184b0:	str	r9, [sp, #8]
   184b4:	bl	4e4c <__snprintf_chk@plt>
   184b8:	add	r0, sp, #484	; 0x1e4
   184bc:	add	r1, sp, #92	; 0x5c
   184c0:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   184c4:	cmp	r0, #0
   184c8:	blt	18684 <acl_create_entry@plt+0x13400>
   184cc:	ldr	r0, [sp, #108]	; 0x6c
   184d0:	bl	202c4 <acl_create_entry@plt+0x1b040>
   184d4:	ldr	r9, [sp, #92]	; 0x5c
   184d8:	mov	r1, r0
   184dc:	str	r1, [sp, #32]
   184e0:	mov	r0, r9
   184e4:	bl	4ce4 <strlen@plt>
   184e8:	ldr	r1, [sp, #32]
   184ec:	mov	r2, r0
   184f0:	mov	r0, r9
   184f4:	bl	5164 <strncmp@plt>
   184f8:	cmp	r0, #0
   184fc:	bne	1867c <acl_create_entry@plt+0x133f8>
   18500:	mov	r0, r9
   18504:	bl	4b7c <free@plt>
   18508:	ldr	r3, [sp, #68]	; 0x44
   1850c:	add	r2, sp, #112	; 0x70
   18510:	str	r2, [sp, #84]	; 0x54
   18514:	cmp	r3, #0
   18518:	moveq	r1, #16
   1851c:	beq	18538 <acl_create_entry@plt+0x132b4>
   18520:	ldr	r2, [pc, #2256]	; 18df8 <acl_create_entry@plt+0x13b74>
   18524:	mov	r1, #16
   18528:	ldr	r0, [sp, #48]	; 0x30
   1852c:	add	r2, pc, r2
   18530:	bl	37404 <acl_create_entry@plt+0x32180>
   18534:	mov	r1, r0
   18538:	ldr	r2, [pc, #2236]	; 18dfc <acl_create_entry@plt+0x13b78>
   1853c:	mov	r3, r7
   18540:	ldr	r0, [sp, #48]	; 0x30
   18544:	add	r2, pc, r2
   18548:	bl	37404 <acl_create_entry@plt+0x32180>
   1854c:	ldr	r3, [sp, #80]	; 0x50
   18550:	mov	r7, r0
   18554:	cmp	r3, #0
   18558:	bne	18570 <acl_create_entry@plt+0x132ec>
   1855c:	ldr	r0, [sp, #108]	; 0x6c
   18560:	bl	17c58 <acl_create_entry@plt+0x129d4>
   18564:	cmp	r0, #0
   18568:	beq	18588 <acl_create_entry@plt+0x13304>
   1856c:	ldr	r3, [sp, #80]	; 0x50
   18570:	ldr	r2, [pc, #2184]	; 18e00 <acl_create_entry@plt+0x13b7c>
   18574:	mov	r1, r7
   18578:	ldr	r0, [sp, #48]	; 0x30
   1857c:	add	r2, pc, r2
   18580:	bl	37404 <acl_create_entry@plt+0x32180>
   18584:	mov	r7, r0
   18588:	ldr	r3, [sp, #56]	; 0x38
   1858c:	cmp	r3, #0
   18590:	bne	18c08 <acl_create_entry@plt+0x13984>
   18594:	cmp	r7, #0
   18598:	strbeq	r7, [sp, #112]	; 0x70
   1859c:	ldr	r0, [sp, #60]	; 0x3c
   185a0:	bl	20080 <acl_create_entry@plt+0x1adfc>
   185a4:	cmp	r6, #0
   185a8:	beq	185b4 <acl_create_entry@plt+0x13330>
   185ac:	mov	r0, r6
   185b0:	bl	4eac <closedir@plt>
   185b4:	ldr	r2, [sp, #96]	; 0x60
   185b8:	cmp	r2, #1
   185bc:	bne	18698 <acl_create_entry@plt+0x13414>
   185c0:	ldrb	r3, [sp, #144]	; 0x90
   185c4:	cmp	r3, #0
   185c8:	bne	18b5c <acl_create_entry@plt+0x138d8>
   185cc:	ldr	r2, [sp, #160]	; 0xa0
   185d0:	cmp	r2, #0
   185d4:	beq	1860c <acl_create_entry@plt+0x13388>
   185d8:	ldr	r0, [sp, #44]	; 0x2c
   185dc:	add	r6, sp, #484	; 0x1e4
   185e0:	ldr	r3, [pc, #2076]	; 18e04 <acl_create_entry@plt+0x13b80>
   185e4:	mov	r1, #16
   185e8:	stmib	sp, {r0, r2}
   185ec:	add	r3, pc, r3
   185f0:	mov	r0, r6
   185f4:	str	r3, [sp]
   185f8:	mov	r2, #1
   185fc:	mov	r3, r1
   18600:	bl	4e4c <__snprintf_chk@plt>
   18604:	cmp	r0, #15
   18608:	ble	18c24 <acl_create_entry@plt+0x139a0>
   1860c:	ldrb	r3, [sp, #128]	; 0x80
   18610:	cmp	r3, #0
   18614:	bne	18bb0 <acl_create_entry@plt+0x1392c>
   18618:	ldrb	r3, [sp, #112]	; 0x70
   1861c:	cmp	r3, #0
   18620:	beq	17e34 <acl_create_entry@plt+0x12bb0>
   18624:	ldr	r0, [sp, #44]	; 0x2c
   18628:	add	r6, sp, #484	; 0x1e4
   1862c:	ldr	r2, [pc, #2004]	; 18e08 <acl_create_entry@plt+0x13b84>
   18630:	mov	r1, #16
   18634:	add	ip, sp, #112	; 0x70
   18638:	mov	r3, r1
   1863c:	add	r2, pc, r2
   18640:	str	r0, [sp, #4]
   18644:	str	r2, [sp]
   18648:	mov	r0, r6
   1864c:	mov	r2, #1
   18650:	str	ip, [sp, #8]
   18654:	bl	4e4c <__snprintf_chk@plt>
   18658:	cmp	r0, #15
   1865c:	bgt	17e34 <acl_create_entry@plt+0x12bb0>
   18660:	ldr	r2, [pc, #1956]	; 18e0c <acl_create_entry@plt+0x13b88>
   18664:	mov	r0, r4
   18668:	mov	r1, sl
   1866c:	mov	r3, r6
   18670:	add	r2, pc, r2
   18674:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18678:	b	17e34 <acl_create_entry@plt+0x12bb0>
   1867c:	mov	r0, r9
   18680:	bl	4b7c <free@plt>
   18684:	mov	r0, r6
   18688:	bl	50f8 <readdir64@plt>
   1868c:	cmp	r0, #0
   18690:	bne	18454 <acl_create_entry@plt+0x131d0>
   18694:	b	1859c <acl_create_entry@plt+0x13318>
   18698:	ldr	r1, [pc, #1904]	; 18e10 <acl_create_entry@plt+0x13b8c>
   1869c:	mov	r0, r4
   186a0:	ldr	r2, [pc, #1900]	; 18e14 <acl_create_entry@plt+0x13b90>
   186a4:	add	r1, pc, r1
   186a8:	add	r2, pc, r2
   186ac:	bl	2216c <acl_create_entry@plt+0x1cee8>
   186b0:	cmp	r0, #0
   186b4:	beq	18c90 <acl_create_entry@plt+0x13a0c>
   186b8:	bl	202c4 <acl_create_entry@plt+0x1b040>
   186bc:	add	r9, sp, #484	; 0x1e4
   186c0:	mov	r1, #256	; 0x100
   186c4:	mov	r2, r0
   186c8:	mov	r0, r9
   186cc:	bl	3752c <acl_create_entry@plt+0x322a8>
   186d0:	mov	r0, r9
   186d4:	mov	r1, #45	; 0x2d
   186d8:	bl	49e4 <strchr@plt>
   186dc:	cmp	r0, #0
   186e0:	str	r0, [sp, #92]	; 0x5c
   186e4:	beq	18c90 <acl_create_entry@plt+0x13a0c>
   186e8:	add	r7, r0, #1
   186ec:	mov	r1, #58	; 0x3a
   186f0:	mov	r0, r7
   186f4:	bl	49e4 <strchr@plt>
   186f8:	cmp	r0, #0
   186fc:	str	r0, [sp, #92]	; 0x5c
   18700:	beq	18c90 <acl_create_entry@plt+0x13a0c>
   18704:	mov	r6, #0
   18708:	strb	r6, [r0]
   1870c:	ldr	r8, [sp, #92]	; 0x5c
   18710:	mov	r1, #46	; 0x2e
   18714:	add	r2, r8, #1
   18718:	str	r2, [sp, #40]	; 0x28
   1871c:	mov	r0, r2
   18720:	bl	49e4 <strchr@plt>
   18724:	cmp	r0, r6
   18728:	str	r0, [sp, #92]	; 0x5c
   1872c:	beq	18c90 <acl_create_entry@plt+0x13a0c>
   18730:	strb	r6, [r0]
   18734:	mov	r0, r7
   18738:	ldr	r3, [sp, #92]	; 0x5c
   1873c:	mov	r6, #117	; 0x75
   18740:	str	r7, [sp, #92]	; 0x5c
   18744:	str	r3, [sp, #36]	; 0x24
   18748:	b	18754 <acl_create_entry@plt+0x134d0>
   1874c:	strb	r6, [r0]
   18750:	ldr	r0, [sp, #92]	; 0x5c
   18754:	mov	r1, #46	; 0x2e
   18758:	bl	49e4 <strchr@plt>
   1875c:	cmp	r0, #0
   18760:	str	r0, [sp, #92]	; 0x5c
   18764:	bne	1874c <acl_create_entry@plt+0x134c8>
   18768:	add	r6, sp, #744	; 0x2e8
   1876c:	ldr	r2, [pc, #1700]	; 18e18 <acl_create_entry@plt+0x13b94>
   18770:	str	r0, [sp]
   18774:	mov	r3, r7
   18778:	mov	r1, #16
   1877c:	add	r7, sp, #164	; 0xa4
   18780:	add	r2, pc, r2
   18784:	str	r7, [r6, #-652]!	; 0xfffffd74
   18788:	mov	r0, r6
   1878c:	bl	374a8 <acl_create_entry@plt+0x32224>
   18790:	ldrb	r3, [r8, #1]
   18794:	cmp	r3, #49	; 0x31
   18798:	beq	18b20 <acl_create_entry@plt+0x1389c>
   1879c:	mov	r2, #0
   187a0:	str	r2, [sp]
   187a4:	ldr	r2, [pc, #1648]	; 18e1c <acl_create_entry@plt+0x13b98>
   187a8:	mov	r0, r6
   187ac:	ldr	r3, [sp, #40]	; 0x28
   187b0:	mov	r1, #16
   187b4:	add	r2, pc, r2
   187b8:	bl	374a8 <acl_create_entry@plt+0x32224>
   187bc:	ldr	r2, [sp, #36]	; 0x24
   187c0:	ldrb	r3, [r2, #1]
   187c4:	cmp	r3, #48	; 0x30
   187c8:	beq	18b10 <acl_create_entry@plt+0x1388c>
   187cc:	ldr	r2, [sp, #36]	; 0x24
   187d0:	mov	r0, r6
   187d4:	mov	r1, #16
   187d8:	add	r3, r2, #1
   187dc:	mov	r2, #0
   187e0:	str	r2, [sp]
   187e4:	ldr	r2, [pc, #1588]	; 18e20 <acl_create_entry@plt+0x13b9c>
   187e8:	add	r2, pc, r2
   187ec:	bl	374a8 <acl_create_entry@plt+0x32224>
   187f0:	cmp	r0, #0
   187f4:	beq	18c90 <acl_create_entry@plt+0x13a0c>
   187f8:	ldrb	r3, [sp, #128]	; 0x80
   187fc:	mov	r2, #2
   18800:	str	r2, [sp, #96]	; 0x60
   18804:	cmp	r3, #0
   18808:	bne	18ed8 <acl_create_entry@plt+0x13c54>
   1880c:	ldrb	r3, [sp, #112]	; 0x70
   18810:	cmp	r3, #0
   18814:	beq	17e34 <acl_create_entry@plt+0x12bb0>
   18818:	ldr	r0, [sp, #44]	; 0x2c
   1881c:	mov	r1, #16
   18820:	ldr	r2, [pc, #1532]	; 18e24 <acl_create_entry@plt+0x13ba0>
   18824:	mov	r3, r1
   18828:	str	r7, [sp, #12]
   1882c:	add	r2, pc, r2
   18830:	str	r0, [sp, #4]
   18834:	str	r2, [sp]
   18838:	mov	r0, r9
   1883c:	add	r2, sp, #112	; 0x70
   18840:	str	r2, [sp, #8]
   18844:	mov	r2, #1
   18848:	bl	4e4c <__snprintf_chk@plt>
   1884c:	cmp	r0, #15
   18850:	bgt	17e34 <acl_create_entry@plt+0x12bb0>
   18854:	ldr	r2, [pc, #1484]	; 18e28 <acl_create_entry@plt+0x13ba4>
   18858:	mov	r0, r4
   1885c:	mov	r1, sl
   18860:	mov	r3, r9
   18864:	add	r2, pc, r2
   18868:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1886c:	b	17e34 <acl_create_entry@plt+0x12bb0>
   18870:	ldr	r1, [pc, #1460]	; 18e2c <acl_create_entry@plt+0x13ba8>
   18874:	mov	r0, r4
   18878:	add	r1, pc, r1
   1887c:	bl	20304 <acl_create_entry@plt+0x1b080>
   18880:	cmp	r0, #0
   18884:	beq	17ee0 <acl_create_entry@plt+0x12c5c>
   18888:	ldr	r1, [pc, #1440]	; 18e30 <acl_create_entry@plt+0x13bac>
   1888c:	add	r2, sp, #84	; 0x54
   18890:	add	r3, sp, #80	; 0x50
   18894:	str	r2, [sp, #4]
   18898:	str	r3, [sp]
   1889c:	add	r2, sp, #72	; 0x48
   188a0:	add	r3, sp, #88	; 0x58
   188a4:	add	r1, pc, r1
   188a8:	str	r3, [sp, #8]
   188ac:	add	r3, sp, #92	; 0x5c
   188b0:	str	r3, [sp, #12]
   188b4:	add	r3, sp, #76	; 0x4c
   188b8:	bl	4cf0 <sscanf@plt>
   188bc:	cmp	r0, #6
   188c0:	bne	17ee0 <acl_create_entry@plt+0x12c5c>
   188c4:	ldr	lr, [sp, #72]	; 0x48
   188c8:	ldr	ip, [sp, #76]	; 0x4c
   188cc:	ldr	r0, [sp, #80]	; 0x50
   188d0:	add	r6, ip, lr
   188d4:	ldr	r1, [sp, #84]	; 0x54
   188d8:	add	r6, r6, r0
   188dc:	ldr	r2, [sp, #88]	; 0x58
   188e0:	add	r6, r6, r1
   188e4:	ldr	r3, [sp, #92]	; 0x5c
   188e8:	add	r6, r6, r2
   188ec:	add	r6, r6, r3
   188f0:	cmp	r6, #0
   188f4:	beq	17ee0 <acl_create_entry@plt+0x12c5c>
   188f8:	strb	lr, [sp, #100]	; 0x64
   188fc:	mov	lr, #1
   18900:	strb	ip, [sp, #101]	; 0x65
   18904:	strb	r0, [sp, #102]	; 0x66
   18908:	strb	r1, [sp, #103]	; 0x67
   1890c:	strb	r2, [sp, #104]	; 0x68
   18910:	strb	r3, [sp, #105]	; 0x69
   18914:	strb	lr, [sp, #106]	; 0x6a
   18918:	ldrb	r2, [sp, #101]	; 0x65
   1891c:	add	r6, sp, #228	; 0xe4
   18920:	ldr	ip, [pc, #1292]	; 18e34 <acl_create_entry@plt+0x13bb0>
   18924:	mov	r1, #16
   18928:	ldrb	lr, [sp, #103]	; 0x67
   1892c:	mov	r3, r1
   18930:	add	ip, pc, ip
   18934:	ldrb	r8, [sp, #100]	; 0x64
   18938:	str	r2, [sp, #12]
   1893c:	mov	r0, r6
   18940:	ldr	r2, [sp, #44]	; 0x2c
   18944:	ldrb	r7, [sp, #102]	; 0x66
   18948:	ldrb	r9, [sp, #104]	; 0x68
   1894c:	str	ip, [sp]
   18950:	ldrb	ip, [sp, #105]	; 0x69
   18954:	str	r2, [sp, #4]
   18958:	mov	r2, #1
   1895c:	str	lr, [sp, #20]
   18960:	str	ip, [sp, #28]
   18964:	str	r8, [sp, #8]
   18968:	str	r7, [sp, #16]
   1896c:	str	r9, [sp, #24]
   18970:	bl	4e4c <__snprintf_chk@plt>
   18974:	ldr	r2, [pc, #1212]	; 18e38 <acl_create_entry@plt+0x13bb4>
   18978:	mov	r3, r6
   1897c:	mov	r0, r4
   18980:	mov	r1, sl
   18984:	add	r2, pc, r2
   18988:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1898c:	ldrb	r3, [sp, #106]	; 0x6a
   18990:	cmp	r3, #0
   18994:	beq	17ee0 <acl_create_entry@plt+0x12c5c>
   18998:	ldr	r1, [pc, #1180]	; 18e3c <acl_create_entry@plt+0x13bb8>
   1899c:	add	r0, sp, #100	; 0x64
   189a0:	mov	r2, #3
   189a4:	add	r1, pc, r1
   189a8:	bl	48b8 <memcmp@plt>
   189ac:	cmp	r0, #0
   189b0:	beq	17ee0 <acl_create_entry@plt+0x12c5c>
   189b4:	ldr	ip, [pc, #1156]	; 18e40 <acl_create_entry@plt+0x13bbc>
   189b8:	add	r6, sp, #484	; 0x1e4
   189bc:	ldrb	r2, [sp, #101]	; 0x65
   189c0:	mov	r1, #32
   189c4:	ldrb	r8, [sp, #100]	; 0x64
   189c8:	add	ip, pc, ip
   189cc:	ldrb	r7, [sp, #102]	; 0x66
   189d0:	mov	r3, r1
   189d4:	ldrb	lr, [sp, #103]	; 0x67
   189d8:	mov	r0, r6
   189dc:	ldrb	r9, [sp, #104]	; 0x68
   189e0:	str	ip, [sp]
   189e4:	ldrb	ip, [sp, #105]	; 0x69
   189e8:	str	r2, [sp, #8]
   189ec:	mov	r2, #1
   189f0:	str	r8, [sp, #4]
   189f4:	str	r7, [sp, #12]
   189f8:	str	lr, [sp, #16]
   189fc:	str	r9, [sp, #20]
   18a00:	str	ip, [sp, #24]
   18a04:	bl	4e4c <__snprintf_chk@plt>
   18a08:	mov	r1, #0
   18a0c:	mov	r2, r6
   18a10:	str	sl, [sp]
   18a14:	mov	r3, r1
   18a18:	mov	r0, r4
   18a1c:	bl	16054 <acl_create_entry@plt+0x10dd0>
   18a20:	b	17ee0 <acl_create_entry@plt+0x12c5c>
   18a24:	add	r3, sp, #84	; 0x54
   18a28:	mov	r1, #16
   18a2c:	str	r3, [sp, #48]	; 0x30
   18a30:	b	18360 <acl_create_entry@plt+0x130dc>
   18a34:	mov	r6, #0
   18a38:	b	1859c <acl_create_entry@plt+0x13318>
   18a3c:	mov	r1, r7
   18a40:	mov	r0, r4
   18a44:	bl	2216c <acl_create_entry@plt+0x1cee8>
   18a48:	cmp	r0, #0
   18a4c:	str	r0, [sp, #108]	; 0x6c
   18a50:	bne	181fc <acl_create_entry@plt+0x12f78>
   18a54:	b	17e34 <acl_create_entry@plt+0x12bb0>
   18a58:	mov	r0, #0
   18a5c:	str	r0, [sp, #56]	; 0x38
   18a60:	b	1832c <acl_create_entry@plt+0x130a8>
   18a64:	ldr	r8, [pc, #984]	; 18e44 <acl_create_entry@plt+0x13bc0>
   18a68:	ldr	r7, [pc, #984]	; 18e48 <acl_create_entry@plt+0x13bc4>
   18a6c:	add	r8, pc, r8
   18a70:	add	r7, pc, r7
   18a74:	b	18020 <acl_create_entry@plt+0x12d9c>
   18a78:	cmp	r0, #0
   18a7c:	bne	181c8 <acl_create_entry@plt+0x12f44>
   18a80:	b	17e34 <acl_create_entry@plt+0x12bb0>
   18a84:	ldr	r0, [pc, #960]	; 18e4c <acl_create_entry@plt+0x13bc8>
   18a88:	mov	r3, #0
   18a8c:	mov	r1, r3
   18a90:	str	r3, [sp, #88]	; 0x58
   18a94:	add	r0, pc, r0
   18a98:	str	r3, [sp, #92]	; 0x5c
   18a9c:	str	r3, [r2]
   18aa0:	bl	3c600 <acl_create_entry@plt+0x3737c>
   18aa4:	cmp	r0, #0
   18aa8:	ble	18c5c <acl_create_entry@plt+0x139d8>
   18aac:	ldr	r3, [pc, #924]	; 18e50 <acl_create_entry@plt+0x13bcc>
   18ab0:	mov	r2, #1
   18ab4:	add	r3, pc, r3
   18ab8:	str	r2, [r3]
   18abc:	ldr	r0, [sp, #88]	; 0x58
   18ac0:	bl	4b7c <free@plt>
   18ac4:	b	18168 <acl_create_entry@plt+0x12ee4>
   18ac8:	add	r0, sp, #744	; 0x2e8
   18acc:	add	r2, sp, #144	; 0x90
   18ad0:	mov	r1, #16
   18ad4:	mov	r3, r6
   18ad8:	str	r2, [r0, #-652]!	; 0xfffffd74
   18adc:	ldr	r2, [pc, #880]	; 18e54 <acl_create_entry@plt+0x13bd0>
   18ae0:	add	r2, pc, r2
   18ae4:	bl	37404 <acl_create_entry@plt+0x32180>
   18ae8:	mov	r1, r0
   18aec:	b	182a0 <acl_create_entry@plt+0x1301c>
   18af0:	ldr	r2, [pc, #864]	; 18e58 <acl_create_entry@plt+0x13bd4>
   18af4:	mov	r1, r6
   18af8:	ldr	r0, [sp, #48]	; 0x30
   18afc:	add	r2, pc, r2
   18b00:	ldr	r3, [sp, #56]	; 0x38
   18b04:	bl	37404 <acl_create_entry@plt+0x32180>
   18b08:	mov	r6, r0
   18b0c:	b	183c4 <acl_create_entry@plt+0x13140>
   18b10:	ldrb	r3, [r2, #2]
   18b14:	cmp	r3, #0
   18b18:	beq	187f0 <acl_create_entry@plt+0x1356c>
   18b1c:	b	187cc <acl_create_entry@plt+0x13548>
   18b20:	ldrb	r3, [r8, #2]
   18b24:	cmp	r3, #0
   18b28:	beq	187bc <acl_create_entry@plt+0x13538>
   18b2c:	b	1879c <acl_create_entry@plt+0x13518>
   18b30:	ldr	r1, [pc, #804]	; 18e5c <acl_create_entry@plt+0x13bd8>
   18b34:	mov	r0, r4
   18b38:	add	r1, pc, r1
   18b3c:	bl	20304 <acl_create_entry@plt+0x1b080>
   18b40:	cmp	r0, #0
   18b44:	beq	18a58 <acl_create_entry@plt+0x137d4>
   18b48:	mov	r1, #0
   18b4c:	mov	r2, #16
   18b50:	bl	4da4 <strtol@plt>
   18b54:	str	r0, [sp, #56]	; 0x38
   18b58:	b	1832c <acl_create_entry@plt+0x130a8>
   18b5c:	ldr	r0, [sp, #44]	; 0x2c
   18b60:	add	r6, sp, #484	; 0x1e4
   18b64:	ldr	r3, [pc, #756]	; 18e60 <acl_create_entry@plt+0x13bdc>
   18b68:	mov	r1, #16
   18b6c:	add	ip, sp, #144	; 0x90
   18b70:	str	ip, [sp, #8]
   18b74:	add	r3, pc, r3
   18b78:	str	r0, [sp, #4]
   18b7c:	str	r3, [sp]
   18b80:	mov	r0, r6
   18b84:	mov	r3, r1
   18b88:	bl	4e4c <__snprintf_chk@plt>
   18b8c:	cmp	r0, #15
   18b90:	bgt	185cc <acl_create_entry@plt+0x13348>
   18b94:	ldr	r2, [pc, #712]	; 18e64 <acl_create_entry@plt+0x13be0>
   18b98:	mov	r3, r6
   18b9c:	mov	r0, r4
   18ba0:	mov	r1, sl
   18ba4:	add	r2, pc, r2
   18ba8:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18bac:	b	185cc <acl_create_entry@plt+0x13348>
   18bb0:	ldr	r3, [sp, #44]	; 0x2c
   18bb4:	add	r6, sp, #484	; 0x1e4
   18bb8:	ldr	r2, [pc, #680]	; 18e68 <acl_create_entry@plt+0x13be4>
   18bbc:	mov	r1, #16
   18bc0:	add	ip, sp, #128	; 0x80
   18bc4:	mov	r0, r6
   18bc8:	add	r2, pc, r2
   18bcc:	str	r3, [sp, #4]
   18bd0:	str	r2, [sp]
   18bd4:	mov	r3, r1
   18bd8:	mov	r2, #1
   18bdc:	str	ip, [sp, #8]
   18be0:	bl	4e4c <__snprintf_chk@plt>
   18be4:	cmp	r0, #15
   18be8:	bgt	18618 <acl_create_entry@plt+0x13394>
   18bec:	ldr	r2, [pc, #632]	; 18e6c <acl_create_entry@plt+0x13be8>
   18bf0:	mov	r3, r6
   18bf4:	mov	r0, r4
   18bf8:	mov	r1, sl
   18bfc:	add	r2, pc, r2
   18c00:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18c04:	b	18618 <acl_create_entry@plt+0x13394>
   18c08:	ldr	r2, [pc, #608]	; 18e70 <acl_create_entry@plt+0x13bec>
   18c0c:	mov	r1, r7
   18c10:	ldr	r0, [sp, #48]	; 0x30
   18c14:	add	r2, pc, r2
   18c18:	bl	37404 <acl_create_entry@plt+0x32180>
   18c1c:	mov	r7, r0
   18c20:	b	18594 <acl_create_entry@plt+0x13310>
   18c24:	ldr	r2, [pc, #584]	; 18e74 <acl_create_entry@plt+0x13bf0>
   18c28:	mov	r3, r6
   18c2c:	mov	r0, r4
   18c30:	mov	r1, sl
   18c34:	add	r2, pc, r2
   18c38:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18c3c:	b	1860c <acl_create_entry@plt+0x13388>
   18c40:	ldr	r1, [pc, #560]	; 18e78 <acl_create_entry@plt+0x13bf4>
   18c44:	ldr	r0, [sp, #108]	; 0x6c
   18c48:	add	r1, pc, r1
   18c4c:	bl	20304 <acl_create_entry@plt+0x1b080>
   18c50:	cmp	r0, #0
   18c54:	bne	18210 <acl_create_entry@plt+0x12f8c>
   18c58:	b	182bc <acl_create_entry@plt+0x13038>
   18c5c:	ldr	r0, [pc, #536]	; 18e7c <acl_create_entry@plt+0x13bf8>
   18c60:	add	r1, sp, #88	; 0x58
   18c64:	add	r0, pc, r0
   18c68:	bl	3c600 <acl_create_entry@plt+0x3737c>
   18c6c:	cmp	r0, #0
   18c70:	ble	18abc <acl_create_entry@plt+0x13838>
   18c74:	ldr	r0, [sp, #88]	; 0x58
   18c78:	add	r1, sp, #92	; 0x5c
   18c7c:	bl	38dd0 <acl_create_entry@plt+0x33b4c>
   18c80:	ldr	r3, [sp, #92]	; 0x5c
   18c84:	cmp	r3, #0
   18c88:	bgt	18aac <acl_create_entry@plt+0x13828>
   18c8c:	b	18abc <acl_create_entry@plt+0x13838>
   18c90:	ldr	r1, [pc, #488]	; 18e80 <acl_create_entry@plt+0x13bfc>
   18c94:	mov	r0, r4
   18c98:	mov	r2, #0
   18c9c:	add	r1, pc, r1
   18ca0:	bl	2216c <acl_create_entry@plt+0x1cee8>
   18ca4:	cmp	r0, #0
   18ca8:	beq	17e34 <acl_create_entry@plt+0x12bb0>
   18cac:	bl	202c4 <acl_create_entry@plt+0x1b040>
   18cb0:	ldr	r1, [pc, #460]	; 18e84 <acl_create_entry@plt+0x13c00>
   18cb4:	add	r2, sp, #92	; 0x5c
   18cb8:	add	r1, pc, r1
   18cbc:	bl	4cf0 <sscanf@plt>
   18cc0:	cmp	r0, #1
   18cc4:	bne	17e34 <acl_create_entry@plt+0x12bb0>
   18cc8:	ldr	r3, [sp, #92]	; 0x5c
   18ccc:	cmp	r3, #0
   18cd0:	bne	18eb0 <acl_create_entry@plt+0x13c2c>
   18cd4:	ldrb	r3, [sp, #128]	; 0x80
   18cd8:	mov	r2, #3
   18cdc:	str	r2, [sp, #96]	; 0x60
   18ce0:	cmp	r3, #0
   18ce4:	bne	18f30 <acl_create_entry@plt+0x13cac>
   18ce8:	ldrb	r3, [sp, #112]	; 0x70
   18cec:	cmp	r3, #0
   18cf0:	beq	17e34 <acl_create_entry@plt+0x12bb0>
   18cf4:	ldr	r0, [sp, #44]	; 0x2c
   18cf8:	add	r6, sp, #484	; 0x1e4
   18cfc:	ldr	r2, [pc, #388]	; 18e88 <acl_create_entry@plt+0x13c04>
   18d00:	mov	r1, #16
   18d04:	mov	r3, r1
   18d08:	add	r2, pc, r2
   18d0c:	str	r0, [sp, #4]
   18d10:	str	r2, [sp]
   18d14:	mov	r0, r6
   18d18:	add	r2, sp, #112	; 0x70
   18d1c:	str	r2, [sp, #8]
   18d20:	add	r2, sp, #180	; 0xb4
   18d24:	str	r2, [sp, #12]
   18d28:	mov	r2, #1
   18d2c:	bl	4e4c <__snprintf_chk@plt>
   18d30:	cmp	r0, #15
   18d34:	bgt	17e34 <acl_create_entry@plt+0x12bb0>
   18d38:	ldr	r2, [pc, #332]	; 18e8c <acl_create_entry@plt+0x13c08>
   18d3c:	mov	r0, r4
   18d40:	mov	r1, sl
   18d44:	mov	r3, r6
   18d48:	add	r2, pc, r2
   18d4c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18d50:	b	17e34 <acl_create_entry@plt+0x12bb0>
   18d54:	andeq	r2, r5, r4, ror lr
   18d58:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18d5c:	andeq	r8, r3, r4, lsr sl
   18d60:	andeq	pc, r2, r8, asr #7
   18d64:	andeq	pc, r2, r0, ror #8
   18d68:	andeq	pc, r2, r0, asr r4	; <UNPREDICTABLE>
   18d6c:	andeq	ip, r2, r0, lsl #27
   18d70:	andeq	sp, r2, r8, lsl #13
   18d74:	andeq	sp, r2, r4, lsr #18
   18d78:			; <UNDEFINED> instruction: 0x0002f3b8
   18d7c:	andeq	pc, r2, r0, ror #7
   18d80:	andeq	pc, r2, ip, lsr #7
   18d84:	andeq	pc, r2, r8, ror r3	; <UNPREDICTABLE>
   18d88:	andeq	pc, r2, r0, asr r3	; <UNPREDICTABLE>
   18d8c:	andeq	pc, r2, r0, lsr r3	; <UNPREDICTABLE>
   18d90:	strdeq	pc, [r2], -r8
   18d94:	andeq	pc, r2, r0, lsl r2	; <UNPREDICTABLE>
   18d98:	andeq	pc, r2, ip, ror #5
   18d9c:	andeq	pc, r2, r8, ror r2	; <UNPREDICTABLE>
   18da0:	strdeq	pc, [r2], -ip
   18da4:	ldrdeq	pc, [r2], -r0
   18da8:	andeq	pc, r2, ip, ror r0	; <UNPREDICTABLE>
   18dac:	andeq	pc, r2, r0, ror r0	; <UNPREDICTABLE>
   18db0:			; <UNDEFINED> instruction: 0x00052eb0
   18db4:	muleq	r5, r4, lr
   18db8:	andeq	pc, r2, r0, lsl #5
   18dbc:	andeq	pc, r2, r4, asr #4
   18dc0:	andeq	pc, r2, ip, lsl r2	; <UNPREDICTABLE>
   18dc4:	strdeq	pc, [r2], -r0
   18dc8:	andeq	pc, r2, r8, asr #3
   18dcc:	andeq	pc, r2, r4, lsr #3
   18dd0:	andeq	r7, r3, r0, asr r2
   18dd4:	andeq	pc, r2, ip, asr r1	; <UNPREDICTABLE>
   18dd8:	andeq	pc, r2, r4, asr #2
   18ddc:	strdeq	pc, [r2], -ip
   18de0:	andeq	pc, r2, r4, ror #1
   18de4:	strheq	pc, [r2], -r0	; <UNPREDICTABLE>
   18de8:	andeq	r8, r2, r4, lsr r7
   18dec:	andeq	pc, r2, ip, lsr r0	; <UNPREDICTABLE>
   18df0:	andeq	pc, r2, ip, asr r0	; <UNPREDICTABLE>
   18df4:	andeq	pc, r2, r0, lsr #32
   18df8:	andeq	lr, r2, r0, asr pc
   18dfc:	andeq	lr, r2, ip, lsr pc
   18e00:	andeq	lr, r2, r0, ror #29
   18e04:	andeq	lr, r2, r4, lsl #26
   18e08:			; <UNDEFINED> instruction: 0x0002ecb4
   18e0c:	andeq	lr, r2, r0, asr #28
   18e10:	andeq	lr, r2, r0, lsr #28
   18e14:	andeq	lr, r2, r0, lsr #28
   18e18:	andeq	sl, r2, r8, ror fp
   18e1c:	andeq	pc, r2, r0, lsr #32
   18e20:	andeq	r6, r3, r4, lsl #15
   18e24:	andeq	lr, r2, ip, lsr #25
   18e28:	andeq	lr, r2, ip, asr #24
   18e2c:	andeq	pc, r2, ip, lsl r0	; <UNPREDICTABLE>
   18e30:	ldrdeq	lr, [r2], -r8
   18e34:	andeq	lr, r2, r0, ror #18
   18e38:	andeq	lr, r2, r8, lsr #18
   18e3c:	strdeq	lr, [r2], -r0
   18e40:	strdeq	lr, [r2], -r4
   18e44:	andeq	lr, r2, r0, asr r7
   18e48:	andeq	lr, r2, r4, ror r7
   18e4c:	andeq	lr, r2, r0, ror #18
   18e50:	andeq	r2, r5, r4, asr r5
   18e54:	andeq	lr, r2, r4, asr r9
   18e58:	andeq	lr, r2, ip, lsr r9
   18e5c:	strdeq	lr, [r2], -r0
   18e60:	andeq	lr, r2, ip, ror r7
   18e64:	andeq	lr, r2, r0, ror #17
   18e68:	andeq	lr, r2, r8, lsr #14
   18e6c:	strdeq	lr, [r2], -ip
   18e70:	andeq	lr, r2, r4, lsr #16
   18e74:	andeq	lr, r2, r4, ror #16
   18e78:	andeq	r4, r3, r8, lsr ip
   18e7c:	muleq	r2, ip, r7
   18e80:	andeq	lr, r2, r4, asr r8
   18e84:	andeq	lr, r2, r8, lsr #16
   18e88:	ldrdeq	lr, [r2], -r0
   18e8c:	andeq	lr, r2, r8, ror #14
   18e90:	andeq	lr, r2, ip, lsr #12
   18e94:	andeq	lr, r2, ip, ror #11
   18e98:	ldrdeq	lr, [r2], -r4
   18e9c:	muleq	r2, r4, r5
   18ea0:	andeq	lr, r2, r4, ror r3
   18ea4:	muleq	r2, ip, r3
   18ea8:	andeq	lr, r2, ip, lsr #8
   18eac:	andeq	lr, r2, ip, ror #3
   18eb0:	ldr	ip, [pc, #-40]	; 18e90 <acl_create_entry@plt+0x13c0c>
   18eb4:	mov	r1, #16
   18eb8:	str	r3, [sp, #4]
   18ebc:	mov	r2, r0
   18ec0:	add	ip, pc, ip
   18ec4:	mov	r3, r1
   18ec8:	add	r0, sp, #180	; 0xb4
   18ecc:	str	ip, [sp]
   18ed0:	bl	4e4c <__snprintf_chk@plt>
   18ed4:	b	18cd4 <acl_create_entry@plt+0x13a50>
   18ed8:	ldr	r3, [sp, #44]	; 0x2c
   18edc:	mov	r1, #16
   18ee0:	ldr	r2, [pc, #-84]	; 18e94 <acl_create_entry@plt+0x13c10>
   18ee4:	mov	r0, r9
   18ee8:	str	r7, [sp, #12]
   18eec:	add	r2, pc, r2
   18ef0:	str	r3, [sp, #4]
   18ef4:	str	r2, [sp]
   18ef8:	mov	r3, r1
   18efc:	add	r2, sp, #128	; 0x80
   18f00:	str	r2, [sp, #8]
   18f04:	mov	r2, #1
   18f08:	bl	4e4c <__snprintf_chk@plt>
   18f0c:	cmp	r0, #15
   18f10:	bgt	1880c <acl_create_entry@plt+0x13588>
   18f14:	ldr	r2, [pc, #-132]	; 18e98 <acl_create_entry@plt+0x13c14>
   18f18:	mov	r0, r4
   18f1c:	mov	r1, sl
   18f20:	mov	r3, r9
   18f24:	add	r2, pc, r2
   18f28:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18f2c:	b	1880c <acl_create_entry@plt+0x13588>
   18f30:	ldr	r3, [sp, #44]	; 0x2c
   18f34:	add	r6, sp, #484	; 0x1e4
   18f38:	ldr	r2, [pc, #-164]	; 18e9c <acl_create_entry@plt+0x13c18>
   18f3c:	mov	r1, #16
   18f40:	mov	r0, r6
   18f44:	add	r2, pc, r2
   18f48:	str	r3, [sp, #4]
   18f4c:	str	r2, [sp]
   18f50:	mov	r3, r1
   18f54:	add	r2, sp, #128	; 0x80
   18f58:	str	r2, [sp, #8]
   18f5c:	add	r2, sp, #180	; 0xb4
   18f60:	str	r2, [sp, #12]
   18f64:	mov	r2, #1
   18f68:	bl	4e4c <__snprintf_chk@plt>
   18f6c:	cmp	r0, #15
   18f70:	bgt	18ce8 <acl_create_entry@plt+0x13a64>
   18f74:	ldr	r2, [pc, #-220]	; 18ea0 <acl_create_entry@plt+0x13c1c>
   18f78:	mov	r3, r6
   18f7c:	mov	r0, r4
   18f80:	mov	r1, sl
   18f84:	add	r2, pc, r2
   18f88:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   18f8c:	b	18ce8 <acl_create_entry@plt+0x13a64>
   18f90:	bl	4f6c <__stack_chk_fail@plt>
   18f94:	ldr	r0, [pc, #-248]	; 18ea4 <acl_create_entry@plt+0x13c20>
   18f98:	mov	r2, #348	; 0x15c
   18f9c:	ldr	r1, [pc, #-252]	; 18ea8 <acl_create_entry@plt+0x13c24>
   18fa0:	ldr	r3, [pc, #-252]	; 18eac <acl_create_entry@plt+0x13c28>
   18fa4:	add	r0, pc, r0
   18fa8:	add	r1, pc, r1
   18fac:	add	r3, pc, r3
   18fb0:	bl	33308 <acl_create_entry@plt+0x2e084>
   18fb4:	mov	r4, r0
   18fb8:	ldr	r0, [sp, #88]	; 0x58
   18fbc:	bl	4b7c <free@plt>
   18fc0:	mov	r0, r4
   18fc4:	bl	51d0 <_Unwind_Resume@plt>
   18fc8:	mov	r4, r0
   18fcc:	mov	r0, r6
   18fd0:	bl	4eac <closedir@plt>
   18fd4:	b	18fc0 <acl_create_entry@plt+0x13d3c>
   18fd8:	cmp	r6, #0
   18fdc:	mov	r4, r0
   18fe0:	bne	18fcc <acl_create_entry@plt+0x13d48>
   18fe4:	b	18fc0 <acl_create_entry@plt+0x13d3c>
   18fe8:	mov	r4, r0
   18fec:	b	18fc0 <acl_create_entry@plt+0x13d3c>
   18ff0:	push	{lr}		; (str lr, [sp, #-4]!)
   18ff4:	sub	sp, sp, #12
   18ff8:	bl	342fc <acl_create_entry@plt+0x2f078>
   18ffc:	cmp	r0, #6
   19000:	bgt	19020 <acl_create_entry@plt+0x13d9c>
   19004:	ldr	r3, [pc, #80]	; 1905c <acl_create_entry@plt+0x13dd8>
   19008:	ldr	r0, [pc, r3]
   1900c:	cmp	r0, #0
   19010:	beq	19054 <acl_create_entry@plt+0x13dd0>
   19014:	add	sp, sp, #12
   19018:	pop	{lr}		; (ldr lr, [sp], #4)
   1901c:	b	1c2d8 <acl_create_entry@plt+0x17054>
   19020:	ldr	lr, [pc, #56]	; 19060 <acl_create_entry@plt+0x13ddc>
   19024:	mov	r1, #0
   19028:	ldr	ip, [pc, #52]	; 19064 <acl_create_entry@plt+0x13de0>
   1902c:	mov	r3, #93	; 0x5d
   19030:	ldr	r2, [pc, #48]	; 19068 <acl_create_entry@plt+0x13de4>
   19034:	add	lr, pc, lr
   19038:	add	ip, pc, ip
   1903c:	str	lr, [sp]
   19040:	add	r2, pc, r2
   19044:	str	ip, [sp, #4]
   19048:	mov	r0, #7
   1904c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   19050:	b	19004 <acl_create_entry@plt+0x13d80>
   19054:	add	sp, sp, #12
   19058:	pop	{pc}		; (ldr pc, [sp], #4)
   1905c:	andeq	r2, r5, r4, lsl #1
   19060:	andeq	lr, r2, r0, lsr #10
   19064:	andeq	lr, r2, ip, ror r5
   19068:	andeq	lr, r2, ip, asr #10
   1906c:	push	{r4, r5, r6, r7, lr}
   19070:	sub	sp, sp, #36	; 0x24
   19074:	ldr	lr, [pc, #600]	; 192d4 <acl_create_entry@plt+0x14050>
   19078:	mov	ip, #0
   1907c:	ldr	r4, [pc, #596]	; 192d8 <acl_create_entry@plt+0x14054>
   19080:	cmp	r1, #1
   19084:	add	lr, pc, lr
   19088:	mov	r5, r0
   1908c:	mov	r6, r3
   19090:	ldr	r4, [lr, r4]
   19094:	str	ip, [sp, #16]
   19098:	str	ip, [sp, #20]
   1909c:	ldr	ip, [r4]
   190a0:	str	ip, [sp, #28]
   190a4:	ble	19118 <acl_create_entry@plt+0x13e94>
   190a8:	bl	342fc <acl_create_entry@plt+0x2f078>
   190ac:	cmp	r0, #2
   190b0:	movle	r0, #0
   190b4:	movle	r5, #1
   190b8:	bgt	190dc <acl_create_entry@plt+0x13e58>
   190bc:	bl	4b7c <free@plt>
   190c0:	ldr	r2, [sp, #28]
   190c4:	ldr	r3, [r4]
   190c8:	mov	r0, r5
   190cc:	cmp	r2, r3
   190d0:	bne	192bc <acl_create_entry@plt+0x14038>
   190d4:	add	sp, sp, #36	; 0x24
   190d8:	pop	{r4, r5, r6, r7, pc}
   190dc:	ldr	lr, [pc, #504]	; 192dc <acl_create_entry@plt+0x14058>
   190e0:	mov	r0, #3
   190e4:	ldr	ip, [pc, #500]	; 192e0 <acl_create_entry@plt+0x1405c>
   190e8:	mov	r1, #0
   190ec:	ldr	r2, [pc, #496]	; 192e4 <acl_create_entry@plt+0x14060>
   190f0:	add	lr, pc, lr
   190f4:	add	ip, pc, ip
   190f8:	mov	r3, #35	; 0x23
   190fc:	add	r2, pc, r2
   19100:	str	lr, [sp]
   19104:	str	ip, [sp, #4]
   19108:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1910c:	ldr	r0, [sp, #16]
   19110:	mov	r5, #1
   19114:	b	190bc <acl_create_entry@plt+0x13e38>
   19118:	ldr	r3, [pc, #456]	; 192e8 <acl_create_entry@plt+0x14064>
   1911c:	mov	r1, r0
   19120:	add	r2, sp, #16
   19124:	add	r3, pc, r3
   19128:	ldr	r0, [r3]
   1912c:	bl	1cbd8 <acl_create_entry@plt+0x17954>
   19130:	cmp	r0, #0
   19134:	blt	19150 <acl_create_entry@plt+0x13ecc>
   19138:	ldr	r2, [pc, #428]	; 192ec <acl_create_entry@plt+0x14068>
   1913c:	mov	r0, r5
   19140:	mov	r1, r6
   19144:	ldr	r3, [sp, #16]
   19148:	add	r2, pc, r2
   1914c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   19150:	ldr	r3, [pc, #408]	; 192f0 <acl_create_entry@plt+0x1406c>
   19154:	mov	r1, r5
   19158:	add	r2, sp, #24
   1915c:	add	r3, pc, r3
   19160:	ldr	r0, [r3]
   19164:	bl	1c2f0 <acl_create_entry@plt+0x1706c>
   19168:	subs	r7, r0, #0
   1916c:	blt	191dc <acl_create_entry@plt+0x13f58>
   19170:	ldr	r0, [pc, #380]	; 192f4 <acl_create_entry@plt+0x14070>
   19174:	mov	r2, r5
   19178:	ldr	r1, [sp, #24]
   1917c:	add	r3, sp, #20
   19180:	add	r0, pc, r0
   19184:	ldr	r0, [r0]
   19188:	bl	1c630 <acl_create_entry@plt+0x173ac>
   1918c:	subs	r7, r0, #0
   19190:	blt	19224 <acl_create_entry@plt+0x13fa0>
   19194:	ldr	r3, [sp, #24]
   19198:	mov	r0, r5
   1919c:	ldr	r2, [pc, #340]	; 192f8 <acl_create_entry@plt+0x14074>
   191a0:	mov	r1, r6
   191a4:	add	r2, pc, r2
   191a8:	ldr	r3, [r3]
   191ac:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   191b0:	ldr	r3, [sp, #20]
   191b4:	cmp	r3, #0
   191b8:	beq	192b0 <acl_create_entry@plt+0x1402c>
   191bc:	ldr	r2, [pc, #312]	; 192fc <acl_create_entry@plt+0x14078>
   191c0:	mov	r0, r5
   191c4:	mov	r1, r6
   191c8:	add	r2, pc, r2
   191cc:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   191d0:	ldr	r0, [sp, #16]
   191d4:	mov	r5, #0
   191d8:	b	190bc <acl_create_entry@plt+0x13e38>
   191dc:	cmn	r7, #2
   191e0:	beq	19270 <acl_create_entry@plt+0x13fec>
   191e4:	bl	342fc <acl_create_entry@plt+0x2f078>
   191e8:	cmp	r0, #2
   191ec:	ble	1910c <acl_create_entry@plt+0x13e88>
   191f0:	ldr	lr, [pc, #264]	; 19300 <acl_create_entry@plt+0x1407c>
   191f4:	mov	r1, r7
   191f8:	ldr	ip, [pc, #260]	; 19304 <acl_create_entry@plt+0x14080>
   191fc:	mov	r0, #3
   19200:	ldr	r2, [pc, #256]	; 19308 <acl_create_entry@plt+0x14084>
   19204:	add	lr, pc, lr
   19208:	add	ip, pc, ip
   1920c:	mov	r3, #49	; 0x31
   19210:	add	r2, pc, r2
   19214:	str	lr, [sp]
   19218:	str	ip, [sp, #4]
   1921c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   19220:	b	1910c <acl_create_entry@plt+0x13e88>
   19224:	bl	342fc <acl_create_entry@plt+0x2f078>
   19228:	cmp	r0, #2
   1922c:	ble	1910c <acl_create_entry@plt+0x13e88>
   19230:	mov	r0, r5
   19234:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19238:	ldr	r2, [pc, #204]	; 1930c <acl_create_entry@plt+0x14088>
   1923c:	mov	r1, r7
   19240:	ldr	ip, [pc, #200]	; 19310 <acl_create_entry@plt+0x1408c>
   19244:	mov	r3, #56	; 0x38
   19248:	add	r2, pc, r2
   1924c:	str	r2, [sp, #4]
   19250:	ldr	r2, [pc, #188]	; 19314 <acl_create_entry@plt+0x14090>
   19254:	add	ip, pc, ip
   19258:	str	r0, [sp, #8]
   1925c:	mov	r0, #3
   19260:	str	ip, [sp]
   19264:	add	r2, pc, r2
   19268:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1926c:	b	1910c <acl_create_entry@plt+0x13e88>
   19270:	bl	342fc <acl_create_entry@plt+0x2f078>
   19274:	cmp	r0, #6
   19278:	ble	191d0 <acl_create_entry@plt+0x13f4c>
   1927c:	ldr	lr, [pc, #148]	; 19318 <acl_create_entry@plt+0x14094>
   19280:	mov	r0, #7
   19284:	ldr	ip, [pc, #144]	; 1931c <acl_create_entry@plt+0x14098>
   19288:	mov	r1, #0
   1928c:	ldr	r2, [pc, #140]	; 19320 <acl_create_entry@plt+0x1409c>
   19290:	add	lr, pc, lr
   19294:	add	ip, pc, ip
   19298:	mov	r3, #46	; 0x2e
   1929c:	add	r2, pc, r2
   192a0:	str	lr, [sp]
   192a4:	str	ip, [sp, #4]
   192a8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   192ac:	b	191d0 <acl_create_entry@plt+0x13f4c>
   192b0:	mov	r5, r3
   192b4:	ldr	r0, [sp, #16]
   192b8:	b	190bc <acl_create_entry@plt+0x13e38>
   192bc:	bl	4f6c <__stack_chk_fail@plt>
   192c0:	mov	r4, r0
   192c4:	ldr	r0, [sp, #16]
   192c8:	bl	4b7c <free@plt>
   192cc:	mov	r0, r4
   192d0:	bl	51d0 <_Unwind_Resume@plt>
   192d4:	andeq	r1, r5, ip, ror fp
   192d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   192dc:	andeq	lr, r2, r4, lsl #9
   192e0:	strdeq	lr, [r2], -r0
   192e4:	muleq	r2, r0, r4
   192e8:	andeq	r1, r5, r8, ror #30
   192ec:	andeq	lr, r2, r0, asr #9
   192f0:	andeq	r1, r5, r0, lsr pc
   192f4:	andeq	r1, r5, ip, lsl #30
   192f8:	andeq	lr, r2, r4, ror #9
   192fc:	ldrdeq	lr, [r2], -r4
   19300:	andeq	lr, r2, r0, ror r3
   19304:	andeq	lr, r2, r8, lsr r4
   19308:	andeq	lr, r2, ip, ror r3
   1930c:	andeq	lr, r2, r8, lsl r4
   19310:	andeq	lr, r2, r0, lsr #6
   19314:	andeq	lr, r2, r8, lsr #6
   19318:	andeq	lr, r2, r4, ror #5
   1931c:	andeq	lr, r2, r4, lsl #7
   19320:	strdeq	lr, [r2], -r0
   19324:	push	{r4, r5, lr}
   19328:	sub	sp, sp, #12
   1932c:	ldr	r4, [pc, #84]	; 19388 <acl_create_entry@plt+0x14104>
   19330:	mov	r5, #0
   19334:	add	r4, pc, r4
   19338:	ldr	r0, [r4]
   1933c:	bl	1bc98 <acl_create_entry@plt+0x16a14>
   19340:	str	r5, [r4]
   19344:	bl	342fc <acl_create_entry@plt+0x2f078>
   19348:	cmp	r0, #6
   1934c:	ble	19380 <acl_create_entry@plt+0x140fc>
   19350:	ldr	lr, [pc, #52]	; 1938c <acl_create_entry@plt+0x14108>
   19354:	mov	r1, r5
   19358:	ldr	ip, [pc, #48]	; 19390 <acl_create_entry@plt+0x1410c>
   1935c:	mov	r0, #7
   19360:	ldr	r2, [pc, #44]	; 19394 <acl_create_entry@plt+0x14110>
   19364:	add	lr, pc, lr
   19368:	add	ip, pc, ip
   1936c:	mov	r3, #89	; 0x59
   19370:	add	r2, pc, r2
   19374:	str	lr, [sp]
   19378:	str	ip, [sp, #4]
   1937c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   19380:	add	sp, sp, #12
   19384:	pop	{r4, r5, pc}
   19388:	andeq	r1, r5, r8, asr sp
   1938c:	ldrdeq	lr, [r2], -r4
   19390:	andeq	lr, r2, r0, asr #6
   19394:	andeq	lr, r2, ip, lsl r2
   19398:	push	{r4, r5, lr}
   1939c:	sub	sp, sp, #12
   193a0:	ldr	r4, [pc, #124]	; 19424 <acl_create_entry@plt+0x141a0>
   193a4:	add	r4, pc, r4
   193a8:	ldr	r5, [r4]
   193ac:	cmp	r5, #0
   193b0:	beq	193c0 <acl_create_entry@plt+0x1413c>
   193b4:	mov	r0, #0
   193b8:	add	sp, sp, #12
   193bc:	pop	{r4, r5, pc}
   193c0:	mov	r0, r4
   193c4:	bl	1bcc8 <acl_create_entry@plt+0x16a44>
   193c8:	cmp	r0, #0
   193cc:	blt	193b8 <acl_create_entry@plt+0x14134>
   193d0:	ldr	r0, [r4]
   193d4:	bl	1bd14 <acl_create_entry@plt+0x16a90>
   193d8:	cmp	r0, #0
   193dc:	blt	193b8 <acl_create_entry@plt+0x14134>
   193e0:	bl	342fc <acl_create_entry@plt+0x2f078>
   193e4:	cmp	r0, #6
   193e8:	ble	193b4 <acl_create_entry@plt+0x14130>
   193ec:	ldr	lr, [pc, #52]	; 19428 <acl_create_entry@plt+0x141a4>
   193f0:	mov	r0, #7
   193f4:	ldr	ip, [pc, #48]	; 1942c <acl_create_entry@plt+0x141a8>
   193f8:	mov	r1, r5
   193fc:	ldr	r2, [pc, #44]	; 19430 <acl_create_entry@plt+0x141ac>
   19400:	add	lr, pc, lr
   19404:	add	ip, pc, ip
   19408:	mov	r3, #82	; 0x52
   1940c:	add	r2, pc, r2
   19410:	str	lr, [sp]
   19414:	str	ip, [sp, #4]
   19418:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1941c:	mov	r0, r5
   19420:	b	193b8 <acl_create_entry@plt+0x14134>
   19424:	andeq	r1, r5, r8, ror #25
   19428:	andeq	lr, r2, ip, lsl r1
   1942c:	andeq	lr, r2, ip, asr #5
   19430:	andeq	lr, r2, r0, lsl #3
   19434:	push	{r4, r5, r6, lr}
   19438:	subs	r5, r0, #0
   1943c:	mov	r6, r1
   19440:	beq	19484 <acl_create_entry@plt+0x14200>
   19444:	mov	r4, r5
   19448:	b	19470 <acl_create_entry@plt+0x141ec>
   1944c:	bl	520c <strcmp@plt>
   19450:	cmp	r0, #0
   19454:	mov	r0, r4
   19458:	bne	19484 <acl_create_entry@plt+0x14200>
   1945c:	bl	217cc <acl_create_entry@plt+0x1c548>
   19460:	mov	r5, r4
   19464:	cmp	r0, #0
   19468:	beq	1948c <acl_create_entry@plt+0x14208>
   1946c:	mov	r4, r0
   19470:	mov	r0, r4
   19474:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   19478:	mov	r1, r6
   1947c:	cmp	r0, #0
   19480:	bne	1944c <acl_create_entry@plt+0x141c8>
   19484:	mov	r0, r5
   19488:	pop	{r4, r5, r6, pc}
   1948c:	mov	r5, r4
   19490:	mov	r0, r5
   19494:	pop	{r4, r5, r6, pc}
   19498:	push	{r1, r2, r3}
   1949c:	mov	r1, #1
   194a0:	push	{r4, r5, r6, lr}
   194a4:	sub	sp, sp, #28
   194a8:	ldr	lr, [pc, #172]	; 1955c <acl_create_entry@plt+0x142d8>
   194ac:	add	ip, sp, #48	; 0x30
   194b0:	ldr	r4, [pc, #168]	; 19560 <acl_create_entry@plt+0x142dc>
   194b4:	mov	r6, r0
   194b8:	add	lr, pc, lr
   194bc:	mov	r3, ip
   194c0:	ldr	r2, [sp, #44]	; 0x2c
   194c4:	add	r0, sp, #12
   194c8:	ldr	r5, [lr, r4]
   194cc:	str	ip, [sp, #8]
   194d0:	ldr	ip, [r5]
   194d4:	str	ip, [sp, #20]
   194d8:	bl	523c <__vasprintf_chk@plt>
   194dc:	subs	r4, r0, #0
   194e0:	blt	19534 <acl_create_entry@plt+0x142b0>
   194e4:	ldr	r2, [r6]
   194e8:	ldr	r3, [sp, #12]
   194ec:	cmp	r2, #0
   194f0:	streq	r3, [r6]
   194f4:	beq	19534 <acl_create_entry@plt+0x142b0>
   194f8:	str	r2, [sp]
   194fc:	mov	r1, #1
   19500:	ldr	r2, [pc, #92]	; 19564 <acl_create_entry@plt+0x142e0>
   19504:	add	r0, sp, #16
   19508:	add	r2, pc, r2
   1950c:	bl	4bf4 <__asprintf_chk@plt>
   19510:	mov	r4, r0
   19514:	ldr	r0, [sp, #12]
   19518:	bl	4b7c <free@plt>
   1951c:	cmp	r4, #0
   19520:	blt	19534 <acl_create_entry@plt+0x142b0>
   19524:	ldr	r0, [r6]
   19528:	bl	4b7c <free@plt>
   1952c:	ldr	r3, [sp, #16]
   19530:	str	r3, [r6]
   19534:	ldr	r2, [sp, #20]
   19538:	mov	r0, r4
   1953c:	ldr	r3, [r5]
   19540:	cmp	r2, r3
   19544:	bne	19558 <acl_create_entry@plt+0x142d4>
   19548:	add	sp, sp, #28
   1954c:	pop	{r4, r5, r6, lr}
   19550:	add	sp, sp, #12
   19554:	bx	lr
   19558:	bl	4f6c <__stack_chk_fail@plt>
   1955c:	andeq	r1, r5, r8, asr #14
   19560:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   19564:	muleq	r2, r8, r3
   19568:	push	{r4, lr}
   1956c:	mov	r4, r1
   19570:	bl	202d0 <acl_create_entry@plt+0x1b04c>
   19574:	mov	r1, #0
   19578:	mov	r2, #10
   1957c:	bl	4d20 <strtoul@plt>
   19580:	mov	r3, r0
   19584:	cmp	r3, #255	; 0xff
   19588:	mov	r0, r4
   1958c:	bls	195a8 <acl_create_entry@plt+0x14324>
   19590:	ldr	r1, [pc, #36]	; 195bc <acl_create_entry@plt+0x14338>
   19594:	uxth	r2, r3
   19598:	pop	{r4, lr}
   1959c:	add	r1, pc, r1
   195a0:	lsr	r3, r3, #16
   195a4:	b	19498 <acl_create_entry@plt+0x14214>
   195a8:	ldr	r1, [pc, #16]	; 195c0 <acl_create_entry@plt+0x1433c>
   195ac:	mov	r2, r3
   195b0:	pop	{r4, lr}
   195b4:	add	r1, pc, r1
   195b8:	b	19498 <acl_create_entry@plt+0x14214>
   195bc:	muleq	r2, ip, r1
   195c0:	andeq	lr, r2, ip, ror r1
   195c4:	ldr	ip, [pc, #3972]	; 1a550 <acl_create_entry@plt+0x152cc>
   195c8:	mov	r2, #0
   195cc:	ldr	r1, [pc, #3968]	; 1a554 <acl_create_entry@plt+0x152d0>
   195d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   195d4:	add	ip, pc, ip
   195d8:	sub	sp, sp, #604	; 0x25c
   195dc:	ldr	r5, [pc, #3956]	; 1a558 <acl_create_entry@plt+0x152d4>
   195e0:	ldr	fp, [pc, #3956]	; 1a55c <acl_create_entry@plt+0x152d8>
   195e4:	str	r0, [sp, #16]
   195e8:	add	r5, pc, r5
   195ec:	str	r3, [sp, #32]
   195f0:	mov	r3, ip
   195f4:	str	r2, [sp, #28]
   195f8:	add	fp, pc, fp
   195fc:	ldr	r1, [ip, r1]
   19600:	mov	ip, #1
   19604:	str	ip, [sp, #40]	; 0x28
   19608:	ldr	ip, [pc, #3920]	; 1a560 <acl_create_entry@plt+0x152dc>
   1960c:	ldr	r3, [r1]
   19610:	add	ip, pc, ip
   19614:	str	ip, [sp, #20]
   19618:	ldr	ip, [pc, #3908]	; 1a564 <acl_create_entry@plt+0x152e0>
   1961c:	ldr	sl, [pc, #3908]	; 1a568 <acl_create_entry@plt+0x152e4>
   19620:	add	ip, pc, ip
   19624:	str	ip, [sp, #24]
   19628:	ldr	ip, [pc, #3900]	; 1a56c <acl_create_entry@plt+0x152e8>
   1962c:	add	sl, pc, sl
   19630:	str	r1, [sp, #44]	; 0x2c
   19634:	add	ip, pc, ip
   19638:	str	ip, [sp, #36]	; 0x24
   1963c:	ldr	ip, [sp, #16]
   19640:	str	r3, [sp, #596]	; 0x254
   19644:	cmp	ip, #0
   19648:	str	r2, [sp, #60]	; 0x3c
   1964c:	beq	19938 <acl_create_entry@plt+0x146b4>
   19650:	mov	r6, #0
   19654:	mov	r4, ip
   19658:	mov	r9, r6
   1965c:	str	r6, [sp, #12]
   19660:	b	1974c <acl_create_entry@plt+0x144c8>
   19664:	mov	r0, r6
   19668:	mov	r1, fp
   1966c:	bl	520c <strcmp@plt>
   19670:	cmp	r0, #0
   19674:	beq	199e0 <acl_create_entry@plt+0x1475c>
   19678:	mov	r0, r6
   1967c:	mov	r1, sl
   19680:	bl	520c <strcmp@plt>
   19684:	subs	r7, r0, #0
   19688:	beq	19a4c <acl_create_entry@plt+0x147c8>
   1968c:	ldrb	r7, [r6]
   19690:	cmp	r7, #117	; 0x75
   19694:	bne	19950 <acl_create_entry@plt+0x146cc>
   19698:	ldrb	r3, [r6, #1]
   1969c:	cmp	r3, #115	; 0x73
   196a0:	bne	19950 <acl_create_entry@plt+0x146cc>
   196a4:	ldrb	r3, [r6, #2]
   196a8:	cmp	r3, #98	; 0x62
   196ac:	bne	19950 <acl_create_entry@plt+0x146cc>
   196b0:	ldrb	r3, [r6, #3]
   196b4:	cmp	r3, #0
   196b8:	bne	19950 <acl_create_entry@plt+0x146cc>
   196bc:	mov	r0, r4
   196c0:	bl	22130 <acl_create_entry@plt+0x1ceac>
   196c4:	subs	r6, r0, #0
   196c8:	beq	19738 <acl_create_entry@plt+0x144b4>
   196cc:	ldr	r1, [pc, #3740]	; 1a570 <acl_create_entry@plt+0x152ec>
   196d0:	add	r1, pc, r1
   196d4:	bl	520c <strcmp@plt>
   196d8:	cmp	r0, #0
   196dc:	beq	196f8 <acl_create_entry@plt+0x14474>
   196e0:	ldr	r1, [pc, #3724]	; 1a574 <acl_create_entry@plt+0x152f0>
   196e4:	mov	r0, r6
   196e8:	add	r1, pc, r1
   196ec:	bl	520c <strcmp@plt>
   196f0:	cmp	r0, #0
   196f4:	bne	19738 <acl_create_entry@plt+0x144b4>
   196f8:	mov	r0, r4
   196fc:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19700:	mov	r1, #45	; 0x2d
   19704:	bl	49e4 <strchr@plt>
   19708:	subs	r6, r0, #0
   1970c:	beq	19738 <acl_create_entry@plt+0x144b4>
   19710:	ldr	r1, [pc, #3680]	; 1a578 <acl_create_entry@plt+0x152f4>
   19714:	mov	r0, r4
   19718:	add	r1, pc, r1
   1971c:	bl	19434 <acl_create_entry@plt+0x141b0>
   19720:	ldr	r1, [pc, #3668]	; 1a57c <acl_create_entry@plt+0x152f8>
   19724:	add	r2, r6, #1
   19728:	add	r1, pc, r1
   1972c:	mov	r4, r0
   19730:	add	r0, sp, #60	; 0x3c
   19734:	bl	19498 <acl_create_entry@plt+0x14214>
   19738:	mov	r9, #1
   1973c:	mov	r0, r4
   19740:	bl	217cc <acl_create_entry@plt+0x1c548>
   19744:	subs	r4, r0, #0
   19748:	beq	197e4 <acl_create_entry@plt+0x14560>
   1974c:	mov	r0, r4
   19750:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   19754:	subs	r6, r0, #0
   19758:	beq	1973c <acl_create_entry@plt+0x144b8>
   1975c:	mov	r1, r5
   19760:	bl	520c <strcmp@plt>
   19764:	cmp	r0, #0
   19768:	bne	19664 <acl_create_entry@plt+0x143e0>
   1976c:	ldr	r3, [sp, #60]	; 0x3c
   19770:	cmp	r3, #0
   19774:	bne	1973c <acl_create_entry@plt+0x144b8>
   19778:	mov	r0, r4
   1977c:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19780:	ldr	r1, [pc, #3576]	; 1a580 <acl_create_entry@plt+0x152fc>
   19784:	mov	r2, #3
   19788:	add	r1, pc, r1
   1978c:	mov	r6, r0
   19790:	bl	5164 <strncmp@plt>
   19794:	cmp	r0, #0
   19798:	bne	19da8 <acl_create_entry@plt+0x14b24>
   1979c:	cmn	r6, #3
   197a0:	beq	19da8 <acl_create_entry@plt+0x14b24>
   197a4:	ldrb	r7, [r6, #3]
   197a8:	ldr	r0, [pc, #3540]	; 1a584 <acl_create_entry@plt+0x15300>
   197ac:	mov	r1, r7
   197b0:	add	r0, pc, r0
   197b4:	bl	49e4 <strchr@plt>
   197b8:	cmp	r0, #0
   197bc:	beq	19da8 <acl_create_entry@plt+0x14b24>
   197c0:	ldr	r1, [pc, #3520]	; 1a588 <acl_create_entry@plt+0x15304>
   197c4:	mov	r2, r7
   197c8:	add	r0, sp, #60	; 0x3c
   197cc:	add	r1, pc, r1
   197d0:	bl	19498 <acl_create_entry@plt+0x14214>
   197d4:	mov	r0, r4
   197d8:	bl	217cc <acl_create_entry@plt+0x1c548>
   197dc:	subs	r4, r0, #0
   197e0:	bne	1974c <acl_create_entry@plt+0x144c8>
   197e4:	ldr	r6, [sp, #12]
   197e8:	cmp	r6, #0
   197ec:	beq	1993c <acl_create_entry@plt+0x146b8>
   197f0:	ldr	r0, [sp, #16]
   197f4:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   197f8:	ldr	r1, [pc, #3468]	; 1a58c <acl_create_entry@plt+0x15308>
   197fc:	add	r1, pc, r1
   19800:	bl	38668 <acl_create_entry@plt+0x333e4>
   19804:	cmp	r0, #0
   19808:	beq	19814 <acl_create_entry@plt+0x14590>
   1980c:	cmp	r9, #0
   19810:	beq	19d98 <acl_create_entry@plt+0x14b14>
   19814:	ldr	r3, [sp, #60]	; 0x3c
   19818:	cmp	r3, #0
   1981c:	beq	1a8e0 <acl_create_entry@plt+0x1565c>
   19820:	ldrb	r2, [r3]
   19824:	cmp	r2, #0
   19828:	movne	r0, r3
   1982c:	movne	r1, #0
   19830:	movne	r4, #95	; 0x5f
   19834:	bne	19870 <acl_create_entry@plt+0x145ec>
   19838:	b	198e8 <acl_create_entry@plt+0x14664>
   1983c:	cmp	r2, #45	; 0x2d
   19840:	beq	19888 <acl_create_entry@plt+0x14604>
   19844:	cmp	r1, #0
   19848:	beq	19864 <acl_create_entry@plt+0x145e0>
   1984c:	add	ip, sp, #600	; 0x258
   19850:	add	r2, ip, r1
   19854:	ldrb	ip, [r2, #-517]	; 0xfffffdfb
   19858:	cmp	ip, #95	; 0x5f
   1985c:	strbne	r4, [r2, #-516]	; 0xfffffdfc
   19860:	addne	r1, r1, #1
   19864:	ldrb	r2, [r0, #1]!
   19868:	cmp	r2, #0
   1986c:	beq	198a4 <acl_create_entry@plt+0x14620>
   19870:	bic	ip, r2, #32
   19874:	sub	lr, r2, #48	; 0x30
   19878:	sub	ip, ip, #65	; 0x41
   1987c:	cmp	ip, #25
   19880:	cmphi	lr, #9
   19884:	bhi	1983c <acl_create_entry@plt+0x145b8>
   19888:	add	lr, sp, #600	; 0x258
   1988c:	add	ip, lr, r1
   19890:	add	r1, r1, #1
   19894:	strb	r2, [ip, #-516]	; 0xfffffdfc
   19898:	ldrb	r2, [r0, #1]!
   1989c:	cmp	r2, #0
   198a0:	bne	19870 <acl_create_entry@plt+0x145ec>
   198a4:	cmp	r1, #0
   198a8:	beq	198e8 <acl_create_entry@plt+0x14664>
   198ac:	sub	r2, r1, #1
   198b0:	add	lr, sp, #600	; 0x258
   198b4:	add	r0, lr, r2
   198b8:	ldrb	r0, [r0, #-516]	; 0xfffffdfc
   198bc:	cmp	r0, #95	; 0x5f
   198c0:	beq	198e0 <acl_create_entry@plt+0x1465c>
   198c4:	b	1a0c4 <acl_create_entry@plt+0x14e40>
   198c8:	sub	r1, r2, #1
   198cc:	add	r0, sp, #84	; 0x54
   198d0:	ldrb	r0, [r1, r0]
   198d4:	cmp	r0, #95	; 0x5f
   198d8:	bne	198ec <acl_create_entry@plt+0x14668>
   198dc:	mov	r2, r1
   198e0:	cmp	r2, #0
   198e4:	bne	198c8 <acl_create_entry@plt+0x14644>
   198e8:	mov	r2, #0
   198ec:	ldr	ip, [sp, #28]
   198f0:	add	r1, sp, #600	; 0x258
   198f4:	add	r2, r1, r2
   198f8:	mov	r4, #0
   198fc:	cmp	ip, #0
   19900:	ldr	r0, [sp, #16]
   19904:	strb	r4, [r2, #-516]	; 0xfffffdfc
   19908:	ldr	r1, [sp, #32]
   1990c:	beq	19bb8 <acl_create_entry@plt+0x14934>
   19910:	ldr	r2, [pc, #3192]	; 1a590 <acl_create_entry@plt+0x1530c>
   19914:	add	r2, pc, r2
   19918:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1991c:	ldr	r0, [sp, #60]	; 0x3c
   19920:	bl	4b7c <free@plt>
   19924:	ldr	ip, [sp, #16]
   19928:	str	r4, [sp, #40]	; 0x28
   1992c:	cmp	ip, #0
   19930:	str	r4, [sp, #60]	; 0x3c
   19934:	bne	19650 <acl_create_entry@plt+0x143cc>
   19938:	ldr	r9, [sp, #16]
   1993c:	ldr	r0, [sp, #60]	; 0x3c
   19940:	bl	4b7c <free@plt>
   19944:	mov	r3, #0
   19948:	str	r3, [sp, #60]	; 0x3c
   1994c:	b	197f0 <acl_create_entry@plt+0x1456c>
   19950:	mov	r0, r6
   19954:	ldr	r1, [sp, #20]
   19958:	bl	520c <strcmp@plt>
   1995c:	subs	r8, r0, #0
   19960:	beq	19b7c <acl_create_entry@plt+0x148f8>
   19964:	mov	r0, r6
   19968:	ldr	r1, [sp, #24]
   1996c:	bl	520c <strcmp@plt>
   19970:	cmp	r0, #0
   19974:	beq	19c04 <acl_create_entry@plt+0x14980>
   19978:	cmp	r7, #112	; 0x70
   1997c:	bne	19a9c <acl_create_entry@plt+0x14818>
   19980:	ldrb	r3, [r6, #1]
   19984:	cmp	r3, #99	; 0x63
   19988:	bne	19a9c <acl_create_entry@plt+0x14818>
   1998c:	ldrb	r3, [r6, #2]
   19990:	cmp	r3, #105	; 0x69
   19994:	bne	19a9c <acl_create_entry@plt+0x14818>
   19998:	ldrb	r3, [r6, #3]
   1999c:	cmp	r3, #0
   199a0:	bne	19a9c <acl_create_entry@plt+0x14818>
   199a4:	mov	r0, r4
   199a8:	mov	ip, #1
   199ac:	str	ip, [sp, #12]
   199b0:	bl	202c4 <acl_create_entry@plt+0x1b040>
   199b4:	ldr	r1, [pc, #3032]	; 1a594 <acl_create_entry@plt+0x15310>
   199b8:	add	r1, pc, r1
   199bc:	mov	r2, r0
   199c0:	add	r0, sp, #60	; 0x3c
   199c4:	bl	19498 <acl_create_entry@plt+0x14214>
   199c8:	ldr	r1, [pc, #3016]	; 1a598 <acl_create_entry@plt+0x15314>
   199cc:	mov	r0, r4
   199d0:	add	r1, pc, r1
   199d4:	bl	19434 <acl_create_entry@plt+0x141b0>
   199d8:	mov	r4, r0
   199dc:	b	1973c <acl_create_entry@plt+0x144b8>
   199e0:	mov	r0, r4
   199e4:	bl	22130 <acl_create_entry@plt+0x1ceac>
   199e8:	cmp	r0, #0
   199ec:	beq	19738 <acl_create_entry@plt+0x144b4>
   199f0:	ldr	r1, [pc, #2980]	; 1a59c <acl_create_entry@plt+0x15318>
   199f4:	add	r1, pc, r1
   199f8:	bl	520c <strcmp@plt>
   199fc:	cmp	r0, #0
   19a00:	bne	19738 <acl_create_entry@plt+0x144b4>
   19a04:	ldr	r1, [pc, #2964]	; 1a5a0 <acl_create_entry@plt+0x1531c>
   19a08:	mov	r0, r4
   19a0c:	add	r1, pc, r1
   19a10:	bl	20304 <acl_create_entry@plt+0x1b080>
   19a14:	subs	r6, r0, #0
   19a18:	mov	r0, r4
   19a1c:	beq	19e54 <acl_create_entry@plt+0x14bd0>
   19a20:	mov	r1, fp
   19a24:	bl	19434 <acl_create_entry@plt+0x141b0>
   19a28:	ldr	r1, [pc, #2932]	; 1a5a4 <acl_create_entry@plt+0x15320>
   19a2c:	mov	r2, r6
   19a30:	mov	ip, #1
   19a34:	add	r1, pc, r1
   19a38:	str	ip, [sp, #12]
   19a3c:	mov	r4, r0
   19a40:	add	r0, sp, #60	; 0x3c
   19a44:	bl	19498 <acl_create_entry@plt+0x14214>
   19a48:	b	19738 <acl_create_entry@plt+0x144b4>
   19a4c:	mov	r0, r4
   19a50:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19a54:	ldr	r1, [pc, #2892]	; 1a5a8 <acl_create_entry@plt+0x15324>
   19a58:	add	r2, sp, #76	; 0x4c
   19a5c:	add	r3, sp, #80	; 0x50
   19a60:	add	r1, pc, r1
   19a64:	bl	4cf0 <sscanf@plt>
   19a68:	cmp	r0, #2
   19a6c:	movne	r4, r7
   19a70:	bne	19738 <acl_create_entry@plt+0x144b4>
   19a74:	ldr	r1, [pc, #2864]	; 1a5ac <acl_create_entry@plt+0x15328>
   19a78:	add	r0, sp, #60	; 0x3c
   19a7c:	ldr	r2, [sp, #80]	; 0x50
   19a80:	add	r1, pc, r1
   19a84:	bl	19498 <acl_create_entry@plt+0x14214>
   19a88:	mov	r0, r4
   19a8c:	mov	r1, sl
   19a90:	bl	19434 <acl_create_entry@plt+0x141b0>
   19a94:	mov	r4, r0
   19a98:	b	19738 <acl_create_entry@plt+0x144b4>
   19a9c:	mov	r0, r6
   19aa0:	ldr	r1, [sp, #36]	; 0x24
   19aa4:	bl	520c <strcmp@plt>
   19aa8:	cmp	r0, #0
   19aac:	beq	19d24 <acl_create_entry@plt+0x14aa0>
   19ab0:	ldr	r8, [pc, #2808]	; 1a5b0 <acl_create_entry@plt+0x1532c>
   19ab4:	mov	r0, r6
   19ab8:	add	r8, pc, r8
   19abc:	mov	r1, r8
   19ac0:	bl	520c <strcmp@plt>
   19ac4:	cmp	r0, #0
   19ac8:	beq	19d60 <acl_create_entry@plt+0x14adc>
   19acc:	cmp	r7, #120	; 0x78
   19ad0:	bne	19c34 <acl_create_entry@plt+0x149b0>
   19ad4:	ldrb	r3, [r6, #1]
   19ad8:	cmp	r3, #101	; 0x65
   19adc:	beq	19e00 <acl_create_entry@plt+0x14b7c>
   19ae0:	ldr	r1, [pc, #2764]	; 1a5b4 <acl_create_entry@plt+0x15330>
   19ae4:	mov	r0, r6
   19ae8:	add	r1, pc, r1
   19aec:	bl	520c <strcmp@plt>
   19af0:	cmp	r0, #0
   19af4:	beq	19f98 <acl_create_entry@plt+0x14d14>
   19af8:	ldr	r1, [pc, #2744]	; 1a5b8 <acl_create_entry@plt+0x15334>
   19afc:	mov	r0, r6
   19b00:	add	r1, pc, r1
   19b04:	bl	520c <strcmp@plt>
   19b08:	cmp	r0, #0
   19b0c:	beq	1a078 <acl_create_entry@plt+0x14df4>
   19b10:	cmp	r7, #99	; 0x63
   19b14:	bne	19c78 <acl_create_entry@plt+0x149f4>
   19b18:	ldrb	r3, [r6, #1]
   19b1c:	cmp	r3, #99	; 0x63
   19b20:	bne	1a008 <acl_create_entry@plt+0x14d84>
   19b24:	ldrb	r3, [r6, #2]
   19b28:	cmp	r3, #119	; 0x77
   19b2c:	bne	1a008 <acl_create_entry@plt+0x14d84>
   19b30:	ldrb	r3, [r6, #3]
   19b34:	cmp	r3, #0
   19b38:	bne	1a008 <acl_create_entry@plt+0x14d84>
   19b3c:	mov	r0, r4
   19b40:	mov	ip, #1
   19b44:	str	ip, [sp, #12]
   19b48:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19b4c:	ldr	r1, [pc, #2664]	; 1a5bc <acl_create_entry@plt+0x15338>
   19b50:	add	r1, pc, r1
   19b54:	mov	r2, r0
   19b58:	add	r0, sp, #60	; 0x3c
   19b5c:	bl	19498 <acl_create_entry@plt+0x14214>
   19b60:	ldr	r1, [pc, #2648]	; 1a5c0 <acl_create_entry@plt+0x1533c>
   19b64:	mov	r0, r4
   19b68:	ldr	r9, [sp, #12]
   19b6c:	add	r1, pc, r1
   19b70:	bl	19434 <acl_create_entry@plt+0x141b0>
   19b74:	mov	r4, r0
   19b78:	b	1973c <acl_create_entry@plt+0x144b8>
   19b7c:	mov	r0, r4
   19b80:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19b84:	ldr	r1, [pc, #2616]	; 1a5c4 <acl_create_entry@plt+0x15340>
   19b88:	add	r2, sp, #80	; 0x50
   19b8c:	add	r1, pc, r1
   19b90:	bl	4cf0 <sscanf@plt>
   19b94:	cmp	r0, #1
   19b98:	movne	r4, r8
   19b9c:	bne	19738 <acl_create_entry@plt+0x144b4>
   19ba0:	ldr	r1, [pc, #2592]	; 1a5c8 <acl_create_entry@plt+0x15344>
   19ba4:	add	r0, sp, #60	; 0x3c
   19ba8:	ldr	r2, [sp, #80]	; 0x50
   19bac:	add	r1, pc, r1
   19bb0:	bl	19498 <acl_create_entry@plt+0x14214>
   19bb4:	b	19738 <acl_create_entry@plt+0x144b4>
   19bb8:	ldr	r2, [pc, #2572]	; 1a5cc <acl_create_entry@plt+0x15348>
   19bbc:	add	r2, pc, r2
   19bc0:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   19bc4:	ldr	r2, [pc, #2564]	; 1a5d0 <acl_create_entry@plt+0x1534c>
   19bc8:	ldr	r1, [sp, #32]
   19bcc:	add	r3, sp, #84	; 0x54
   19bd0:	add	r2, pc, r2
   19bd4:	ldr	r0, [sp, #16]
   19bd8:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   19bdc:	ldr	r0, [sp, #60]	; 0x3c
   19be0:	bl	4b7c <free@plt>
   19be4:	ldr	r0, [sp, #28]
   19be8:	ldr	ip, [sp, #44]	; 0x2c
   19bec:	ldr	r2, [sp, #596]	; 0x254
   19bf0:	ldr	r3, [ip]
   19bf4:	cmp	r2, r3
   19bf8:	bne	1a908 <acl_create_entry@plt+0x15684>
   19bfc:	add	sp, sp, #604	; 0x25c
   19c00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c04:	mov	r0, r4
   19c08:	bl	202d0 <acl_create_entry@plt+0x1b04c>
   19c0c:	ldr	r1, [pc, #2496]	; 1a5d4 <acl_create_entry@plt+0x15350>
   19c10:	add	r1, pc, r1
   19c14:	mov	r2, r0
   19c18:	add	r0, sp, #60	; 0x3c
   19c1c:	bl	19498 <acl_create_entry@plt+0x14214>
   19c20:	mov	r0, r4
   19c24:	ldr	r1, [sp, #24]
   19c28:	bl	19434 <acl_create_entry@plt+0x141b0>
   19c2c:	mov	r4, r0
   19c30:	b	1973c <acl_create_entry@plt+0x144b8>
   19c34:	ldr	r1, [pc, #2460]	; 1a5d8 <acl_create_entry@plt+0x15354>
   19c38:	mov	r0, r6
   19c3c:	add	r1, pc, r1
   19c40:	bl	520c <strcmp@plt>
   19c44:	cmp	r0, #0
   19c48:	beq	19f98 <acl_create_entry@plt+0x14d14>
   19c4c:	cmp	r7, #115	; 0x73
   19c50:	bne	19af8 <acl_create_entry@plt+0x14874>
   19c54:	ldrb	r3, [r6, #1]
   19c58:	cmp	r3, #99	; 0x63
   19c5c:	beq	19fb0 <acl_create_entry@plt+0x14d2c>
   19c60:	ldr	r1, [pc, #2420]	; 1a5dc <acl_create_entry@plt+0x15358>
   19c64:	mov	r0, r6
   19c68:	add	r1, pc, r1
   19c6c:	bl	520c <strcmp@plt>
   19c70:	cmp	r0, #0
   19c74:	beq	1a078 <acl_create_entry@plt+0x14df4>
   19c78:	ldr	r1, [pc, #2400]	; 1a5e0 <acl_create_entry@plt+0x1535c>
   19c7c:	mov	r0, r6
   19c80:	add	r1, pc, r1
   19c84:	bl	520c <strcmp@plt>
   19c88:	cmp	r0, #0
   19c8c:	beq	1a288 <acl_create_entry@plt+0x15004>
   19c90:	cmp	r7, #97	; 0x61
   19c94:	bne	1a020 <acl_create_entry@plt+0x14d9c>
   19c98:	ldrb	r3, [r6, #1]
   19c9c:	cmp	r3, #112	; 0x70
   19ca0:	bne	1a020 <acl_create_entry@plt+0x14d9c>
   19ca4:	ldrb	r3, [r6, #2]
   19ca8:	cmp	r3, #0
   19cac:	bne	1a020 <acl_create_entry@plt+0x14d9c>
   19cb0:	ldr	r1, [pc, #2348]	; 1a5e4 <acl_create_entry@plt+0x15360>
   19cb4:	mov	r0, r4
   19cb8:	add	r1, pc, r1
   19cbc:	bl	20304 <acl_create_entry@plt+0x1b080>
   19cc0:	ldr	r1, [pc, #2336]	; 1a5e8 <acl_create_entry@plt+0x15364>
   19cc4:	add	r1, pc, r1
   19cc8:	mov	r6, r0
   19ccc:	mov	r0, r4
   19cd0:	bl	20304 <acl_create_entry@plt+0x1b080>
   19cd4:	cmp	r0, #0
   19cd8:	cmpne	r6, #0
   19cdc:	mov	r3, r0
   19ce0:	bne	1a350 <acl_create_entry@plt+0x150cc>
   19ce4:	mov	r0, r4
   19ce8:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19cec:	ldr	r1, [pc, #2296]	; 1a5ec <acl_create_entry@plt+0x15368>
   19cf0:	add	r1, pc, r1
   19cf4:	mov	r2, r0
   19cf8:	add	r0, sp, #60	; 0x3c
   19cfc:	bl	19498 <acl_create_entry@plt+0x14214>
   19d00:	ldr	r1, [pc, #2280]	; 1a5f0 <acl_create_entry@plt+0x1536c>
   19d04:	mov	r0, r4
   19d08:	mov	ip, #1
   19d0c:	str	ip, [sp, #12]
   19d10:	add	r1, pc, r1
   19d14:	bl	19434 <acl_create_entry@plt+0x141b0>
   19d18:	ldr	r9, [sp, #12]
   19d1c:	mov	r4, r0
   19d20:	b	1973c <acl_create_entry@plt+0x144b8>
   19d24:	mov	r0, r4
   19d28:	mov	ip, #1
   19d2c:	str	ip, [sp, #12]
   19d30:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19d34:	ldr	r1, [pc, #2232]	; 1a5f4 <acl_create_entry@plt+0x15370>
   19d38:	add	r1, pc, r1
   19d3c:	mov	r2, r0
   19d40:	add	r0, sp, #60	; 0x3c
   19d44:	bl	19498 <acl_create_entry@plt+0x14214>
   19d48:	mov	r0, r4
   19d4c:	ldr	r1, [sp, #36]	; 0x24
   19d50:	bl	19434 <acl_create_entry@plt+0x141b0>
   19d54:	ldr	r9, [sp, #12]
   19d58:	mov	r4, r0
   19d5c:	b	1973c <acl_create_entry@plt+0x144b8>
   19d60:	mov	r0, r4
   19d64:	mov	ip, #1
   19d68:	str	ip, [sp, #12]
   19d6c:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19d70:	ldr	r1, [pc, #2176]	; 1a5f8 <acl_create_entry@plt+0x15374>
   19d74:	add	r1, pc, r1
   19d78:	mov	r2, r0
   19d7c:	add	r0, sp, #60	; 0x3c
   19d80:	bl	19498 <acl_create_entry@plt+0x14214>
   19d84:	mov	r0, r4
   19d88:	mov	r1, r8
   19d8c:	bl	19434 <acl_create_entry@plt+0x141b0>
   19d90:	mov	r4, r0
   19d94:	b	1973c <acl_create_entry@plt+0x144b8>
   19d98:	ldr	r0, [sp, #60]	; 0x3c
   19d9c:	bl	4b7c <free@plt>
   19da0:	mov	r0, #1
   19da4:	b	19be8 <acl_create_entry@plt+0x14964>
   19da8:	ldr	r1, [pc, #2124]	; 1a5fc <acl_create_entry@plt+0x15378>
   19dac:	mov	r0, r6
   19db0:	mov	r2, #2
   19db4:	add	r1, pc, r1
   19db8:	bl	5164 <strncmp@plt>
   19dbc:	cmp	r0, #0
   19dc0:	bne	1973c <acl_create_entry@plt+0x144b8>
   19dc4:	cmn	r6, #2
   19dc8:	beq	1973c <acl_create_entry@plt+0x144b8>
   19dcc:	ldrb	r6, [r6, #2]
   19dd0:	ldr	r0, [pc, #2088]	; 1a600 <acl_create_entry@plt+0x1537c>
   19dd4:	mov	r1, r6
   19dd8:	add	r0, pc, r0
   19ddc:	bl	49e4 <strchr@plt>
   19de0:	cmp	r0, #0
   19de4:	beq	1973c <acl_create_entry@plt+0x144b8>
   19de8:	ldr	r1, [pc, #2068]	; 1a604 <acl_create_entry@plt+0x15380>
   19dec:	mov	r2, r6
   19df0:	add	r0, sp, #60	; 0x3c
   19df4:	add	r1, pc, r1
   19df8:	bl	19498 <acl_create_entry@plt+0x14214>
   19dfc:	b	1973c <acl_create_entry@plt+0x144b8>
   19e00:	ldrb	r3, [r6, #2]
   19e04:	cmp	r3, #110	; 0x6e
   19e08:	bne	19ae0 <acl_create_entry@plt+0x1485c>
   19e0c:	ldrb	r3, [r6, #3]
   19e10:	cmp	r3, #0
   19e14:	bne	19ae0 <acl_create_entry@plt+0x1485c>
   19e18:	mov	r0, r4
   19e1c:	mov	ip, #1
   19e20:	str	ip, [sp, #12]
   19e24:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19e28:	ldr	r1, [pc, #2008]	; 1a608 <acl_create_entry@plt+0x15384>
   19e2c:	add	r1, pc, r1
   19e30:	mov	r2, r0
   19e34:	add	r0, sp, #60	; 0x3c
   19e38:	bl	19498 <acl_create_entry@plt+0x14214>
   19e3c:	ldr	r1, [pc, #1992]	; 1a60c <acl_create_entry@plt+0x15388>
   19e40:	mov	r0, r4
   19e44:	add	r1, pc, r1
   19e48:	bl	19434 <acl_create_entry@plt+0x141b0>
   19e4c:	mov	r4, r0
   19e50:	b	1973c <acl_create_entry@plt+0x144b8>
   19e54:	bl	20154 <acl_create_entry@plt+0x1aed0>
   19e58:	ldr	r1, [pc, #1968]	; 1a610 <acl_create_entry@plt+0x1538c>
   19e5c:	add	r1, pc, r1
   19e60:	mov	r7, r0
   19e64:	bl	4e7c <strstr@plt>
   19e68:	subs	r9, r0, #0
   19e6c:	beq	1a0cc <acl_create_entry@plt+0x14e48>
   19e70:	mov	r0, r4
   19e74:	bl	20060 <acl_create_entry@plt+0x1addc>
   19e78:	ldr	r2, [pc, #1940]	; 1a614 <acl_create_entry@plt+0x15390>
   19e7c:	mov	r1, fp
   19e80:	str	r6, [sp, #80]	; 0x50
   19e84:	add	r2, pc, r2
   19e88:	mov	r7, r0
   19e8c:	mov	r0, r4
   19e90:	bl	2216c <acl_create_entry@plt+0x1cee8>
   19e94:	subs	r8, r0, #0
   19e98:	beq	1a348 <acl_create_entry@plt+0x150c4>
   19e9c:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19ea0:	ldr	r1, [pc, #1904]	; 1a618 <acl_create_entry@plt+0x15394>
   19ea4:	add	r1, pc, r1
   19ea8:	mov	r2, r0
   19eac:	mov	r0, r7
   19eb0:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   19eb4:	subs	r6, r0, #0
   19eb8:	beq	1a348 <acl_create_entry@plt+0x150c4>
   19ebc:	ldr	r1, [pc, #1880]	; 1a61c <acl_create_entry@plt+0x15398>
   19ec0:	add	r1, pc, r1
   19ec4:	bl	20304 <acl_create_entry@plt+0x1b080>
   19ec8:	subs	r2, r0, #0
   19ecc:	moveq	r4, #0
   19ed0:	beq	19f84 <acl_create_entry@plt+0x14d00>
   19ed4:	add	r1, sp, #80	; 0x50
   19ed8:	mov	r0, r4
   19edc:	str	r2, [sp, #8]
   19ee0:	add	r9, sp, #60	; 0x3c
   19ee4:	bl	19568 <acl_create_entry@plt+0x142e4>
   19ee8:	ldr	r1, [pc, #1840]	; 1a620 <acl_create_entry@plt+0x1539c>
   19eec:	ldr	r2, [sp, #8]
   19ef0:	mov	r0, r9
   19ef4:	add	r1, pc, r1
   19ef8:	ldr	r3, [sp, #80]	; 0x50
   19efc:	bl	19498 <acl_create_entry@plt+0x14214>
   19f00:	ldr	r0, [sp, #80]	; 0x50
   19f04:	cmp	r0, #0
   19f08:	beq	19f10 <acl_create_entry@plt+0x14c8c>
   19f0c:	bl	4b7c <free@plt>
   19f10:	mov	r0, r8
   19f14:	bl	217cc <acl_create_entry@plt+0x1c548>
   19f18:	cmp	r0, #0
   19f1c:	beq	19f84 <acl_create_entry@plt+0x14d00>
   19f20:	bl	217cc <acl_create_entry@plt+0x1c548>
   19f24:	cmp	r0, #0
   19f28:	beq	19f84 <acl_create_entry@plt+0x14d00>
   19f2c:	bl	217cc <acl_create_entry@plt+0x1c548>
   19f30:	cmp	r0, #0
   19f34:	beq	19f84 <acl_create_entry@plt+0x14d00>
   19f38:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19f3c:	ldr	r1, [pc, #1760]	; 1a624 <acl_create_entry@plt+0x153a0>
   19f40:	add	r1, pc, r1
   19f44:	mov	r2, r0
   19f48:	mov	r0, r7
   19f4c:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   19f50:	subs	r7, r0, #0
   19f54:	beq	19f84 <acl_create_entry@plt+0x14d00>
   19f58:	ldr	r1, [pc, #1736]	; 1a628 <acl_create_entry@plt+0x153a4>
   19f5c:	add	r1, pc, r1
   19f60:	bl	20304 <acl_create_entry@plt+0x1b080>
   19f64:	subs	r2, r0, #0
   19f68:	beq	19f7c <acl_create_entry@plt+0x14cf8>
   19f6c:	ldr	r1, [pc, #1720]	; 1a62c <acl_create_entry@plt+0x153a8>
   19f70:	mov	r0, r9
   19f74:	add	r1, pc, r1
   19f78:	bl	19498 <acl_create_entry@plt+0x14214>
   19f7c:	mov	r0, r7
   19f80:	bl	20080 <acl_create_entry@plt+0x1adfc>
   19f84:	mov	r0, r6
   19f88:	bl	20080 <acl_create_entry@plt+0x1adfc>
   19f8c:	mov	ip, #1
   19f90:	str	ip, [sp, #12]
   19f94:	b	19738 <acl_create_entry@plt+0x144b4>
   19f98:	ldr	r1, [pc, #1680]	; 1a630 <acl_create_entry@plt+0x153ac>
   19f9c:	mov	r0, r4
   19fa0:	add	r1, pc, r1
   19fa4:	bl	19434 <acl_create_entry@plt+0x141b0>
   19fa8:	mov	r4, r0
   19fac:	b	19738 <acl_create_entry@plt+0x144b4>
   19fb0:	ldrb	r3, [r6, #2]
   19fb4:	cmp	r3, #109	; 0x6d
   19fb8:	bne	19c60 <acl_create_entry@plt+0x149dc>
   19fbc:	ldrb	r3, [r6, #3]
   19fc0:	cmp	r3, #0
   19fc4:	bne	19c60 <acl_create_entry@plt+0x149dc>
   19fc8:	mov	r0, r4
   19fcc:	mov	ip, #1
   19fd0:	str	ip, [sp, #12]
   19fd4:	bl	202c4 <acl_create_entry@plt+0x1b040>
   19fd8:	ldr	r1, [pc, #1620]	; 1a634 <acl_create_entry@plt+0x153b0>
   19fdc:	add	r1, pc, r1
   19fe0:	mov	r2, r0
   19fe4:	add	r0, sp, #60	; 0x3c
   19fe8:	bl	19498 <acl_create_entry@plt+0x14214>
   19fec:	ldr	r1, [pc, #1604]	; 1a638 <acl_create_entry@plt+0x153b4>
   19ff0:	mov	r0, r4
   19ff4:	ldr	r9, [sp, #12]
   19ff8:	add	r1, pc, r1
   19ffc:	bl	19434 <acl_create_entry@plt+0x141b0>
   1a000:	mov	r4, r0
   1a004:	b	1973c <acl_create_entry@plt+0x144b8>
   1a008:	ldr	r1, [pc, #1580]	; 1a63c <acl_create_entry@plt+0x153b8>
   1a00c:	mov	r0, r6
   1a010:	add	r1, pc, r1
   1a014:	bl	520c <strcmp@plt>
   1a018:	cmp	r0, #0
   1a01c:	beq	1a288 <acl_create_entry@plt+0x15004>
   1a020:	ldr	r7, [pc, #1560]	; 1a640 <acl_create_entry@plt+0x153bc>
   1a024:	mov	r0, r6
   1a028:	add	r7, pc, r7
   1a02c:	mov	r1, r7
   1a030:	bl	520c <strcmp@plt>
   1a034:	cmp	r0, #0
   1a038:	bne	1973c <acl_create_entry@plt+0x144b8>
   1a03c:	mov	r0, r4
   1a040:	mov	ip, #1
   1a044:	str	ip, [sp, #12]
   1a048:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a04c:	ldr	r1, [pc, #1520]	; 1a644 <acl_create_entry@plt+0x153c0>
   1a050:	add	r1, pc, r1
   1a054:	mov	r2, r0
   1a058:	add	r0, sp, #60	; 0x3c
   1a05c:	bl	19498 <acl_create_entry@plt+0x14214>
   1a060:	mov	r0, r4
   1a064:	mov	r1, r7
   1a068:	bl	19434 <acl_create_entry@plt+0x141b0>
   1a06c:	ldr	r9, [sp, #12]
   1a070:	mov	r4, r0
   1a074:	b	1973c <acl_create_entry@plt+0x144b8>
   1a078:	ldr	r1, [pc, #1480]	; 1a648 <acl_create_entry@plt+0x153c4>
   1a07c:	ldr	r0, [sp, #16]
   1a080:	add	r1, pc, r1
   1a084:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a088:	subs	r2, r0, #0
   1a08c:	beq	1973c <acl_create_entry@plt+0x144b8>
   1a090:	ldr	r1, [pc, #1460]	; 1a64c <acl_create_entry@plt+0x153c8>
   1a094:	add	r0, sp, #60	; 0x3c
   1a098:	mov	ip, #1
   1a09c:	str	ip, [sp, #12]
   1a0a0:	add	r1, pc, r1
   1a0a4:	bl	19498 <acl_create_entry@plt+0x14214>
   1a0a8:	ldr	r1, [pc, #1440]	; 1a650 <acl_create_entry@plt+0x153cc>
   1a0ac:	mov	r0, r4
   1a0b0:	ldr	r9, [sp, #12]
   1a0b4:	add	r1, pc, r1
   1a0b8:	bl	19434 <acl_create_entry@plt+0x141b0>
   1a0bc:	mov	r4, r0
   1a0c0:	b	1973c <acl_create_entry@plt+0x144b8>
   1a0c4:	mov	r2, r1
   1a0c8:	b	198ec <acl_create_entry@plt+0x14668>
   1a0cc:	ldr	r1, [pc, #1408]	; 1a654 <acl_create_entry@plt+0x153d0>
   1a0d0:	mov	r0, r7
   1a0d4:	add	r1, pc, r1
   1a0d8:	bl	4e7c <strstr@plt>
   1a0dc:	subs	r8, r0, #0
   1a0e0:	beq	1a2dc <acl_create_entry@plt+0x15058>
   1a0e4:	mov	r0, r4
   1a0e8:	bl	20060 <acl_create_entry@plt+0x1addc>
   1a0ec:	ldr	r2, [pc, #1380]	; 1a658 <acl_create_entry@plt+0x153d4>
   1a0f0:	mov	r1, fp
   1a0f4:	str	r9, [sp, #76]	; 0x4c
   1a0f8:	add	r2, pc, r2
   1a0fc:	mov	r7, r0
   1a100:	mov	r0, r4
   1a104:	bl	2216c <acl_create_entry@plt+0x1cee8>
   1a108:	cmp	r0, #0
   1a10c:	beq	1a368 <acl_create_entry@plt+0x150e4>
   1a110:	bl	217cc <acl_create_entry@plt+0x1c548>
   1a114:	subs	r6, r0, #0
   1a118:	beq	1a368 <acl_create_entry@plt+0x150e4>
   1a11c:	mov	r0, r6
   1a120:	ldr	r9, [pc, #1332]	; 1a65c <acl_create_entry@plt+0x153d8>
   1a124:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a128:	add	r9, pc, r9
   1a12c:	mov	r1, r9
   1a130:	mov	r2, r0
   1a134:	mov	r0, r7
   1a138:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   1a13c:	subs	r8, r0, #0
   1a140:	beq	1a368 <acl_create_entry@plt+0x150e4>
   1a144:	mov	r0, r6
   1a148:	bl	217cc <acl_create_entry@plt+0x1c548>
   1a14c:	subs	r3, r0, #0
   1a150:	str	r3, [sp, #28]
   1a154:	beq	1a2c8 <acl_create_entry@plt+0x15044>
   1a158:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a15c:	ldr	r1, [pc, #1276]	; 1a660 <acl_create_entry@plt+0x153dc>
   1a160:	add	r1, pc, r1
   1a164:	mov	r2, r0
   1a168:	mov	r0, r7
   1a16c:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   1a170:	ldr	r1, [pc, #1260]	; 1a664 <acl_create_entry@plt+0x153e0>
   1a174:	add	r1, pc, r1
   1a178:	str	r0, [sp, #12]
   1a17c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a180:	cmp	r0, #0
   1a184:	beq	1a7a0 <acl_create_entry@plt+0x1551c>
   1a188:	ldrb	r3, [r0]
   1a18c:	cmp	r3, #49	; 0x31
   1a190:	bne	1a1ac <acl_create_entry@plt+0x14f28>
   1a194:	ldrb	r3, [r0, #1]
   1a198:	cmp	r3, #0
   1a19c:	bne	1a1ac <acl_create_entry@plt+0x14f28>
   1a1a0:	ldr	ip, [sp, #40]	; 0x28
   1a1a4:	cmp	ip, #0
   1a1a8:	bne	1a700 <acl_create_entry@plt+0x1547c>
   1a1ac:	mov	r0, r4
   1a1b0:	bl	20060 <acl_create_entry@plt+0x1addc>
   1a1b4:	ldr	r1, [pc, #1196]	; 1a668 <acl_create_entry@plt+0x153e4>
   1a1b8:	ldr	r2, [pc, #1196]	; 1a66c <acl_create_entry@plt+0x153e8>
   1a1bc:	mov	r3, #0
   1a1c0:	add	r1, pc, r1
   1a1c4:	str	r3, [sp, #80]	; 0x50
   1a1c8:	add	r2, pc, r2
   1a1cc:	mov	r6, r0
   1a1d0:	mov	r0, r4
   1a1d4:	bl	2216c <acl_create_entry@plt+0x1cee8>
   1a1d8:	cmp	r0, #0
   1a1dc:	beq	1a8e8 <acl_create_entry@plt+0x15664>
   1a1e0:	bl	217cc <acl_create_entry@plt+0x1c548>
   1a1e4:	cmp	r0, #0
   1a1e8:	beq	1a8e8 <acl_create_entry@plt+0x15664>
   1a1ec:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a1f0:	ldr	r1, [pc, #1144]	; 1a670 <acl_create_entry@plt+0x153ec>
   1a1f4:	add	r1, pc, r1
   1a1f8:	mov	r2, r0
   1a1fc:	mov	r0, r6
   1a200:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   1a204:	subs	r6, r0, #0
   1a208:	beq	1a8e8 <acl_create_entry@plt+0x15664>
   1a20c:	ldr	r1, [pc, #1120]	; 1a674 <acl_create_entry@plt+0x153f0>
   1a210:	add	r1, pc, r1
   1a214:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a218:	subs	r7, r0, #0
   1a21c:	moveq	r4, r7
   1a220:	beq	1a258 <acl_create_entry@plt+0x14fd4>
   1a224:	add	r1, sp, #80	; 0x50
   1a228:	mov	r0, r4
   1a22c:	bl	19568 <acl_create_entry@plt+0x142e4>
   1a230:	ldr	r1, [pc, #1088]	; 1a678 <acl_create_entry@plt+0x153f4>
   1a234:	mov	r2, r7
   1a238:	add	r0, sp, #60	; 0x3c
   1a23c:	add	r1, pc, r1
   1a240:	ldr	r3, [sp, #80]	; 0x50
   1a244:	bl	19498 <acl_create_entry@plt+0x14214>
   1a248:	ldr	r0, [sp, #80]	; 0x50
   1a24c:	cmp	r0, #0
   1a250:	beq	1a258 <acl_create_entry@plt+0x14fd4>
   1a254:	bl	4b7c <free@plt>
   1a258:	mov	r0, r6
   1a25c:	bl	20080 <acl_create_entry@plt+0x1adfc>
   1a260:	mov	ip, #0
   1a264:	str	ip, [sp, #28]
   1a268:	mov	r7, ip
   1a26c:	mov	r0, r8
   1a270:	bl	20080 <acl_create_entry@plt+0x1adfc>
   1a274:	mov	r0, r7
   1a278:	bl	20080 <acl_create_entry@plt+0x1adfc>
   1a27c:	ldr	r0, [sp, #12]
   1a280:	bl	20080 <acl_create_entry@plt+0x1adfc>
   1a284:	b	19f8c <acl_create_entry@plt+0x14d08>
   1a288:	mov	r0, r4
   1a28c:	mov	ip, #1
   1a290:	str	ip, [sp, #12]
   1a294:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a298:	ldr	r1, [pc, #988]	; 1a67c <acl_create_entry@plt+0x153f8>
   1a29c:	add	r1, pc, r1
   1a2a0:	mov	r2, r0
   1a2a4:	add	r0, sp, #60	; 0x3c
   1a2a8:	bl	19498 <acl_create_entry@plt+0x14214>
   1a2ac:	ldr	r1, [pc, #972]	; 1a680 <acl_create_entry@plt+0x153fc>
   1a2b0:	mov	r0, r4
   1a2b4:	ldr	r9, [sp, #12]
   1a2b8:	add	r1, pc, r1
   1a2bc:	bl	19434 <acl_create_entry@plt+0x141b0>
   1a2c0:	mov	r4, r0
   1a2c4:	b	1973c <acl_create_entry@plt+0x144b8>
   1a2c8:	ldr	ip, [sp, #28]
   1a2cc:	str	ip, [sp, #12]
   1a2d0:	mov	r7, ip
   1a2d4:	mov	r4, ip
   1a2d8:	b	1a26c <acl_create_entry@plt+0x14fe8>
   1a2dc:	ldr	r1, [pc, #928]	; 1a684 <acl_create_entry@plt+0x15400>
   1a2e0:	mov	r0, r7
   1a2e4:	add	r1, pc, r1
   1a2e8:	bl	4e7c <strstr@plt>
   1a2ec:	cmp	r0, #0
   1a2f0:	beq	1a458 <acl_create_entry@plt+0x151d4>
   1a2f4:	mov	r0, r4
   1a2f8:	ldr	r9, [pc, #904]	; 1a688 <acl_create_entry@plt+0x15404>
   1a2fc:	bl	20060 <acl_create_entry@plt+0x1addc>
   1a300:	mov	r6, r4
   1a304:	add	r9, pc, r9
   1a308:	str	r8, [sp, #80]	; 0x50
   1a30c:	str	r0, [sp, #12]
   1a310:	b	1a338 <acl_create_entry@plt+0x150b4>
   1a314:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a318:	mov	r1, r9
   1a31c:	mov	r2, #7
   1a320:	mov	r8, r0
   1a324:	bl	5164 <strncmp@plt>
   1a328:	cmp	r0, #0
   1a32c:	bne	1a338 <acl_create_entry@plt+0x150b4>
   1a330:	cmn	r8, #7
   1a334:	bne	1a378 <acl_create_entry@plt+0x150f4>
   1a338:	mov	r0, r6
   1a33c:	bl	217cc <acl_create_entry@plt+0x1c548>
   1a340:	subs	r6, r0, #0
   1a344:	bne	1a314 <acl_create_entry@plt+0x15090>
   1a348:	mov	r4, #0
   1a34c:	b	19f8c <acl_create_entry@plt+0x14d08>
   1a350:	ldr	r1, [pc, #820]	; 1a68c <acl_create_entry@plt+0x15408>
   1a354:	mov	r2, r6
   1a358:	add	r0, sp, #60	; 0x3c
   1a35c:	add	r1, pc, r1
   1a360:	bl	19498 <acl_create_entry@plt+0x14214>
   1a364:	b	19d00 <acl_create_entry@plt+0x14a7c>
   1a368:	mov	ip, #0
   1a36c:	str	ip, [sp, #28]
   1a370:	mov	r4, ip
   1a374:	b	19f8c <acl_create_entry@plt+0x14d08>
   1a378:	mov	r7, r0
   1a37c:	mov	r0, r6
   1a380:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a384:	ldr	r1, [pc, #772]	; 1a690 <acl_create_entry@plt+0x1540c>
   1a388:	add	r1, pc, r1
   1a38c:	mov	r2, r0
   1a390:	ldr	r0, [sp, #12]
   1a394:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   1a398:	subs	r9, r0, #0
   1a39c:	beq	1a348 <acl_create_entry@plt+0x150c4>
   1a3a0:	ldr	r1, [pc, #748]	; 1a694 <acl_create_entry@plt+0x15410>
   1a3a4:	add	r1, pc, r1
   1a3a8:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a3ac:	cmp	r0, #0
   1a3b0:	str	r0, [sp, #48]	; 0x30
   1a3b4:	beq	1a44c <acl_create_entry@plt+0x151c8>
   1a3b8:	mov	r0, r6
   1a3bc:	bl	202d0 <acl_create_entry@plt+0x1b04c>
   1a3c0:	ldr	r2, [pc, #720]	; 1a698 <acl_create_entry@plt+0x15414>
   1a3c4:	mov	r1, #1
   1a3c8:	add	r2, pc, r2
   1a3cc:	mov	r3, r0
   1a3d0:	add	r0, sp, #76	; 0x4c
   1a3d4:	bl	4bf4 <__asprintf_chk@plt>
   1a3d8:	cmp	r0, #0
   1a3dc:	blt	1a44c <acl_create_entry@plt+0x151c8>
   1a3e0:	ldr	r1, [pc, #692]	; 1a69c <acl_create_entry@plt+0x15418>
   1a3e4:	ldr	r2, [sp, #76]	; 0x4c
   1a3e8:	add	r1, pc, r1
   1a3ec:	ldr	r0, [sp, #12]
   1a3f0:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   1a3f4:	mov	r6, r0
   1a3f8:	ldr	r0, [sp, #76]	; 0x4c
   1a3fc:	bl	4b7c <free@plt>
   1a400:	cmp	r6, #0
   1a404:	beq	1a44c <acl_create_entry@plt+0x151c8>
   1a408:	ldr	r1, [pc, #656]	; 1a6a0 <acl_create_entry@plt+0x1541c>
   1a40c:	mov	r0, r6
   1a410:	add	r1, pc, r1
   1a414:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a418:	ldr	r1, [pc, #644]	; 1a6a4 <acl_create_entry@plt+0x15420>
   1a41c:	add	r1, pc, r1
   1a420:	mov	r8, r0
   1a424:	mov	r0, r6
   1a428:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a42c:	cmp	r8, #0
   1a430:	cmpne	r0, #0
   1a434:	mov	r3, r0
   1a438:	moveq	r4, r7
   1a43c:	bne	1a81c <acl_create_entry@plt+0x15598>
   1a440:	mov	r0, r9
   1a444:	bl	20080 <acl_create_entry@plt+0x1adfc>
   1a448:	b	19f84 <acl_create_entry@plt+0x14d00>
   1a44c:	mov	r6, #0
   1a450:	mov	r4, r6
   1a454:	b	1a440 <acl_create_entry@plt+0x151bc>
   1a458:	ldr	r1, [pc, #584]	; 1a6a8 <acl_create_entry@plt+0x15424>
   1a45c:	mov	r0, r7
   1a460:	add	r1, pc, r1
   1a464:	bl	4e7c <strstr@plt>
   1a468:	cmp	r0, #0
   1a46c:	beq	1a7b8 <acl_create_entry@plt+0x15534>
   1a470:	mov	r0, r4
   1a474:	bl	20060 <acl_create_entry@plt+0x1addc>
   1a478:	ldr	r1, [pc, #556]	; 1a6ac <acl_create_entry@plt+0x15428>
   1a47c:	ldr	r2, [pc, #556]	; 1a6b0 <acl_create_entry@plt+0x1542c>
   1a480:	add	r1, pc, r1
   1a484:	add	r2, pc, r2
   1a488:	mov	r6, r0
   1a48c:	mov	r0, r4
   1a490:	bl	2216c <acl_create_entry@plt+0x1cee8>
   1a494:	subs	r7, r0, #0
   1a498:	beq	1a7b0 <acl_create_entry@plt+0x1552c>
   1a49c:	mov	r0, r4
   1a4a0:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a4a4:	ldr	r1, [pc, #520]	; 1a6b4 <acl_create_entry@plt+0x15430>
   1a4a8:	add	r3, sp, #72	; 0x48
   1a4ac:	add	r2, sp, #64	; 0x40
   1a4b0:	str	r3, [sp]
   1a4b4:	add	r1, pc, r1
   1a4b8:	add	r3, sp, #76	; 0x4c
   1a4bc:	str	r3, [sp, #4]
   1a4c0:	add	r3, sp, #68	; 0x44
   1a4c4:	bl	4cf0 <sscanf@plt>
   1a4c8:	cmp	r0, #4
   1a4cc:	bne	1a7b0 <acl_create_entry@plt+0x1552c>
   1a4d0:	mov	r0, r7
   1a4d4:	bl	217cc <acl_create_entry@plt+0x1c548>
   1a4d8:	mov	r4, r0
   1a4dc:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a4e0:	ldr	r1, [pc, #464]	; 1a6b8 <acl_create_entry@plt+0x15434>
   1a4e4:	mov	r2, #3
   1a4e8:	add	r1, pc, r1
   1a4ec:	mov	r7, r0
   1a4f0:	bl	5164 <strncmp@plt>
   1a4f4:	cmp	r0, #0
   1a4f8:	bne	1a7b0 <acl_create_entry@plt+0x1552c>
   1a4fc:	ldr	r1, [pc, #440]	; 1a6bc <acl_create_entry@plt+0x15438>
   1a500:	mov	r0, r6
   1a504:	mov	r2, r7
   1a508:	add	r1, pc, r1
   1a50c:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   1a510:	ldr	r1, [pc, #424]	; 1a6c0 <acl_create_entry@plt+0x1543c>
   1a514:	add	r1, pc, r1
   1a518:	mov	r6, r0
   1a51c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a520:	cmp	r0, #0
   1a524:	beq	1a540 <acl_create_entry@plt+0x152bc>
   1a528:	ldr	r1, [pc, #404]	; 1a6c4 <acl_create_entry@plt+0x15440>
   1a52c:	add	r2, sp, #80	; 0x50
   1a530:	add	r1, pc, r1
   1a534:	bl	4cf0 <sscanf@plt>
   1a538:	cmp	r0, #1
   1a53c:	beq	1a7f8 <acl_create_entry@plt+0x15574>
   1a540:	mov	r4, #0
   1a544:	mov	r0, r6
   1a548:	bl	20080 <acl_create_entry@plt+0x1adfc>
   1a54c:	b	19738 <acl_create_entry@plt+0x144b4>
   1a550:	andeq	r1, r5, ip, lsr #12
   1a554:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a558:	ldrdeq	lr, [r2], -r4
   1a55c:	muleq	r2, r8, r1
   1a560:	andeq	sp, r2, r0, ror #29
   1a564:	andeq	fp, r2, r8, asr #7
   1a568:	andeq	lr, r2, ip, lsl #7
   1a56c:	ldrdeq	sp, [r2], -r8
   1a570:	strdeq	sp, [r2], -r8
   1a574:	andeq	sl, r2, r4, lsr #27
   1a578:	andeq	sp, r2, ip, lsr #27
   1a57c:			; <UNDEFINED> instruction: 0x0002e2b4
   1a580:	andeq	lr, r2, r0, asr #32
   1a584:	andeq	lr, r2, ip, lsl r0
   1a588:	andeq	lr, r2, r4
   1a58c:	andeq	r9, r2, r8, lsl r8
   1a590:	andeq	lr, r2, r8, lsl #3
   1a594:	andeq	lr, r2, r4, asr #32
   1a598:	andeq	sp, r2, r8, asr #20
   1a59c:	andeq	sp, r2, ip, ror #27
   1a5a0:	andeq	sp, r2, r0, ror #27
   1a5a4:	andeq	sp, r2, r4, asr #27
   1a5a8:	andeq	sp, r2, r0, ror #30
   1a5ac:	andeq	sp, r2, ip, asr #30
   1a5b0:	andeq	sp, r2, r8, asr pc
   1a5b4:	andeq	sp, r2, r8, lsr #18
   1a5b8:	andeq	sp, r2, r8, lsr pc
   1a5bc:	andeq	sp, r2, r0, lsl #30
   1a5c0:	andeq	sp, r2, ip, ror #29
   1a5c4:	andeq	sp, r2, r4, asr r9
   1a5c8:	andeq	sp, r2, ip, lsr lr
   1a5cc:	andeq	sp, r2, ip, ror #29
   1a5d0:	andeq	sp, r2, r0, ror #29
   1a5d4:	andeq	sp, r2, r0, ror #27
   1a5d8:	ldrdeq	sp, [r2], -r4
   1a5dc:	ldrdeq	sp, [r2], -r0
   1a5e0:	andeq	sp, r2, ip, asr r6
   1a5e4:	andeq	r6, r3, r4, lsr fp
   1a5e8:	andeq	sp, r2, r4, lsr #27
   1a5ec:	muleq	r2, r4, sp
   1a5f0:	andeq	r1, r3, r0, asr r4
   1a5f4:	andeq	sp, r2, ip, asr #25
   1a5f8:	andeq	sp, r2, r4, lsr #25
   1a5fc:	andeq	r5, r3, r0, lsr #2
   1a600:	strdeq	sp, [r2], -r4
   1a604:	andeq	sp, r2, r4, ror #19
   1a608:	strdeq	sp, [r2], -r4
   1a60c:	andeq	sp, r2, r4, ror #23
   1a610:	andeq	sp, r2, ip, lsr #19
   1a614:	andeq	sp, r2, ip, lsl #19
   1a618:	andeq	sp, r2, r8, ror r9
   1a61c:	andeq	sp, r2, ip, ror #18
   1a620:	andeq	sp, r2, r4, asr #18
   1a624:	andeq	sp, r2, r4, lsl #18
   1a628:	ldrdeq	sp, [r2], -r0
   1a62c:	ldrdeq	sp, [r2], -ip
   1a630:	andeq	sp, r2, r0, ror r4
   1a634:	andeq	sp, r2, r0, asr sl
   1a638:	andeq	sp, r2, ip, lsr sl
   1a63c:	andeq	sp, r2, ip, asr #5
   1a640:	andeq	sp, r2, r4, ror #20
   1a644:	andeq	sp, r2, r4, asr #20
   1a648:	andeq	sp, r2, r0, asr #19
   1a64c:	andeq	sp, r2, r8, lsr #19
   1a650:	andeq	sp, r2, r4, lsl #19
   1a654:	andeq	sp, r2, r8, lsl #15
   1a658:	andeq	sp, r2, r8, lsl r7
   1a65c:	andeq	sp, r2, r4, asr #14
   1a660:	andeq	sp, r2, r8, lsl r7
   1a664:	andeq	sp, r2, r0, lsl r7
   1a668:	ldrdeq	sp, [r2], -r0
   1a66c:	andeq	sp, r2, r8, asr #12
   1a670:	andeq	sp, r2, r8, ror r6
   1a674:	andeq	sp, r2, r0, lsl #13
   1a678:	andeq	sp, r2, r0, ror #12
   1a67c:	andeq	sp, r2, r0, asr #15
   1a680:	andeq	sp, r2, r4, lsr #32
   1a684:	ldrdeq	sp, [r2], -r4
   1a688:	andeq	sp, r2, r0, asr #11
   1a68c:	andeq	sp, r2, ip, lsl r7
   1a690:	andeq	sp, r2, r4, asr #10
   1a694:	andeq	sp, r2, r8, lsr r5
   1a698:	andeq	sp, r2, r0, lsr #10
   1a69c:	andeq	sp, r2, r0, lsl r5
   1a6a0:	strdeq	sp, [r2], -ip
   1a6a4:	andeq	sp, r2, r4, lsl #10
   1a6a8:	andeq	sp, r2, r8, ror #9
   1a6ac:	andeq	sp, r2, r0, lsl r3
   1a6b0:	andeq	sp, r2, r4, lsl r3
   1a6b4:	muleq	r2, ip, r4
   1a6b8:	andeq	sp, r2, r4, ror r4
   1a6bc:	andeq	sp, r2, r8, asr r4
   1a6c0:	andeq	sp, r2, r8, asr r4
   1a6c4:	muleq	r2, r4, r7
   1a6c8:	andeq	sp, r2, r0, lsr #3
   1a6cc:	andeq	sp, r2, r8, asr #2
   1a6d0:	andeq	sp, r2, r4, asr #6
   1a6d4:	andeq	sp, r2, ip, asr #3
   1a6d8:	andeq	sp, r2, r4, ror #2
   1a6dc:	andeq	sp, r2, r4, ror #1
   1a6e0:	andeq	sp, r2, r0, asr #4
   1a6e4:	ldrdeq	sp, [r2], -ip
   1a6e8:	andeq	sp, r2, r8, lsl #1
   1a6ec:	andeq	ip, r2, ip, ror lr
   1a6f0:	andeq	ip, r2, r0, lsl #29
   1a6f4:	andeq	sp, r2, r0, lsl r0
   1a6f8:	andeq	ip, r2, r4, ror #31
   1a6fc:	andeq	ip, r2, r8, lsr #30
   1a700:	ldr	r1, [pc, #-64]	; 1a6c8 <acl_create_entry@plt+0x15444>
   1a704:	mov	r0, r8
   1a708:	add	r1, pc, r1
   1a70c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a710:	subs	r6, r0, #0
   1a714:	beq	1a7e8 <acl_create_entry@plt+0x15564>
   1a718:	ldr	r0, [sp, #28]
   1a71c:	bl	217cc <acl_create_entry@plt+0x1c548>
   1a720:	subs	r3, r0, #0
   1a724:	beq	1a8a0 <acl_create_entry@plt+0x1561c>
   1a728:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a72c:	mov	r1, r9
   1a730:	mov	r2, r0
   1a734:	mov	r0, r7
   1a738:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   1a73c:	subs	r7, r0, #0
   1a740:	beq	1a878 <acl_create_entry@plt+0x155f4>
   1a744:	ldr	r1, [pc, #-128]	; 1a6cc <acl_create_entry@plt+0x15448>
   1a748:	add	r1, pc, r1
   1a74c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1a750:	subs	r9, r0, #0
   1a754:	beq	1a868 <acl_create_entry@plt+0x155e4>
   1a758:	add	r1, sp, #76	; 0x4c
   1a75c:	mov	r0, r4
   1a760:	bl	19568 <acl_create_entry@plt+0x142e4>
   1a764:	ldr	ip, [sp, #76]	; 0x4c
   1a768:	ldr	r1, [pc, #-160]	; 1a6d0 <acl_create_entry@plt+0x1544c>
   1a76c:	mov	r2, r9
   1a770:	mov	r3, r6
   1a774:	add	r0, sp, #60	; 0x3c
   1a778:	add	r1, pc, r1
   1a77c:	str	ip, [sp]
   1a780:	bl	19498 <acl_create_entry@plt+0x14214>
   1a784:	ldr	r0, [sp, #76]	; 0x4c
   1a788:	mov	ip, #1
   1a78c:	str	ip, [sp, #28]
   1a790:	cmp	r0, #0
   1a794:	beq	1a26c <acl_create_entry@plt+0x14fe8>
   1a798:	bl	4b7c <free@plt>
   1a79c:	b	1a26c <acl_create_entry@plt+0x14fe8>
   1a7a0:	str	r0, [sp, #28]
   1a7a4:	mov	r7, r0
   1a7a8:	mov	r4, r0
   1a7ac:	b	1a26c <acl_create_entry@plt+0x14fe8>
   1a7b0:	mov	r4, #0
   1a7b4:	b	19738 <acl_create_entry@plt+0x144b4>
   1a7b8:	ldr	r1, [pc, #-236]	; 1a6d4 <acl_create_entry@plt+0x15450>
   1a7bc:	mov	r0, r7
   1a7c0:	add	r1, pc, r1
   1a7c4:	bl	4e7c <strstr@plt>
   1a7c8:	cmp	r0, #0
   1a7cc:	beq	1a8b0 <acl_create_entry@plt+0x1562c>
   1a7d0:	mov	r0, r4
   1a7d4:	add	r1, sp, #60	; 0x3c
   1a7d8:	mov	r2, #37	; 0x25
   1a7dc:	bl	5290 <acl_create_entry@plt+0xc>
   1a7e0:	mov	r4, r0
   1a7e4:	b	19738 <acl_create_entry@plt+0x144b4>
   1a7e8:	str	r6, [sp, #28]
   1a7ec:	mov	r7, r6
   1a7f0:	mov	r4, r6
   1a7f4:	b	1a26c <acl_create_entry@plt+0x14fe8>
   1a7f8:	ldr	r3, [sp, #68]	; 0x44
   1a7fc:	add	r0, sp, #60	; 0x3c
   1a800:	cmp	r3, #0
   1a804:	beq	1a8f0 <acl_create_entry@plt+0x1566c>
   1a808:	ldr	r1, [pc, #-312]	; 1a6d8 <acl_create_entry@plt+0x15454>
   1a80c:	ldr	r2, [sp, #80]	; 0x50
   1a810:	add	r1, pc, r1
   1a814:	bl	19498 <acl_create_entry@plt+0x14214>
   1a818:	b	1a544 <acl_create_entry@plt+0x152c0>
   1a81c:	add	r1, sp, #80	; 0x50
   1a820:	mov	r0, r4
   1a824:	str	r3, [sp, #8]
   1a828:	bl	19568 <acl_create_entry@plt+0x142e4>
   1a82c:	ldr	r1, [sp, #80]	; 0x50
   1a830:	mov	r2, r8
   1a834:	ldr	ip, [sp, #48]	; 0x30
   1a838:	add	r0, sp, #60	; 0x3c
   1a83c:	ldr	r3, [sp, #8]
   1a840:	str	r1, [sp, #4]
   1a844:	ldr	r1, [pc, #-368]	; 1a6dc <acl_create_entry@plt+0x15458>
   1a848:	str	ip, [sp]
   1a84c:	add	r1, pc, r1
   1a850:	bl	19498 <acl_create_entry@plt+0x14214>
   1a854:	ldr	r0, [sp, #80]	; 0x50
   1a858:	cmp	r0, #0
   1a85c:	beq	1a440 <acl_create_entry@plt+0x151bc>
   1a860:	bl	4b7c <free@plt>
   1a864:	b	1a440 <acl_create_entry@plt+0x151bc>
   1a868:	mov	ip, #0
   1a86c:	str	ip, [sp, #28]
   1a870:	mov	r4, ip
   1a874:	b	1a26c <acl_create_entry@plt+0x14fe8>
   1a878:	add	r1, sp, #76	; 0x4c
   1a87c:	mov	r0, r4
   1a880:	bl	19568 <acl_create_entry@plt+0x142e4>
   1a884:	ldr	r1, [pc, #-428]	; 1a6e0 <acl_create_entry@plt+0x1545c>
   1a888:	mov	r2, r6
   1a88c:	add	r0, sp, #60	; 0x3c
   1a890:	add	r1, pc, r1
   1a894:	ldr	r3, [sp, #76]	; 0x4c
   1a898:	bl	19498 <acl_create_entry@plt+0x14214>
   1a89c:	b	1a784 <acl_create_entry@plt+0x15500>
   1a8a0:	str	r3, [sp, #28]
   1a8a4:	mov	r7, r3
   1a8a8:	mov	r4, r3
   1a8ac:	b	1a26c <acl_create_entry@plt+0x14fe8>
   1a8b0:	ldr	r1, [pc, #-468]	; 1a6e4 <acl_create_entry@plt+0x15460>
   1a8b4:	mov	r0, r7
   1a8b8:	add	r1, pc, r1
   1a8bc:	bl	4e7c <strstr@plt>
   1a8c0:	subs	r6, r0, #0
   1a8c4:	mov	r0, r4
   1a8c8:	beq	1a90c <acl_create_entry@plt+0x15688>
   1a8cc:	add	r1, sp, #60	; 0x3c
   1a8d0:	mov	r2, #38	; 0x26
   1a8d4:	bl	5290 <acl_create_entry@plt+0xc>
   1a8d8:	mov	r4, r0
   1a8dc:	b	19738 <acl_create_entry@plt+0x144b4>
   1a8e0:	mov	r0, #1
   1a8e4:	b	19be8 <acl_create_entry@plt+0x14964>
   1a8e8:	mov	r4, #0
   1a8ec:	b	1a260 <acl_create_entry@plt+0x14fdc>
   1a8f0:	ldr	r1, [pc, #-528]	; 1a6e8 <acl_create_entry@plt+0x15464>
   1a8f4:	ldr	r2, [sp, #80]	; 0x50
   1a8f8:	add	r1, pc, r1
   1a8fc:	ldr	r3, [sp, #72]	; 0x48
   1a900:	bl	19498 <acl_create_entry@plt+0x14214>
   1a904:	b	1a544 <acl_create_entry@plt+0x152c0>
   1a908:	bl	4f6c <__stack_chk_fail@plt>
   1a90c:	ldr	r1, [pc, #-552]	; 1a6ec <acl_create_entry@plt+0x15468>
   1a910:	ldr	r2, [pc, #-552]	; 1a6f0 <acl_create_entry@plt+0x1546c>
   1a914:	add	r1, pc, r1
   1a918:	add	r2, pc, r2
   1a91c:	bl	2216c <acl_create_entry@plt+0x1cee8>
   1a920:	subs	r7, r0, #0
   1a924:	beq	1a7b0 <acl_create_entry@plt+0x1552c>
   1a928:	mov	r0, r4
   1a92c:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1a930:	ldr	r1, [pc, #-580]	; 1a6f4 <acl_create_entry@plt+0x15470>
   1a934:	add	r3, sp, #72	; 0x48
   1a938:	add	r2, sp, #64	; 0x40
   1a93c:	str	r3, [sp]
   1a940:	add	r1, pc, r1
   1a944:	add	r3, sp, #76	; 0x4c
   1a948:	str	r3, [sp, #4]
   1a94c:	add	r3, sp, #68	; 0x44
   1a950:	bl	4cf0 <sscanf@plt>
   1a954:	cmp	r0, #4
   1a958:	bne	1a7b0 <acl_create_entry@plt+0x1552c>
   1a95c:	mov	r0, r7
   1a960:	bl	20154 <acl_create_entry@plt+0x1aed0>
   1a964:	bl	51c4 <__strdup@plt>
   1a968:	subs	r8, r0, #0
   1a96c:	beq	1a7b0 <acl_create_entry@plt+0x1552c>
   1a970:	mov	r1, #47	; 0x2f
   1a974:	bl	4aa4 <strrchr@plt>
   1a978:	cmp	r0, #0
   1a97c:	beq	1aa94 <acl_create_entry@plt+0x15810>
   1a980:	strb	r6, [r0]
   1a984:	mov	r0, r8
   1a988:	bl	48ac <opendir@plt>
   1a98c:	subs	r6, r0, #0
   1a990:	beq	1aa94 <acl_create_entry@plt+0x15810>
   1a994:	bl	50f8 <readdir64@plt>
   1a998:	subs	r3, r0, #0
   1a99c:	beq	1aa8c <acl_create_entry@plt+0x15808>
   1a9a0:	mvn	r4, #0
   1a9a4:	ldr	ip, [pc, #-692]	; 1a6f8 <acl_create_entry@plt+0x15474>
   1a9a8:	add	r9, sp, #80	; 0x50
   1a9ac:	str	r5, [sp, #52]	; 0x34
   1a9b0:	mov	r5, r4
   1a9b4:	mov	r4, r3
   1a9b8:	add	ip, pc, ip
   1a9bc:	str	ip, [sp, #48]	; 0x30
   1a9c0:	ldrb	r2, [r4, #19]
   1a9c4:	cmp	r2, #46	; 0x2e
   1a9c8:	beq	1aa30 <acl_create_entry@plt+0x157ac>
   1a9cc:	ldrb	r2, [r4, #18]
   1a9d0:	cmp	r2, #10
   1a9d4:	cmpne	r2, #4
   1a9d8:	bne	1aa30 <acl_create_entry@plt+0x157ac>
   1a9dc:	add	r0, r4, #19
   1a9e0:	ldr	r1, [sp, #48]	; 0x30
   1a9e4:	mov	r2, #4
   1a9e8:	bl	5164 <strncmp@plt>
   1a9ec:	cmp	r0, #0
   1a9f0:	bne	1aa30 <acl_create_entry@plt+0x157ac>
   1a9f4:	mov	r2, #10
   1a9f8:	add	r0, r4, #23
   1a9fc:	mov	r1, r9
   1aa00:	bl	4d20 <strtoul@plt>
   1aa04:	ldr	r2, [sp, #80]	; 0x50
   1aa08:	ldrb	r2, [r2]
   1aa0c:	cmp	r2, #0
   1aa10:	bne	1aa30 <acl_create_entry@plt+0x157ac>
   1aa14:	cmn	r5, #1
   1aa18:	movne	r2, #0
   1aa1c:	moveq	r2, #1
   1aa20:	cmp	r0, r5
   1aa24:	orrlt	r2, r2, #1
   1aa28:	cmp	r2, #0
   1aa2c:	movne	r5, r0
   1aa30:	mov	r0, r6
   1aa34:	bl	50f8 <readdir64@plt>
   1aa38:	subs	r4, r0, #0
   1aa3c:	bne	1a9c0 <acl_create_entry@plt+0x1573c>
   1aa40:	mov	r0, r6
   1aa44:	mov	r4, r5
   1aa48:	ldr	r5, [sp, #52]	; 0x34
   1aa4c:	bl	4eac <closedir@plt>
   1aa50:	cmn	r4, #1
   1aa54:	beq	1aa94 <acl_create_entry@plt+0x15810>
   1aa58:	ldr	r1, [sp, #76]	; 0x4c
   1aa5c:	add	r0, sp, #60	; 0x3c
   1aa60:	ldr	ip, [sp, #72]	; 0x48
   1aa64:	ldr	r2, [sp, #64]	; 0x40
   1aa68:	str	r1, [sp, #4]
   1aa6c:	ldr	r1, [pc, #-888]	; 1a6fc <acl_create_entry@plt+0x15478>
   1aa70:	rsb	r2, r4, r2
   1aa74:	ldr	r3, [sp, #68]	; 0x44
   1aa78:	str	ip, [sp]
   1aa7c:	add	r1, pc, r1
   1aa80:	str	r2, [sp, #64]	; 0x40
   1aa84:	bl	19498 <acl_create_entry@plt+0x14214>
   1aa88:	b	1aa94 <acl_create_entry@plt+0x15810>
   1aa8c:	mov	r0, r6
   1aa90:	bl	4eac <closedir@plt>
   1aa94:	mov	r0, r8
   1aa98:	mov	r4, r7
   1aa9c:	bl	4b7c <free@plt>
   1aaa0:	b	19738 <acl_create_entry@plt+0x144b4>
   1aaa4:	ldr	r2, [pc, #708]	; 1ad70 <acl_create_entry@plt+0x15aec>
   1aaa8:	movw	r3, #65500	; 0xffdc
   1aaac:	ldr	ip, [pc, #704]	; 1ad74 <acl_create_entry@plt+0x15af0>
   1aab0:	movt	r3, #65534	; 0xfffe
   1aab4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aab8:	add	r2, pc, r2
   1aabc:	sub	sp, sp, #65536	; 0x10000
   1aac0:	mov	sl, r1
   1aac4:	sub	sp, sp, #76	; 0x4c
   1aac8:	ldr	ip, [r2, ip]
   1aacc:	add	r2, sp, #65536	; 0x10000
   1aad0:	mov	r1, #0
   1aad4:	add	r2, r2, #72	; 0x48
   1aad8:	str	ip, [sp, #20]
   1aadc:	str	r1, [r2, r3]
   1aae0:	ldr	r3, [ip]
   1aae4:	add	ip, sp, #65536	; 0x10000
   1aae8:	str	r3, [ip, #68]	; 0x44
   1aaec:	bl	20154 <acl_create_entry@plt+0x1aed0>
   1aaf0:	ldr	r2, [pc, #640]	; 1ad78 <acl_create_entry@plt+0x15af4>
   1aaf4:	add	fp, sp, #72	; 0x48
   1aaf8:	mov	r3, r0
   1aafc:	mov	r1, #1
   1ab00:	sub	r0, fp, #36	; 0x24
   1ab04:	add	r2, pc, r2
   1ab08:	bl	4bf4 <__asprintf_chk@plt>
   1ab0c:	cmp	r0, #0
   1ab10:	blt	1ac9c <acl_create_entry@plt+0x15a18>
   1ab14:	add	r2, sp, #65536	; 0x10000
   1ab18:	movw	r3, #65500	; 0xffdc
   1ab1c:	add	r2, r2, #72	; 0x48
   1ab20:	movt	r3, #65534	; 0xfffe
   1ab24:	mov	r1, #524288	; 0x80000
   1ab28:	ldr	r0, [r2, r3]
   1ab2c:	bl	4df8 <open64@plt>
   1ab30:	subs	r9, r0, #0
   1ab34:	blt	1ac38 <acl_create_entry@plt+0x159b4>
   1ab38:	sub	r5, fp, #24
   1ab3c:	mov	r2, #17
   1ab40:	movt	r2, #1
   1ab44:	mov	r1, r5
   1ab48:	bl	4b94 <read@plt>
   1ab4c:	mov	r3, #17
   1ab50:	movt	r3, #1
   1ab54:	cmp	r0, r3
   1ab58:	cmpne	r0, #17
   1ab5c:	mov	r7, r0
   1ab60:	movgt	r3, #0
   1ab64:	movle	r3, #1
   1ab68:	ble	1ad1c <acl_create_entry@plt+0x15a98>
   1ab6c:	ldr	ip, [pc, #520]	; 1ad7c <acl_create_entry@plt+0x15af8>
   1ab70:	sub	fp, fp, #32
   1ab74:	mov	r4, r3
   1ab78:	str	fp, [sp, #24]
   1ab7c:	add	ip, pc, ip
   1ab80:	mov	r6, #7
   1ab84:	str	ip, [sp, #28]
   1ab88:	mov	r8, r3
   1ab8c:	movw	fp, #509	; 0x1fd
   1ab90:	strb	r3, [sl]
   1ab94:	b	1abac <acl_create_entry@plt+0x15928>
   1ab98:	cmp	r7, r4
   1ab9c:	ble	1acc0 <acl_create_entry@plt+0x15a3c>
   1aba0:	add	r6, r8, #7
   1aba4:	cmp	r6, fp
   1aba8:	bhi	1accc <acl_create_entry@plt+0x15a48>
   1abac:	ldrb	r3, [r5, r4]
   1abb0:	add	lr, r5, r4
   1abb4:	cmp	r3, #2
   1abb8:	bls	1acc0 <acl_create_entry@plt+0x15a3c>
   1abbc:	ldrb	r2, [lr, #1]
   1abc0:	add	r4, r4, r3
   1abc4:	cmp	r2, #4
   1abc8:	bne	1ab98 <acl_create_entry@plt+0x15914>
   1abcc:	ldrb	r0, [lr, #5]
   1abd0:	mov	r1, #8
   1abd4:	ldrb	r2, [lr, #6]
   1abd8:	mov	r3, r1
   1abdc:	ldrb	lr, [lr, #7]
   1abe0:	ldr	ip, [sp, #28]
   1abe4:	str	r0, [sp, #4]
   1abe8:	str	r2, [sp, #8]
   1abec:	mov	r2, #1
   1abf0:	str	ip, [sp]
   1abf4:	ldr	r0, [sp, #24]
   1abf8:	str	lr, [sp, #12]
   1abfc:	bl	4e4c <__snprintf_chk@plt>
   1ac00:	cmp	r0, #7
   1ac04:	bne	1ab98 <acl_create_entry@plt+0x15914>
   1ac08:	mov	r0, sl
   1ac0c:	ldr	r1, [sp, #24]
   1ac10:	bl	4e7c <strstr@plt>
   1ac14:	cmp	r0, #0
   1ac18:	bne	1ab98 <acl_create_entry@plt+0x15914>
   1ac1c:	ldr	r3, [sp, #24]
   1ac20:	add	r2, sl, r8
   1ac24:	ldm	r3!, {r0, r1}
   1ac28:	str	r0, [sl, r8]
   1ac2c:	mov	r8, r6
   1ac30:	str	r1, [r2, #4]
   1ac34:	b	1ab98 <acl_create_entry@plt+0x15914>
   1ac38:	bl	5248 <__errno_location@plt>
   1ac3c:	ldr	r4, [r0]
   1ac40:	bl	342fc <acl_create_entry@plt+0x2f078>
   1ac44:	cmp	r0, #6
   1ac48:	bgt	1ace4 <acl_create_entry@plt+0x15a60>
   1ac4c:	cmp	r4, #0
   1ac50:	rsbgt	r4, r4, #0
   1ac54:	mov	r0, r9
   1ac58:	bl	38998 <acl_create_entry@plt+0x33714>
   1ac5c:	add	r1, sp, #65536	; 0x10000
   1ac60:	movw	r3, #65500	; 0xffdc
   1ac64:	add	r1, r1, #72	; 0x48
   1ac68:	movt	r3, #65534	; 0xfffe
   1ac6c:	ldr	r0, [r1, r3]
   1ac70:	bl	4b7c <free@plt>
   1ac74:	ldr	ip, [sp, #20]
   1ac78:	add	r3, sp, #65536	; 0x10000
   1ac7c:	mov	r0, r4
   1ac80:	ldr	r2, [r3, #68]	; 0x44
   1ac84:	ldr	r3, [ip]
   1ac88:	cmp	r2, r3
   1ac8c:	bne	1ad24 <acl_create_entry@plt+0x15aa0>
   1ac90:	add	sp, sp, #65536	; 0x10000
   1ac94:	add	sp, sp, #76	; 0x4c
   1ac98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac9c:	ldr	r0, [pc, #220]	; 1ad80 <acl_create_entry@plt+0x15afc>
   1aca0:	mov	r1, #168	; 0xa8
   1aca4:	ldr	r2, [pc, #216]	; 1ad84 <acl_create_entry@plt+0x15b00>
   1aca8:	add	r0, pc, r0
   1acac:	add	r2, pc, r2
   1acb0:	bl	3369c <acl_create_entry@plt+0x2e418>
   1acb4:	mov	r4, r0
   1acb8:	mvn	r9, #0
   1acbc:	b	1ac54 <acl_create_entry@plt+0x159d0>
   1acc0:	cmp	r8, #0
   1acc4:	moveq	r4, r8
   1acc8:	beq	1ac54 <acl_create_entry@plt+0x159d0>
   1accc:	mov	r3, #0
   1acd0:	mov	r2, #58	; 0x3a
   1acd4:	mov	r4, r3
   1acd8:	strb	r2, [sl, r8]!
   1acdc:	strb	r3, [sl, #1]
   1ace0:	b	1ac54 <acl_create_entry@plt+0x159d0>
   1ace4:	ldr	lr, [pc, #156]	; 1ad88 <acl_create_entry@plt+0x15b04>
   1ace8:	mov	r1, r4
   1acec:	ldr	ip, [pc, #152]	; 1ad8c <acl_create_entry@plt+0x15b08>
   1acf0:	mov	r0, #7
   1acf4:	ldr	r2, [pc, #148]	; 1ad90 <acl_create_entry@plt+0x15b0c>
   1acf8:	add	lr, pc, lr
   1acfc:	add	ip, pc, ip
   1ad00:	mov	r3, #172	; 0xac
   1ad04:	add	r2, pc, r2
   1ad08:	str	lr, [sp]
   1ad0c:	str	ip, [sp, #4]
   1ad10:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1ad14:	mov	r4, r0
   1ad18:	b	1ac54 <acl_create_entry@plt+0x159d0>
   1ad1c:	mvn	r4, #4
   1ad20:	b	1ac54 <acl_create_entry@plt+0x159d0>
   1ad24:	bl	4f6c <__stack_chk_fail@plt>
   1ad28:	mov	r4, r0
   1ad2c:	mvn	r9, #0
   1ad30:	mov	r0, r9
   1ad34:	bl	38998 <acl_create_entry@plt+0x33714>
   1ad38:	add	r1, sp, #65536	; 0x10000
   1ad3c:	movw	r3, #65500	; 0xffdc
   1ad40:	add	r1, r1, #72	; 0x48
   1ad44:	movt	r3, #65534	; 0xfffe
   1ad48:	ldr	r0, [r1, r3]
   1ad4c:	bl	4b7c <free@plt>
   1ad50:	mov	r0, r4
   1ad54:	bl	51d0 <_Unwind_Resume@plt>
   1ad58:	b	1ad28 <acl_create_entry@plt+0x15aa4>
   1ad5c:	mov	r4, r0
   1ad60:	b	1ad30 <acl_create_entry@plt+0x15aac>
   1ad64:	mov	r4, r0
   1ad68:	b	1ad38 <acl_create_entry@plt+0x15ab4>
   1ad6c:	b	1ad28 <acl_create_entry@plt+0x15aa4>
   1ad70:	andeq	r0, r5, r8, asr #2
   1ad74:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ad78:	andeq	sp, r2, r4
   1ad7c:	andeq	ip, r2, ip, ror #31
   1ad80:	andeq	ip, r2, r0, ror lr
   1ad84:	andeq	sp, r2, r8, lsr #4
   1ad88:	ldrdeq	sp, [r2], -ip
   1ad8c:	andeq	ip, r2, ip, lsr lr
   1ad90:	andeq	ip, r2, r4, lsl lr
   1ad94:	ldr	r2, [pc, #3128]	; 1b9d4 <acl_create_entry@plt+0x16750>
   1ad98:	ldr	r1, [pc, #3128]	; 1b9d8 <acl_create_entry@plt+0x16754>
   1ad9c:	add	r2, pc, r2
   1ada0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ada4:	sub	sp, sp, #2192	; 0x890
   1ada8:	ldr	r1, [r2, r1]
   1adac:	sub	sp, sp, #4
   1adb0:	mov	r5, r3
   1adb4:	mov	r4, r0
   1adb8:	mov	r3, #0
   1adbc:	strb	r3, [sp, #76]	; 0x4c
   1adc0:	ldr	r2, [r1]
   1adc4:	str	r1, [sp, #28]
   1adc8:	strb	r3, [sp, #140]	; 0x8c
   1adcc:	strb	r3, [sp, #1164]	; 0x48c
   1add0:	strb	r3, [sp, #1676]	; 0x68c
   1add4:	str	r2, [sp, #2188]	; 0x88c
   1add8:	strb	r3, [sp, #204]	; 0xcc
   1addc:	strb	r3, [sp, #268]	; 0x10c
   1ade0:	strb	r3, [sp, #332]	; 0x14c
   1ade4:	bl	22130 <acl_create_entry@plt+0x1ceac>
   1ade8:	cmp	r0, #0
   1adec:	beq	1ae0c <acl_create_entry@plt+0x15b88>
   1adf0:	mov	r0, r4
   1adf4:	bl	22130 <acl_create_entry@plt+0x1ceac>
   1adf8:	ldr	r1, [pc, #3036]	; 1b9dc <acl_create_entry@plt+0x16758>
   1adfc:	add	r1, pc, r1
   1ae00:	bl	520c <strcmp@plt>
   1ae04:	cmp	r0, #0
   1ae08:	beq	1aec8 <acl_create_entry@plt+0x15c44>
   1ae0c:	ldr	r1, [pc, #3020]	; 1b9e0 <acl_create_entry@plt+0x1675c>
   1ae10:	mov	r0, r4
   1ae14:	ldr	r2, [pc, #3016]	; 1b9e4 <acl_create_entry@plt+0x16760>
   1ae18:	add	r1, pc, r1
   1ae1c:	add	r2, pc, r2
   1ae20:	bl	2216c <acl_create_entry@plt+0x1cee8>
   1ae24:	subs	r8, r0, #0
   1ae28:	beq	1b124 <acl_create_entry@plt+0x15ea0>
   1ae2c:	ldr	r1, [pc, #2996]	; 1b9e8 <acl_create_entry@plt+0x16764>
   1ae30:	add	r1, pc, r1
   1ae34:	bl	20304 <acl_create_entry@plt+0x1b080>
   1ae38:	ldr	r1, [pc, #2988]	; 1b9ec <acl_create_entry@plt+0x16768>
   1ae3c:	add	r1, pc, r1
   1ae40:	mov	fp, r0
   1ae44:	mov	r0, r8
   1ae48:	bl	20304 <acl_create_entry@plt+0x1b080>
   1ae4c:	ldr	r1, [pc, #2972]	; 1b9f0 <acl_create_entry@plt+0x1676c>
   1ae50:	add	r1, pc, r1
   1ae54:	mov	r6, r0
   1ae58:	mov	r0, r8
   1ae5c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1ae60:	subs	r7, r0, #0
   1ae64:	beq	1b138 <acl_create_entry@plt+0x15eb4>
   1ae68:	mov	r1, #0
   1ae6c:	mov	r2, #16
   1ae70:	bl	4d20 <strtoul@plt>
   1ae74:	cmp	r0, #8
   1ae78:	mov	r9, r0
   1ae7c:	beq	1b3f4 <acl_create_entry@plt+0x16170>
   1ae80:	sub	r3, r0, #1
   1ae84:	cmp	r3, #13
   1ae88:	addls	pc, pc, r3, lsl #2
   1ae8c:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1ae90:	b	1b5f8 <acl_create_entry@plt+0x16374>
   1ae94:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1ae98:	b	1b61c <acl_create_entry@plt+0x16398>
   1ae9c:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1aea0:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1aea4:	b	1b604 <acl_create_entry@plt+0x16380>
   1aea8:	b	1b610 <acl_create_entry@plt+0x1638c>
   1aeac:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1aeb0:	b	1b634 <acl_create_entry@plt+0x163b0>
   1aeb4:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1aeb8:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1aebc:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1aec0:	b	1b5d4 <acl_create_entry@plt+0x16350>
   1aec4:	b	1b628 <acl_create_entry@plt+0x163a4>
   1aec8:	add	r1, sp, #1664	; 0x680
   1aecc:	mov	r6, r0
   1aed0:	add	r1, r1, #12
   1aed4:	mov	r0, r4
   1aed8:	str	r1, [sp, #36]	; 0x24
   1aedc:	mov	fp, r6
   1aee0:	mov	r8, r4
   1aee4:	bl	1aaa4 <acl_create_entry@plt+0x15820>
   1aee8:	ldr	r1, [pc, #2820]	; 1b9f4 <acl_create_entry@plt+0x16770>
   1aeec:	mov	r0, r8
   1aef0:	add	r1, pc, r1
   1aef4:	bl	20304 <acl_create_entry@plt+0x1b080>
   1aef8:	ldr	r1, [pc, #2808]	; 1b9f8 <acl_create_entry@plt+0x16774>
   1aefc:	add	r1, pc, r1
   1af00:	str	r0, [sp, #44]	; 0x2c
   1af04:	mov	r0, r8
   1af08:	bl	20304 <acl_create_entry@plt+0x1b080>
   1af0c:	ldrb	r3, [sp, #76]	; 0x4c
   1af10:	cmp	r3, #0
   1af14:	str	r0, [sp, #52]	; 0x34
   1af18:	beq	1b1b4 <acl_create_entry@plt+0x15f30>
   1af1c:	ldrb	r3, [sp, #140]	; 0x8c
   1af20:	cmp	r3, #0
   1af24:	beq	1b208 <acl_create_entry@plt+0x15f84>
   1af28:	ldrb	r9, [sp, #204]	; 0xcc
   1af2c:	add	r3, sp, #652	; 0x28c
   1af30:	add	r7, sp, #140	; 0x8c
   1af34:	str	r3, [sp, #48]	; 0x30
   1af38:	cmp	r9, #0
   1af3c:	beq	1b260 <acl_create_entry@plt+0x15fdc>
   1af40:	add	r3, sp, #204	; 0xcc
   1af44:	str	r3, [sp, #32]
   1af48:	ldrb	r3, [sp, #1164]	; 0x48c
   1af4c:	cmp	r3, #0
   1af50:	beq	1b2a4 <acl_create_entry@plt+0x16020>
   1af54:	ldr	r3, [pc, #2720]	; 1b9fc <acl_create_entry@plt+0x16778>
   1af58:	add	sl, sp, #72	; 0x48
   1af5c:	add	r9, sp, #76	; 0x4c
   1af60:	mov	ip, #0
   1af64:	add	r3, pc, r3
   1af68:	mov	r1, #256	; 0x100
   1af6c:	str	ip, [sp, #4]
   1af70:	mov	r0, sl
   1af74:	str	r7, [sp]
   1af78:	mov	r2, r9
   1af7c:	str	r3, [sp, #40]	; 0x28
   1af80:	add	r8, sp, #908	; 0x38c
   1af84:	str	ip, [sp, #24]
   1af88:	str	r8, [sp, #72]	; 0x48
   1af8c:	bl	374a8 <acl_create_entry@plt+0x32224>
   1af90:	ldrb	r3, [sp, #1164]	; 0x48c
   1af94:	ldr	ip, [sp, #24]
   1af98:	cmp	r3, #0
   1af9c:	mov	r1, r0
   1afa0:	bne	1b3d4 <acl_create_entry@plt+0x16150>
   1afa4:	ldrb	r3, [sp, #332]	; 0x14c
   1afa8:	cmp	r3, #0
   1afac:	bne	1b3b4 <acl_create_entry@plt+0x16130>
   1afb0:	ldr	r2, [pc, #2632]	; 1ba00 <acl_create_entry@plt+0x1677c>
   1afb4:	mov	r3, r9
   1afb8:	mov	r1, r5
   1afbc:	mov	r0, r4
   1afc0:	add	r2, pc, r2
   1afc4:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1afc8:	ldr	r2, [pc, #2612]	; 1ba04 <acl_create_entry@plt+0x16780>
   1afcc:	add	r3, sp, #396	; 0x18c
   1afd0:	mov	r1, r5
   1afd4:	add	r2, pc, r2
   1afd8:	mov	r0, r4
   1afdc:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1afe0:	ldr	r2, [pc, #2592]	; 1ba08 <acl_create_entry@plt+0x16784>
   1afe4:	mov	r1, r5
   1afe8:	ldr	r3, [sp, #44]	; 0x2c
   1afec:	add	r2, pc, r2
   1aff0:	mov	r0, r4
   1aff4:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1aff8:	ldr	r2, [pc, #2572]	; 1ba0c <acl_create_entry@plt+0x16788>
   1affc:	mov	r1, r5
   1b000:	mov	r3, r7
   1b004:	add	r2, pc, r2
   1b008:	mov	r0, r4
   1b00c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b010:	ldr	r2, [pc, #2552]	; 1ba10 <acl_create_entry@plt+0x1678c>
   1b014:	mov	r1, r5
   1b018:	ldr	r3, [sp, #48]	; 0x30
   1b01c:	add	r2, pc, r2
   1b020:	mov	r0, r4
   1b024:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b028:	ldr	r2, [pc, #2532]	; 1ba14 <acl_create_entry@plt+0x16790>
   1b02c:	mov	r1, r5
   1b030:	ldr	r3, [sp, #52]	; 0x34
   1b034:	add	r2, pc, r2
   1b038:	mov	r0, r4
   1b03c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b040:	ldr	r2, [pc, #2512]	; 1ba18 <acl_create_entry@plt+0x16794>
   1b044:	mov	r1, r5
   1b048:	ldr	r3, [sp, #32]
   1b04c:	add	r2, pc, r2
   1b050:	mov	r0, r4
   1b054:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b058:	ldr	r2, [pc, #2492]	; 1ba1c <acl_create_entry@plt+0x16798>
   1b05c:	mov	r3, r8
   1b060:	mov	r0, r4
   1b064:	mov	r1, r5
   1b068:	add	r2, pc, r2
   1b06c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b070:	ldrb	r3, [sp, #1164]	; 0x48c
   1b074:	cmp	r3, #0
   1b078:	bne	1b394 <acl_create_entry@plt+0x16110>
   1b07c:	ldrb	r3, [sp, #268]	; 0x10c
   1b080:	cmp	r3, #0
   1b084:	bne	1b378 <acl_create_entry@plt+0x160f4>
   1b088:	ldrb	r3, [sp, #332]	; 0x14c
   1b08c:	cmp	r3, #0
   1b090:	bne	1b35c <acl_create_entry@plt+0x160d8>
   1b094:	ldr	r2, [pc, #2436]	; 1ba20 <acl_create_entry@plt+0x1679c>
   1b098:	mov	r0, r4
   1b09c:	ldr	r3, [pc, #2432]	; 1ba24 <acl_create_entry@plt+0x167a0>
   1b0a0:	mov	r1, r5
   1b0a4:	add	r2, pc, r2
   1b0a8:	add	r3, pc, r3
   1b0ac:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b0b0:	ldrb	r3, [sp, #1676]	; 0x68c
   1b0b4:	cmp	r3, #0
   1b0b8:	bne	1b340 <acl_create_entry@plt+0x160bc>
   1b0bc:	cmp	fp, #0
   1b0c0:	beq	1b0dc <acl_create_entry@plt+0x15e58>
   1b0c4:	ldr	r2, [pc, #2396]	; 1ba28 <acl_create_entry@plt+0x167a4>
   1b0c8:	mov	r3, fp
   1b0cc:	mov	r0, r4
   1b0d0:	mov	r1, r5
   1b0d4:	add	r2, pc, r2
   1b0d8:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b0dc:	cmp	r6, #0
   1b0e0:	moveq	r0, r6
   1b0e4:	beq	1b104 <acl_create_entry@plt+0x15e80>
   1b0e8:	ldr	r2, [pc, #2364]	; 1ba2c <acl_create_entry@plt+0x167a8>
   1b0ec:	mov	r0, r4
   1b0f0:	mov	r1, r5
   1b0f4:	mov	r3, r6
   1b0f8:	add	r2, pc, r2
   1b0fc:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b100:	mov	r0, #0
   1b104:	ldr	r1, [sp, #28]
   1b108:	ldr	r2, [sp, #2188]	; 0x88c
   1b10c:	ldr	r3, [r1]
   1b110:	cmp	r2, r3
   1b114:	bne	1b984 <acl_create_entry@plt+0x16700>
   1b118:	add	sp, sp, #2192	; 0x890
   1b11c:	add	sp, sp, #4
   1b120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b124:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b128:	cmp	r0, #6
   1b12c:	bgt	1b170 <acl_create_entry@plt+0x15eec>
   1b130:	mov	r0, #1
   1b134:	b	1b104 <acl_create_entry@plt+0x15e80>
   1b138:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b13c:	cmp	r0, #6
   1b140:	ble	1b130 <acl_create_entry@plt+0x15eac>
   1b144:	mov	r0, r4
   1b148:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1b14c:	ldr	lr, [pc, #2268]	; 1ba30 <acl_create_entry@plt+0x167ac>
   1b150:	ldr	ip, [pc, #2268]	; 1ba34 <acl_create_entry@plt+0x167b0>
   1b154:	mov	r1, r7
   1b158:	ldr	r2, [pc, #2264]	; 1ba38 <acl_create_entry@plt+0x167b4>
   1b15c:	add	lr, pc, lr
   1b160:	add	ip, pc, ip
   1b164:	movw	r3, #282	; 0x11a
   1b168:	add	r2, pc, r2
   1b16c:	b	1b198 <acl_create_entry@plt+0x15f14>
   1b170:	mov	r0, r4
   1b174:	bl	20154 <acl_create_entry@plt+0x1aed0>
   1b178:	ldr	lr, [pc, #2236]	; 1ba3c <acl_create_entry@plt+0x167b8>
   1b17c:	ldr	ip, [pc, #2236]	; 1ba40 <acl_create_entry@plt+0x167bc>
   1b180:	mov	r1, r8
   1b184:	ldr	r2, [pc, #2232]	; 1ba44 <acl_create_entry@plt+0x167c0>
   1b188:	add	lr, pc, lr
   1b18c:	add	ip, pc, ip
   1b190:	mov	r3, #272	; 0x110
   1b194:	add	r2, pc, r2
   1b198:	str	r0, [sp, #8]
   1b19c:	mov	r0, #7
   1b1a0:	str	lr, [sp]
   1b1a4:	str	ip, [sp, #4]
   1b1a8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1b1ac:	mov	r0, #1
   1b1b0:	b	1b104 <acl_create_entry@plt+0x15e80>
   1b1b4:	ldr	r1, [pc, #2188]	; 1ba48 <acl_create_entry@plt+0x167c4>
   1b1b8:	mov	r0, r8
   1b1bc:	add	r1, pc, r1
   1b1c0:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b1c4:	subs	r7, r0, #0
   1b1c8:	beq	1b870 <acl_create_entry@plt+0x165ec>
   1b1cc:	add	r9, sp, #76	; 0x4c
   1b1d0:	add	r1, sp, #396	; 0x18c
   1b1d4:	mov	r2, #256	; 0x100
   1b1d8:	mov	r0, r7
   1b1dc:	bl	26410 <acl_create_entry@plt+0x2118c>
   1b1e0:	mov	r2, #63	; 0x3f
   1b1e4:	mov	r1, r9
   1b1e8:	mov	r0, r7
   1b1ec:	bl	26224 <acl_create_entry@plt+0x20fa0>
   1b1f0:	mov	r0, r9
   1b1f4:	mov	r1, #0
   1b1f8:	bl	26334 <acl_create_entry@plt+0x210b0>
   1b1fc:	ldrb	r3, [sp, #140]	; 0x8c
   1b200:	cmp	r3, #0
   1b204:	bne	1af28 <acl_create_entry@plt+0x15ca4>
   1b208:	ldr	r1, [pc, #2108]	; 1ba4c <acl_create_entry@plt+0x167c8>
   1b20c:	mov	r0, r8
   1b210:	add	r1, pc, r1
   1b214:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b218:	subs	r9, r0, #0
   1b21c:	beq	1b8bc <acl_create_entry@plt+0x16638>
   1b220:	add	r7, sp, #140	; 0x8c
   1b224:	add	r1, sp, #652	; 0x28c
   1b228:	mov	r0, r9
   1b22c:	mov	r2, #256	; 0x100
   1b230:	str	r1, [sp, #48]	; 0x30
   1b234:	bl	26410 <acl_create_entry@plt+0x2118c>
   1b238:	mov	r0, r9
   1b23c:	mov	r2, #63	; 0x3f
   1b240:	mov	r1, r7
   1b244:	bl	26224 <acl_create_entry@plt+0x20fa0>
   1b248:	mov	r0, r7
   1b24c:	mov	r1, #0
   1b250:	bl	26334 <acl_create_entry@plt+0x210b0>
   1b254:	ldrb	r9, [sp, #204]	; 0xcc
   1b258:	cmp	r9, #0
   1b25c:	bne	1af40 <acl_create_entry@plt+0x15cbc>
   1b260:	ldr	r1, [pc, #2024]	; 1ba50 <acl_create_entry@plt+0x167cc>
   1b264:	mov	r0, r8
   1b268:	add	r1, pc, r1
   1b26c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b270:	cmp	r0, #0
   1b274:	addeq	r1, sp, #204	; 0xcc
   1b278:	streq	r1, [sp, #32]
   1b27c:	beq	1af48 <acl_create_entry@plt+0x15cc4>
   1b280:	add	r3, sp, #204	; 0xcc
   1b284:	mov	r2, #63	; 0x3f
   1b288:	str	r3, [sp, #32]
   1b28c:	mov	r1, r3
   1b290:	bl	26224 <acl_create_entry@plt+0x20fa0>
   1b294:	ldr	r0, [sp, #32]
   1b298:	mov	r1, r9
   1b29c:	bl	26334 <acl_create_entry@plt+0x210b0>
   1b2a0:	b	1af48 <acl_create_entry@plt+0x15cc4>
   1b2a4:	ldr	r1, [pc, #1960]	; 1ba54 <acl_create_entry@plt+0x167d0>
   1b2a8:	mov	r0, r8
   1b2ac:	add	r1, pc, r1
   1b2b0:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b2b4:	cmp	r0, #0
   1b2b8:	beq	1af54 <acl_create_entry@plt+0x15cd0>
   1b2bc:	ldrb	r3, [r0]
   1b2c0:	cmp	r3, #0
   1b2c4:	beq	1b31c <acl_create_entry@plt+0x16098>
   1b2c8:	subs	lr, r3, #44	; 0x2c
   1b2cc:	sub	r2, r3, #32
   1b2d0:	rsbs	r3, lr, #0
   1b2d4:	adcs	r3, r3, lr
   1b2d8:	cmp	r2, #95	; 0x5f
   1b2dc:	orrhi	r3, r3, #1
   1b2e0:	cmp	r3, #0
   1b2e4:	bne	1af54 <acl_create_entry@plt+0x15cd0>
   1b2e8:	mov	r2, r0
   1b2ec:	b	1b310 <acl_create_entry@plt+0x1608c>
   1b2f0:	subs	ip, r3, #44	; 0x2c
   1b2f4:	sub	r1, r3, #32
   1b2f8:	rsbs	r3, ip, #0
   1b2fc:	adcs	r3, r3, ip
   1b300:	cmp	r1, #95	; 0x5f
   1b304:	orrhi	r3, r3, #1
   1b308:	cmp	r3, #0
   1b30c:	bne	1af54 <acl_create_entry@plt+0x15cd0>
   1b310:	ldrb	r3, [r2, #1]!
   1b314:	cmp	r3, #0
   1b318:	bne	1b2f0 <acl_create_entry@plt+0x1606c>
   1b31c:	add	r8, sp, #1168	; 0x490
   1b320:	movw	r2, #511	; 0x1ff
   1b324:	sub	r8, r8, #4
   1b328:	mov	r1, r8
   1b32c:	bl	26224 <acl_create_entry@plt+0x20fa0>
   1b330:	mov	r0, r8
   1b334:	mov	r1, #0
   1b338:	bl	26334 <acl_create_entry@plt+0x210b0>
   1b33c:	b	1af54 <acl_create_entry@plt+0x15cd0>
   1b340:	ldr	r2, [pc, #1808]	; 1ba58 <acl_create_entry@plt+0x167d4>
   1b344:	mov	r0, r4
   1b348:	ldr	r3, [sp, #36]	; 0x24
   1b34c:	mov	r1, r5
   1b350:	add	r2, pc, r2
   1b354:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b358:	b	1b0bc <acl_create_entry@plt+0x15e38>
   1b35c:	ldr	r2, [pc, #1784]	; 1ba5c <acl_create_entry@plt+0x167d8>
   1b360:	mov	r0, r4
   1b364:	add	r3, sp, #332	; 0x14c
   1b368:	mov	r1, r5
   1b36c:	add	r2, pc, r2
   1b370:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b374:	b	1b094 <acl_create_entry@plt+0x15e10>
   1b378:	ldr	r2, [pc, #1760]	; 1ba60 <acl_create_entry@plt+0x167dc>
   1b37c:	mov	r0, r4
   1b380:	add	r3, sp, #268	; 0x10c
   1b384:	mov	r1, r5
   1b388:	add	r2, pc, r2
   1b38c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b390:	b	1b088 <acl_create_entry@plt+0x15e04>
   1b394:	ldr	r2, [pc, #1736]	; 1ba64 <acl_create_entry@plt+0x167e0>
   1b398:	add	r3, sp, #1168	; 0x490
   1b39c:	mov	r0, r4
   1b3a0:	sub	r3, r3, #4
   1b3a4:	mov	r1, r5
   1b3a8:	add	r2, pc, r2
   1b3ac:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1b3b0:	b	1b07c <acl_create_entry@plt+0x15df8>
   1b3b4:	mov	r2, #0
   1b3b8:	str	r2, [sp]
   1b3bc:	ldr	r2, [pc, #1700]	; 1ba68 <acl_create_entry@plt+0x167e4>
   1b3c0:	mov	r0, sl
   1b3c4:	add	r3, sp, #332	; 0x14c
   1b3c8:	add	r2, pc, r2
   1b3cc:	bl	374a8 <acl_create_entry@plt+0x32224>
   1b3d0:	b	1afb0 <acl_create_entry@plt+0x15d2c>
   1b3d4:	add	r3, sp, #1168	; 0x490
   1b3d8:	str	ip, [sp]
   1b3dc:	ldr	r2, [sp, #40]	; 0x28
   1b3e0:	sub	r3, r3, #4
   1b3e4:	mov	r0, sl
   1b3e8:	bl	374a8 <acl_create_entry@plt+0x32224>
   1b3ec:	mov	r1, r0
   1b3f0:	b	1afa4 <acl_create_entry@plt+0x15d20>
   1b3f4:	ldr	r1, [pc, #1648]	; 1ba6c <acl_create_entry@plt+0x167e8>
   1b3f8:	mov	r0, r8
   1b3fc:	add	r1, pc, r1
   1b400:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b404:	subs	sl, r0, #0
   1b408:	moveq	r7, sl
   1b40c:	beq	1b468 <acl_create_entry@plt+0x161e4>
   1b410:	mov	r2, #0
   1b414:	add	r1, sp, #72	; 0x48
   1b418:	bl	4d20 <strtoul@plt>
   1b41c:	ldr	r3, [sp, #72]	; 0x48
   1b420:	cmp	sl, r3
   1b424:	mov	r7, r0
   1b428:	beq	1b8d0 <acl_create_entry@plt+0x1664c>
   1b42c:	sub	r3, r0, #1
   1b430:	cmp	r3, #5
   1b434:	addls	pc, pc, r3, lsl #2
   1b438:	b	1b784 <acl_create_entry@plt+0x16500>
   1b43c:	b	1b664 <acl_create_entry@plt+0x163e0>
   1b440:	b	1b658 <acl_create_entry@plt+0x163d4>
   1b444:	b	1b64c <acl_create_entry@plt+0x163c8>
   1b448:	b	1b640 <acl_create_entry@plt+0x163bc>
   1b44c:	b	1b784 <acl_create_entry@plt+0x16500>
   1b450:	b	1b454 <acl_create_entry@plt+0x161d0>
   1b454:	ldr	r2, [pc, #1556]	; 1ba70 <acl_create_entry@plt+0x167ec>
   1b458:	add	r2, pc, r2
   1b45c:	add	r0, sp, #268	; 0x10c
   1b460:	mov	r1, #63	; 0x3f
   1b464:	bl	3752c <acl_create_entry@plt+0x322a8>
   1b468:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b46c:	cmp	r0, #6
   1b470:	bgt	1b58c <acl_create_entry@plt+0x16308>
   1b474:	ldr	r1, [pc, #1528]	; 1ba74 <acl_create_entry@plt+0x167f0>
   1b478:	mov	r0, r8
   1b47c:	ldr	r2, [pc, #1524]	; 1ba78 <acl_create_entry@plt+0x167f4>
   1b480:	add	r1, pc, r1
   1b484:	add	r2, pc, r2
   1b488:	bl	2216c <acl_create_entry@plt+0x1cee8>
   1b48c:	subs	r8, r0, #0
   1b490:	beq	1b554 <acl_create_entry@plt+0x162d0>
   1b494:	add	r3, sp, #1664	; 0x680
   1b498:	bic	r7, r7, #4
   1b49c:	add	r3, r3, #12
   1b4a0:	str	r3, [sp, #36]	; 0x24
   1b4a4:	mov	r1, r3
   1b4a8:	bl	1aaa4 <acl_create_entry@plt+0x15820>
   1b4ac:	cmp	r7, #2
   1b4b0:	bne	1aee8 <acl_create_entry@plt+0x15c64>
   1b4b4:	ldr	r1, [pc, #1472]	; 1ba7c <acl_create_entry@plt+0x167f8>
   1b4b8:	mov	r0, r4
   1b4bc:	ldr	r2, [pc, #1468]	; 1ba80 <acl_create_entry@plt+0x167fc>
   1b4c0:	add	r1, pc, r1
   1b4c4:	add	r2, pc, r2
   1b4c8:	bl	2216c <acl_create_entry@plt+0x1cee8>
   1b4cc:	subs	r9, r0, #0
   1b4d0:	beq	1b838 <acl_create_entry@plt+0x165b4>
   1b4d4:	add	sl, sp, #80	; 0x50
   1b4d8:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1b4dc:	sub	r1, sl, #12
   1b4e0:	str	r1, [sp, #4]
   1b4e4:	ldr	r1, [pc, #1432]	; 1ba84 <acl_create_entry@plt+0x16800>
   1b4e8:	add	r3, sp, #64	; 0x40
   1b4ec:	add	r2, sp, #56	; 0x38
   1b4f0:	str	r3, [sp]
   1b4f4:	add	r1, pc, r1
   1b4f8:	add	r3, sp, #60	; 0x3c
   1b4fc:	bl	4cf0 <sscanf@plt>
   1b500:	cmp	r0, #4
   1b504:	beq	1b670 <acl_create_entry@plt+0x163ec>
   1b508:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b50c:	cmp	r0, #6
   1b510:	ble	1aee8 <acl_create_entry@plt+0x15c64>
   1b514:	mov	r0, r9
   1b518:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1b51c:	ldr	lr, [pc, #1380]	; 1ba88 <acl_create_entry@plt+0x16804>
   1b520:	ldr	ip, [pc, #1380]	; 1ba8c <acl_create_entry@plt+0x16808>
   1b524:	mov	r1, #0
   1b528:	ldr	r2, [pc, #1376]	; 1ba90 <acl_create_entry@plt+0x1680c>
   1b52c:	add	lr, pc, lr
   1b530:	add	ip, pc, ip
   1b534:	mov	r3, #324	; 0x144
   1b538:	add	r2, pc, r2
   1b53c:	str	r0, [sp, #8]
   1b540:	mov	r0, #7
   1b544:	str	lr, [sp]
   1b548:	str	ip, [sp, #4]
   1b54c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1b550:	b	1aee8 <acl_create_entry@plt+0x15c64>
   1b554:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b558:	cmp	r0, #6
   1b55c:	ble	1b130 <acl_create_entry@plt+0x15eac>
   1b560:	mov	r0, r4
   1b564:	bl	20154 <acl_create_entry@plt+0x1aed0>
   1b568:	ldr	lr, [pc, #1316]	; 1ba94 <acl_create_entry@plt+0x16810>
   1b56c:	ldr	ip, [pc, #1316]	; 1ba98 <acl_create_entry@plt+0x16814>
   1b570:	mov	r1, r8
   1b574:	ldr	r2, [pc, #1312]	; 1ba9c <acl_create_entry@plt+0x16818>
   1b578:	add	lr, pc, lr
   1b57c:	add	ip, pc, ip
   1b580:	movw	r3, #303	; 0x12f
   1b584:	add	r2, pc, r2
   1b588:	b	1b198 <acl_create_entry@plt+0x15f14>
   1b58c:	mov	r0, r8
   1b590:	bl	20154 <acl_create_entry@plt+0x1aed0>
   1b594:	ldr	r2, [pc, #1284]	; 1baa0 <acl_create_entry@plt+0x1681c>
   1b598:	ldr	ip, [pc, #1284]	; 1baa4 <acl_create_entry@plt+0x16820>
   1b59c:	mov	r1, #0
   1b5a0:	add	r2, pc, r2
   1b5a4:	str	r2, [sp, #4]
   1b5a8:	ldr	r2, [pc, #1272]	; 1baa8 <acl_create_entry@plt+0x16824>
   1b5ac:	add	ip, pc, ip
   1b5b0:	str	r9, [sp, #12]
   1b5b4:	movw	r3, #297	; 0x129
   1b5b8:	str	r7, [sp, #16]
   1b5bc:	add	r2, pc, r2
   1b5c0:	str	ip, [sp]
   1b5c4:	str	r0, [sp, #8]
   1b5c8:	mov	r0, #7
   1b5cc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1b5d0:	b	1b474 <acl_create_entry@plt+0x161f0>
   1b5d4:	ldr	r1, [pc, #1232]	; 1baac <acl_create_entry@plt+0x16828>
   1b5d8:	add	r1, pc, r1
   1b5dc:	add	r0, sp, #268	; 0x10c
   1b5e0:	mov	r2, #63	; 0x3f
   1b5e4:	bl	4990 <strncpy@plt>
   1b5e8:	mov	r3, #0
   1b5ec:	mov	r7, r3
   1b5f0:	strb	r3, [sp, #330]	; 0x14a
   1b5f4:	b	1b468 <acl_create_entry@plt+0x161e4>
   1b5f8:	ldr	r1, [pc, #1200]	; 1bab0 <acl_create_entry@plt+0x1682c>
   1b5fc:	add	r1, pc, r1
   1b600:	b	1b5dc <acl_create_entry@plt+0x16358>
   1b604:	ldr	r1, [pc, #1192]	; 1bab4 <acl_create_entry@plt+0x16830>
   1b608:	add	r1, pc, r1
   1b60c:	b	1b5dc <acl_create_entry@plt+0x16358>
   1b610:	ldr	r1, [pc, #1184]	; 1bab8 <acl_create_entry@plt+0x16834>
   1b614:	add	r1, pc, r1
   1b618:	b	1b5dc <acl_create_entry@plt+0x16358>
   1b61c:	ldr	r1, [pc, #1176]	; 1babc <acl_create_entry@plt+0x16838>
   1b620:	add	r1, pc, r1
   1b624:	b	1b5dc <acl_create_entry@plt+0x16358>
   1b628:	ldr	r1, [pc, #1168]	; 1bac0 <acl_create_entry@plt+0x1683c>
   1b62c:	add	r1, pc, r1
   1b630:	b	1b5dc <acl_create_entry@plt+0x16358>
   1b634:	ldr	r1, [pc, #1160]	; 1bac4 <acl_create_entry@plt+0x16840>
   1b638:	add	r1, pc, r1
   1b63c:	b	1b5dc <acl_create_entry@plt+0x16358>
   1b640:	ldr	r2, [pc, #1152]	; 1bac8 <acl_create_entry@plt+0x16844>
   1b644:	add	r2, pc, r2
   1b648:	b	1b45c <acl_create_entry@plt+0x161d8>
   1b64c:	ldr	r2, [pc, #1144]	; 1bacc <acl_create_entry@plt+0x16848>
   1b650:	add	r2, pc, r2
   1b654:	b	1b45c <acl_create_entry@plt+0x161d8>
   1b658:	ldr	r2, [pc, #1136]	; 1bad0 <acl_create_entry@plt+0x1684c>
   1b65c:	add	r2, pc, r2
   1b660:	b	1b45c <acl_create_entry@plt+0x161d8>
   1b664:	ldr	r2, [pc, #1128]	; 1bad4 <acl_create_entry@plt+0x16850>
   1b668:	add	r2, pc, r2
   1b66c:	b	1b45c <acl_create_entry@plt+0x161d8>
   1b670:	ldr	r1, [pc, #1120]	; 1bad8 <acl_create_entry@plt+0x16854>
   1b674:	mov	r0, r9
   1b678:	add	r1, pc, r1
   1b67c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b680:	subs	r7, r0, #0
   1b684:	beq	1b8dc <acl_create_entry@plt+0x16658>
   1b688:	add	r1, sp, #396	; 0x18c
   1b68c:	mov	r2, #256	; 0x100
   1b690:	sub	r3, sl, #4
   1b694:	str	r3, [sp, #24]
   1b698:	bl	26410 <acl_create_entry@plt+0x2118c>
   1b69c:	ldr	r3, [sp, #24]
   1b6a0:	mov	r2, #63	; 0x3f
   1b6a4:	mov	r0, r7
   1b6a8:	mov	r1, r3
   1b6ac:	mov	r7, r3
   1b6b0:	bl	26224 <acl_create_entry@plt+0x20fa0>
   1b6b4:	mov	r1, #0
   1b6b8:	mov	r0, r7
   1b6bc:	bl	26334 <acl_create_entry@plt+0x210b0>
   1b6c0:	ldr	r1, [pc, #1044]	; 1badc <acl_create_entry@plt+0x16858>
   1b6c4:	mov	r0, r9
   1b6c8:	add	r1, pc, r1
   1b6cc:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b6d0:	subs	r3, r0, #0
   1b6d4:	str	r3, [sp, #32]
   1b6d8:	beq	1b914 <acl_create_entry@plt+0x16690>
   1b6dc:	add	r7, sp, #140	; 0x8c
   1b6e0:	mov	r2, #256	; 0x100
   1b6e4:	add	r1, sp, #652	; 0x28c
   1b6e8:	bl	26410 <acl_create_entry@plt+0x2118c>
   1b6ec:	mov	r2, #63	; 0x3f
   1b6f0:	mov	r1, r7
   1b6f4:	ldr	r0, [sp, #32]
   1b6f8:	bl	26224 <acl_create_entry@plt+0x20fa0>
   1b6fc:	mov	r0, r7
   1b700:	mov	r1, #0
   1b704:	bl	26334 <acl_create_entry@plt+0x210b0>
   1b708:	ldr	r1, [pc, #976]	; 1bae0 <acl_create_entry@plt+0x1685c>
   1b70c:	mov	r0, r9
   1b710:	add	r1, pc, r1
   1b714:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b718:	subs	r7, r0, #0
   1b71c:	beq	1b94c <acl_create_entry@plt+0x166c8>
   1b720:	sub	r1, sl, #8
   1b724:	mov	r2, #0
   1b728:	bl	4d20 <strtoul@plt>
   1b72c:	ldr	r3, [sp, #72]	; 0x48
   1b730:	cmp	r7, r3
   1b734:	beq	1b9c0 <acl_create_entry@plt+0x1673c>
   1b738:	cmp	r0, #15
   1b73c:	addls	pc, pc, r0, lsl #2
   1b740:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b744:	b	1b814 <acl_create_entry@plt+0x16590>
   1b748:	b	1b820 <acl_create_entry@plt+0x1659c>
   1b74c:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b750:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b754:	b	1b808 <acl_create_entry@plt+0x16584>
   1b758:	b	1b790 <acl_create_entry@plt+0x1650c>
   1b75c:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b760:	b	1b808 <acl_create_entry@plt+0x16584>
   1b764:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b768:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b76c:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b770:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b774:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b778:	b	1b82c <acl_create_entry@plt+0x165a8>
   1b77c:	b	1b814 <acl_create_entry@plt+0x16590>
   1b780:	b	1b808 <acl_create_entry@plt+0x16584>
   1b784:	ldr	r2, [pc, #856]	; 1bae4 <acl_create_entry@plt+0x16860>
   1b788:	add	r2, pc, r2
   1b78c:	b	1b45c <acl_create_entry@plt+0x161d8>
   1b790:	ldr	r2, [pc, #848]	; 1bae8 <acl_create_entry@plt+0x16864>
   1b794:	add	r2, pc, r2
   1b798:	mov	r1, #63	; 0x3f
   1b79c:	add	r0, sp, #268	; 0x10c
   1b7a0:	bl	3752c <acl_create_entry@plt+0x322a8>
   1b7a4:	ldr	r1, [pc, #832]	; 1baec <acl_create_entry@plt+0x16868>
   1b7a8:	mov	r0, r9
   1b7ac:	add	r1, pc, r1
   1b7b0:	bl	20304 <acl_create_entry@plt+0x1b080>
   1b7b4:	subs	r7, r0, #0
   1b7b8:	beq	1b988 <acl_create_entry@plt+0x16704>
   1b7bc:	add	r3, sp, #204	; 0xcc
   1b7c0:	mov	r2, #63	; 0x3f
   1b7c4:	str	r3, [sp, #32]
   1b7c8:	mov	r1, r3
   1b7cc:	bl	26224 <acl_create_entry@plt+0x20fa0>
   1b7d0:	ldr	r0, [sp, #32]
   1b7d4:	mov	r1, #0
   1b7d8:	bl	26334 <acl_create_entry@plt+0x210b0>
   1b7dc:	ldr	r3, [sp, #68]	; 0x44
   1b7e0:	ldr	r2, [sp, #64]	; 0x40
   1b7e4:	add	r0, sp, #332	; 0x14c
   1b7e8:	mov	r1, #1
   1b7ec:	str	r3, [sp, #4]
   1b7f0:	ldr	r3, [pc, #760]	; 1baf0 <acl_create_entry@plt+0x1686c>
   1b7f4:	str	r2, [sp]
   1b7f8:	mov	r2, #64	; 0x40
   1b7fc:	add	r3, pc, r3
   1b800:	bl	514c <__sprintf_chk@plt>
   1b804:	b	1aee8 <acl_create_entry@plt+0x15c64>
   1b808:	ldr	r2, [pc, #740]	; 1baf4 <acl_create_entry@plt+0x16870>
   1b80c:	add	r2, pc, r2
   1b810:	b	1b798 <acl_create_entry@plt+0x16514>
   1b814:	ldr	r2, [pc, #732]	; 1baf8 <acl_create_entry@plt+0x16874>
   1b818:	add	r2, pc, r2
   1b81c:	b	1b798 <acl_create_entry@plt+0x16514>
   1b820:	ldr	r2, [pc, #724]	; 1bafc <acl_create_entry@plt+0x16878>
   1b824:	add	r2, pc, r2
   1b828:	b	1b798 <acl_create_entry@plt+0x16514>
   1b82c:	ldr	r2, [pc, #716]	; 1bb00 <acl_create_entry@plt+0x1687c>
   1b830:	add	r2, pc, r2
   1b834:	b	1b798 <acl_create_entry@plt+0x16514>
   1b838:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b83c:	cmp	r0, #6
   1b840:	ble	1aee8 <acl_create_entry@plt+0x15c64>
   1b844:	mov	r0, r4
   1b848:	bl	20154 <acl_create_entry@plt+0x1aed0>
   1b84c:	ldr	lr, [pc, #688]	; 1bb04 <acl_create_entry@plt+0x16880>
   1b850:	ldr	ip, [pc, #688]	; 1bb08 <acl_create_entry@plt+0x16884>
   1b854:	mov	r1, r9
   1b858:	ldr	r2, [pc, #684]	; 1bb0c <acl_create_entry@plt+0x16888>
   1b85c:	add	lr, pc, lr
   1b860:	add	ip, pc, ip
   1b864:	mov	r3, #320	; 0x140
   1b868:	add	r2, pc, r2
   1b86c:	b	1b53c <acl_create_entry@plt+0x162b8>
   1b870:	ldr	r1, [sp, #44]	; 0x2c
   1b874:	cmp	r1, #0
   1b878:	bne	1b9cc <acl_create_entry@plt+0x16748>
   1b87c:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b880:	cmp	r0, #6
   1b884:	ble	1b130 <acl_create_entry@plt+0x15eac>
   1b888:	ldr	lr, [pc, #640]	; 1bb10 <acl_create_entry@plt+0x1688c>
   1b88c:	movw	r3, #385	; 0x181
   1b890:	ldr	ip, [pc, #636]	; 1bb14 <acl_create_entry@plt+0x16890>
   1b894:	mov	r0, #7
   1b898:	ldr	r2, [pc, #632]	; 1bb18 <acl_create_entry@plt+0x16894>
   1b89c:	add	lr, pc, lr
   1b8a0:	add	ip, pc, ip
   1b8a4:	ldr	r1, [sp, #44]	; 0x2c
   1b8a8:	add	r2, pc, r2
   1b8ac:	str	lr, [sp]
   1b8b0:	str	ip, [sp, #4]
   1b8b4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1b8b8:	b	1b130 <acl_create_entry@plt+0x15eac>
   1b8bc:	ldr	r1, [sp, #52]	; 0x34
   1b8c0:	cmp	r1, #0
   1b8c4:	beq	1b130 <acl_create_entry@plt+0x15eac>
   1b8c8:	mov	r9, r1
   1b8cc:	b	1b220 <acl_create_entry@plt+0x15f9c>
   1b8d0:	ldr	r2, [pc, #580]	; 1bb1c <acl_create_entry@plt+0x16898>
   1b8d4:	add	r2, pc, r2
   1b8d8:	b	1b45c <acl_create_entry@plt+0x161d8>
   1b8dc:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b8e0:	cmp	r0, #6
   1b8e4:	ble	1aee8 <acl_create_entry@plt+0x15c64>
   1b8e8:	mov	r0, r9
   1b8ec:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1b8f0:	ldr	lr, [pc, #552]	; 1bb20 <acl_create_entry@plt+0x1689c>
   1b8f4:	ldr	ip, [pc, #552]	; 1bb24 <acl_create_entry@plt+0x168a0>
   1b8f8:	mov	r1, r7
   1b8fc:	ldr	r2, [pc, #548]	; 1bb28 <acl_create_entry@plt+0x168a4>
   1b900:	add	lr, pc, lr
   1b904:	add	ip, pc, ip
   1b908:	mov	r3, #332	; 0x14c
   1b90c:	add	r2, pc, r2
   1b910:	b	1b53c <acl_create_entry@plt+0x162b8>
   1b914:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b918:	cmp	r0, #6
   1b91c:	ble	1aee8 <acl_create_entry@plt+0x15c64>
   1b920:	mov	r0, r9
   1b924:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1b928:	ldr	lr, [pc, #508]	; 1bb2c <acl_create_entry@plt+0x168a8>
   1b92c:	ldr	ip, [pc, #508]	; 1bb30 <acl_create_entry@plt+0x168ac>
   1b930:	movw	r3, #342	; 0x156
   1b934:	ldr	r2, [pc, #504]	; 1bb34 <acl_create_entry@plt+0x168b0>
   1b938:	add	lr, pc, lr
   1b93c:	add	ip, pc, ip
   1b940:	ldr	r1, [sp, #32]
   1b944:	add	r2, pc, r2
   1b948:	b	1b53c <acl_create_entry@plt+0x162b8>
   1b94c:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b950:	cmp	r0, #6
   1b954:	ble	1aee8 <acl_create_entry@plt+0x15c64>
   1b958:	mov	r0, r9
   1b95c:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1b960:	ldr	lr, [pc, #464]	; 1bb38 <acl_create_entry@plt+0x168b4>
   1b964:	ldr	ip, [pc, #464]	; 1bb3c <acl_create_entry@plt+0x168b8>
   1b968:	mov	r1, r7
   1b96c:	ldr	r2, [pc, #460]	; 1bb40 <acl_create_entry@plt+0x168bc>
   1b970:	add	lr, pc, lr
   1b974:	add	ip, pc, ip
   1b978:	mov	r3, #352	; 0x160
   1b97c:	add	r2, pc, r2
   1b980:	b	1b53c <acl_create_entry@plt+0x162b8>
   1b984:	bl	4f6c <__stack_chk_fail@plt>
   1b988:	bl	342fc <acl_create_entry@plt+0x2f078>
   1b98c:	cmp	r0, #6
   1b990:	ble	1aee8 <acl_create_entry@plt+0x15c64>
   1b994:	mov	r0, r9
   1b998:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1b99c:	ldr	lr, [pc, #416]	; 1bb44 <acl_create_entry@plt+0x168c0>
   1b9a0:	ldr	ip, [pc, #416]	; 1bb48 <acl_create_entry@plt+0x168c4>
   1b9a4:	mov	r1, r7
   1b9a8:	ldr	r2, [pc, #412]	; 1bb4c <acl_create_entry@plt+0x168c8>
   1b9ac:	add	lr, pc, lr
   1b9b0:	add	ip, pc, ip
   1b9b4:	mov	r3, #360	; 0x168
   1b9b8:	add	r2, pc, r2
   1b9bc:	b	1b53c <acl_create_entry@plt+0x162b8>
   1b9c0:	ldr	r2, [pc, #392]	; 1bb50 <acl_create_entry@plt+0x168cc>
   1b9c4:	add	r2, pc, r2
   1b9c8:	b	1b798 <acl_create_entry@plt+0x16514>
   1b9cc:	ldr	r7, [sp, #44]	; 0x2c
   1b9d0:	b	1b1cc <acl_create_entry@plt+0x15f48>
   1b9d4:	andeq	pc, r4, r4, ror #28
   1b9d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b9dc:	muleq	r2, r0, r6
   1b9e0:	andeq	ip, r2, ip, lsr #13
   1b9e4:	andeq	ip, r2, ip, lsr #13
   1b9e8:			; <UNDEFINED> instruction: 0x0002cdb4
   1b9ec:	andeq	r5, r2, r4, asr #25
   1b9f0:	andeq	ip, r2, r8, lsr #27
   1b9f4:	andeq	r9, r2, r8, lsr #11
   1b9f8:	andeq	r9, r2, r8, lsr #11
   1b9fc:	andeq	r5, r2, ip, lsl r3
   1ba00:	andeq	ip, r2, r0, lsl lr
   1ba04:	andeq	ip, r2, r8, lsl #28
   1ba08:	andeq	ip, r2, r0, lsl #28
   1ba0c:	strdeq	ip, [r2], -r8
   1ba10:	andeq	ip, r2, ip, ror #27
   1ba14:	andeq	ip, r2, r4, ror #27
   1ba18:	ldrdeq	ip, [r2], -r8
   1ba1c:	andeq	ip, r2, r8, asr #27
   1ba20:			; <UNDEFINED> instruction: 0x0002cdbc
   1ba24:	andeq	ip, r2, ip, lsl r4
   1ba28:	andeq	ip, r2, r8, lsr #27
   1ba2c:	muleq	r2, ip, sp
   1ba30:	andeq	ip, r2, r8, ror #26
   1ba34:	andeq	ip, r2, r8, lsr #21
   1ba38:			; <UNDEFINED> instruction: 0x0002c9b0
   1ba3c:	andeq	ip, r2, ip, lsr sp
   1ba40:	andeq	ip, r2, r8, lsr #20
   1ba44:	andeq	ip, r2, r4, lsl #19
   1ba48:	andeq	ip, r2, r4, asr #23
   1ba4c:	andeq	ip, r2, r4, lsr #23
   1ba50:	andeq	ip, r2, r4, asr fp
   1ba54:	andeq	ip, r2, ip, lsl fp
   1ba58:	andeq	ip, r2, r8, lsl fp
   1ba5c:	andeq	ip, r2, r8, ror #21
   1ba60:	andeq	ip, r2, r4, asr #21
   1ba64:	muleq	r2, r4, sl
   1ba68:	andeq	r7, r2, r8, asr #22
   1ba6c:	andeq	ip, r2, r8, lsr r8
   1ba70:	andeq	ip, r2, r8, lsr r3
   1ba74:	andeq	ip, r2, r4, asr #32
   1ba78:	andeq	r9, r2, r8
   1ba7c:	ldrdeq	ip, [r2], -r0
   1ba80:	andeq	ip, r2, ip, lsl r3
   1ba84:	andeq	ip, r2, ip, asr r4
   1ba88:	muleq	r2, r8, r9
   1ba8c:	andeq	ip, r2, ip, lsl #15
   1ba90:	andeq	ip, r2, r0, ror #11
   1ba94:	andeq	ip, r2, ip, asr #18
   1ba98:	andeq	ip, r2, r8, ror #13
   1ba9c:	muleq	r2, r4, r5
   1baa0:	andeq	ip, r2, r8, lsr #13
   1baa4:	andeq	ip, r2, r8, lsl r9
   1baa8:	andeq	ip, r2, ip, asr r5
   1baac:	andeq	ip, r2, r0, lsr #11
   1bab0:	andeq	r9, r2, r8, lsr #18
   1bab4:	andeq	r9, r2, r8, lsl r7
   1bab8:	andeq	ip, r2, r4, lsl #11
   1babc:	andeq	ip, r2, r4, ror r5
   1bac0:			; <UNDEFINED> instruction: 0x00029dbc
   1bac4:	andeq	ip, r2, r8, ror #10
   1bac8:	andeq	ip, r2, r8, asr #10
   1bacc:	andeq	r9, r2, r4, lsl r4
   1bad0:	andeq	ip, r2, r8, lsr #10
   1bad4:	andeq	ip, r2, r8, lsl r5
   1bad8:	strdeq	r5, [r3], -r0
   1badc:	andeq	ip, r2, r8, lsr r6
   1bae0:	ldrdeq	r5, [r3], -ip
   1bae4:	strdeq	ip, [r2], -r0
   1bae8:	andeq	r9, r2, r0, lsr #6
   1baec:	strheq	sl, [r2], -ip
   1baf0:	andeq	ip, r2, ip, ror r5
   1baf4:	andeq	ip, r2, r0, lsr #7
   1baf8:	andeq	ip, r2, ip, lsl #7
   1bafc:	andeq	r9, r2, r0, asr #4
   1bb00:	andeq	ip, r2, r8, asr #6
   1bb04:	andeq	ip, r2, r8, ror #12
   1bb08:	andeq	ip, r2, r0, lsr r4
   1bb0c:			; <UNDEFINED> instruction: 0x0002c2b0
   1bb10:	andeq	ip, r2, r8, lsr #12
   1bb14:	strdeq	ip, [r2], -r0
   1bb18:	andeq	ip, r2, r0, ror r2
   1bb1c:	andeq	ip, r2, r4, lsr #5
   1bb20:	andeq	ip, r2, r4, asr #11
   1bb24:	ldrdeq	ip, [r2], -r4
   1bb28:	andeq	ip, r2, ip, lsl #4
   1bb2c:	andeq	ip, r2, ip, lsl #11
   1bb30:	andeq	ip, r2, ip, asr #7
   1bb34:	ldrdeq	ip, [r2], -r4
   1bb38:	andeq	ip, r2, r4, asr r5
   1bb3c:			; <UNDEFINED> instruction: 0x0002c3b8
   1bb40:	muleq	r2, ip, r1
   1bb44:	andeq	ip, r2, r8, lsl r5
   1bb48:	andeq	ip, r2, r0, lsr #7
   1bb4c:	andeq	ip, r2, r0, ror #2
   1bb50:			; <UNDEFINED> instruction: 0x0002c1b4
   1bb54:	push	{r4, lr}
   1bb58:	subs	r4, r0, #0
   1bb5c:	popeq	{r4, pc}
   1bb60:	ldr	r0, [r4]
   1bb64:	bl	4b7c <free@plt>
   1bb68:	ldr	r0, [r4, #4]
   1bb6c:	bl	4b7c <free@plt>
   1bb70:	ldr	r0, [r4, #8]
   1bb74:	bl	4b7c <free@plt>
   1bb78:	ldr	r0, [r4, #12]
   1bb7c:	bl	4b7c <free@plt>
   1bb80:	ldr	r0, [r4, #16]
   1bb84:	bl	4b7c <free@plt>
   1bb88:	ldr	r0, [r4, #20]
   1bb8c:	bl	4b7c <free@plt>
   1bb90:	ldr	r0, [r4, #24]
   1bb94:	bl	4b7c <free@plt>
   1bb98:	ldr	r0, [r4, #28]
   1bb9c:	bl	4b7c <free@plt>
   1bba0:	ldr	r0, [r4, #32]
   1bba4:	bl	4b7c <free@plt>
   1bba8:	ldr	r0, [r4, #36]	; 0x24
   1bbac:	bl	4b7c <free@plt>
   1bbb0:	ldr	r0, [r4, #40]	; 0x28
   1bbb4:	bl	4b7c <free@plt>
   1bbb8:	ldr	r0, [r4, #44]	; 0x2c
   1bbbc:	bl	4b7c <free@plt>
   1bbc0:	ldr	r0, [r4, #52]	; 0x34
   1bbc4:	bl	4b7c <free@plt>
   1bbc8:	ldr	r0, [r4, #56]	; 0x38
   1bbcc:	bl	4b7c <free@plt>
   1bbd0:	ldr	r0, [r4, #60]	; 0x3c
   1bbd4:	bl	4b7c <free@plt>
   1bbd8:	mov	r0, r4
   1bbdc:	pop	{r4, lr}
   1bbe0:	b	4b7c <free@plt>
   1bbe4:	cmp	r0, #0
   1bbe8:	push	{r4, lr}
   1bbec:	popeq	{r4, pc}
   1bbf0:	ldr	r0, [r0]
   1bbf4:	cmp	r0, #0
   1bbf8:	popeq	{r4, pc}
   1bbfc:	ldr	r4, [r0, #80]	; 0x50
   1bc00:	bl	1bb54 <acl_create_entry@plt+0x168d0>
   1bc04:	cmp	r4, #0
   1bc08:	mov	r0, r4
   1bc0c:	bne	1bbfc <acl_create_entry@plt+0x16978>
   1bc10:	pop	{r4, pc}
   1bc14:	ldr	r3, [pc, #112]	; 1bc8c <acl_create_entry@plt+0x16a08>
   1bc18:	ldr	r2, [pc, #112]	; 1bc90 <acl_create_entry@plt+0x16a0c>
   1bc1c:	add	r3, pc, r3
   1bc20:	ldr	r1, [pc, #108]	; 1bc94 <acl_create_entry@plt+0x16a10>
   1bc24:	push	{r4, lr}
   1bc28:	sub	sp, sp, #8
   1bc2c:	ldr	r4, [r3, r2]
   1bc30:	add	r1, pc, r1
   1bc34:	ldr	r3, [r4]
   1bc38:	str	r3, [sp, #4]
   1bc3c:	bl	20304 <acl_create_entry@plt+0x1b080>
   1bc40:	cmp	r0, #0
   1bc44:	beq	1bc80 <acl_create_entry@plt+0x169fc>
   1bc48:	mov	r1, sp
   1bc4c:	bl	38bc0 <acl_create_entry@plt+0x3393c>
   1bc50:	cmp	r0, #0
   1bc54:	blt	1bc80 <acl_create_entry@plt+0x169fc>
   1bc58:	ldr	r0, [sp]
   1bc5c:	subs	r3, r0, #1
   1bc60:	rsbs	r0, r3, #0
   1bc64:	adcs	r0, r0, r3
   1bc68:	ldr	r2, [sp, #4]
   1bc6c:	ldr	r3, [r4]
   1bc70:	cmp	r2, r3
   1bc74:	bne	1bc88 <acl_create_entry@plt+0x16a04>
   1bc78:	add	sp, sp, #8
   1bc7c:	pop	{r4, pc}
   1bc80:	mov	r0, #0
   1bc84:	b	1bc68 <acl_create_entry@plt+0x169e4>
   1bc88:	bl	4f6c <__stack_chk_fail@plt>
   1bc8c:	andeq	lr, r4, r4, ror #31
   1bc90:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1bc94:	andeq	fp, r2, r8, lsr r6
   1bc98:	push	{r4, lr}
   1bc9c:	subs	r4, r0, #0
   1bca0:	popeq	{r4, pc}
   1bca4:	ldr	r0, [r4, #4]
   1bca8:	bl	38998 <acl_create_entry@plt+0x33714>
   1bcac:	ldr	r0, [r4, #12]
   1bcb0:	bl	28a54 <acl_create_entry@plt+0x237d0>
   1bcb4:	mov	r0, r4
   1bcb8:	bl	1bbe4 <acl_create_entry@plt+0x16960>
   1bcbc:	mov	r0, r4
   1bcc0:	pop	{r4, lr}
   1bcc4:	b	4b7c <free@plt>
   1bcc8:	push	{r4, lr}
   1bccc:	subs	r4, r0, #0
   1bcd0:	beq	1bd04 <acl_create_entry@plt+0x16a80>
   1bcd4:	mov	r0, #1
   1bcd8:	mov	r1, #24
   1bcdc:	bl	4a38 <calloc@plt>
   1bce0:	subs	r3, r0, #0
   1bce4:	beq	1bd0c <acl_create_entry@plt+0x16a88>
   1bce8:	mov	r0, #0
   1bcec:	mvn	r2, #0
   1bcf0:	stm	r3, {r0, r2}
   1bcf4:	mov	r2, #1
   1bcf8:	strb	r2, [r3, #8]
   1bcfc:	str	r3, [r4]
   1bd00:	pop	{r4, pc}
   1bd04:	mvn	r0, #21
   1bd08:	pop	{r4, pc}
   1bd0c:	mvn	r0, #11
   1bd10:	pop	{r4, pc}
   1bd14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd18:	sub	sp, sp, #76	; 0x4c
   1bd1c:	ldr	sl, [pc, #1320]	; 1c24c <acl_create_entry@plt+0x16fc8>
   1bd20:	mov	fp, r0
   1bd24:	ldr	r3, [pc, #1316]	; 1c250 <acl_create_entry@plt+0x16fcc>
   1bd28:	add	sl, pc, sl
   1bd2c:	ldr	r3, [sl, r3]
   1bd30:	str	r3, [sp, #24]
   1bd34:	ldr	r3, [r3]
   1bd38:	str	r3, [sp, #68]	; 0x44
   1bd3c:	bl	1bbe4 <acl_create_entry@plt+0x16960>
   1bd40:	add	r0, sp, #72	; 0x48
   1bd44:	mov	r3, #0
   1bd48:	str	r3, [r0, #-16]!
   1bd4c:	bl	3b9f0 <acl_create_entry@plt+0x3676c>
   1bd50:	subs	r4, r0, #0
   1bd54:	blt	1be18 <acl_create_entry@plt+0x16b94>
   1bd58:	ldr	r0, [sp, #56]	; 0x38
   1bd5c:	add	r4, sp, #72	; 0x48
   1bd60:	add	r5, sp, #64	; 0x40
   1bd64:	ldr	r2, [pc, #1256]	; 1c254 <acl_create_entry@plt+0x16fd0>
   1bd68:	mov	r3, #1
   1bd6c:	str	r0, [r4, #-12]!
   1bd70:	add	r2, pc, r2
   1bd74:	mov	r1, r5
   1bd78:	mov	r0, r4
   1bd7c:	bl	39034 <acl_create_entry@plt+0x33db0>
   1bd80:	cmp	r0, #0
   1bd84:	beq	1be54 <acl_create_entry@plt+0x16bd0>
   1bd88:	ldr	r6, [pc, #1224]	; 1c258 <acl_create_entry@plt+0x16fd4>
   1bd8c:	ldr	r7, [pc, #1224]	; 1c25c <acl_create_entry@plt+0x16fd8>
   1bd90:	add	r6, pc, r6
   1bd94:	add	r7, pc, r7
   1bd98:	b	1bdb8 <acl_create_entry@plt+0x16b34>
   1bd9c:	mov	r0, r4
   1bda0:	mov	r1, r5
   1bda4:	mov	r2, r7
   1bda8:	mov	r3, #1
   1bdac:	bl	39034 <acl_create_entry@plt+0x33db0>
   1bdb0:	cmp	r0, #0
   1bdb4:	beq	1be54 <acl_create_entry@plt+0x16bd0>
   1bdb8:	mov	r1, r6
   1bdbc:	ldr	r2, [sp, #64]	; 0x40
   1bdc0:	bl	5164 <strncmp@plt>
   1bdc4:	subs	r8, r0, #0
   1bdc8:	bne	1bd9c <acl_create_entry@plt+0x16b18>
   1bdcc:	ldr	r0, [sp, #56]	; 0x38
   1bdd0:	bl	4b7c <free@plt>
   1bdd4:	strb	r8, [fp, #8]
   1bdd8:	bl	342fc <acl_create_entry@plt+0x2f078>
   1bddc:	cmp	r0, #5
   1bde0:	ble	1be5c <acl_create_entry@plt+0x16bd8>
   1bde4:	ldr	lr, [pc, #1140]	; 1c260 <acl_create_entry@plt+0x16fdc>
   1bde8:	mov	r0, #6
   1bdec:	ldr	ip, [pc, #1136]	; 1c264 <acl_create_entry@plt+0x16fe0>
   1bdf0:	mov	r1, #0
   1bdf4:	ldr	r2, [pc, #1132]	; 1c268 <acl_create_entry@plt+0x16fe4>
   1bdf8:	add	lr, pc, lr
   1bdfc:	add	ip, pc, ip
   1be00:	mov	r3, #219	; 0xdb
   1be04:	add	r2, pc, r2
   1be08:	str	lr, [sp]
   1be0c:	str	ip, [sp, #4]
   1be10:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1be14:	b	1be5c <acl_create_entry@plt+0x16bd8>
   1be18:	bl	342fc <acl_create_entry@plt+0x2f078>
   1be1c:	cmp	r0, #3
   1be20:	ble	1be54 <acl_create_entry@plt+0x16bd0>
   1be24:	ldr	lr, [pc, #1088]	; 1c26c <acl_create_entry@plt+0x16fe8>
   1be28:	mov	r1, r4
   1be2c:	ldr	ip, [pc, #1084]	; 1c270 <acl_create_entry@plt+0x16fec>
   1be30:	mov	r0, #4
   1be34:	ldr	r2, [pc, #1080]	; 1c274 <acl_create_entry@plt+0x16ff0>
   1be38:	add	lr, pc, lr
   1be3c:	add	ip, pc, ip
   1be40:	mov	r3, #199	; 0xc7
   1be44:	add	r2, pc, r2
   1be48:	str	lr, [sp]
   1be4c:	str	ip, [sp, #4]
   1be50:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1be54:	ldr	r0, [sp, #56]	; 0x38
   1be58:	bl	4b7c <free@plt>
   1be5c:	ldr	r0, [pc, #1044]	; 1c278 <acl_create_entry@plt+0x16ff4>
   1be60:	add	r1, fp, #16
   1be64:	mov	r2, #1
   1be68:	add	r0, pc, r0
   1be6c:	bl	35624 <acl_create_entry@plt+0x303a0>
   1be70:	ldr	r1, [pc, #1028]	; 1c27c <acl_create_entry@plt+0x16ff8>
   1be74:	add	r0, sp, #52	; 0x34
   1be78:	ldr	r3, [pc, #1024]	; 1c280 <acl_create_entry@plt+0x16ffc>
   1be7c:	mov	r2, #0
   1be80:	add	r1, pc, r1
   1be84:	add	r3, pc, r3
   1be88:	bl	2dd88 <acl_create_entry@plt+0x28b04>
   1be8c:	subs	r6, r0, #0
   1be90:	blt	1c128 <acl_create_entry@plt+0x16ea4>
   1be94:	ldr	r0, [sp, #52]	; 0x34
   1be98:	cmp	r0, #0
   1be9c:	beq	1c16c <acl_create_entry@plt+0x16ee8>
   1bea0:	ldr	r3, [r0]
   1bea4:	cmp	r3, #0
   1bea8:	beq	1c17c <acl_create_entry@plt+0x16ef8>
   1beac:	add	r2, r0, #4
   1beb0:	b	1bec4 <acl_create_entry@plt+0x16c40>
   1beb4:	ldr	r1, [r3]
   1beb8:	add	r2, r3, #4
   1bebc:	cmp	r1, #0
   1bec0:	beq	1c120 <acl_create_entry@plt+0x16e9c>
   1bec4:	subs	r3, r2, #0
   1bec8:	bne	1beb4 <acl_create_entry@plt+0x16c30>
   1becc:	mvn	r7, #3
   1bed0:	cmp	r0, r7
   1bed4:	bhi	1c174 <acl_create_entry@plt+0x16ef0>
   1bed8:	cmp	fp, #0
   1bedc:	ldr	r5, [r3, #-4]
   1bee0:	beq	1c188 <acl_create_entry@plt+0x16f04>
   1bee4:	cmp	r5, #0
   1bee8:	beq	1c1dc <acl_create_entry@plt+0x16f58>
   1beec:	ldr	r1, [pc, #912]	; 1c284 <acl_create_entry@plt+0x17000>
   1bef0:	sub	r7, r7, #4
   1bef4:	ldr	r2, [pc, #908]	; 1c288 <acl_create_entry@plt+0x17004>
   1bef8:	add	r1, pc, r1
   1befc:	ldr	r9, [pc, #904]	; 1c28c <acl_create_entry@plt+0x17008>
   1bf00:	add	r2, pc, r2
   1bf04:	str	r1, [sp, #28]
   1bf08:	str	r2, [sp, #32]
   1bf0c:	add	r9, pc, r9
   1bf10:	ldr	r3, [pc, #888]	; 1c290 <acl_create_entry@plt+0x1700c>
   1bf14:	ldr	r1, [pc, #888]	; 1c294 <acl_create_entry@plt+0x17010>
   1bf18:	ldr	r2, [pc, #888]	; 1c298 <acl_create_entry@plt+0x17014>
   1bf1c:	add	r3, pc, r3
   1bf20:	add	r1, pc, r1
   1bf24:	str	r3, [sp, #36]	; 0x24
   1bf28:	add	r2, pc, r2
   1bf2c:	str	r1, [sp, #40]	; 0x28
   1bf30:	str	r2, [sp, #44]	; 0x2c
   1bf34:	b	1bf9c <acl_create_entry@plt+0x16d18>
   1bf38:	bl	4810 <fileno@plt>
   1bf3c:	bl	3a2b0 <acl_create_entry@plt+0x3502c>
   1bf40:	subs	r6, r0, #0
   1bf44:	beq	1bffc <acl_create_entry@plt+0x16d78>
   1bf48:	bl	342fc <acl_create_entry@plt+0x2f078>
   1bf4c:	cmp	r0, #6
   1bf50:	bgt	1c0cc <acl_create_entry@plt+0x16e48>
   1bf54:	mov	r4, #0
   1bf58:	mov	r6, r4
   1bf5c:	mov	r0, r8
   1bf60:	bl	499c <fclose@plt>
   1bf64:	cmp	r4, #0
   1bf68:	beq	1bf74 <acl_create_entry@plt+0x16cf0>
   1bf6c:	mov	r0, r4
   1bf70:	bl	1bb54 <acl_create_entry@plt+0x168d0>
   1bf74:	cmp	r6, #0
   1bf78:	blt	1bfcc <acl_create_entry@plt+0x16d48>
   1bf7c:	ldr	r0, [sp, #52]	; 0x34
   1bf80:	cmp	r0, #0
   1bf84:	beq	1c16c <acl_create_entry@plt+0x16ee8>
   1bf88:	cmp	r0, r7
   1bf8c:	bhi	1c174 <acl_create_entry@plt+0x16ef0>
   1bf90:	ldr	r5, [r7], #-4
   1bf94:	cmp	r5, #0
   1bf98:	beq	1c1dc <acl_create_entry@plt+0x16f58>
   1bf9c:	mov	r0, r5
   1bfa0:	mov	r1, r9
   1bfa4:	bl	4d44 <fopen64@plt>
   1bfa8:	subs	r8, r0, #0
   1bfac:	bne	1bf38 <acl_create_entry@plt+0x16cb4>
   1bfb0:	bl	5248 <__errno_location@plt>
   1bfb4:	ldr	r6, [r0]
   1bfb8:	cmp	r6, #2
   1bfbc:	rsbne	r6, r6, #0
   1bfc0:	beq	1bf7c <acl_create_entry@plt+0x16cf8>
   1bfc4:	cmp	r6, #0
   1bfc8:	bge	1bf7c <acl_create_entry@plt+0x16cf8>
   1bfcc:	ldr	r0, [sp, #52]	; 0x34
   1bfd0:	cmp	r0, #0
   1bfd4:	beq	1bfdc <acl_create_entry@plt+0x16d58>
   1bfd8:	bl	36e58 <acl_create_entry@plt+0x31bd4>
   1bfdc:	ldr	r1, [sp, #24]
   1bfe0:	mov	r0, r6
   1bfe4:	ldr	r2, [sp, #68]	; 0x44
   1bfe8:	ldr	r3, [r1]
   1bfec:	cmp	r2, r3
   1bff0:	bne	1c200 <acl_create_entry@plt+0x16f7c>
   1bff4:	add	sp, sp, #76	; 0x4c
   1bff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bffc:	mov	r0, #1
   1c000:	mov	r1, #88	; 0x58
   1c004:	bl	4a38 <calloc@plt>
   1c008:	subs	r4, r0, #0
   1c00c:	beq	1c104 <acl_create_entry@plt+0x16e80>
   1c010:	ldr	r2, [pc, #644]	; 1c29c <acl_create_entry@plt+0x17018>
   1c014:	mvn	r3, #0
   1c018:	ldr	lr, [pc, #640]	; 1c2a0 <acl_create_entry@plt+0x1701c>
   1c01c:	mov	ip, #1
   1c020:	str	r3, [r4, #48]	; 0x30
   1c024:	mov	r0, r6
   1c028:	str	r3, [r4, #76]	; 0x4c
   1c02c:	mov	r1, r5
   1c030:	str	r3, [r4, #72]	; 0x48
   1c034:	ldr	r3, [sl, r2]
   1c038:	mov	r2, r8
   1c03c:	str	r3, [sp]
   1c040:	ldr	r3, [sl, lr]
   1c044:	str	r6, [sp, #8]
   1c048:	str	r6, [sp, #12]
   1c04c:	str	r3, [sp, #4]
   1c050:	str	r4, [sp, #20]
   1c054:	ldr	r3, [sp, #28]
   1c058:	str	ip, [sp, #16]
   1c05c:	bl	2e308 <acl_create_entry@plt+0x29084>
   1c060:	cmp	r0, #0
   1c064:	blt	1c118 <acl_create_entry@plt+0x16e94>
   1c068:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c06c:	cmp	r0, #6
   1c070:	ble	1c09c <acl_create_entry@plt+0x16e18>
   1c074:	ldr	r3, [sp, #36]	; 0x24
   1c078:	mov	r0, #7
   1c07c:	ldr	r1, [sp, #40]	; 0x28
   1c080:	str	r5, [sp, #8]
   1c084:	str	r3, [sp]
   1c088:	mov	r3, #178	; 0xb2
   1c08c:	str	r1, [sp, #4]
   1c090:	mov	r1, #0
   1c094:	ldr	r2, [sp, #32]
   1c098:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c09c:	mov	r0, r5
   1c0a0:	bl	51c4 <__strdup@plt>
   1c0a4:	str	r0, [r4]
   1c0a8:	ldr	r3, [fp]
   1c0ac:	cmp	r3, #0
   1c0b0:	str	r3, [r4, #80]	; 0x50
   1c0b4:	strne	r4, [r3, #84]	; 0x54
   1c0b8:	mov	r3, #0
   1c0bc:	str	r3, [r4, #84]	; 0x54
   1c0c0:	str	r4, [fp]
   1c0c4:	mov	r4, r3
   1c0c8:	b	1bf5c <acl_create_entry@plt+0x16cd8>
   1c0cc:	ldr	r2, [pc, #464]	; 1c2a4 <acl_create_entry@plt+0x17020>
   1c0d0:	mov	r0, #7
   1c0d4:	ldr	ip, [pc, #460]	; 1c2a8 <acl_create_entry@plt+0x17024>
   1c0d8:	mov	r1, #0
   1c0dc:	add	r2, pc, r2
   1c0e0:	str	r2, [sp, #4]
   1c0e4:	ldr	r2, [pc, #448]	; 1c2ac <acl_create_entry@plt+0x17028>
   1c0e8:	add	ip, pc, ip
   1c0ec:	str	r5, [sp, #8]
   1c0f0:	mov	r3, #159	; 0x9f
   1c0f4:	str	ip, [sp]
   1c0f8:	add	r2, pc, r2
   1c0fc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c100:	b	1bf54 <acl_create_entry@plt+0x16cd0>
   1c104:	ldr	r2, [pc, #420]	; 1c2b0 <acl_create_entry@plt+0x1702c>
   1c108:	mov	r1, #165	; 0xa5
   1c10c:	ldr	r0, [sp, #44]	; 0x2c
   1c110:	add	r2, pc, r2
   1c114:	bl	3369c <acl_create_entry@plt+0x2e418>
   1c118:	mov	r6, r0
   1c11c:	b	1bf5c <acl_create_entry@plt+0x16cd8>
   1c120:	sub	r7, r3, #4
   1c124:	b	1bed0 <acl_create_entry@plt+0x16c4c>
   1c128:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c12c:	cmp	r0, #2
   1c130:	ble	1bfcc <acl_create_entry@plt+0x16d48>
   1c134:	ldr	lr, [pc, #376]	; 1c2b4 <acl_create_entry@plt+0x17030>
   1c138:	mov	r1, r6
   1c13c:	ldr	ip, [pc, #372]	; 1c2b8 <acl_create_entry@plt+0x17034>
   1c140:	mov	r0, #3
   1c144:	ldr	r2, [pc, #368]	; 1c2bc <acl_create_entry@plt+0x17038>
   1c148:	add	lr, pc, lr
   1c14c:	add	ip, pc, ip
   1c150:	mov	r3, #227	; 0xe3
   1c154:	add	r2, pc, r2
   1c158:	str	lr, [sp]
   1c15c:	str	ip, [sp, #4]
   1c160:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c164:	mov	r6, r0
   1c168:	b	1bfcc <acl_create_entry@plt+0x16d48>
   1c16c:	mov	r6, #0
   1c170:	b	1bfdc <acl_create_entry@plt+0x16d58>
   1c174:	mov	r6, #0
   1c178:	b	1bfd8 <acl_create_entry@plt+0x16d54>
   1c17c:	sub	r7, r0, #4
   1c180:	mov	r3, r0
   1c184:	b	1bed0 <acl_create_entry@plt+0x16c4c>
   1c188:	ldr	r0, [pc, #304]	; 1c2c0 <acl_create_entry@plt+0x1703c>
   1c18c:	mov	r2, #147	; 0x93
   1c190:	ldr	r1, [pc, #300]	; 1c2c4 <acl_create_entry@plt+0x17040>
   1c194:	ldr	r3, [pc, #300]	; 1c2c8 <acl_create_entry@plt+0x17044>
   1c198:	add	r0, pc, r0
   1c19c:	add	r1, pc, r1
   1c1a0:	add	r3, pc, r3
   1c1a4:	bl	33308 <acl_create_entry@plt+0x2e084>
   1c1a8:	mov	r5, r0
   1c1ac:	mov	r4, #0
   1c1b0:	cmp	r4, #0
   1c1b4:	beq	1c1c0 <acl_create_entry@plt+0x16f3c>
   1c1b8:	mov	r0, r4
   1c1bc:	bl	1bb54 <acl_create_entry@plt+0x168d0>
   1c1c0:	mov	r4, r5
   1c1c4:	ldr	r0, [sp, #52]	; 0x34
   1c1c8:	cmp	r0, #0
   1c1cc:	beq	1c1d4 <acl_create_entry@plt+0x16f50>
   1c1d0:	bl	36e58 <acl_create_entry@plt+0x31bd4>
   1c1d4:	mov	r0, r4
   1c1d8:	bl	51d0 <_Unwind_Resume@plt>
   1c1dc:	ldr	r0, [pc, #232]	; 1c2cc <acl_create_entry@plt+0x17048>
   1c1e0:	mov	r2, #148	; 0x94
   1c1e4:	ldr	r1, [pc, #228]	; 1c2d0 <acl_create_entry@plt+0x1704c>
   1c1e8:	ldr	r3, [pc, #228]	; 1c2d4 <acl_create_entry@plt+0x17050>
   1c1ec:	add	r0, pc, r0
   1c1f0:	add	r1, pc, r1
   1c1f4:	add	r3, pc, r3
   1c1f8:	bl	33308 <acl_create_entry@plt+0x2e084>
   1c1fc:	b	1c1a8 <acl_create_entry@plt+0x16f24>
   1c200:	bl	4f6c <__stack_chk_fail@plt>
   1c204:	mov	r5, r0
   1c208:	mov	r4, #0
   1c20c:	mov	r0, r8
   1c210:	bl	499c <fclose@plt>
   1c214:	b	1c1b0 <acl_create_entry@plt+0x16f2c>
   1c218:	mov	r4, r0
   1c21c:	b	1c1c4 <acl_create_entry@plt+0x16f40>
   1c220:	mov	r5, r0
   1c224:	b	1c1b0 <acl_create_entry@plt+0x16f2c>
   1c228:	mov	r5, r0
   1c22c:	b	1c20c <acl_create_entry@plt+0x16f88>
   1c230:	b	1c204 <acl_create_entry@plt+0x16f80>
   1c234:	b	1c1a8 <acl_create_entry@plt+0x16f24>
   1c238:	b	1c204 <acl_create_entry@plt+0x16f80>
   1c23c:	mov	r4, r0
   1c240:	ldr	r0, [sp, #56]	; 0x38
   1c244:	bl	4b7c <free@plt>
   1c248:	b	1c1c4 <acl_create_entry@plt+0x16f40>
   1c24c:	ldrdeq	lr, [r4], -r8
   1c250:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1c254:	andeq	ip, r2, r8, asr r2
   1c258:	andeq	ip, r2, r0, asr #4
   1c25c:	andeq	ip, r2, r4, lsr r2
   1c260:	andeq	ip, r2, r8, lsr r1
   1c264:	andeq	ip, r2, r4, ror #3
   1c268:	andeq	ip, r2, ip, ror r1
   1c26c:	andeq	ip, r2, r8, asr #1
   1c270:	andeq	ip, r2, r0, ror #2
   1c274:	andeq	ip, r2, ip, lsr r1
   1c278:	andeq	sp, r4, r4, ror #6
   1c27c:	andeq	ip, r2, ip, lsr #3
   1c280:	andeq	sp, r4, r8, asr #6
   1c284:	strdeq	fp, [r2], -r0
   1c288:	andeq	ip, r2, r0, lsl #1
   1c28c:	muleq	r3, r8, r6
   1c290:	andeq	ip, r2, r4, ror r4
   1c294:	andeq	ip, r2, r8, asr #2
   1c298:	andeq	ip, r2, r8, asr r0
   1c29c:	andeq	r0, r0, ip, ror #7
   1c2a0:	andeq	r0, r0, r8, ror #7
   1c2a4:	andeq	r7, r2, r0, ror r2
   1c2a8:	andeq	ip, r2, r8, lsr #5
   1c2ac:	andeq	fp, r2, r8, lsl #29
   1c2b0:	andeq	ip, r2, r0, lsl #5
   1c2b4:	andeq	fp, r2, r8, ror #27
   1c2b8:	andeq	fp, r2, r8, ror #29
   1c2bc:	andeq	fp, r2, ip, lsr #28
   1c2c0:	andeq	fp, r2, r0, asr #29
   1c2c4:	andeq	fp, r2, r4, ror #27
   1c2c8:	andeq	fp, r2, r4, lsr #27
   1c2cc:	andeq	fp, r2, r0, ror lr
   1c2d0:	muleq	r2, r0, sp
   1c2d4:	andeq	fp, r2, r0, asr sp
   1c2d8:	add	r1, r0, #16
   1c2dc:	ldr	r0, [pc, #8]	; 1c2ec <acl_create_entry@plt+0x17068>
   1c2e0:	mov	r2, #0
   1c2e4:	add	r0, pc, r0
   1c2e8:	b	35624 <acl_create_entry@plt+0x303a0>
   1c2ec:	andeq	ip, r4, r8, ror #29
   1c2f0:	ldr	r3, [pc, #764]	; 1c5f4 <acl_create_entry@plt+0x17370>
   1c2f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2f8:	mov	r7, r1
   1c2fc:	ldr	r1, [pc, #756]	; 1c5f8 <acl_create_entry@plt+0x17374>
   1c300:	sub	sp, sp, #124	; 0x7c
   1c304:	add	r3, pc, r3
   1c308:	ldr	r6, [r0]
   1c30c:	str	r2, [sp, #100]	; 0x64
   1c310:	ldr	r1, [r3, r1]
   1c314:	cmp	r6, #0
   1c318:	ldr	r3, [r1]
   1c31c:	str	r1, [sp, #92]	; 0x5c
   1c320:	str	r3, [sp, #116]	; 0x74
   1c324:	beq	1c588 <acl_create_entry@plt+0x17304>
   1c328:	ldr	ip, [pc, #716]	; 1c5fc <acl_create_entry@plt+0x17378>
   1c32c:	add	ip, pc, ip
   1c330:	str	ip, [sp, #80]	; 0x50
   1c334:	ldr	ip, [pc, #708]	; 1c600 <acl_create_entry@plt+0x1737c>
   1c338:	add	ip, pc, ip
   1c33c:	str	ip, [sp, #84]	; 0x54
   1c340:	ldr	ip, [pc, #700]	; 1c604 <acl_create_entry@plt+0x17380>
   1c344:	add	ip, pc, ip
   1c348:	str	ip, [sp, #88]	; 0x58
   1c34c:	ldr	ip, [pc, #692]	; 1c608 <acl_create_entry@plt+0x17384>
   1c350:	add	ip, pc, ip
   1c354:	str	ip, [sp, #96]	; 0x60
   1c358:	ldr	ip, [pc, #684]	; 1c60c <acl_create_entry@plt+0x17388>
   1c35c:	add	ip, pc, ip
   1c360:	str	ip, [sp, #104]	; 0x68
   1c364:	ldr	ip, [pc, #676]	; 1c610 <acl_create_entry@plt+0x1738c>
   1c368:	add	ip, pc, ip
   1c36c:	str	ip, [sp, #108]	; 0x6c
   1c370:	mov	r0, r7
   1c374:	ldr	r1, [sp, #80]	; 0x50
   1c378:	bl	20304 <acl_create_entry@plt+0x1b080>
   1c37c:	ldr	ip, [r6, #20]
   1c380:	ldmib	r6, {r4, r9}
   1c384:	ldr	r8, [r6, #12]
   1c388:	str	ip, [sp, #56]	; 0x38
   1c38c:	ldr	ip, [r6, #24]
   1c390:	ldr	r5, [r6, #16]
   1c394:	str	ip, [sp, #60]	; 0x3c
   1c398:	ldr	ip, [r6, #28]
   1c39c:	str	ip, [sp, #64]	; 0x40
   1c3a0:	ldr	ip, [r6, #32]
   1c3a4:	str	ip, [sp, #68]	; 0x44
   1c3a8:	ldr	ip, [r6, #36]	; 0x24
   1c3ac:	str	ip, [sp, #72]	; 0x48
   1c3b0:	subs	fp, r0, #0
   1c3b4:	streq	fp, [sp, #76]	; 0x4c
   1c3b8:	beq	1c3c4 <acl_create_entry@plt+0x17140>
   1c3bc:	bl	4bdc <ether_aton@plt>
   1c3c0:	str	r0, [sp, #76]	; 0x4c
   1c3c4:	ldr	r1, [sp, #84]	; 0x54
   1c3c8:	mov	r0, r7
   1c3cc:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1c3d0:	mov	ip, r0
   1c3d4:	mov	r0, r7
   1c3d8:	str	ip, [sp, #48]	; 0x30
   1c3dc:	bl	217cc <acl_create_entry@plt+0x1c548>
   1c3e0:	bl	1ffa8 <acl_create_entry@plt+0x1ad24>
   1c3e4:	ldr	r1, [sp, #88]	; 0x58
   1c3e8:	mov	r2, r0
   1c3ec:	mov	r0, r7
   1c3f0:	str	r2, [sp, #52]	; 0x34
   1c3f4:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1c3f8:	mov	fp, r0
   1c3fc:	mov	r0, r7
   1c400:	bl	22130 <acl_create_entry@plt+0x1ceac>
   1c404:	mov	sl, r0
   1c408:	mov	r0, r7
   1c40c:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1c410:	ldr	ip, [sp, #48]	; 0x30
   1c414:	ldr	r2, [sp, #52]	; 0x34
   1c418:	mov	r1, r9
   1c41c:	str	fp, [sp, #32]
   1c420:	mov	r3, r5
   1c424:	str	ip, [sp, #24]
   1c428:	ldr	ip, [sp, #56]	; 0x38
   1c42c:	str	r2, [sp, #28]
   1c430:	mov	r2, r8
   1c434:	str	sl, [sp, #36]	; 0x24
   1c438:	str	ip, [sp]
   1c43c:	ldr	ip, [sp, #60]	; 0x3c
   1c440:	str	ip, [sp, #4]
   1c444:	ldr	ip, [sp, #64]	; 0x40
   1c448:	str	ip, [sp, #8]
   1c44c:	ldr	ip, [sp, #68]	; 0x44
   1c450:	str	ip, [sp, #12]
   1c454:	ldr	ip, [sp, #72]	; 0x48
   1c458:	str	ip, [sp, #16]
   1c45c:	ldr	ip, [sp, #76]	; 0x4c
   1c460:	str	ip, [sp, #20]
   1c464:	str	r0, [sp, #40]	; 0x28
   1c468:	mov	r0, r4
   1c46c:	bl	2bfd8 <acl_create_entry@plt+0x26d54>
   1c470:	cmp	r0, #0
   1c474:	beq	1c57c <acl_create_entry@plt+0x172f8>
   1c478:	ldr	r3, [r6, #20]
   1c47c:	cmp	r3, #0
   1c480:	beq	1c4bc <acl_create_entry@plt+0x17238>
   1c484:	mov	r0, r7
   1c488:	ldr	r1, [sp, #96]	; 0x60
   1c48c:	mov	r3, #0
   1c490:	strb	r3, [sp, #115]	; 0x73
   1c494:	bl	20304 <acl_create_entry@plt+0x1b080>
   1c498:	cmp	r0, #0
   1c49c:	beq	1c4a8 <acl_create_entry@plt+0x17224>
   1c4a0:	add	r1, sp, #115	; 0x73
   1c4a4:	bl	38ef0 <acl_create_entry@plt+0x33c6c>
   1c4a8:	ldrb	r4, [sp, #115]	; 0x73
   1c4ac:	cmp	r4, #1
   1c4b0:	beq	1c59c <acl_create_entry@plt+0x17318>
   1c4b4:	cmp	r4, #4
   1c4b8:	beq	1c534 <acl_create_entry@plt+0x172b0>
   1c4bc:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c4c0:	cmp	r0, #6
   1c4c4:	ble	1c50c <acl_create_entry@plt+0x17288>
   1c4c8:	mov	r0, r7
   1c4cc:	ldr	r4, [r6]
   1c4d0:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1c4d4:	ldr	r2, [pc, #312]	; 1c614 <acl_create_entry@plt+0x17390>
   1c4d8:	ldr	ip, [pc, #312]	; 1c618 <acl_create_entry@plt+0x17394>
   1c4dc:	mov	r1, #0
   1c4e0:	add	r2, pc, r2
   1c4e4:	str	r2, [sp, #4]
   1c4e8:	ldr	r2, [pc, #300]	; 1c61c <acl_create_entry@plt+0x17398>
   1c4ec:	add	ip, pc, ip
   1c4f0:	str	r4, [sp, #8]
   1c4f4:	movw	r3, #282	; 0x11a
   1c4f8:	str	ip, [sp]
   1c4fc:	add	r2, pc, r2
   1c500:	str	r0, [sp, #12]
   1c504:	mov	r0, #7
   1c508:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c50c:	ldr	ip, [sp, #100]	; 0x64
   1c510:	mov	r0, #0
   1c514:	str	r6, [ip]
   1c518:	ldr	ip, [sp, #92]	; 0x5c
   1c51c:	ldr	r2, [sp, #116]	; 0x74
   1c520:	ldr	r3, [ip]
   1c524:	cmp	r2, r3
   1c528:	bne	1c5f0 <acl_create_entry@plt+0x1736c>
   1c52c:	add	sp, sp, #124	; 0x7c
   1c530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c534:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c538:	cmp	r0, #3
   1c53c:	ble	1c57c <acl_create_entry@plt+0x172f8>
   1c540:	mov	r0, r7
   1c544:	ldr	r5, [r6]
   1c548:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1c54c:	ldr	ip, [sp, #108]	; 0x6c
   1c550:	ldr	r3, [pc, #200]	; 1c620 <acl_create_entry@plt+0x1739c>
   1c554:	mov	r1, #0
   1c558:	str	r5, [sp, #8]
   1c55c:	add	r3, pc, r3
   1c560:	str	ip, [sp]
   1c564:	str	r3, [sp, #4]
   1c568:	movw	r3, #275	; 0x113
   1c56c:	ldr	r2, [sp, #104]	; 0x68
   1c570:	str	r0, [sp, #12]
   1c574:	mov	r0, r4
   1c578:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c57c:	ldr	r6, [r6, #80]	; 0x50
   1c580:	cmp	r6, #0
   1c584:	bne	1c370 <acl_create_entry@plt+0x170ec>
   1c588:	ldr	ip, [sp, #100]	; 0x64
   1c58c:	mov	r3, #0
   1c590:	mvn	r0, #1
   1c594:	str	r3, [ip]
   1c598:	b	1c518 <acl_create_entry@plt+0x17294>
   1c59c:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c5a0:	cmp	r0, #3
   1c5a4:	ble	1c50c <acl_create_entry@plt+0x17288>
   1c5a8:	mov	r0, r7
   1c5ac:	ldr	r4, [r6]
   1c5b0:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1c5b4:	ldr	r2, [pc, #104]	; 1c624 <acl_create_entry@plt+0x173a0>
   1c5b8:	ldr	ip, [pc, #104]	; 1c628 <acl_create_entry@plt+0x173a4>
   1c5bc:	mov	r1, #0
   1c5c0:	add	r2, pc, r2
   1c5c4:	str	r2, [sp, #4]
   1c5c8:	ldr	r2, [pc, #92]	; 1c62c <acl_create_entry@plt+0x173a8>
   1c5cc:	add	ip, pc, ip
   1c5d0:	str	r4, [sp, #8]
   1c5d4:	movw	r3, #269	; 0x10d
   1c5d8:	str	ip, [sp]
   1c5dc:	add	r2, pc, r2
   1c5e0:	str	r0, [sp, #12]
   1c5e4:	mov	r0, #4
   1c5e8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c5ec:	b	1c50c <acl_create_entry@plt+0x17288>
   1c5f0:	bl	4f6c <__stack_chk_fail@plt>
   1c5f4:	strdeq	lr, [r4], -ip
   1c5f8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1c5fc:	andeq	fp, r2, r8, ror #10
   1c600:	andeq	fp, r2, r0, ror r7
   1c604:	andeq	fp, r2, r4, asr #5
   1c608:	andeq	fp, r2, r8, lsr sp
   1c60c:	andeq	fp, r2, r4, lsr #24
   1c610:	andeq	ip, r2, r0, rrx
   1c614:	andeq	fp, r2, r4, ror #24
   1c618:	ldrdeq	fp, [r2], -ip
   1c61c:	andeq	fp, r2, r4, lsl #21
   1c620:	muleq	r2, r8, fp
   1c624:	ldrdeq	fp, [r2], -ip
   1c628:	strdeq	fp, [r2], -ip
   1c62c:	andeq	fp, r2, r4, lsr #19
   1c630:	ldr	ip, [pc, #1300]	; 1cb4c <acl_create_entry@plt+0x178c8>
   1c634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c638:	subs	r6, r0, #0
   1c63c:	ldr	r0, [pc, #1292]	; 1cb50 <acl_create_entry@plt+0x178cc>
   1c640:	add	ip, pc, ip
   1c644:	mov	r9, r3
   1c648:	sub	sp, sp, #84	; 0x54
   1c64c:	mov	r3, ip
   1c650:	mov	r4, r1
   1c654:	ldr	r0, [ip, r0]
   1c658:	mov	r5, r2
   1c65c:	ldr	r3, [r0]
   1c660:	str	r0, [sp, #32]
   1c664:	str	r3, [sp, #76]	; 0x4c
   1c668:	beq	1cb0c <acl_create_entry@plt+0x17888>
   1c66c:	cmp	r1, #0
   1c670:	beq	1caec <acl_create_entry@plt+0x17868>
   1c674:	cmp	r2, #0
   1c678:	beq	1cacc <acl_create_entry@plt+0x17848>
   1c67c:	cmp	r9, #0
   1c680:	beq	1cb2c <acl_create_entry@plt+0x178a8>
   1c684:	mov	r0, r2
   1c688:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1c68c:	subs	r7, r0, #0
   1c690:	beq	1cac0 <acl_create_entry@plt+0x1783c>
   1c694:	ldr	r2, [r4, #68]	; 0x44
   1c698:	add	sl, r6, #4
   1c69c:	mov	r1, r7
   1c6a0:	ldr	r3, [r4, #72]	; 0x48
   1c6a4:	mov	r0, sl
   1c6a8:	lsr	r2, r2, #10
   1c6ac:	bl	1d668 <acl_create_entry@plt+0x183e4>
   1c6b0:	subs	fp, r0, #0
   1c6b4:	blt	1c940 <acl_create_entry@plt+0x176bc>
   1c6b8:	mov	r0, sl
   1c6bc:	mov	r1, r7
   1c6c0:	ldr	r2, [r4, #76]	; 0x4c
   1c6c4:	bl	1d854 <acl_create_entry@plt+0x185d0>
   1c6c8:	subs	sl, r0, #0
   1c6cc:	blt	1c8f0 <acl_create_entry@plt+0x1766c>
   1c6d0:	mov	r0, r5
   1c6d4:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
   1c6d8:	cmp	r0, #0
   1c6dc:	str	r0, [sp, #36]	; 0x24
   1c6e0:	ble	1c8a8 <acl_create_entry@plt+0x17624>
   1c6e4:	ldrb	sl, [r6, #8]
   1c6e8:	cmp	sl, #0
   1c6ec:	bne	1c7a4 <acl_create_entry@plt+0x17520>
   1c6f0:	mov	r8, sl
   1c6f4:	ldr	r1, [pc, #1112]	; 1cb54 <acl_create_entry@plt+0x178d0>
   1c6f8:	mov	r0, r5
   1c6fc:	add	r1, pc, r1
   1c700:	bl	20304 <acl_create_entry@plt+0x1b080>
   1c704:	cmp	r0, #0
   1c708:	beq	1c89c <acl_create_entry@plt+0x17618>
   1c70c:	add	r1, sp, #56	; 0x38
   1c710:	bl	38bc0 <acl_create_entry@plt+0x3393c>
   1c714:	cmp	r0, #0
   1c718:	blt	1c89c <acl_create_entry@plt+0x17618>
   1c71c:	ldr	r3, [sp, #56]	; 0x38
   1c720:	cmp	r3, #2
   1c724:	beq	1c894 <acl_create_entry@plt+0x17610>
   1c728:	bcc	1c89c <acl_create_entry@plt+0x17618>
   1c72c:	cmp	r3, #4
   1c730:	bhi	1c89c <acl_create_entry@plt+0x17618>
   1c734:	mov	r8, #0
   1c738:	ldr	sl, [r4, #48]	; 0x30
   1c73c:	cmp	sl, #0
   1c740:	beq	1c9a4 <acl_create_entry@plt+0x17720>
   1c744:	cmp	sl, #1
   1c748:	bne	1c99c <acl_create_entry@plt+0x17718>
   1c74c:	mov	r0, r5
   1c750:	bl	1bc14 <acl_create_entry@plt+0x16990>
   1c754:	cmp	r0, #0
   1c758:	beq	1c9f4 <acl_create_entry@plt+0x17770>
   1c75c:	mov	r3, #0
   1c760:	ldr	lr, [r4, #64]	; 0x40
   1c764:	add	r0, r6, #12
   1c768:	ldr	r2, [r4, #60]	; 0x3c
   1c76c:	ldr	r1, [sp, #36]	; 0x24
   1c770:	str	lr, [sp]
   1c774:	bl	272f0 <acl_create_entry@plt+0x2206c>
   1c778:	subs	r4, r0, #0
   1c77c:	strge	r8, [r9]
   1c780:	movge	r0, #0
   1c784:	blt	1ca1c <acl_create_entry@plt+0x17798>
   1c788:	ldr	r1, [sp, #32]
   1c78c:	ldr	r2, [sp, #76]	; 0x4c
   1c790:	ldr	r3, [r1]
   1c794:	cmp	r2, r3
   1c798:	bne	1cac8 <acl_create_entry@plt+0x17844>
   1c79c:	add	sp, sp, #84	; 0x54
   1c7a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c7a4:	ldr	r2, [r4, #52]	; 0x34
   1c7a8:	cmp	r2, #0
   1c7ac:	beq	1ca64 <acl_create_entry@plt+0x177e0>
   1c7b0:	mov	fp, r2
   1c7b4:	ldr	r3, [pc, #924]	; 1cb58 <acl_create_entry@plt+0x178d4>
   1c7b8:	ldr	r2, [pc, #924]	; 1cb5c <acl_create_entry@plt+0x178d8>
   1c7bc:	mov	sl, #0
   1c7c0:	ldr	r8, [pc, #920]	; 1cb60 <acl_create_entry@plt+0x178dc>
   1c7c4:	add	r3, pc, r3
   1c7c8:	add	r2, pc, r2
   1c7cc:	str	r3, [sp, #44]	; 0x2c
   1c7d0:	str	r2, [sp, #40]	; 0x28
   1c7d4:	add	r8, pc, r8
   1c7d8:	ldr	r2, [pc, #900]	; 1cb64 <acl_create_entry@plt+0x178e0>
   1c7dc:	ldr	r3, [pc, #900]	; 1cb68 <acl_create_entry@plt+0x178e4>
   1c7e0:	add	r2, pc, r2
   1c7e4:	str	r2, [sp, #48]	; 0x30
   1c7e8:	add	r3, pc, r3
   1c7ec:	str	r3, [sp, #52]	; 0x34
   1c7f0:	ldr	r3, [fp], #4
   1c7f4:	cmn	r3, #1
   1c7f8:	beq	1c830 <acl_create_entry@plt+0x175ac>
   1c7fc:	cmp	r3, #5
   1c800:	addls	pc, pc, r3, lsl #2
   1c804:	b	1c7f0 <acl_create_entry@plt+0x1756c>
   1c808:	b	1c820 <acl_create_entry@plt+0x1759c>
   1c80c:	b	1c884 <acl_create_entry@plt+0x17600>
   1c810:	b	1c874 <acl_create_entry@plt+0x175f0>
   1c814:	b	1c864 <acl_create_entry@plt+0x175e0>
   1c818:	b	1c854 <acl_create_entry@plt+0x175d0>
   1c81c:	b	1c838 <acl_create_entry@plt+0x175b4>
   1c820:	ldr	r3, [fp], #4
   1c824:	mov	sl, #1
   1c828:	cmn	r3, #1
   1c82c:	bne	1c7fc <acl_create_entry@plt+0x17578>
   1c830:	mov	r8, #0
   1c834:	b	1c6f4 <acl_create_entry@plt+0x17470>
   1c838:	mov	r0, r5
   1c83c:	ldr	r1, [sp, #40]	; 0x28
   1c840:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1c844:	cmp	r0, #0
   1c848:	beq	1c7f0 <acl_create_entry@plt+0x1756c>
   1c84c:	mov	r8, r0
   1c850:	b	1c6f4 <acl_create_entry@plt+0x17470>
   1c854:	mov	r0, r5
   1c858:	ldr	r1, [sp, #44]	; 0x2c
   1c85c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1c860:	b	1c844 <acl_create_entry@plt+0x175c0>
   1c864:	mov	r0, r5
   1c868:	ldr	r1, [sp, #48]	; 0x30
   1c86c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1c870:	b	1c844 <acl_create_entry@plt+0x175c0>
   1c874:	mov	r0, r5
   1c878:	ldr	r1, [sp, #52]	; 0x34
   1c87c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1c880:	b	1c844 <acl_create_entry@plt+0x175c0>
   1c884:	mov	r0, r5
   1c888:	mov	r1, r8
   1c88c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1c890:	b	1c844 <acl_create_entry@plt+0x175c0>
   1c894:	cmp	sl, #0
   1c898:	bne	1c734 <acl_create_entry@plt+0x174b0>
   1c89c:	cmp	r8, #0
   1c8a0:	ldreq	r8, [r4, #56]	; 0x38
   1c8a4:	b	1c738 <acl_create_entry@plt+0x174b4>
   1c8a8:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c8ac:	cmp	r0, #3
   1c8b0:	mvnle	r0, #18
   1c8b4:	ble	1c788 <acl_create_entry@plt+0x17504>
   1c8b8:	ldr	lr, [pc, #684]	; 1cb6c <acl_create_entry@plt+0x178e8>
   1c8bc:	mov	r0, #4
   1c8c0:	ldr	ip, [pc, #680]	; 1cb70 <acl_create_entry@plt+0x178ec>
   1c8c4:	mov	r1, #0
   1c8c8:	ldr	r2, [pc, #676]	; 1cb74 <acl_create_entry@plt+0x178f0>
   1c8cc:	add	lr, pc, lr
   1c8d0:	add	ip, pc, ip
   1c8d4:	movw	r3, #398	; 0x18e
   1c8d8:	add	r2, pc, r2
   1c8dc:	str	lr, [sp]
   1c8e0:	str	ip, [sp, #4]
   1c8e4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c8e8:	mvn	r0, #18
   1c8ec:	b	1c788 <acl_create_entry@plt+0x17504>
   1c8f0:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c8f4:	cmp	r0, #3
   1c8f8:	ble	1c6d0 <acl_create_entry@plt+0x1744c>
   1c8fc:	ldr	r0, [r4, #76]	; 0x4c
   1c900:	bl	1d310 <acl_create_entry@plt+0x1808c>
   1c904:	ldr	r2, [pc, #620]	; 1cb78 <acl_create_entry@plt+0x178f4>
   1c908:	ldr	ip, [pc, #620]	; 1cb7c <acl_create_entry@plt+0x178f8>
   1c90c:	mov	r1, sl
   1c910:	add	r2, pc, r2
   1c914:	str	r2, [sp, #4]
   1c918:	ldr	r2, [pc, #608]	; 1cb80 <acl_create_entry@plt+0x178fc>
   1c91c:	add	ip, pc, ip
   1c920:	str	r7, [sp, #8]
   1c924:	movw	r3, #394	; 0x18a
   1c928:	str	ip, [sp]
   1c92c:	add	r2, pc, r2
   1c930:	str	r0, [sp, #12]
   1c934:	mov	r0, #4
   1c938:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c93c:	b	1c6d0 <acl_create_entry@plt+0x1744c>
   1c940:	bl	342fc <acl_create_entry@plt+0x2f078>
   1c944:	cmp	r0, #3
   1c948:	ble	1c6b8 <acl_create_entry@plt+0x17434>
   1c94c:	ldr	r0, [r4, #72]	; 0x48
   1c950:	bl	1d17c <acl_create_entry@plt+0x17ef8>
   1c954:	ldr	ip, [pc, #552]	; 1cb84 <acl_create_entry@plt+0x17900>
   1c958:	ldr	r2, [pc, #552]	; 1cb88 <acl_create_entry@plt+0x17904>
   1c95c:	mov	r1, fp
   1c960:	add	ip, pc, ip
   1c964:	str	r7, [sp, #8]
   1c968:	add	r2, pc, r2
   1c96c:	str	ip, [sp]
   1c970:	str	r2, [sp, #4]
   1c974:	movw	r3, #389	; 0x185
   1c978:	ldr	ip, [r4, #68]	; 0x44
   1c97c:	ldr	r2, [pc, #520]	; 1cb8c <acl_create_entry@plt+0x17908>
   1c980:	lsr	ip, ip, #10
   1c984:	add	r2, pc, r2
   1c988:	str	ip, [sp, #12]
   1c98c:	str	r0, [sp, #16]
   1c990:	mov	r0, #4
   1c994:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1c998:	b	1c6b8 <acl_create_entry@plt+0x17434>
   1c99c:	ldr	r3, [r4, #44]	; 0x2c
   1c9a0:	b	1c760 <acl_create_entry@plt+0x174dc>
   1c9a4:	mov	r0, r5
   1c9a8:	bl	1bc14 <acl_create_entry@plt+0x16990>
   1c9ac:	cmp	r0, #0
   1c9b0:	beq	1c75c <acl_create_entry@plt+0x174d8>
   1c9b4:	add	r3, sp, #68	; 0x44
   1c9b8:	mov	r0, r5
   1c9bc:	str	r3, [sp, #28]
   1c9c0:	mov	r1, r3
   1c9c4:	bl	2bedc <acl_create_entry@plt+0x26c58>
   1c9c8:	ldr	r3, [sp, #28]
   1c9cc:	subs	r5, r0, #0
   1c9d0:	blt	1ca6c <acl_create_entry@plt+0x177e8>
   1c9d4:	ldm	r3, {r0, r1}
   1c9d8:	add	r3, sp, #80	; 0x50
   1c9dc:	and	r2, r0, #254	; 0xfe
   1c9e0:	str	r0, [sp, #60]	; 0x3c
   1c9e4:	orr	r2, r2, #2
   1c9e8:	strh	r1, [sp, #64]	; 0x40
   1c9ec:	strb	r2, [r3, #-20]!	; 0xffffffec
   1c9f0:	b	1c760 <acl_create_entry@plt+0x174dc>
   1c9f4:	add	sl, sp, #60	; 0x3c
   1c9f8:	mov	r1, #6
   1c9fc:	mov	r0, sl
   1ca00:	bl	3a6e0 <acl_create_entry@plt+0x3545c>
   1ca04:	ldrb	r2, [sp, #60]	; 0x3c
   1ca08:	mov	r3, sl
   1ca0c:	bic	r2, r2, #1
   1ca10:	orr	r2, r2, #2
   1ca14:	strb	r2, [sp, #60]	; 0x3c
   1ca18:	b	1c760 <acl_create_entry@plt+0x174dc>
   1ca1c:	bl	342fc <acl_create_entry@plt+0x2f078>
   1ca20:	cmp	r0, #3
   1ca24:	movle	r0, r4
   1ca28:	ble	1c788 <acl_create_entry@plt+0x17504>
   1ca2c:	ldr	r2, [pc, #348]	; 1cb90 <acl_create_entry@plt+0x1790c>
   1ca30:	mov	r1, r4
   1ca34:	ldr	ip, [pc, #344]	; 1cb94 <acl_create_entry@plt+0x17910>
   1ca38:	mov	r3, #468	; 0x1d4
   1ca3c:	add	r2, pc, r2
   1ca40:	str	r2, [sp, #4]
   1ca44:	ldr	r2, [pc, #332]	; 1cb98 <acl_create_entry@plt+0x17914>
   1ca48:	add	ip, pc, ip
   1ca4c:	str	r7, [sp, #8]
   1ca50:	mov	r0, #4
   1ca54:	str	ip, [sp]
   1ca58:	add	r2, pc, r2
   1ca5c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1ca60:	b	1c788 <acl_create_entry@plt+0x17504>
   1ca64:	mov	sl, r2
   1ca68:	b	1c6f0 <acl_create_entry@plt+0x1746c>
   1ca6c:	cmn	r5, #2
   1ca70:	movne	r0, r5
   1ca74:	bne	1c788 <acl_create_entry@plt+0x17504>
   1ca78:	bl	342fc <acl_create_entry@plt+0x2f078>
   1ca7c:	cmp	r0, #3
   1ca80:	ble	1c75c <acl_create_entry@plt+0x174d8>
   1ca84:	ldr	r2, [pc, #272]	; 1cb9c <acl_create_entry@plt+0x17918>
   1ca88:	mov	r3, #444	; 0x1bc
   1ca8c:	ldr	lr, [pc, #268]	; 1cba0 <acl_create_entry@plt+0x1791c>
   1ca90:	mov	r1, r5
   1ca94:	add	r2, pc, r2
   1ca98:	str	r2, [sp, #4]
   1ca9c:	ldr	r2, [pc, #256]	; 1cba4 <acl_create_entry@plt+0x17920>
   1caa0:	add	lr, pc, lr
   1caa4:	mov	r0, #4
   1caa8:	str	r7, [sp, #8]
   1caac:	str	lr, [sp]
   1cab0:	add	r2, pc, r2
   1cab4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1cab8:	mov	r3, sl
   1cabc:	b	1c760 <acl_create_entry@plt+0x174dc>
   1cac0:	mvn	r0, #21
   1cac4:	b	1c788 <acl_create_entry@plt+0x17504>
   1cac8:	bl	4f6c <__stack_chk_fail@plt>
   1cacc:	ldr	r0, [pc, #212]	; 1cba8 <acl_create_entry@plt+0x17924>
   1cad0:	movw	r2, #378	; 0x17a
   1cad4:	ldr	r1, [pc, #208]	; 1cbac <acl_create_entry@plt+0x17928>
   1cad8:	ldr	r3, [pc, #208]	; 1cbb0 <acl_create_entry@plt+0x1792c>
   1cadc:	add	r0, pc, r0
   1cae0:	add	r1, pc, r1
   1cae4:	add	r3, pc, r3
   1cae8:	bl	33308 <acl_create_entry@plt+0x2e084>
   1caec:	ldr	r0, [pc, #192]	; 1cbb4 <acl_create_entry@plt+0x17930>
   1caf0:	movw	r2, #377	; 0x179
   1caf4:	ldr	r1, [pc, #188]	; 1cbb8 <acl_create_entry@plt+0x17934>
   1caf8:	ldr	r3, [pc, #188]	; 1cbbc <acl_create_entry@plt+0x17938>
   1cafc:	add	r0, pc, r0
   1cb00:	add	r1, pc, r1
   1cb04:	add	r3, pc, r3
   1cb08:	bl	33308 <acl_create_entry@plt+0x2e084>
   1cb0c:	ldr	r0, [pc, #172]	; 1cbc0 <acl_create_entry@plt+0x1793c>
   1cb10:	mov	r2, #376	; 0x178
   1cb14:	ldr	r1, [pc, #168]	; 1cbc4 <acl_create_entry@plt+0x17940>
   1cb18:	ldr	r3, [pc, #168]	; 1cbc8 <acl_create_entry@plt+0x17944>
   1cb1c:	add	r0, pc, r0
   1cb20:	add	r1, pc, r1
   1cb24:	add	r3, pc, r3
   1cb28:	bl	33308 <acl_create_entry@plt+0x2e084>
   1cb2c:	ldr	r0, [pc, #152]	; 1cbcc <acl_create_entry@plt+0x17948>
   1cb30:	movw	r2, #379	; 0x17b
   1cb34:	ldr	r1, [pc, #148]	; 1cbd0 <acl_create_entry@plt+0x1794c>
   1cb38:	ldr	r3, [pc, #148]	; 1cbd4 <acl_create_entry@plt+0x17950>
   1cb3c:	add	r0, pc, r0
   1cb40:	add	r1, pc, r1
   1cb44:	add	r3, pc, r3
   1cb48:	bl	33308 <acl_create_entry@plt+0x2e084>
   1cb4c:	andeq	lr, r4, r0, asr #11
   1cb50:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1cb54:	andeq	fp, r2, ip, lsl #19
   1cb58:	andeq	sl, r2, r4, lsr fp
   1cb5c:	andeq	sl, r2, r4, ror #21
   1cb60:	andeq	fp, r2, r0, lsl sl
   1cb64:	ldrdeq	sl, [r2], -r0
   1cb68:	muleq	r2, ip, ip
   1cb6c:	andeq	fp, r2, r8, ror #21
   1cb70:	strdeq	fp, [r2], -ip
   1cb74:	andeq	fp, r2, r8, lsr #13
   1cb78:	muleq	r2, r4, r8
   1cb7c:	muleq	r2, r8, sl
   1cb80:	andeq	fp, r2, r4, asr r6
   1cb84:	andeq	fp, r2, r4, asr sl
   1cb88:	andeq	fp, r2, r0, lsl #16
   1cb8c:	strdeq	fp, [r2], -ip
   1cb90:	strdeq	fp, [r2], -ip
   1cb94:	andeq	fp, r2, ip, ror #18
   1cb98:	andeq	fp, r2, r8, lsr #10
   1cb9c:	andeq	fp, r2, ip, ror #14
   1cba0:	andeq	fp, r2, r4, lsl r9
   1cba4:	ldrdeq	fp, [r2], -r0
   1cba8:	andeq	ip, r2, r8, lsl #17
   1cbac:	andeq	fp, r2, r0, lsr #9
   1cbb0:	andeq	fp, r2, r8, lsl #9
   1cbb4:	andeq	r4, r3, r8, lsl #24
   1cbb8:	andeq	fp, r2, r0, lsl #9
   1cbbc:	andeq	fp, r2, r8, ror #8
   1cbc0:	andeq	fp, r2, ip, lsr r5
   1cbc4:	andeq	fp, r2, r0, ror #8
   1cbc8:	andeq	fp, r2, r8, asr #8
   1cbcc:	andeq	fp, r2, r4, lsr #10
   1cbd0:	andeq	fp, r2, r0, asr #8
   1cbd4:	andeq	fp, r2, r8, lsr #8
   1cbd8:	ldr	r3, [pc, #120]	; 1cc58 <acl_create_entry@plt+0x179d4>
   1cbdc:	ldr	ip, [pc, #120]	; 1cc5c <acl_create_entry@plt+0x179d8>
   1cbe0:	add	r3, pc, r3
   1cbe4:	push	{r4, r5, r6, r7, lr}
   1cbe8:	sub	sp, sp, #12
   1cbec:	ldr	r4, [r3, ip]
   1cbf0:	mov	r6, r0
   1cbf4:	mov	r0, r1
   1cbf8:	mov	r7, r2
   1cbfc:	mov	r5, #0
   1cc00:	str	r5, [sp]
   1cc04:	ldr	r3, [r4]
   1cc08:	str	r3, [sp, #4]
   1cc0c:	bl	202c4 <acl_create_entry@plt+0x1b040>
   1cc10:	subs	r1, r0, #0
   1cc14:	beq	1cc4c <acl_create_entry@plt+0x179c8>
   1cc18:	add	r0, r6, #4
   1cc1c:	mov	r2, sp
   1cc20:	bl	1d518 <acl_create_entry@plt+0x18294>
   1cc24:	cmp	r0, #0
   1cc28:	ldrge	r3, [sp]
   1cc2c:	movge	r0, r5
   1cc30:	strge	r3, [r7]
   1cc34:	ldr	r2, [sp, #4]
   1cc38:	ldr	r3, [r4]
   1cc3c:	cmp	r2, r3
   1cc40:	bne	1cc54 <acl_create_entry@plt+0x179d0>
   1cc44:	add	sp, sp, #12
   1cc48:	pop	{r4, r5, r6, r7, pc}
   1cc4c:	mvn	r0, #21
   1cc50:	b	1cc34 <acl_create_entry@plt+0x179b0>
   1cc54:	bl	4f6c <__stack_chk_fail@plt>
   1cc58:	andeq	lr, r4, r0, lsr #32
   1cc5c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1cc60:	push	{r4, r5, r6, r7, r8, lr}
   1cc64:	subs	r7, r1, #0
   1cc68:	sub	sp, sp, #24
   1cc6c:	mov	r8, r0
   1cc70:	mov	r6, r2
   1cc74:	ldr	r4, [sp, #60]	; 0x3c
   1cc78:	ldr	r5, [sp, #64]	; 0x40
   1cc7c:	beq	1cd10 <acl_create_entry@plt+0x17a8c>
   1cc80:	ldr	r3, [sp, #52]	; 0x34
   1cc84:	cmp	r3, #0
   1cc88:	beq	1cd70 <acl_create_entry@plt+0x17aec>
   1cc8c:	cmp	r4, #0
   1cc90:	beq	1cd50 <acl_create_entry@plt+0x17acc>
   1cc94:	cmp	r5, #0
   1cc98:	beq	1cd30 <acl_create_entry@plt+0x17aac>
   1cc9c:	ldr	r0, [pc, #236]	; 1cd90 <acl_create_entry@plt+0x17b0c>
   1cca0:	mov	r1, #2
   1cca4:	mov	r2, r4
   1cca8:	add	r0, pc, r0
   1ccac:	bl	3c854 <acl_create_entry@plt+0x375d0>
   1ccb0:	cmp	r0, #0
   1ccb4:	strge	r0, [r5]
   1ccb8:	blt	1ccc8 <acl_create_entry@plt+0x17a44>
   1ccbc:	mov	r0, #0
   1ccc0:	add	sp, sp, #24
   1ccc4:	pop	{r4, r5, r6, r7, r8, pc}
   1ccc8:	ldr	r2, [pc, #196]	; 1cd94 <acl_create_entry@plt+0x17b10>
   1cccc:	rsb	r3, r0, #0
   1ccd0:	ldr	ip, [pc, #192]	; 1cd98 <acl_create_entry@plt+0x17b14>
   1ccd4:	mov	r0, r8
   1ccd8:	add	r2, pc, r2
   1ccdc:	str	r2, [sp, #16]
   1cce0:	ldr	r2, [pc, #180]	; 1cd9c <acl_create_entry@plt+0x17b18>
   1cce4:	add	ip, pc, ip
   1cce8:	str	r3, [sp, #12]
   1ccec:	mov	r1, #3
   1ccf0:	str	r7, [sp, #4]
   1ccf4:	movw	r3, #499	; 0x1f3
   1ccf8:	str	r6, [sp, #8]
   1ccfc:	add	r2, pc, r2
   1cd00:	str	r4, [sp, #20]
   1cd04:	str	ip, [sp]
   1cd08:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   1cd0c:	b	1ccbc <acl_create_entry@plt+0x17a38>
   1cd10:	ldr	r0, [pc, #136]	; 1cda0 <acl_create_entry@plt+0x17b1c>
   1cd14:	movw	r2, #499	; 0x1f3
   1cd18:	ldr	r1, [pc, #132]	; 1cda4 <acl_create_entry@plt+0x17b20>
   1cd1c:	ldr	r3, [pc, #132]	; 1cda8 <acl_create_entry@plt+0x17b24>
   1cd20:	add	r0, pc, r0
   1cd24:	add	r1, pc, r1
   1cd28:	add	r3, pc, r3
   1cd2c:	bl	33308 <acl_create_entry@plt+0x2e084>
   1cd30:	ldr	r0, [pc, #116]	; 1cdac <acl_create_entry@plt+0x17b28>
   1cd34:	movw	r2, #499	; 0x1f3
   1cd38:	ldr	r1, [pc, #112]	; 1cdb0 <acl_create_entry@plt+0x17b2c>
   1cd3c:	ldr	r3, [pc, #112]	; 1cdb4 <acl_create_entry@plt+0x17b30>
   1cd40:	add	r0, pc, r0
   1cd44:	add	r1, pc, r1
   1cd48:	add	r3, pc, r3
   1cd4c:	bl	33308 <acl_create_entry@plt+0x2e084>
   1cd50:	ldr	r0, [pc, #96]	; 1cdb8 <acl_create_entry@plt+0x17b34>
   1cd54:	movw	r2, #499	; 0x1f3
   1cd58:	ldr	r1, [pc, #92]	; 1cdbc <acl_create_entry@plt+0x17b38>
   1cd5c:	ldr	r3, [pc, #92]	; 1cdc0 <acl_create_entry@plt+0x17b3c>
   1cd60:	add	r0, pc, r0
   1cd64:	add	r1, pc, r1
   1cd68:	add	r3, pc, r3
   1cd6c:	bl	33308 <acl_create_entry@plt+0x2e084>
   1cd70:	ldr	r0, [pc, #76]	; 1cdc4 <acl_create_entry@plt+0x17b40>
   1cd74:	movw	r2, #499	; 0x1f3
   1cd78:	ldr	r1, [pc, #72]	; 1cdc8 <acl_create_entry@plt+0x17b44>
   1cd7c:	ldr	r3, [pc, #72]	; 1cdcc <acl_create_entry@plt+0x17b48>
   1cd80:	add	r0, pc, r0
   1cd84:	add	r1, pc, r1
   1cd88:	add	r3, pc, r3
   1cd8c:	bl	33308 <acl_create_entry@plt+0x2e084>
   1cd90:	andeq	ip, r4, ip, asr #10
   1cd94:	andeq	fp, r2, r4, lsr #11
   1cd98:	muleq	r2, r4, r6
   1cd9c:	andeq	fp, r2, r4, lsl #5
   1cda0:	andeq	fp, r2, ip, lsr r3
   1cda4:	andeq	fp, r2, ip, asr r2
   1cda8:	andeq	fp, r2, r4, ror r6
   1cdac:	andeq	r7, r2, r0, ror #26
   1cdb0:	andeq	fp, r2, ip, lsr r2
   1cdb4:	andeq	fp, r2, r4, asr r6
   1cdb8:	andeq	fp, r2, r4, lsl r5
   1cdbc:	andeq	fp, r2, ip, lsl r2
   1cdc0:	andeq	fp, r2, r4, lsr r6
   1cdc4:	andeq	fp, r2, ip, ror #9
   1cdc8:	strdeq	fp, [r2], -ip
   1cdcc:	andeq	fp, r2, r4, lsl r6
   1cdd0:	ldr	r3, [pc, #840]	; 1d120 <acl_create_entry@plt+0x17e9c>
   1cdd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cdd8:	subs	r6, r1, #0
   1cddc:	ldr	r1, [pc, #832]	; 1d124 <acl_create_entry@plt+0x17ea0>
   1cde0:	add	r3, pc, r3
   1cde4:	sub	sp, sp, #84	; 0x54
   1cde8:	mov	r8, r2
   1cdec:	mov	r7, r0
   1cdf0:	ldr	r1, [r3, r1]
   1cdf4:	ldr	r5, [sp, #124]	; 0x7c
   1cdf8:	ldr	r4, [sp, #132]	; 0x84
   1cdfc:	str	r1, [sp, #60]	; 0x3c
   1ce00:	ldr	r2, [sp, #60]	; 0x3c
   1ce04:	ldr	r1, [sp, #136]	; 0x88
   1ce08:	ldr	r3, [r2]
   1ce0c:	str	r1, [sp, #56]	; 0x38
   1ce10:	str	r3, [sp, #76]	; 0x4c
   1ce14:	beq	1d0dc <acl_create_entry@plt+0x17e58>
   1ce18:	cmp	r5, #0
   1ce1c:	beq	1d0bc <acl_create_entry@plt+0x17e38>
   1ce20:	cmp	r4, #0
   1ce24:	beq	1d084 <acl_create_entry@plt+0x17e00>
   1ce28:	ldr	r3, [sp, #56]	; 0x38
   1ce2c:	cmp	r3, #0
   1ce30:	beq	1d064 <acl_create_entry@plt+0x17de0>
   1ce34:	mov	r0, #1
   1ce38:	mov	r1, #4
   1ce3c:	bl	4a38 <calloc@plt>
   1ce40:	subs	r5, r0, #0
   1ce44:	beq	1d05c <acl_create_entry@plt+0x17dd8>
   1ce48:	add	r2, sp, #80	; 0x50
   1ce4c:	mvn	r3, #0
   1ce50:	add	r1, sp, #72	; 0x48
   1ce54:	str	r3, [r5]
   1ce58:	str	r4, [r2, #-12]!
   1ce5c:	mov	r0, r2
   1ce60:	str	r2, [sp, #32]
   1ce64:	mov	r3, #0
   1ce68:	ldr	r2, [pc, #696]	; 1d128 <acl_create_entry@plt+0x17ea4>
   1ce6c:	str	r1, [sp, #36]	; 0x24
   1ce70:	add	r2, pc, r2
   1ce74:	bl	39034 <acl_create_entry@plt+0x33db0>
   1ce78:	cmp	r0, #0
   1ce7c:	beq	1cf70 <acl_create_entry@plt+0x17cec>
   1ce80:	ldr	r3, [pc, #676]	; 1d12c <acl_create_entry@plt+0x17ea8>
   1ce84:	mov	fp, #0
   1ce88:	ldr	r9, [pc, #672]	; 1d130 <acl_create_entry@plt+0x17eac>
   1ce8c:	ldr	sl, [pc, #672]	; 1d134 <acl_create_entry@plt+0x17eb0>
   1ce90:	add	r3, pc, r3
   1ce94:	ldr	r1, [pc, #668]	; 1d138 <acl_create_entry@plt+0x17eb4>
   1ce98:	add	r9, pc, r9
   1ce9c:	str	r3, [sp, #40]	; 0x28
   1cea0:	add	sl, pc, sl
   1cea4:	ldr	r2, [pc, #656]	; 1d13c <acl_create_entry@plt+0x17eb8>
   1cea8:	add	r1, pc, r1
   1ceac:	ldr	r3, [pc, #652]	; 1d140 <acl_create_entry@plt+0x17ebc>
   1ceb0:	add	r2, pc, r2
   1ceb4:	str	r1, [sp, #44]	; 0x2c
   1ceb8:	add	r3, pc, r3
   1cebc:	str	r2, [sp, #48]	; 0x30
   1cec0:	str	r3, [sp, #52]	; 0x34
   1cec4:	ldr	r1, [sp, #72]	; 0x48
   1cec8:	bl	4ae0 <__strndup@plt>
   1cecc:	subs	r4, r0, #0
   1ced0:	beq	1d014 <acl_create_entry@plt+0x17d90>
   1ced4:	ldr	r0, [sp, #40]	; 0x28
   1ced8:	mov	r1, #6
   1cedc:	mov	r2, r4
   1cee0:	bl	3c854 <acl_create_entry@plt+0x375d0>
   1cee4:	cmp	r0, #0
   1cee8:	subge	r2, r5, #4
   1ceec:	bge	1cefc <acl_create_entry@plt+0x17c78>
   1cef0:	b	1cfd8 <acl_create_entry@plt+0x17d54>
   1cef4:	cmn	r0, #1
   1cef8:	beq	1cf48 <acl_create_entry@plt+0x17cc4>
   1cefc:	ldr	r3, [r2, #4]!
   1cf00:	cmn	r3, #1
   1cf04:	beq	1cf90 <acl_create_entry@plt+0x17d0c>
   1cf08:	cmp	r3, r0
   1cf0c:	bne	1cef4 <acl_create_entry@plt+0x17c70>
   1cf10:	ldr	ip, [pc, #556]	; 1d144 <acl_create_entry@plt+0x17ec0>
   1cf14:	rsb	r3, r0, #0
   1cf18:	str	sl, [sp]
   1cf1c:	mov	r0, r7
   1cf20:	add	ip, pc, ip
   1cf24:	str	r3, [sp, #12]
   1cf28:	mov	r1, #3
   1cf2c:	str	r6, [sp, #4]
   1cf30:	mov	r2, r9
   1cf34:	str	r8, [sp, #8]
   1cf38:	movw	r3, #513	; 0x201
   1cf3c:	str	r4, [sp, #20]
   1cf40:	str	ip, [sp, #16]
   1cf44:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   1cf48:	mov	r0, r4
   1cf4c:	bl	4b7c <free@plt>
   1cf50:	ldr	r2, [pc, #496]	; 1d148 <acl_create_entry@plt+0x17ec4>
   1cf54:	add	r1, sp, #72	; 0x48
   1cf58:	ldr	r0, [sp, #32]
   1cf5c:	mov	r3, #0
   1cf60:	add	r2, pc, r2
   1cf64:	bl	39034 <acl_create_entry@plt+0x33db0>
   1cf68:	cmp	r0, #0
   1cf6c:	bne	1cec4 <acl_create_entry@plt+0x17c40>
   1cf70:	ldr	r1, [sp, #56]	; 0x38
   1cf74:	ldr	r0, [r1]
   1cf78:	bl	4b7c <free@plt>
   1cf7c:	ldr	r2, [sp, #56]	; 0x38
   1cf80:	str	r5, [r2]
   1cf84:	mov	r5, #0
   1cf88:	mov	r4, r5
   1cf8c:	b	1d020 <acl_create_entry@plt+0x17d9c>
   1cf90:	lsl	r2, fp, #2
   1cf94:	str	r0, [r5, fp, lsl #2]
   1cf98:	add	r1, r2, #8
   1cf9c:	mov	r0, r5
   1cfa0:	str	r2, [sp, #24]
   1cfa4:	add	fp, fp, #1
   1cfa8:	str	r3, [sp, #28]
   1cfac:	bl	5194 <realloc@plt>
   1cfb0:	ldr	r2, [sp, #24]
   1cfb4:	ldr	r3, [sp, #28]
   1cfb8:	subs	r1, r0, #0
   1cfbc:	beq	1d014 <acl_create_entry@plt+0x17d90>
   1cfc0:	add	r2, r1, r2
   1cfc4:	mov	r0, r4
   1cfc8:	mov	r5, r1
   1cfcc:	str	r3, [r2, #4]
   1cfd0:	bl	4b7c <free@plt>
   1cfd4:	b	1cf50 <acl_create_entry@plt+0x17ccc>
   1cfd8:	ldr	r1, [sp, #48]	; 0x30
   1cfdc:	rsb	r0, r0, #0
   1cfe0:	ldr	r3, [sp, #52]	; 0x34
   1cfe4:	str	r0, [sp, #12]
   1cfe8:	mov	r0, r7
   1cfec:	str	r1, [sp]
   1cff0:	mov	r1, #3
   1cff4:	str	r3, [sp, #16]
   1cff8:	movw	r3, #513	; 0x201
   1cffc:	str	r6, [sp, #4]
   1d000:	str	r8, [sp, #8]
   1d004:	ldr	r2, [sp, #44]	; 0x2c
   1d008:	str	r4, [sp, #20]
   1d00c:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   1d010:	b	1cf48 <acl_create_entry@plt+0x17cc4>
   1d014:	mov	r0, r4
   1d018:	mvn	r4, #11
   1d01c:	bl	4b7c <free@plt>
   1d020:	mov	r0, r5
   1d024:	bl	4b7c <free@plt>
   1d028:	ldr	r1, [sp, #60]	; 0x3c
   1d02c:	ldr	r2, [sp, #76]	; 0x4c
   1d030:	mov	r0, r4
   1d034:	ldr	r3, [r1]
   1d038:	cmp	r2, r3
   1d03c:	bne	1d10c <acl_create_entry@plt+0x17e88>
   1d040:	add	sp, sp, #84	; 0x54
   1d044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d048:	mov	r7, r0
   1d04c:	mov	r0, r5
   1d050:	bl	4b7c <free@plt>
   1d054:	mov	r0, r7
   1d058:	bl	51d0 <_Unwind_Resume@plt>
   1d05c:	mvn	r4, #11
   1d060:	b	1d020 <acl_create_entry@plt+0x17d9c>
   1d064:	ldr	r0, [pc, #224]	; 1d14c <acl_create_entry@plt+0x17ec8>
   1d068:	movw	r2, #513	; 0x201
   1d06c:	ldr	r1, [pc, #220]	; 1d150 <acl_create_entry@plt+0x17ecc>
   1d070:	ldr	r3, [pc, #220]	; 1d154 <acl_create_entry@plt+0x17ed0>
   1d074:	add	r0, pc, r0
   1d078:	add	r1, pc, r1
   1d07c:	add	r3, pc, r3
   1d080:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d084:	ldr	r0, [pc, #204]	; 1d158 <acl_create_entry@plt+0x17ed4>
   1d088:	movw	r2, #513	; 0x201
   1d08c:	ldr	r1, [pc, #200]	; 1d15c <acl_create_entry@plt+0x17ed8>
   1d090:	ldr	r3, [pc, #200]	; 1d160 <acl_create_entry@plt+0x17edc>
   1d094:	add	r0, pc, r0
   1d098:	add	r1, pc, r1
   1d09c:	add	r3, pc, r3
   1d0a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d0a4:	mov	r7, r0
   1d0a8:	ldr	r5, [sp, #56]	; 0x38
   1d0ac:	b	1d04c <acl_create_entry@plt+0x17dc8>
   1d0b0:	mov	r7, r0
   1d0b4:	mov	r5, r4
   1d0b8:	b	1d04c <acl_create_entry@plt+0x17dc8>
   1d0bc:	ldr	r0, [pc, #160]	; 1d164 <acl_create_entry@plt+0x17ee0>
   1d0c0:	movw	r2, #513	; 0x201
   1d0c4:	ldr	r1, [pc, #156]	; 1d168 <acl_create_entry@plt+0x17ee4>
   1d0c8:	ldr	r3, [pc, #156]	; 1d16c <acl_create_entry@plt+0x17ee8>
   1d0cc:	add	r0, pc, r0
   1d0d0:	add	r1, pc, r1
   1d0d4:	add	r3, pc, r3
   1d0d8:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d0dc:	ldr	r0, [pc, #140]	; 1d170 <acl_create_entry@plt+0x17eec>
   1d0e0:	movw	r2, #513	; 0x201
   1d0e4:	ldr	r1, [pc, #136]	; 1d174 <acl_create_entry@plt+0x17ef0>
   1d0e8:	ldr	r3, [pc, #136]	; 1d178 <acl_create_entry@plt+0x17ef4>
   1d0ec:	add	r0, pc, r0
   1d0f0:	add	r1, pc, r1
   1d0f4:	add	r3, pc, r3
   1d0f8:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d0fc:	b	1d048 <acl_create_entry@plt+0x17dc4>
   1d100:	mov	r7, r0
   1d104:	mov	r5, r6
   1d108:	b	1d04c <acl_create_entry@plt+0x17dc8>
   1d10c:	bl	4f6c <__stack_chk_fail@plt>
   1d110:	mov	r7, r0
   1d114:	mov	r0, r4
   1d118:	bl	4b7c <free@plt>
   1d11c:	b	1d04c <acl_create_entry@plt+0x17dc8>
   1d120:	andeq	sp, r4, r0, lsr #28
   1d124:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1d128:	andeq	fp, r2, r8, asr r1
   1d12c:	andeq	ip, r4, ip, asr #6
   1d130:	andeq	fp, r2, r8, ror #1
   1d134:	strheq	fp, [r2], -r0
   1d138:	ldrdeq	fp, [r2], -r8
   1d13c:	andeq	fp, r2, r0, lsr #1
   1d140:	strdeq	fp, [r2], -r8
   1d144:	andeq	fp, r2, r4, asr #7
   1d148:	andeq	fp, r2, r8, rrx
   1d14c:	andeq	r7, r2, ip, lsr #20
   1d150:	andeq	sl, r2, r8, lsl #30
   1d154:	muleq	r2, r8, lr
   1d158:	andeq	fp, r2, r0, ror #3
   1d15c:	andeq	sl, r2, r8, ror #29
   1d160:	andeq	sl, r2, r8, ror lr
   1d164:	andeq	fp, r2, r0, lsr #3
   1d168:			; <UNDEFINED> instruction: 0x0002aeb0
   1d16c:	andeq	sl, r2, r0, asr #28
   1d170:	andeq	sl, r2, r0, ror pc
   1d174:	muleq	r2, r0, lr
   1d178:	andeq	sl, r2, r0, lsr #28
   1d17c:	cmp	r0, #1
   1d180:	bhi	1d194 <acl_create_entry@plt+0x17f10>
   1d184:	ldr	r3, [pc, #16]	; 1d19c <acl_create_entry@plt+0x17f18>
   1d188:	add	r3, pc, r3
   1d18c:	ldr	r0, [r3, r0, lsl #2]
   1d190:	bx	lr
   1d194:	mov	r0, #0
   1d198:	bx	lr
   1d19c:	andeq	ip, r4, r0, lsl #1
   1d1a0:	push	{r4, r5, r6, r7, r8, lr}
   1d1a4:	subs	r7, r1, #0
   1d1a8:	sub	sp, sp, #24
   1d1ac:	mov	r8, r0
   1d1b0:	mov	r6, r2
   1d1b4:	ldr	r4, [sp, #60]	; 0x3c
   1d1b8:	ldr	r5, [sp, #64]	; 0x40
   1d1bc:	beq	1d250 <acl_create_entry@plt+0x17fcc>
   1d1c0:	ldr	r3, [sp, #52]	; 0x34
   1d1c4:	cmp	r3, #0
   1d1c8:	beq	1d2b0 <acl_create_entry@plt+0x1802c>
   1d1cc:	cmp	r4, #0
   1d1d0:	beq	1d290 <acl_create_entry@plt+0x1800c>
   1d1d4:	cmp	r5, #0
   1d1d8:	beq	1d270 <acl_create_entry@plt+0x17fec>
   1d1dc:	ldr	r0, [pc, #236]	; 1d2d0 <acl_create_entry@plt+0x1804c>
   1d1e0:	mov	r1, #2
   1d1e4:	mov	r2, r4
   1d1e8:	add	r0, pc, r0
   1d1ec:	bl	3c854 <acl_create_entry@plt+0x375d0>
   1d1f0:	cmp	r0, #0
   1d1f4:	strge	r0, [r5]
   1d1f8:	blt	1d208 <acl_create_entry@plt+0x17f84>
   1d1fc:	mov	r0, #0
   1d200:	add	sp, sp, #24
   1d204:	pop	{r4, r5, r6, r7, r8, pc}
   1d208:	ldr	r2, [pc, #196]	; 1d2d4 <acl_create_entry@plt+0x18050>
   1d20c:	rsb	r3, r0, #0
   1d210:	ldr	ip, [pc, #192]	; 1d2d8 <acl_create_entry@plt+0x18054>
   1d214:	mov	r0, r8
   1d218:	add	r2, pc, r2
   1d21c:	str	r2, [sp, #16]
   1d220:	ldr	r2, [pc, #180]	; 1d2dc <acl_create_entry@plt+0x18058>
   1d224:	add	ip, pc, ip
   1d228:	str	r3, [sp, #12]
   1d22c:	mov	r1, #3
   1d230:	str	r7, [sp, #4]
   1d234:	mov	r3, #40	; 0x28
   1d238:	str	r6, [sp, #8]
   1d23c:	add	r2, pc, r2
   1d240:	str	r4, [sp, #20]
   1d244:	str	ip, [sp]
   1d248:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   1d24c:	b	1d1fc <acl_create_entry@plt+0x17f78>
   1d250:	ldr	r0, [pc, #136]	; 1d2e0 <acl_create_entry@plt+0x1805c>
   1d254:	mov	r2, #40	; 0x28
   1d258:	ldr	r1, [pc, #132]	; 1d2e4 <acl_create_entry@plt+0x18060>
   1d25c:	ldr	r3, [pc, #132]	; 1d2e8 <acl_create_entry@plt+0x18064>
   1d260:	add	r0, pc, r0
   1d264:	add	r1, pc, r1
   1d268:	add	r3, pc, r3
   1d26c:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d270:	ldr	r0, [pc, #116]	; 1d2ec <acl_create_entry@plt+0x18068>
   1d274:	mov	r2, #40	; 0x28
   1d278:	ldr	r1, [pc, #112]	; 1d2f0 <acl_create_entry@plt+0x1806c>
   1d27c:	ldr	r3, [pc, #112]	; 1d2f4 <acl_create_entry@plt+0x18070>
   1d280:	add	r0, pc, r0
   1d284:	add	r1, pc, r1
   1d288:	add	r3, pc, r3
   1d28c:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d290:	ldr	r0, [pc, #96]	; 1d2f8 <acl_create_entry@plt+0x18074>
   1d294:	mov	r2, #40	; 0x28
   1d298:	ldr	r1, [pc, #92]	; 1d2fc <acl_create_entry@plt+0x18078>
   1d29c:	ldr	r3, [pc, #92]	; 1d300 <acl_create_entry@plt+0x1807c>
   1d2a0:	add	r0, pc, r0
   1d2a4:	add	r1, pc, r1
   1d2a8:	add	r3, pc, r3
   1d2ac:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d2b0:	ldr	r0, [pc, #76]	; 1d304 <acl_create_entry@plt+0x18080>
   1d2b4:	mov	r2, #40	; 0x28
   1d2b8:	ldr	r1, [pc, #72]	; 1d308 <acl_create_entry@plt+0x18084>
   1d2bc:	ldr	r3, [pc, #72]	; 1d30c <acl_create_entry@plt+0x18088>
   1d2c0:	add	r0, pc, r0
   1d2c4:	add	r1, pc, r1
   1d2c8:	add	r3, pc, r3
   1d2cc:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d2d0:	andeq	ip, r4, r0, lsr #32
   1d2d4:	andeq	fp, r2, r8, lsr #4
   1d2d8:	andeq	fp, r2, ip, ror #3
   1d2dc:	andeq	fp, r2, r8, ror #3
   1d2e0:	strdeq	sl, [r2], -ip
   1d2e4:	andeq	fp, r2, r0, asr #3
   1d2e8:	andeq	fp, r2, r0, lsl #3
   1d2ec:	andeq	r7, r2, r0, lsr #16
   1d2f0:	andeq	fp, r2, r0, lsr #3
   1d2f4:	andeq	fp, r2, r0, ror #2
   1d2f8:	ldrdeq	sl, [r2], -r4
   1d2fc:	andeq	fp, r2, r0, lsl #3
   1d300:	andeq	fp, r2, r0, asr #2
   1d304:	andeq	sl, r2, ip, lsr #31
   1d308:	andeq	fp, r2, r0, ror #2
   1d30c:	andeq	fp, r2, r0, lsr #2
   1d310:	cmp	r0, #2
   1d314:	bhi	1d328 <acl_create_entry@plt+0x180a4>
   1d318:	ldr	r3, [pc, #16]	; 1d330 <acl_create_entry@plt+0x180ac>
   1d31c:	add	r3, pc, r3
   1d320:	ldr	r0, [r3, r0, lsl #2]
   1d324:	bx	lr
   1d328:	mov	r0, #0
   1d32c:	bx	lr
   1d330:	andeq	fp, r4, r0, ror #29
   1d334:	push	{r4, r5, r6, r7, r8, lr}
   1d338:	subs	r7, r1, #0
   1d33c:	sub	sp, sp, #24
   1d340:	mov	r8, r0
   1d344:	mov	r6, r2
   1d348:	ldr	r4, [sp, #60]	; 0x3c
   1d34c:	ldr	r5, [sp, #64]	; 0x40
   1d350:	beq	1d3e4 <acl_create_entry@plt+0x18160>
   1d354:	ldr	r3, [sp, #52]	; 0x34
   1d358:	cmp	r3, #0
   1d35c:	beq	1d444 <acl_create_entry@plt+0x181c0>
   1d360:	cmp	r4, #0
   1d364:	beq	1d424 <acl_create_entry@plt+0x181a0>
   1d368:	cmp	r5, #0
   1d36c:	beq	1d404 <acl_create_entry@plt+0x18180>
   1d370:	ldr	r0, [pc, #236]	; 1d464 <acl_create_entry@plt+0x181e0>
   1d374:	mov	r1, #3
   1d378:	mov	r2, r4
   1d37c:	add	r0, pc, r0
   1d380:	bl	3c854 <acl_create_entry@plt+0x375d0>
   1d384:	cmp	r0, #0
   1d388:	strge	r0, [r5]
   1d38c:	blt	1d39c <acl_create_entry@plt+0x18118>
   1d390:	mov	r0, #0
   1d394:	add	sp, sp, #24
   1d398:	pop	{r4, r5, r6, r7, r8, pc}
   1d39c:	ldr	r2, [pc, #196]	; 1d468 <acl_create_entry@plt+0x181e4>
   1d3a0:	rsb	r3, r0, #0
   1d3a4:	ldr	ip, [pc, #192]	; 1d46c <acl_create_entry@plt+0x181e8>
   1d3a8:	mov	r0, r8
   1d3ac:	add	r2, pc, r2
   1d3b0:	str	r2, [sp, #16]
   1d3b4:	ldr	r2, [pc, #180]	; 1d470 <acl_create_entry@plt+0x181ec>
   1d3b8:	add	ip, pc, ip
   1d3bc:	str	r3, [sp, #12]
   1d3c0:	mov	r1, #3
   1d3c4:	str	r7, [sp, #4]
   1d3c8:	mov	r3, #49	; 0x31
   1d3cc:	str	r6, [sp, #8]
   1d3d0:	add	r2, pc, r2
   1d3d4:	str	r4, [sp, #20]
   1d3d8:	str	ip, [sp]
   1d3dc:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   1d3e0:	b	1d390 <acl_create_entry@plt+0x1810c>
   1d3e4:	ldr	r0, [pc, #136]	; 1d474 <acl_create_entry@plt+0x181f0>
   1d3e8:	mov	r2, #49	; 0x31
   1d3ec:	ldr	r1, [pc, #132]	; 1d478 <acl_create_entry@plt+0x181f4>
   1d3f0:	ldr	r3, [pc, #132]	; 1d47c <acl_create_entry@plt+0x181f8>
   1d3f4:	add	r0, pc, r0
   1d3f8:	add	r1, pc, r1
   1d3fc:	add	r3, pc, r3
   1d400:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d404:	ldr	r0, [pc, #116]	; 1d480 <acl_create_entry@plt+0x181fc>
   1d408:	mov	r2, #49	; 0x31
   1d40c:	ldr	r1, [pc, #112]	; 1d484 <acl_create_entry@plt+0x18200>
   1d410:	ldr	r3, [pc, #112]	; 1d488 <acl_create_entry@plt+0x18204>
   1d414:	add	r0, pc, r0
   1d418:	add	r1, pc, r1
   1d41c:	add	r3, pc, r3
   1d420:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d424:	ldr	r0, [pc, #96]	; 1d48c <acl_create_entry@plt+0x18208>
   1d428:	mov	r2, #49	; 0x31
   1d42c:	ldr	r1, [pc, #92]	; 1d490 <acl_create_entry@plt+0x1820c>
   1d430:	ldr	r3, [pc, #92]	; 1d494 <acl_create_entry@plt+0x18210>
   1d434:	add	r0, pc, r0
   1d438:	add	r1, pc, r1
   1d43c:	add	r3, pc, r3
   1d440:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d444:	ldr	r0, [pc, #76]	; 1d498 <acl_create_entry@plt+0x18214>
   1d448:	mov	r2, #49	; 0x31
   1d44c:	ldr	r1, [pc, #72]	; 1d49c <acl_create_entry@plt+0x18218>
   1d450:	ldr	r3, [pc, #72]	; 1d4a0 <acl_create_entry@plt+0x1821c>
   1d454:	add	r0, pc, r0
   1d458:	add	r1, pc, r1
   1d45c:	add	r3, pc, r3
   1d460:	bl	33308 <acl_create_entry@plt+0x2e084>
   1d464:	andeq	fp, r4, r0, lsl #29
   1d468:	andeq	fp, r2, r4, asr #1
   1d46c:	andeq	fp, r2, r0, ror r1
   1d470:	andeq	fp, r2, r4, asr r0
   1d474:	andeq	sl, r2, r8, ror #24
   1d478:	andeq	fp, r2, ip, lsr #32
   1d47c:	andeq	fp, r2, r8, lsl #2
   1d480:	andeq	r7, r2, ip, lsl #13
   1d484:	andeq	fp, r2, ip
   1d488:	andeq	fp, r2, r8, ror #1
   1d48c:	andeq	sl, r2, r0, asr #28
   1d490:	andeq	sl, r2, ip, ror #31
   1d494:	andeq	fp, r2, r8, asr #1
   1d498:	andeq	sl, r2, r8, lsl lr
   1d49c:	andeq	sl, r2, ip, asr #31
   1d4a0:	andeq	fp, r2, r8, lsr #1
   1d4a4:	push	{r4, lr}
   1d4a8:	subs	r4, r0, #0
   1d4ac:	beq	1d4e4 <acl_create_entry@plt+0x18260>
   1d4b0:	mov	r0, #2
   1d4b4:	mov	r2, #0
   1d4b8:	mov	r1, r0
   1d4bc:	bl	4c54 <socket@plt>
   1d4c0:	subs	r3, r0, #0
   1d4c4:	blt	1d4d4 <acl_create_entry@plt+0x18250>
   1d4c8:	mov	r0, #0
   1d4cc:	str	r3, [r4]
   1d4d0:	pop	{r4, pc}
   1d4d4:	bl	5248 <__errno_location@plt>
   1d4d8:	ldr	r0, [r0]
   1d4dc:	rsb	r0, r0, #0
   1d4e0:	pop	{r4, pc}
   1d4e4:	ldr	r0, [pc, #32]	; 1d50c <acl_create_entry@plt+0x18288>
   1d4e8:	mov	r2, #54	; 0x36
   1d4ec:	ldr	r1, [pc, #28]	; 1d510 <acl_create_entry@plt+0x1828c>
   1d4f0:	ldr	r3, [pc, #28]	; 1d514 <acl_create_entry@plt+0x18290>
   1d4f4:	add	r0, pc, r0
   1d4f8:	add	r1, pc, r1
   1d4fc:	add	r3, pc, r3
   1d500:	bl	33620 <acl_create_entry@plt+0x2e39c>
   1d504:	mvn	r0, #21
   1d508:	pop	{r4, pc}
   1d50c:	andeq	sl, r2, ip, lsr #31
   1d510:	andeq	sl, r2, ip, lsr #30
   1d514:	andeq	fp, r2, ip, lsl r0
   1d518:	ldr	r3, [pc, #308]	; 1d654 <acl_create_entry@plt+0x183d0>
   1d51c:	ldr	ip, [pc, #308]	; 1d658 <acl_create_entry@plt+0x183d4>
   1d520:	add	r3, pc, r3
   1d524:	push	{r4, r5, r6, r7, r8, lr}
   1d528:	sub	sp, sp, #240	; 0xf0
   1d52c:	ldr	r5, [r3, ip]
   1d530:	add	r6, sp, #40	; 0x28
   1d534:	mov	r4, r0
   1d538:	mov	r8, r1
   1d53c:	mov	r7, r2
   1d540:	mov	r1, #0
   1d544:	ldr	r3, [r5]
   1d548:	mov	r2, #196	; 0xc4
   1d54c:	mov	r0, r6
   1d550:	str	r3, [sp, #236]	; 0xec
   1d554:	bl	4a74 <memset@plt>
   1d558:	ldr	r1, [r4]
   1d55c:	mov	r3, #0
   1d560:	mov	r2, #3
   1d564:	str	r6, [sp, #24]
   1d568:	cmp	r1, r3
   1d56c:	str	r2, [sp, #40]	; 0x28
   1d570:	str	r3, [sp, #8]
   1d574:	str	r3, [sp, #12]
   1d578:	str	r3, [sp, #16]
   1d57c:	str	r3, [sp, #20]
   1d580:	str	r3, [sp, #28]
   1d584:	str	r3, [sp, #32]
   1d588:	str	r3, [sp, #36]	; 0x24
   1d58c:	blt	1d5fc <acl_create_entry@plt+0x18378>
   1d590:	add	r6, sp, #8
   1d594:	mov	r2, r8
   1d598:	mov	r1, #16
   1d59c:	mov	r0, r6
   1d5a0:	bl	3752c <acl_create_entry@plt+0x322a8>
   1d5a4:	mov	r2, r6
   1d5a8:	ldr	r0, [r4]
   1d5ac:	movw	r1, #35142	; 0x8946
   1d5b0:	bl	4c78 <ioctl@plt>
   1d5b4:	cmp	r0, #0
   1d5b8:	blt	1d5ec <acl_create_entry@plt+0x18368>
   1d5bc:	add	r0, sp, #44	; 0x2c
   1d5c0:	bl	51c4 <__strdup@plt>
   1d5c4:	cmp	r0, #0
   1d5c8:	strne	r0, [r7]
   1d5cc:	mvneq	r0, #11
   1d5d0:	movne	r0, #0
   1d5d4:	ldr	r2, [sp, #236]	; 0xec
   1d5d8:	ldr	r3, [r5]
   1d5dc:	cmp	r2, r3
   1d5e0:	bne	1d650 <acl_create_entry@plt+0x183cc>
   1d5e4:	add	sp, sp, #240	; 0xf0
   1d5e8:	pop	{r4, r5, r6, r7, r8, pc}
   1d5ec:	bl	5248 <__errno_location@plt>
   1d5f0:	ldr	r0, [r0]
   1d5f4:	rsb	r0, r0, #0
   1d5f8:	b	1d5d4 <acl_create_entry@plt+0x18350>
   1d5fc:	mov	r0, r4
   1d600:	bl	1d4a4 <acl_create_entry@plt+0x18220>
   1d604:	subs	r6, r0, #0
   1d608:	bge	1d590 <acl_create_entry@plt+0x1830c>
   1d60c:	bl	342fc <acl_create_entry@plt+0x2f078>
   1d610:	cmp	r0, #3
   1d614:	movle	r0, r6
   1d618:	ble	1d5d4 <acl_create_entry@plt+0x18350>
   1d61c:	ldr	lr, [pc, #56]	; 1d65c <acl_create_entry@plt+0x183d8>
   1d620:	mov	r1, r6
   1d624:	ldr	ip, [pc, #52]	; 1d660 <acl_create_entry@plt+0x183dc>
   1d628:	mov	r3, #79	; 0x4f
   1d62c:	ldr	r2, [pc, #48]	; 1d664 <acl_create_entry@plt+0x183e0>
   1d630:	add	lr, pc, lr
   1d634:	add	ip, pc, ip
   1d638:	str	lr, [sp]
   1d63c:	add	r2, pc, r2
   1d640:	str	ip, [sp, #4]
   1d644:	mov	r0, #4
   1d648:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1d64c:	b	1d5d4 <acl_create_entry@plt+0x18350>
   1d650:	bl	4f6c <__stack_chk_fail@plt>
   1d654:	andeq	sp, r4, r0, ror #13
   1d658:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1d65c:	andeq	sl, r2, ip, asr #27
   1d660:	andeq	sl, r2, r0, ror lr
   1d664:	andeq	sl, r2, r8, ror #27
   1d668:	push	{r4, r5, r6, r7, r8, lr}
   1d66c:	mov	r6, r3
   1d670:	ldr	r5, [pc, #456]	; 1d840 <acl_create_entry@plt+0x185bc>
   1d674:	sub	sp, sp, #96	; 0x60
   1d678:	ldr	r3, [pc, #452]	; 1d844 <acl_create_entry@plt+0x185c0>
   1d67c:	cmp	r2, #0
   1d680:	cmneq	r6, #1
   1d684:	add	r5, pc, r5
   1d688:	mov	ip, #0
   1d68c:	mov	r8, #1
   1d690:	mov	r4, r2
   1d694:	ldr	r5, [r5, r3]
   1d698:	mov	r7, r0
   1d69c:	str	ip, [sp, #52]	; 0x34
   1d6a0:	str	ip, [sp, #56]	; 0x38
   1d6a4:	ldr	r3, [r5]
   1d6a8:	str	ip, [sp, #60]	; 0x3c
   1d6ac:	str	ip, [sp, #64]	; 0x40
   1d6b0:	str	r3, [sp, #92]	; 0x5c
   1d6b4:	add	r3, sp, #48	; 0x30
   1d6b8:	str	ip, [sp, #68]	; 0x44
   1d6bc:	str	ip, [sp, #72]	; 0x48
   1d6c0:	str	ip, [sp, #76]	; 0x4c
   1d6c4:	str	ip, [sp, #80]	; 0x50
   1d6c8:	str	ip, [sp, #84]	; 0x54
   1d6cc:	str	ip, [sp, #88]	; 0x58
   1d6d0:	str	ip, [sp, #16]
   1d6d4:	str	ip, [sp, #20]
   1d6d8:	str	ip, [sp, #24]
   1d6dc:	str	ip, [sp, #28]
   1d6e0:	str	ip, [sp, #36]	; 0x24
   1d6e4:	str	ip, [sp, #40]	; 0x28
   1d6e8:	str	ip, [sp, #44]	; 0x2c
   1d6ec:	str	r8, [sp, #48]	; 0x30
   1d6f0:	str	r3, [sp, #32]
   1d6f4:	beq	1d7b0 <acl_create_entry@plt+0x1852c>
   1d6f8:	ldr	r3, [r0]
   1d6fc:	cmp	r3, #0
   1d700:	blt	1d7cc <acl_create_entry@plt+0x18548>
   1d704:	add	r8, sp, #16
   1d708:	mov	r2, r1
   1d70c:	mov	r1, #16
   1d710:	mov	r0, r8
   1d714:	bl	3752c <acl_create_entry@plt+0x322a8>
   1d718:	mov	r2, r8
   1d71c:	ldr	r0, [r7]
   1d720:	movw	r1, #35142	; 0x8946
   1d724:	bl	4c78 <ioctl@plt>
   1d728:	cmp	r0, #0
   1d72c:	blt	1d798 <acl_create_entry@plt+0x18514>
   1d730:	ldrh	r2, [sp, #76]	; 0x4c
   1d734:	ldrh	r3, [sp, #60]	; 0x3c
   1d738:	orr	r3, r3, r2, lsl #16
   1d73c:	cmp	r4, r3
   1d740:	strhne	r4, [sp, #60]	; 0x3c
   1d744:	lsrne	r4, r4, #16
   1d748:	strhne	r4, [sp, #76]	; 0x4c
   1d74c:	movne	r3, #1
   1d750:	moveq	r3, #0
   1d754:	cmp	r6, #0
   1d758:	beq	1d824 <acl_create_entry@plt+0x185a0>
   1d75c:	cmp	r6, #1
   1d760:	bne	1d7a8 <acl_create_entry@plt+0x18524>
   1d764:	ldrb	r2, [sp, #62]	; 0x3e
   1d768:	cmp	r2, #0
   1d76c:	movne	r3, #0
   1d770:	strbne	r3, [sp, #62]	; 0x3e
   1d774:	beq	1d7a8 <acl_create_entry@plt+0x18524>
   1d778:	ldr	r0, [r7]
   1d77c:	mov	r2, r8
   1d780:	movw	r1, #35142	; 0x8946
   1d784:	mov	r3, #2
   1d788:	str	r3, [sp, #48]	; 0x30
   1d78c:	bl	4c78 <ioctl@plt>
   1d790:	cmp	r0, #0
   1d794:	bge	1d7b0 <acl_create_entry@plt+0x1852c>
   1d798:	bl	5248 <__errno_location@plt>
   1d79c:	ldr	r0, [r0]
   1d7a0:	rsb	r0, r0, #0
   1d7a4:	b	1d7b4 <acl_create_entry@plt+0x18530>
   1d7a8:	cmp	r3, #0
   1d7ac:	bne	1d778 <acl_create_entry@plt+0x184f4>
   1d7b0:	mov	r0, #0
   1d7b4:	ldr	r2, [sp, #92]	; 0x5c
   1d7b8:	ldr	r3, [r5]
   1d7bc:	cmp	r2, r3
   1d7c0:	bne	1d83c <acl_create_entry@plt+0x185b8>
   1d7c4:	add	sp, sp, #96	; 0x60
   1d7c8:	pop	{r4, r5, r6, r7, r8, pc}
   1d7cc:	str	r1, [sp, #12]
   1d7d0:	bl	1d4a4 <acl_create_entry@plt+0x18220>
   1d7d4:	ldr	r1, [sp, #12]
   1d7d8:	subs	r8, r0, #0
   1d7dc:	bge	1d704 <acl_create_entry@plt+0x18480>
   1d7e0:	bl	342fc <acl_create_entry@plt+0x2f078>
   1d7e4:	cmp	r0, #3
   1d7e8:	movle	r0, r8
   1d7ec:	ble	1d7b4 <acl_create_entry@plt+0x18530>
   1d7f0:	ldr	lr, [pc, #80]	; 1d848 <acl_create_entry@plt+0x185c4>
   1d7f4:	mov	r1, r8
   1d7f8:	ldr	ip, [pc, #76]	; 1d84c <acl_create_entry@plt+0x185c8>
   1d7fc:	mov	r3, #113	; 0x71
   1d800:	ldr	r2, [pc, #72]	; 1d850 <acl_create_entry@plt+0x185cc>
   1d804:	add	lr, pc, lr
   1d808:	add	ip, pc, ip
   1d80c:	str	lr, [sp]
   1d810:	add	r2, pc, r2
   1d814:	str	ip, [sp, #4]
   1d818:	mov	r0, #4
   1d81c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1d820:	b	1d7b4 <acl_create_entry@plt+0x18530>
   1d824:	ldrb	r2, [sp, #62]	; 0x3e
   1d828:	cmp	r2, #1
   1d82c:	beq	1d7a8 <acl_create_entry@plt+0x18524>
   1d830:	mov	r3, #1
   1d834:	strb	r3, [sp, #62]	; 0x3e
   1d838:	b	1d778 <acl_create_entry@plt+0x184f4>
   1d83c:	bl	4f6c <__stack_chk_fail@plt>
   1d840:	andeq	sp, r4, ip, ror r5
   1d844:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1d848:	andeq	sl, r2, ip, ror #25
   1d84c:	muleq	r2, ip, ip
   1d850:	andeq	sl, r2, r4, lsl ip
   1d854:	ldr	ip, [pc, #416]	; 1d9fc <acl_create_entry@plt+0x18778>
   1d858:	cmn	r2, #1
   1d85c:	push	{r4, r5, r6, r7, r8, lr}
   1d860:	add	ip, pc, ip
   1d864:	ldr	r5, [pc, #404]	; 1da00 <acl_create_entry@plt+0x1877c>
   1d868:	sub	sp, sp, #64	; 0x40
   1d86c:	mov	r3, #0
   1d870:	mov	r7, #5
   1d874:	mov	r4, r2
   1d878:	mov	r8, r1
   1d87c:	ldr	r5, [ip, r5]
   1d880:	mov	r6, r0
   1d884:	str	r3, [sp, #12]
   1d888:	str	r3, [sp, #16]
   1d88c:	ldr	ip, [r5]
   1d890:	str	r3, [sp, #20]
   1d894:	str	r3, [sp, #24]
   1d898:	str	r3, [sp, #28]
   1d89c:	str	r3, [sp, #32]
   1d8a0:	str	r3, [sp, #36]	; 0x24
   1d8a4:	str	r3, [sp, #40]	; 0x28
   1d8a8:	str	r3, [sp, #48]	; 0x30
   1d8ac:	str	r3, [sp, #52]	; 0x34
   1d8b0:	str	r3, [sp, #56]	; 0x38
   1d8b4:	add	r3, sp, #8
   1d8b8:	str	ip, [sp, #60]	; 0x3c
   1d8bc:	str	r7, [sp, #8]
   1d8c0:	str	r3, [sp, #44]	; 0x2c
   1d8c4:	beq	1d918 <acl_create_entry@plt+0x18694>
   1d8c8:	ldr	r3, [r0]
   1d8cc:	cmp	r3, #0
   1d8d0:	blt	1d978 <acl_create_entry@plt+0x186f4>
   1d8d4:	add	r7, sp, #28
   1d8d8:	mov	r2, r8
   1d8dc:	mov	r1, #16
   1d8e0:	mov	r0, r7
   1d8e4:	bl	3752c <acl_create_entry@plt+0x322a8>
   1d8e8:	mov	r2, r7
   1d8ec:	ldr	r0, [r6]
   1d8f0:	movw	r1, #35142	; 0x8946
   1d8f4:	bl	4c78 <ioctl@plt>
   1d8f8:	cmp	r0, #0
   1d8fc:	blt	1d968 <acl_create_entry@plt+0x186e4>
   1d900:	cmp	r4, #1
   1d904:	beq	1d934 <acl_create_entry@plt+0x186b0>
   1d908:	cmp	r4, #2
   1d90c:	beq	1d9e0 <acl_create_entry@plt+0x1875c>
   1d910:	cmp	r4, #0
   1d914:	beq	1d9c8 <acl_create_entry@plt+0x18744>
   1d918:	mov	r0, #0
   1d91c:	ldr	r2, [sp, #60]	; 0x3c
   1d920:	ldr	r3, [r5]
   1d924:	cmp	r2, r3
   1d928:	bne	1d9f8 <acl_create_entry@plt+0x18774>
   1d92c:	add	sp, sp, #64	; 0x40
   1d930:	pop	{r4, r5, r6, r7, r8, pc}
   1d934:	ldr	r3, [sp, #16]
   1d938:	cmp	r3, #32
   1d93c:	beq	1d918 <acl_create_entry@plt+0x18694>
   1d940:	mov	r3, #32
   1d944:	str	r3, [sp, #16]
   1d948:	ldr	r0, [r6]
   1d94c:	mov	r2, r7
   1d950:	movw	r1, #35142	; 0x8946
   1d954:	mov	r3, #6
   1d958:	str	r3, [sp, #8]
   1d95c:	bl	4c78 <ioctl@plt>
   1d960:	cmp	r0, #0
   1d964:	bge	1d918 <acl_create_entry@plt+0x18694>
   1d968:	bl	5248 <__errno_location@plt>
   1d96c:	ldr	r0, [r0]
   1d970:	rsb	r0, r0, #0
   1d974:	b	1d91c <acl_create_entry@plt+0x18698>
   1d978:	bl	1d4a4 <acl_create_entry@plt+0x18220>
   1d97c:	subs	r7, r0, #0
   1d980:	bge	1d8d4 <acl_create_entry@plt+0x18650>
   1d984:	bl	342fc <acl_create_entry@plt+0x2f078>
   1d988:	cmp	r0, #3
   1d98c:	movle	r0, r7
   1d990:	ble	1d91c <acl_create_entry@plt+0x18698>
   1d994:	ldr	lr, [pc, #104]	; 1da04 <acl_create_entry@plt+0x18780>
   1d998:	mov	r1, r7
   1d99c:	ldr	ip, [pc, #100]	; 1da08 <acl_create_entry@plt+0x18784>
   1d9a0:	mov	r3, #171	; 0xab
   1d9a4:	ldr	r2, [pc, #96]	; 1da0c <acl_create_entry@plt+0x18788>
   1d9a8:	add	lr, pc, lr
   1d9ac:	add	ip, pc, ip
   1d9b0:	str	lr, [sp]
   1d9b4:	add	r2, pc, r2
   1d9b8:	str	ip, [sp, #4]
   1d9bc:	mov	r0, #4
   1d9c0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1d9c4:	b	1d91c <acl_create_entry@plt+0x18698>
   1d9c8:	ldr	r3, [sp, #16]
   1d9cc:	cmp	r3, #1
   1d9d0:	beq	1d918 <acl_create_entry@plt+0x18694>
   1d9d4:	mov	r3, #1
   1d9d8:	str	r3, [sp, #16]
   1d9dc:	b	1d948 <acl_create_entry@plt+0x186c4>
   1d9e0:	ldr	r3, [sp, #16]
   1d9e4:	cmp	r3, #0
   1d9e8:	movne	r3, #0
   1d9ec:	strne	r3, [sp, #16]
   1d9f0:	bne	1d948 <acl_create_entry@plt+0x186c4>
   1d9f4:	b	1d918 <acl_create_entry@plt+0x18694>
   1d9f8:	bl	4f6c <__stack_chk_fail@plt>
   1d9fc:	andeq	sp, r4, r0, lsr #7
   1da00:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1da04:	andeq	sl, r2, r0, lsr sl
   1da08:	strdeq	sl, [r2], -r8
   1da0c:	andeq	sl, r2, r0, ror sl
   1da10:	push	{lr}		; (str lr, [sp, #-4]!)
   1da14:	sub	sp, sp, #12
   1da18:	bl	342fc <acl_create_entry@plt+0x2f078>
   1da1c:	cmp	r0, #6
   1da20:	bgt	1da48 <acl_create_entry@plt+0x187c4>
   1da24:	ldr	r3, [pc, #80]	; 1da7c <acl_create_entry@plt+0x187f8>
   1da28:	ldr	r0, [pc, r3]
   1da2c:	cmp	r0, #0
   1da30:	beq	1da40 <acl_create_entry@plt+0x187bc>
   1da34:	bl	4948 <kmod_validate_resources@plt>
   1da38:	adds	r0, r0, #0
   1da3c:	movne	r0, #1
   1da40:	add	sp, sp, #12
   1da44:	pop	{pc}		; (ldr pc, [sp], #4)
   1da48:	ldr	lr, [pc, #48]	; 1da80 <acl_create_entry@plt+0x187fc>
   1da4c:	mov	r1, #0
   1da50:	ldr	ip, [pc, #44]	; 1da84 <acl_create_entry@plt+0x18800>
   1da54:	mov	r3, #113	; 0x71
   1da58:	ldr	r2, [pc, #40]	; 1da88 <acl_create_entry@plt+0x18804>
   1da5c:	add	lr, pc, lr
   1da60:	add	ip, pc, ip
   1da64:	str	lr, [sp]
   1da68:	add	r2, pc, r2
   1da6c:	str	ip, [sp, #4]
   1da70:	mov	r0, #7
   1da74:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1da78:	b	1da24 <acl_create_entry@plt+0x187a0>
   1da7c:	andeq	sp, r4, r8, ror #12
   1da80:	andeq	sl, r2, r8, lsr ip
   1da84:	andeq	sl, r2, r0, asr #22
   1da88:	andeq	sl, r2, r8, lsl fp
   1da8c:	push	{r4, lr}
   1da90:	sub	sp, sp, #8
   1da94:	bl	342fc <acl_create_entry@plt+0x2f078>
   1da98:	cmp	r0, #6
   1da9c:	ble	1dad0 <acl_create_entry@plt+0x1884c>
   1daa0:	ldr	lr, [pc, #68]	; 1daec <acl_create_entry@plt+0x18868>
   1daa4:	mov	r0, #7
   1daa8:	ldr	ip, [pc, #64]	; 1daf0 <acl_create_entry@plt+0x1886c>
   1daac:	mov	r1, #0
   1dab0:	ldr	r2, [pc, #60]	; 1daf4 <acl_create_entry@plt+0x18870>
   1dab4:	add	lr, pc, lr
   1dab8:	add	ip, pc, ip
   1dabc:	mov	r3, #107	; 0x6b
   1dac0:	add	r2, pc, r2
   1dac4:	str	lr, [sp]
   1dac8:	str	ip, [sp, #4]
   1dacc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1dad0:	ldr	r4, [pc, #32]	; 1daf8 <acl_create_entry@plt+0x18874>
   1dad4:	add	r4, pc, r4
   1dad8:	ldr	r0, [r4]
   1dadc:	bl	4d08 <kmod_unref@plt>
   1dae0:	str	r0, [r4]
   1dae4:	add	sp, sp, #8
   1dae8:	pop	{r4, pc}
   1daec:			; <UNDEFINED> instruction: 0x0002aab8
   1daf0:	andeq	sl, r2, r0, lsl #22
   1daf4:	andeq	sl, r2, r0, asr #21
   1daf8:			; <UNDEFINED> instruction: 0x0004d5bc
   1dafc:	push	{r4}		; (str r4, [sp, #-4]!)
   1db00:	mov	r0, r1
   1db04:	pop	{r4}		; (ldr r4, [sp], #4)
   1db08:	mov	r1, #0
   1db0c:	b	33434 <acl_create_entry@plt+0x2e1b0>
   1db10:	push	{r4, r5, r6, r7, lr}
   1db14:	mov	r6, r0
   1db18:	ldr	r5, [pc, #176]	; 1dbd0 <acl_create_entry@plt+0x1894c>
   1db1c:	sub	sp, sp, #12
   1db20:	add	r5, pc, r5
   1db24:	ldr	r4, [r5]
   1db28:	cmp	r4, #0
   1db2c:	movne	r0, #0
   1db30:	beq	1db3c <acl_create_entry@plt+0x188b8>
   1db34:	add	sp, sp, #12
   1db38:	pop	{r4, r5, r6, r7, pc}
   1db3c:	mov	r0, r4
   1db40:	mov	r1, r4
   1db44:	bl	4a68 <kmod_new@plt>
   1db48:	cmp	r0, #0
   1db4c:	mov	r7, r0
   1db50:	str	r0, [r5]
   1db54:	beq	1dbc8 <acl_create_entry@plt+0x18944>
   1db58:	bl	342fc <acl_create_entry@plt+0x2f078>
   1db5c:	cmp	r0, #6
   1db60:	bgt	1db90 <acl_create_entry@plt+0x1890c>
   1db64:	ldr	r1, [pc, #104]	; 1dbd4 <acl_create_entry@plt+0x18950>
   1db68:	mov	r0, r7
   1db6c:	mov	r2, r6
   1db70:	add	r1, pc, r1
   1db74:	bl	4a8c <kmod_set_log_fn@plt>
   1db78:	ldr	r3, [pc, #88]	; 1dbd8 <acl_create_entry@plt+0x18954>
   1db7c:	ldr	r0, [pc, r3]
   1db80:	bl	5230 <kmod_load_resources@plt>
   1db84:	mov	r0, #0
   1db88:	add	sp, sp, #12
   1db8c:	pop	{r4, r5, r6, r7, pc}
   1db90:	ldr	lr, [pc, #68]	; 1dbdc <acl_create_entry@plt+0x18958>
   1db94:	mov	r1, r4
   1db98:	ldr	ip, [pc, #64]	; 1dbe0 <acl_create_entry@plt+0x1895c>
   1db9c:	mov	r0, #7
   1dba0:	ldr	r2, [pc, #60]	; 1dbe4 <acl_create_entry@plt+0x18960>
   1dba4:	add	lr, pc, lr
   1dba8:	add	ip, pc, ip
   1dbac:	mov	r3, #99	; 0x63
   1dbb0:	add	r2, pc, r2
   1dbb4:	str	lr, [sp]
   1dbb8:	str	ip, [sp, #4]
   1dbbc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1dbc0:	ldr	r7, [r5]
   1dbc4:	b	1db64 <acl_create_entry@plt+0x188e0>
   1dbc8:	mvn	r0, #11
   1dbcc:	b	1db34 <acl_create_entry@plt+0x188b0>
   1dbd0:	andeq	sp, r4, r0, ror r5
   1dbd4:			; <UNDEFINED> instruction: 0xffffff84
   1dbd8:	andeq	sp, r4, r4, lsl r5
   1dbdc:	andeq	sl, r2, r8, lsr #19
   1dbe0:	andeq	sl, r2, r4, lsr #20
   1dbe4:	ldrdeq	sl, [r2], -r0
   1dbe8:	ldr	r3, [pc, #860]	; 1df4c <acl_create_entry@plt+0x18cc8>
   1dbec:	ldr	ip, [pc, #860]	; 1df50 <acl_create_entry@plt+0x18ccc>
   1dbf0:	add	r3, pc, r3
   1dbf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dbf8:	sub	sp, sp, #68	; 0x44
   1dbfc:	ldr	ip, [r3, ip]
   1dc00:	mov	r4, r1
   1dc04:	ldr	r6, [pc, #840]	; 1df54 <acl_create_entry@plt+0x18cd0>
   1dc08:	mov	r8, r2
   1dc0c:	ldr	r3, [ip]
   1dc10:	add	r6, pc, r6
   1dc14:	str	ip, [sp, #20]
   1dc18:	str	r3, [sp, #60]	; 0x3c
   1dc1c:	bl	20060 <acl_create_entry@plt+0x1addc>
   1dc20:	ldr	r3, [r6]
   1dc24:	cmp	r3, #0
   1dc28:	beq	1de40 <acl_create_entry@plt+0x18bbc>
   1dc2c:	cmp	r4, #2
   1dc30:	ble	1ddb0 <acl_create_entry@plt+0x18b2c>
   1dc34:	ldr	r1, [pc, #796]	; 1df58 <acl_create_entry@plt+0x18cd4>
   1dc38:	ldr	r0, [r8, #4]
   1dc3c:	add	r1, pc, r1
   1dc40:	bl	520c <strcmp@plt>
   1dc44:	cmp	r0, #0
   1dc48:	bne	1ddb0 <acl_create_entry@plt+0x18b2c>
   1dc4c:	ldr	r5, [r8, #8]
   1dc50:	add	r4, r8, #8
   1dc54:	cmp	r5, #0
   1dc58:	beq	1de40 <acl_create_entry@plt+0x18bbc>
   1dc5c:	ldr	r1, [pc, #760]	; 1df5c <acl_create_entry@plt+0x18cd8>
   1dc60:	add	r3, sp, #56	; 0x38
   1dc64:	ldr	r2, [pc, #756]	; 1df60 <acl_create_entry@plt+0x18cdc>
   1dc68:	add	r7, r8, #12
   1dc6c:	add	r1, pc, r1
   1dc70:	str	r3, [sp, #24]
   1dc74:	add	r2, pc, r2
   1dc78:	str	r1, [sp, #40]	; 0x28
   1dc7c:	str	r2, [sp, #44]	; 0x2c
   1dc80:	ldr	r1, [pc, #732]	; 1df64 <acl_create_entry@plt+0x18ce0>
   1dc84:	ldr	r2, [pc, #732]	; 1df68 <acl_create_entry@plt+0x18ce4>
   1dc88:	ldr	r3, [pc, #732]	; 1df6c <acl_create_entry@plt+0x18ce8>
   1dc8c:	add	r1, pc, r1
   1dc90:	add	r2, pc, r2
   1dc94:	str	r1, [sp, #48]	; 0x30
   1dc98:	add	r3, pc, r3
   1dc9c:	str	r6, [sp, #28]
   1dca0:	str	r2, [sp, #32]
   1dca4:	str	r3, [sp, #36]	; 0x24
   1dca8:	str	r8, [sp, #52]	; 0x34
   1dcac:	bl	342fc <acl_create_entry@plt+0x2f078>
   1dcb0:	cmp	r0, #6
   1dcb4:	bgt	1de78 <acl_create_entry@plt+0x18bf4>
   1dcb8:	ldr	r1, [sp, #28]
   1dcbc:	add	r2, sp, #56	; 0x38
   1dcc0:	ldr	r4, [r4]
   1dcc4:	mov	r3, #0
   1dcc8:	str	r3, [sp, #56]	; 0x38
   1dccc:	ldr	r0, [r1]
   1dcd0:	mov	r1, r4
   1dcd4:	bl	4d5c <kmod_module_new_from_lookup@plt>
   1dcd8:	cmp	r0, #0
   1dcdc:	blt	1de30 <acl_create_entry@plt+0x18bac>
   1dce0:	ldr	r5, [sp, #56]	; 0x38
   1dce4:	cmp	r5, #0
   1dce8:	beq	1deb0 <acl_create_entry@plt+0x18c2c>
   1dcec:	ldr	fp, [pc, #636]	; 1df70 <acl_create_entry@plt+0x18cec>
   1dcf0:	ldr	sl, [pc, #636]	; 1df74 <acl_create_entry@plt+0x18cf0>
   1dcf4:	ldr	r9, [pc, #636]	; 1df78 <acl_create_entry@plt+0x18cf4>
   1dcf8:	add	fp, pc, fp
   1dcfc:	ldr	r2, [pc, #632]	; 1df7c <acl_create_entry@plt+0x18cf8>
   1dd00:	add	sl, pc, sl
   1dd04:	add	r9, pc, r9
   1dd08:	add	r2, pc, r2
   1dd0c:	str	r2, [sp, #16]
   1dd10:	b	1dd3c <acl_create_entry@plt+0x18ab8>
   1dd14:	bl	342fc <acl_create_entry@plt+0x2f078>
   1dd18:	cmp	r0, #6
   1dd1c:	bgt	1de48 <acl_create_entry@plt+0x18bc4>
   1dd20:	mov	r0, r6
   1dd24:	bl	4cb4 <kmod_module_unref@plt>
   1dd28:	mov	r1, r5
   1dd2c:	ldr	r0, [sp, #56]	; 0x38
   1dd30:	bl	4960 <kmod_list_next@plt>
   1dd34:	subs	r5, r0, #0
   1dd38:	beq	1de28 <acl_create_entry@plt+0x18ba4>
   1dd3c:	mov	r0, r5
   1dd40:	mov	r4, #0
   1dd44:	bl	5110 <kmod_module_get_module@plt>
   1dd48:	str	r4, [sp]
   1dd4c:	mov	r2, r4
   1dd50:	str	r4, [sp, #4]
   1dd54:	mov	r3, r4
   1dd58:	mov	r1, #131072	; 0x20000
   1dd5c:	mov	r6, r0
   1dd60:	bl	4828 <kmod_module_probe_insert_module@plt>
   1dd64:	cmp	r0, #131072	; 0x20000
   1dd68:	mov	r8, r0
   1dd6c:	beq	1dddc <acl_create_entry@plt+0x18b58>
   1dd70:	cmp	r0, #0
   1dd74:	beq	1dd14 <acl_create_entry@plt+0x18a90>
   1dd78:	bl	342fc <acl_create_entry@plt+0x2f078>
   1dd7c:	cmp	r0, #6
   1dd80:	ble	1dd20 <acl_create_entry@plt+0x18a9c>
   1dd84:	mov	r0, r6
   1dd88:	bl	4b70 <kmod_module_get_name@plt>
   1dd8c:	ldr	r3, [sp, #36]	; 0x24
   1dd90:	mov	r1, r4
   1dd94:	ldr	r2, [sp, #32]
   1dd98:	stm	sp, {r3, fp}
   1dd9c:	mov	r3, #57	; 0x39
   1dda0:	str	r0, [sp, #8]
   1dda4:	mov	r0, #7
   1dda8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1ddac:	b	1dd20 <acl_create_entry@plt+0x18a9c>
   1ddb0:	bl	342fc <acl_create_entry@plt+0x2f078>
   1ddb4:	cmp	r0, #2
   1ddb8:	movle	r0, #1
   1ddbc:	bgt	1dec4 <acl_create_entry@plt+0x18c40>
   1ddc0:	ldr	r1, [sp, #20]
   1ddc4:	ldr	r2, [sp, #60]	; 0x3c
   1ddc8:	ldr	r3, [r1]
   1ddcc:	cmp	r2, r3
   1ddd0:	bne	1df48 <acl_create_entry@plt+0x18cc4>
   1ddd4:	add	sp, sp, #68	; 0x44
   1ddd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dddc:	bl	342fc <acl_create_entry@plt+0x2f078>
   1dde0:	cmp	r0, #6
   1dde4:	ble	1dd20 <acl_create_entry@plt+0x18a9c>
   1dde8:	mov	r0, r6
   1ddec:	bl	4b70 <kmod_module_get_name@plt>
   1ddf0:	ldr	r3, [pc, #392]	; 1df80 <acl_create_entry@plt+0x18cfc>
   1ddf4:	ldr	ip, [pc, #392]	; 1df84 <acl_create_entry@plt+0x18d00>
   1ddf8:	mov	r1, r4
   1ddfc:	ldr	r2, [pc, #388]	; 1df88 <acl_create_entry@plt+0x18d04>
   1de00:	add	r3, pc, r3
   1de04:	add	ip, pc, ip
   1de08:	str	r3, [sp]
   1de0c:	add	r2, pc, r2
   1de10:	mov	r3, #53	; 0x35
   1de14:	str	ip, [sp, #4]
   1de18:	str	r0, [sp, #8]
   1de1c:	mov	r0, #7
   1de20:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1de24:	b	1dd20 <acl_create_entry@plt+0x18a9c>
   1de28:	ldr	r0, [sp, #56]	; 0x38
   1de2c:	bl	4e1c <kmod_module_unref_list@plt>
   1de30:	mov	r4, r7
   1de34:	ldr	r5, [r7], #4
   1de38:	cmp	r5, #0
   1de3c:	bne	1dcac <acl_create_entry@plt+0x18a28>
   1de40:	mov	r0, #0
   1de44:	b	1ddc0 <acl_create_entry@plt+0x18b3c>
   1de48:	mov	r0, r6
   1de4c:	bl	4b70 <kmod_module_get_name@plt>
   1de50:	ldr	r2, [sp, #16]
   1de54:	str	r9, [sp]
   1de58:	mov	r1, r8
   1de5c:	mov	r3, #55	; 0x37
   1de60:	str	r2, [sp, #4]
   1de64:	mov	r2, sl
   1de68:	str	r0, [sp, #8]
   1de6c:	mov	r0, #7
   1de70:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1de74:	b	1dd20 <acl_create_entry@plt+0x18a9c>
   1de78:	ldr	r1, [sp, #44]	; 0x2c
   1de7c:	mov	r0, #7
   1de80:	ldr	r2, [sp, #48]	; 0x30
   1de84:	ldr	r3, [sp, #52]	; 0x34
   1de88:	str	r1, [sp]
   1de8c:	mov	r1, #0
   1de90:	str	r2, [sp, #4]
   1de94:	ldr	ip, [r3, #4]
   1de98:	mov	r3, #83	; 0x53
   1de9c:	ldr	r2, [sp, #40]	; 0x28
   1dea0:	str	r5, [sp, #12]
   1dea4:	str	ip, [sp, #8]
   1dea8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1deac:	b	1dcb8 <acl_create_entry@plt+0x18a34>
   1deb0:	bl	342fc <acl_create_entry@plt+0x2f078>
   1deb4:	cmp	r0, #6
   1deb8:	bgt	1df04 <acl_create_entry@plt+0x18c80>
   1debc:	mov	r0, r5
   1dec0:	b	1de2c <acl_create_entry@plt+0x18ba8>
   1dec4:	ldr	r2, [pc, #192]	; 1df8c <acl_create_entry@plt+0x18d08>
   1dec8:	mov	r0, #3
   1decc:	ldr	lr, [r8]
   1ded0:	mov	r1, #0
   1ded4:	add	r2, pc, r2
   1ded8:	ldr	ip, [pc, #176]	; 1df90 <acl_create_entry@plt+0x18d0c>
   1dedc:	str	r2, [sp, #4]
   1dee0:	mov	r3, #78	; 0x4e
   1dee4:	ldr	r2, [pc, #168]	; 1df94 <acl_create_entry@plt+0x18d10>
   1dee8:	add	ip, pc, ip
   1deec:	str	lr, [sp, #8]
   1def0:	str	ip, [sp]
   1def4:	add	r2, pc, r2
   1def8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1defc:	mov	r0, #1
   1df00:	b	1ddc0 <acl_create_entry@plt+0x18b3c>
   1df04:	ldr	r2, [pc, #140]	; 1df98 <acl_create_entry@plt+0x18d14>
   1df08:	mov	r1, r5
   1df0c:	ldr	ip, [pc, #136]	; 1df9c <acl_create_entry@plt+0x18d18>
   1df10:	mov	r0, #7
   1df14:	add	r2, pc, r2
   1df18:	str	r2, [sp, #4]
   1df1c:	ldr	r2, [pc, #124]	; 1dfa0 <acl_create_entry@plt+0x18d1c>
   1df20:	add	ip, pc, ip
   1df24:	str	r4, [sp, #8]
   1df28:	mov	r3, #46	; 0x2e
   1df2c:	str	ip, [sp]
   1df30:	add	r2, pc, r2
   1df34:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1df38:	ldr	r5, [sp, #56]	; 0x38
   1df3c:	cmp	r5, #0
   1df40:	bne	1dcec <acl_create_entry@plt+0x18a68>
   1df44:	b	1debc <acl_create_entry@plt+0x18c38>
   1df48:	bl	4f6c <__stack_chk_fail@plt>
   1df4c:	andeq	sp, r4, r0, lsl r0
   1df50:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1df54:	andeq	sp, r4, r0, lsl #9
   1df58:	andeq	sl, r2, r4, lsr #19
   1df5c:	andeq	sl, r2, r4, lsl r9
   1df60:	andeq	sl, r2, r8, asr #17
   1df64:	andeq	sl, r2, ip, asr r9
   1df68:	strdeq	sl, [r2], -r0
   1df6c:	andeq	sl, r2, r8, asr #17
   1df70:	andeq	sl, r2, r8, asr #18
   1df74:	andeq	sl, r2, r0, lsl #17
   1df78:	andeq	sl, r2, ip, asr r8
   1df7c:	andeq	sl, r2, r8, lsr #18
   1df80:	andeq	sl, r2, r0, ror #14
   1df84:	andeq	sl, r2, r0, lsl r8
   1df88:	andeq	sl, r2, r4, ror r7
   1df8c:	andeq	sl, r2, r4, lsl #15
   1df90:	andeq	sl, r2, r4, asr r6
   1df94:	andeq	sl, r2, ip, lsl #13
   1df98:	andeq	sl, r2, r8, ror #13
   1df9c:	andeq	sl, r2, r0, asr #12
   1dfa0:	andeq	sl, r2, r0, asr r6
   1dfa4:	ldr	ip, [pc, #1196]	; 1e458 <acl_create_entry@plt+0x191d4>
   1dfa8:	push	{r4, r5, r6, r7, r8, lr}
   1dfac:	add	ip, pc, ip
   1dfb0:	ldr	lr, [pc, #1188]	; 1e45c <acl_create_entry@plt+0x191d8>
   1dfb4:	sub	sp, sp, #272	; 0x110
   1dfb8:	mov	r6, r1
   1dfbc:	mov	r8, r3
   1dfc0:	ldr	r1, [pc, #1176]	; 1e460 <acl_create_entry@plt+0x191dc>
   1dfc4:	mov	r3, #0
   1dfc8:	ldr	r5, [ip, lr]
   1dfcc:	mov	r7, r0
   1dfd0:	strb	r3, [sp, #12]
   1dfd4:	mov	r0, r2
   1dfd8:	add	r1, pc, r1
   1dfdc:	mov	r4, r2
   1dfe0:	ldr	r3, [r5]
   1dfe4:	mov	r2, ip
   1dfe8:	str	r3, [sp, #268]	; 0x10c
   1dfec:	bl	520c <strcmp@plt>
   1dff0:	cmp	r0, #0
   1dff4:	beq	1e12c <acl_create_entry@plt+0x18ea8>
   1dff8:	ldr	r1, [pc, #1124]	; 1e464 <acl_create_entry@plt+0x191e0>
   1dffc:	mov	r0, r4
   1e000:	add	r1, pc, r1
   1e004:	bl	520c <strcmp@plt>
   1e008:	cmp	r0, #0
   1e00c:	beq	1e194 <acl_create_entry@plt+0x18f10>
   1e010:	ldr	r1, [pc, #1104]	; 1e468 <acl_create_entry@plt+0x191e4>
   1e014:	mov	r0, r4
   1e018:	add	r1, pc, r1
   1e01c:	bl	520c <strcmp@plt>
   1e020:	cmp	r0, #0
   1e024:	beq	1e15c <acl_create_entry@plt+0x18ed8>
   1e028:	ldr	r1, [pc, #1084]	; 1e46c <acl_create_entry@plt+0x191e8>
   1e02c:	mov	r0, r4
   1e030:	add	r1, pc, r1
   1e034:	bl	520c <strcmp@plt>
   1e038:	cmp	r0, #0
   1e03c:	beq	1e1b0 <acl_create_entry@plt+0x18f2c>
   1e040:	ldr	r1, [pc, #1064]	; 1e470 <acl_create_entry@plt+0x191ec>
   1e044:	mov	r0, r4
   1e048:	add	r1, pc, r1
   1e04c:	bl	520c <strcmp@plt>
   1e050:	cmp	r0, #0
   1e054:	beq	1e208 <acl_create_entry@plt+0x18f84>
   1e058:	ldr	r1, [pc, #1044]	; 1e474 <acl_create_entry@plt+0x191f0>
   1e05c:	mov	r0, r4
   1e060:	add	r1, pc, r1
   1e064:	bl	520c <strcmp@plt>
   1e068:	cmp	r0, #0
   1e06c:	beq	1e260 <acl_create_entry@plt+0x18fdc>
   1e070:	ldr	r1, [pc, #1024]	; 1e478 <acl_create_entry@plt+0x191f4>
   1e074:	mov	r0, r4
   1e078:	add	r1, pc, r1
   1e07c:	bl	520c <strcmp@plt>
   1e080:	cmp	r0, #0
   1e084:	beq	1e178 <acl_create_entry@plt+0x18ef4>
   1e088:	ldr	r1, [pc, #1004]	; 1e47c <acl_create_entry@plt+0x191f8>
   1e08c:	mov	r0, r4
   1e090:	add	r1, pc, r1
   1e094:	bl	520c <strcmp@plt>
   1e098:	cmp	r0, #0
   1e09c:	beq	1e2b8 <acl_create_entry@plt+0x19034>
   1e0a0:	ldr	r1, [pc, #984]	; 1e480 <acl_create_entry@plt+0x191fc>
   1e0a4:	mov	r0, r4
   1e0a8:	add	r1, pc, r1
   1e0ac:	bl	520c <strcmp@plt>
   1e0b0:	cmp	r0, #0
   1e0b4:	beq	1e364 <acl_create_entry@plt+0x190e0>
   1e0b8:	ldr	r1, [pc, #964]	; 1e484 <acl_create_entry@plt+0x19200>
   1e0bc:	mov	r0, r4
   1e0c0:	add	r1, pc, r1
   1e0c4:	bl	520c <strcmp@plt>
   1e0c8:	cmp	r0, #0
   1e0cc:	beq	1e394 <acl_create_entry@plt+0x19110>
   1e0d0:	ldr	r1, [pc, #944]	; 1e488 <acl_create_entry@plt+0x19204>
   1e0d4:	mov	r0, r4
   1e0d8:	mov	r2, #11
   1e0dc:	add	r1, pc, r1
   1e0e0:	bl	5164 <strncmp@plt>
   1e0e4:	cmp	r0, #0
   1e0e8:	bne	1e2d4 <acl_create_entry@plt+0x19050>
   1e0ec:	cmn	r4, #11
   1e0f0:	beq	1e2d4 <acl_create_entry@plt+0x19050>
   1e0f4:	mov	r3, r4
   1e0f8:	ldr	r2, [pc, #908]	; 1e48c <acl_create_entry@plt+0x19208>
   1e0fc:	add	r4, sp, #12
   1e100:	str	r0, [sp]
   1e104:	mov	r1, #256	; 0x100
   1e108:	add	r2, pc, r2
   1e10c:	mov	r0, r4
   1e110:	bl	37580 <acl_create_entry@plt+0x322fc>
   1e114:	mov	r0, r7
   1e118:	mov	r1, r6
   1e11c:	mov	r2, r4
   1e120:	mov	r3, r8
   1e124:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e128:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e12c:	ldr	r2, [pc, #860]	; 1e490 <acl_create_entry@plt+0x1920c>
   1e130:	mov	r0, r7
   1e134:	mov	r1, r6
   1e138:	mov	r3, r8
   1e13c:	add	r2, pc, r2
   1e140:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e144:	ldr	r2, [sp, #268]	; 0x10c
   1e148:	ldr	r3, [r5]
   1e14c:	cmp	r2, r3
   1e150:	bne	1e454 <acl_create_entry@plt+0x191d0>
   1e154:	add	sp, sp, #272	; 0x110
   1e158:	pop	{r4, r5, r6, r7, r8, pc}
   1e15c:	ldr	r2, [pc, #816]	; 1e494 <acl_create_entry@plt+0x19210>
   1e160:	mov	r0, r7
   1e164:	mov	r1, r6
   1e168:	mov	r3, r8
   1e16c:	add	r2, pc, r2
   1e170:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e174:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e178:	ldr	r2, [pc, #792]	; 1e498 <acl_create_entry@plt+0x19214>
   1e17c:	mov	r0, r7
   1e180:	mov	r1, r6
   1e184:	mov	r3, r8
   1e188:	add	r2, pc, r2
   1e18c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e190:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e194:	ldr	r2, [pc, #768]	; 1e49c <acl_create_entry@plt+0x19218>
   1e198:	mov	r0, r7
   1e19c:	mov	r1, r6
   1e1a0:	mov	r3, r8
   1e1a4:	add	r2, pc, r2
   1e1a8:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e1ac:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e1b0:	add	r4, sp, #12
   1e1b4:	mov	r0, r8
   1e1b8:	mov	r2, #256	; 0x100
   1e1bc:	mov	r1, r4
   1e1c0:	bl	4f60 <blkid_safe_string@plt>
   1e1c4:	ldr	r2, [pc, #724]	; 1e4a0 <acl_create_entry@plt+0x1921c>
   1e1c8:	mov	r3, r4
   1e1cc:	mov	r1, r6
   1e1d0:	mov	r0, r7
   1e1d4:	add	r2, pc, r2
   1e1d8:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e1dc:	mov	r1, r4
   1e1e0:	mov	r0, r8
   1e1e4:	mov	r2, #256	; 0x100
   1e1e8:	bl	4ab0 <blkid_encode_string@plt>
   1e1ec:	ldr	r2, [pc, #688]	; 1e4a4 <acl_create_entry@plt+0x19220>
   1e1f0:	mov	r0, r7
   1e1f4:	mov	r1, r6
   1e1f8:	mov	r3, r4
   1e1fc:	add	r2, pc, r2
   1e200:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e204:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e208:	add	r4, sp, #12
   1e20c:	mov	r0, r8
   1e210:	mov	r2, #256	; 0x100
   1e214:	mov	r1, r4
   1e218:	bl	4f60 <blkid_safe_string@plt>
   1e21c:	ldr	r2, [pc, #644]	; 1e4a8 <acl_create_entry@plt+0x19224>
   1e220:	mov	r3, r4
   1e224:	mov	r1, r6
   1e228:	mov	r0, r7
   1e22c:	add	r2, pc, r2
   1e230:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e234:	mov	r1, r4
   1e238:	mov	r0, r8
   1e23c:	mov	r2, #256	; 0x100
   1e240:	bl	4ab0 <blkid_encode_string@plt>
   1e244:	ldr	r2, [pc, #608]	; 1e4ac <acl_create_entry@plt+0x19228>
   1e248:	mov	r0, r7
   1e24c:	mov	r1, r6
   1e250:	mov	r3, r4
   1e254:	add	r2, pc, r2
   1e258:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e25c:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e260:	add	r4, sp, #12
   1e264:	mov	r0, r8
   1e268:	mov	r2, #256	; 0x100
   1e26c:	mov	r1, r4
   1e270:	bl	4f60 <blkid_safe_string@plt>
   1e274:	ldr	r2, [pc, #564]	; 1e4b0 <acl_create_entry@plt+0x1922c>
   1e278:	mov	r3, r4
   1e27c:	mov	r1, r6
   1e280:	mov	r0, r7
   1e284:	add	r2, pc, r2
   1e288:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e28c:	mov	r1, r4
   1e290:	mov	r0, r8
   1e294:	mov	r2, #256	; 0x100
   1e298:	bl	4ab0 <blkid_encode_string@plt>
   1e29c:	ldr	r2, [pc, #528]	; 1e4b4 <acl_create_entry@plt+0x19230>
   1e2a0:	mov	r0, r7
   1e2a4:	mov	r1, r6
   1e2a8:	mov	r3, r4
   1e2ac:	add	r2, pc, r2
   1e2b0:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e2b4:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e2b8:	ldr	r2, [pc, #504]	; 1e4b8 <acl_create_entry@plt+0x19234>
   1e2bc:	mov	r0, r7
   1e2c0:	mov	r1, r6
   1e2c4:	mov	r3, r8
   1e2c8:	add	r2, pc, r2
   1e2cc:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e2d0:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e2d4:	ldr	r1, [pc, #480]	; 1e4bc <acl_create_entry@plt+0x19238>
   1e2d8:	mov	r0, r4
   1e2dc:	add	r1, pc, r1
   1e2e0:	bl	520c <strcmp@plt>
   1e2e4:	cmp	r0, #0
   1e2e8:	beq	1e3c4 <acl_create_entry@plt+0x19140>
   1e2ec:	ldr	r1, [pc, #460]	; 1e4c0 <acl_create_entry@plt+0x1923c>
   1e2f0:	mov	r0, r4
   1e2f4:	add	r1, pc, r1
   1e2f8:	bl	520c <strcmp@plt>
   1e2fc:	cmp	r0, #0
   1e300:	beq	1e3f4 <acl_create_entry@plt+0x19170>
   1e304:	ldr	r1, [pc, #440]	; 1e4c4 <acl_create_entry@plt+0x19240>
   1e308:	mov	r0, r4
   1e30c:	add	r1, pc, r1
   1e310:	bl	520c <strcmp@plt>
   1e314:	cmp	r0, #0
   1e318:	beq	1e424 <acl_create_entry@plt+0x191a0>
   1e31c:	ldr	r1, [pc, #420]	; 1e4c8 <acl_create_entry@plt+0x19244>
   1e320:	mov	r0, r4
   1e324:	add	r1, pc, r1
   1e328:	bl	520c <strcmp@plt>
   1e32c:	cmp	r0, #0
   1e330:	bne	1e144 <acl_create_entry@plt+0x18ec0>
   1e334:	add	r4, sp, #12
   1e338:	mov	r0, r8
   1e33c:	mov	r2, #256	; 0x100
   1e340:	mov	r1, r4
   1e344:	bl	4ab0 <blkid_encode_string@plt>
   1e348:	ldr	r2, [pc, #380]	; 1e4cc <acl_create_entry@plt+0x19248>
   1e34c:	mov	r0, r7
   1e350:	mov	r1, r6
   1e354:	mov	r3, r4
   1e358:	add	r2, pc, r2
   1e35c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e360:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e364:	add	r4, sp, #12
   1e368:	mov	r0, r8
   1e36c:	mov	r2, #256	; 0x100
   1e370:	mov	r1, r4
   1e374:	bl	4ab0 <blkid_encode_string@plt>
   1e378:	ldr	r2, [pc, #336]	; 1e4d0 <acl_create_entry@plt+0x1924c>
   1e37c:	mov	r0, r7
   1e380:	mov	r1, r6
   1e384:	mov	r3, r4
   1e388:	add	r2, pc, r2
   1e38c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e390:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e394:	add	r4, sp, #12
   1e398:	mov	r0, r8
   1e39c:	mov	r2, #256	; 0x100
   1e3a0:	mov	r1, r4
   1e3a4:	bl	4ab0 <blkid_encode_string@plt>
   1e3a8:	ldr	r2, [pc, #292]	; 1e4d4 <acl_create_entry@plt+0x19250>
   1e3ac:	mov	r0, r7
   1e3b0:	mov	r1, r6
   1e3b4:	mov	r3, r4
   1e3b8:	add	r2, pc, r2
   1e3bc:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e3c0:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e3c4:	add	r4, sp, #12
   1e3c8:	mov	r0, r8
   1e3cc:	mov	r2, #256	; 0x100
   1e3d0:	mov	r1, r4
   1e3d4:	bl	4ab0 <blkid_encode_string@plt>
   1e3d8:	ldr	r2, [pc, #248]	; 1e4d8 <acl_create_entry@plt+0x19254>
   1e3dc:	mov	r0, r7
   1e3e0:	mov	r1, r6
   1e3e4:	mov	r3, r4
   1e3e8:	add	r2, pc, r2
   1e3ec:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e3f0:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e3f4:	add	r4, sp, #12
   1e3f8:	mov	r0, r8
   1e3fc:	mov	r2, #256	; 0x100
   1e400:	mov	r1, r4
   1e404:	bl	4ab0 <blkid_encode_string@plt>
   1e408:	ldr	r2, [pc, #204]	; 1e4dc <acl_create_entry@plt+0x19258>
   1e40c:	mov	r0, r7
   1e410:	mov	r1, r6
   1e414:	mov	r3, r4
   1e418:	add	r2, pc, r2
   1e41c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e420:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e424:	add	r4, sp, #12
   1e428:	mov	r0, r8
   1e42c:	mov	r2, #256	; 0x100
   1e430:	mov	r1, r4
   1e434:	bl	4ab0 <blkid_encode_string@plt>
   1e438:	ldr	r2, [pc, #160]	; 1e4e0 <acl_create_entry@plt+0x1925c>
   1e43c:	mov	r0, r7
   1e440:	mov	r1, r6
   1e444:	mov	r3, r4
   1e448:	add	r2, pc, r2
   1e44c:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e450:	b	1e144 <acl_create_entry@plt+0x18ec0>
   1e454:	bl	4f6c <__stack_chk_fail@plt>
   1e458:	andeq	ip, r4, r4, asr ip
   1e45c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1e460:	andeq	r1, r3, r8, lsl r9
   1e464:	ldrdeq	sl, [r2], -ip
   1e468:	ldrdeq	sl, [r2], -r8
   1e46c:	andeq	pc, r2, r8, ror r5	; <UNPREDICTABLE>
   1e470:	ldrdeq	sl, [r2], -ip
   1e474:	andeq	r5, r2, r0, lsr #19
   1e478:	strdeq	sl, [r2], -r8
   1e47c:	strdeq	sl, [r2], -ip
   1e480:	andeq	sl, r2, r0, lsl #14
   1e484:	andeq	sl, r2, ip, lsl #14
   1e488:	andeq	sl, r2, r4, lsl r7
   1e48c:	strdeq	sl, [r2], -r4
   1e490:	muleq	r2, r4, r5
   1e494:	andeq	sl, r2, ip, lsl #11
   1e498:	strdeq	sl, [r2], -r0
   1e49c:	andeq	sl, r2, r0, asr #10
   1e4a0:	andeq	sl, r2, r4, lsr r5
   1e4a4:	andeq	sl, r2, r8, lsl r5
   1e4a8:	andeq	sl, r2, r4, lsl #10
   1e4ac:	andeq	sl, r2, ip, ror #9
   1e4b0:	ldrdeq	sl, [r2], -r0
   1e4b4:			; <UNDEFINED> instruction: 0x0002a4b4
   1e4b8:	andeq	sl, r2, ip, asr #9
   1e4bc:	andeq	sl, r2, r4, lsr #10
   1e4c0:	andeq	sl, r2, r8, lsr #10
   1e4c4:	andeq	sl, r2, r4, lsr r5
   1e4c8:	andeq	sl, r2, r4, asr #10
   1e4cc:	andeq	sl, r2, r0, lsr #10
   1e4d0:	andeq	sl, r2, r0, lsr r4
   1e4d4:	andeq	sl, r2, r4, lsr #8
   1e4d8:	andeq	sl, r2, r4, lsr #8
   1e4dc:	andeq	sl, r2, r4, lsl r4
   1e4e0:	andeq	sl, r2, r8, lsl #8
   1e4e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e4e8:	sub	sp, sp, #340	; 0x154
   1e4ec:	ldr	sl, [pc, #1732]	; 1ebb8 <acl_create_entry@plt+0x19934>
   1e4f0:	mov	r7, r2
   1e4f4:	ldr	ip, [pc, #1728]	; 1ebbc <acl_create_entry@plt+0x19938>
   1e4f8:	mov	r2, #0
   1e4fc:	add	sl, pc, sl
   1e500:	str	r3, [sp, #40]	; 0x28
   1e504:	ldr	r5, [pc, #1716]	; 1ebc0 <acl_create_entry@plt+0x1993c>
   1e508:	mov	r3, #0
   1e50c:	ldr	ip, [sl, ip]
   1e510:	mov	r9, #0
   1e514:	ldr	r4, [pc, #1704]	; 1ebc4 <acl_create_entry@plt+0x19940>
   1e518:	add	r5, pc, r5
   1e51c:	strd	r2, [sp, #24]
   1e520:	mov	fp, r0
   1e524:	ldr	r3, [ip]
   1e528:	add	r4, pc, r4
   1e52c:	mov	r8, r1
   1e530:	mov	r6, r9
   1e534:	str	ip, [sp, #48]	; 0x30
   1e538:	str	r3, [sp, #332]	; 0x14c
   1e53c:	str	r6, [sp]
   1e540:	mov	r0, r8
   1e544:	mov	r1, r7
   1e548:	mov	r2, r5
   1e54c:	mov	r3, r4
   1e550:	bl	4bac <getopt_long@plt>
   1e554:	cmn	r0, #1
   1e558:	beq	1e590 <acl_create_entry@plt+0x1930c>
   1e55c:	cmp	r0, #82	; 0x52
   1e560:	moveq	r9, #1
   1e564:	beq	1e53c <acl_create_entry@plt+0x192b8>
   1e568:	cmp	r0, #111	; 0x6f
   1e56c:	bne	1e53c <acl_create_entry@plt+0x192b8>
   1e570:	ldr	r3, [pc, #1616]	; 1ebc8 <acl_create_entry@plt+0x19944>
   1e574:	mov	r1, #0
   1e578:	mov	r2, r1
   1e57c:	ldr	r3, [sl, r3]
   1e580:	ldr	r0, [r3]
   1e584:	bl	4b64 <strtoull@plt>
   1e588:	strd	r0, [sp, #24]
   1e58c:	b	1e53c <acl_create_entry@plt+0x192b8>
   1e590:	bl	47e0 <blkid_new_probe@plt>
   1e594:	subs	r5, r0, #0
   1e598:	beq	1e9d8 <acl_create_entry@plt+0x19754>
   1e59c:	movw	r1, #490	; 0x1ea
   1e5a0:	bl	4954 <blkid_probe_set_superblocks_flags@plt>
   1e5a4:	cmp	r9, #0
   1e5a8:	bne	1e974 <acl_create_entry@plt+0x196f0>
   1e5ac:	mov	r0, fp
   1e5b0:	bl	2226c <acl_create_entry@plt+0x1cfe8>
   1e5b4:	mov	r1, #524288	; 0x80000
   1e5b8:	bl	4df8 <open64@plt>
   1e5bc:	cmp	r0, #0
   1e5c0:	str	r0, [sp, #52]	; 0x34
   1e5c4:	blt	1e988 <acl_create_entry@plt+0x19704>
   1e5c8:	mov	r2, #0
   1e5cc:	mov	r3, #0
   1e5d0:	mov	r0, r5
   1e5d4:	strd	r2, [sp]
   1e5d8:	ldr	r1, [sp, #52]	; 0x34
   1e5dc:	ldrd	r2, [sp, #24]
   1e5e0:	bl	48dc <blkid_probe_set_device@plt>
   1e5e4:	cmp	r0, #0
   1e5e8:	blt	1e9e0 <acl_create_entry@plt+0x1975c>
   1e5ec:	bl	342fc <acl_create_entry@plt+0x2f078>
   1e5f0:	cmp	r0, #6
   1e5f4:	bgt	1e9e8 <acl_create_entry@plt+0x19764>
   1e5f8:	mov	r0, r5
   1e5fc:	bl	4ffc <blkid_probe_get_fd@plt>
   1e600:	mov	r1, r0
   1e604:	add	r2, sp, #224	; 0xe0
   1e608:	mov	r0, #3
   1e60c:	bl	4b04 <__fxstat64@plt>
   1e610:	cmp	r0, #0
   1e614:	bne	1e9e0 <acl_create_entry@plt+0x1975c>
   1e618:	mov	r0, r5
   1e61c:	mov	r1, #1
   1e620:	bl	5224 <blkid_probe_enable_partitions@plt>
   1e624:	ldr	r3, [sp, #240]	; 0xf0
   1e628:	and	r3, r3, #61440	; 0xf000
   1e62c:	cmp	r3, #8192	; 0x2000
   1e630:	beq	1e650 <acl_create_entry@plt+0x193cc>
   1e634:	mov	r0, r5
   1e638:	bl	4f00 <blkid_probe_get_size@plt>
   1e63c:	mov	r2, #1474560	; 0x168000
   1e640:	mov	r3, #0
   1e644:	cmp	r2, r0
   1e648:	sbcs	r7, r3, r1
   1e64c:	bge	1ea4c <acl_create_entry@plt+0x197c8>
   1e650:	mov	r0, r5
   1e654:	mov	r1, #4
   1e658:	bl	4834 <blkid_probe_set_partitions_flags@plt>
   1e65c:	mov	r0, r5
   1e660:	mov	r1, #1
   1e664:	bl	5128 <blkid_probe_enable_superblocks@plt>
   1e668:	mov	r0, r5
   1e66c:	bl	4c30 <blkid_do_safeprobe@plt>
   1e670:	cmp	r0, #0
   1e674:	blt	1e9e0 <acl_create_entry@plt+0x1975c>
   1e678:	ldr	r1, [pc, #1356]	; 1ebcc <acl_create_entry@plt+0x19948>
   1e67c:	mov	r0, fp
   1e680:	add	r1, pc, r1
   1e684:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1e688:	str	r0, [sp, #24]
   1e68c:	mov	r0, r5
   1e690:	bl	4a98 <blkid_probe_numof_values@plt>
   1e694:	subs	r6, r0, #0
   1e698:	ble	1ead4 <acl_create_entry@plt+0x19850>
   1e69c:	ldr	r7, [pc, #1324]	; 1ebd0 <acl_create_entry@plt+0x1994c>
   1e6a0:	mov	r4, #0
   1e6a4:	ldr	ip, [pc, #1320]	; 1ebd4 <acl_create_entry@plt+0x19950>
   1e6a8:	add	r8, sp, #76	; 0x4c
   1e6ac:	add	r7, pc, r7
   1e6b0:	str	r7, [sp, #32]
   1e6b4:	mov	r7, #0
   1e6b8:	str	r7, [sp, #44]	; 0x2c
   1e6bc:	ldr	r7, [pc, #1300]	; 1ebd8 <acl_create_entry@plt+0x19954>
   1e6c0:	add	ip, pc, ip
   1e6c4:	mov	r9, r4
   1e6c8:	str	ip, [sp, #60]	; 0x3c
   1e6cc:	add	r7, pc, r7
   1e6d0:	str	r7, [sp, #36]	; 0x24
   1e6d4:	ldr	r7, [pc, #1280]	; 1ebdc <acl_create_entry@plt+0x19958>
   1e6d8:	add	r7, pc, r7
   1e6dc:	str	r7, [sp, #56]	; 0x38
   1e6e0:	add	r7, sp, #72	; 0x48
   1e6e4:	b	1e6f4 <acl_create_entry@plt+0x19470>
   1e6e8:	add	r4, r4, #1
   1e6ec:	cmp	r4, r6
   1e6f0:	beq	1e7d0 <acl_create_entry@plt+0x1954c>
   1e6f4:	str	r9, [sp]
   1e6f8:	mov	r0, r5
   1e6fc:	mov	r1, r4
   1e700:	mov	r2, r8
   1e704:	mov	r3, r7
   1e708:	bl	47bc <blkid_probe_get_value@plt>
   1e70c:	cmp	r0, #0
   1e710:	bne	1e6e8 <acl_create_entry@plt+0x19464>
   1e714:	mov	r0, fp
   1e718:	ldr	r1, [sp, #40]	; 0x28
   1e71c:	ldr	r2, [sp, #76]	; 0x4c
   1e720:	ldr	r3, [sp, #72]	; 0x48
   1e724:	bl	1dfa4 <acl_create_entry@plt+0x18d20>
   1e728:	ldr	sl, [sp, #76]	; 0x4c
   1e72c:	ldr	r1, [sp, #32]
   1e730:	mov	r0, sl
   1e734:	bl	520c <strcmp@plt>
   1e738:	cmp	r0, #0
   1e73c:	bne	1e77c <acl_create_entry@plt+0x194f8>
   1e740:	ldr	r2, [sp, #72]	; 0x48
   1e744:	ldrb	r1, [r2]
   1e748:	cmp	r1, #103	; 0x67
   1e74c:	bne	1e77c <acl_create_entry@plt+0x194f8>
   1e750:	ldrb	r1, [r2, #1]
   1e754:	cmp	r1, #112	; 0x70
   1e758:	bne	1e77c <acl_create_entry@plt+0x194f8>
   1e75c:	ldrb	r1, [r2, #2]
   1e760:	cmp	r1, #116	; 0x74
   1e764:	bne	1e77c <acl_create_entry@plt+0x194f8>
   1e768:	ldrb	r2, [r2, #3]
   1e76c:	ldr	r1, [sp, #44]	; 0x2c
   1e770:	cmp	r2, #0
   1e774:	moveq	r1, #1
   1e778:	str	r1, [sp, #44]	; 0x2c
   1e77c:	ldr	r2, [sp, #24]
   1e780:	cmp	r2, #0
   1e784:	beq	1e6e8 <acl_create_entry@plt+0x19464>
   1e788:	mov	r0, sl
   1e78c:	ldr	r1, [sp, #36]	; 0x24
   1e790:	bl	520c <strcmp@plt>
   1e794:	cmp	r0, #0
   1e798:	bne	1e6e8 <acl_create_entry@plt+0x19464>
   1e79c:	ldr	r0, [sp, #72]	; 0x48
   1e7a0:	ldr	r1, [sp, #24]
   1e7a4:	bl	520c <strcmp@plt>
   1e7a8:	cmp	r0, #0
   1e7ac:	bne	1e6e8 <acl_create_entry@plt+0x19464>
   1e7b0:	mov	r0, fp
   1e7b4:	ldr	r1, [sp, #40]	; 0x28
   1e7b8:	ldr	r2, [sp, #56]	; 0x38
   1e7bc:	ldr	r3, [sp, #60]	; 0x3c
   1e7c0:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1e7c4:	add	r4, r4, #1
   1e7c8:	cmp	r4, r6
   1e7cc:	bne	1e6f4 <acl_create_entry@plt+0x19470>
   1e7d0:	ldr	r6, [sp, #44]	; 0x2c
   1e7d4:	cmp	r6, #0
   1e7d8:	beq	1ead4 <acl_create_entry@plt+0x19850>
   1e7dc:	bl	5248 <__errno_location@plt>
   1e7e0:	mov	r2, #0
   1e7e4:	mov	r3, r0
   1e7e8:	mov	r0, r5
   1e7ec:	str	r2, [r3]
   1e7f0:	bl	4f48 <blkid_probe_get_partitions@plt>
   1e7f4:	subs	r7, r0, #0
   1e7f8:	beq	1eb20 <acl_create_entry@plt+0x1989c>
   1e7fc:	bl	4d98 <blkid_partlist_numof_partitions@plt>
   1e800:	subs	r8, r0, #0
   1e804:	ble	1eb20 <acl_create_entry@plt+0x1989c>
   1e808:	ldr	r6, [pc, #976]	; 1ebe0 <acl_create_entry@plt+0x1995c>
   1e80c:	add	sl, sp, #80	; 0x50
   1e810:	add	r6, pc, r6
   1e814:	str	r6, [sp, #36]	; 0x24
   1e818:	mov	r6, #0
   1e81c:	str	r6, [sp, #68]	; 0x44
   1e820:	ldr	r6, [pc, #956]	; 1ebe4 <acl_create_entry@plt+0x19960>
   1e824:	add	r6, pc, r6
   1e828:	str	r6, [sp, #44]	; 0x2c
   1e82c:	add	r6, sp, #144	; 0x90
   1e830:	str	r6, [sp, #24]
   1e834:	add	r6, sp, #128	; 0x80
   1e838:	str	r6, [sp, #32]
   1e83c:	mov	r6, #0
   1e840:	str	r6, [sp, #64]	; 0x40
   1e844:	mov	r4, r6
   1e848:	b	1e898 <acl_create_entry@plt+0x19614>
   1e84c:	ldm	sl, {r0, r1, r2, r3}
   1e850:	add	lr, sp, #112	; 0x70
   1e854:	ldr	r6, [sp, #44]	; 0x2c
   1e858:	add	ip, sp, #96	; 0x60
   1e85c:	stm	lr, {r0, r1, r2, r3}
   1e860:	ldm	r6, {r0, r1, r2, r3}
   1e864:	stm	ip, {r0, r1, r2, r3}
   1e868:	mov	r0, lr
   1e86c:	mov	r1, ip
   1e870:	mov	r2, #16
   1e874:	bl	48b8 <memcmp@plt>
   1e878:	cmp	r0, #0
   1e87c:	bne	1e88c <acl_create_entry@plt+0x19608>
   1e880:	ldr	r6, [sp, #64]	; 0x40
   1e884:	cmp	r6, #0
   1e888:	beq	1eb2c <acl_create_entry@plt+0x198a8>
   1e88c:	add	r4, r4, #1
   1e890:	cmp	r4, r8
   1e894:	beq	1ea9c <acl_create_entry@plt+0x19818>
   1e898:	mov	r0, r7
   1e89c:	mov	r1, r4
   1e8a0:	bl	4eb8 <blkid_partlist_get_partition@plt>
   1e8a4:	subs	r6, r0, #0
   1e8a8:	beq	1e88c <acl_create_entry@plt+0x19608>
   1e8ac:	bl	4dec <blkid_partition_get_uuid@plt>
   1e8b0:	subs	r9, r0, #0
   1e8b4:	beq	1e88c <acl_create_entry@plt+0x19608>
   1e8b8:	mov	r0, r6
   1e8bc:	bl	4fb4 <blkid_partition_get_type_string@plt>
   1e8c0:	cmp	r0, #0
   1e8c4:	beq	1e88c <acl_create_entry@plt+0x19608>
   1e8c8:	mov	r1, sl
   1e8cc:	bl	285fc <acl_create_entry@plt+0x23378>
   1e8d0:	cmp	r0, #0
   1e8d4:	blt	1e88c <acl_create_entry@plt+0x19608>
   1e8d8:	ldm	sl, {r0, r1, r2, r3}
   1e8dc:	ldr	r6, [sp, #24]
   1e8e0:	stm	r6, {r0, r1, r2, r3}
   1e8e4:	ldr	r6, [sp, #36]	; 0x24
   1e8e8:	ldm	r6, {r0, r1, r2, r3}
   1e8ec:	ldr	r6, [sp, #32]
   1e8f0:	stm	r6, {r0, r1, r2, r3}
   1e8f4:	add	r0, sp, #144	; 0x90
   1e8f8:	add	r1, sp, #128	; 0x80
   1e8fc:	mov	r2, #16
   1e900:	bl	48b8 <memcmp@plt>
   1e904:	cmp	r0, #0
   1e908:	bne	1e84c <acl_create_entry@plt+0x195c8>
   1e90c:	add	r6, sp, #160	; 0xa0
   1e910:	mov	r0, r9
   1e914:	mov	r1, r6
   1e918:	bl	285fc <acl_create_entry@plt+0x23378>
   1e91c:	cmp	r0, #0
   1e920:	blt	1e88c <acl_create_entry@plt+0x19608>
   1e924:	add	r9, sp, #176	; 0xb0
   1e928:	mov	r0, r9
   1e92c:	bl	2fec0 <acl_create_entry@plt+0x2ac3c>
   1e930:	cmp	r0, #0
   1e934:	blt	1eacc <acl_create_entry@plt+0x19848>
   1e938:	ldm	r6, {r0, r1, r2, r3}
   1e93c:	add	lr, sp, #208	; 0xd0
   1e940:	add	ip, sp, #192	; 0xc0
   1e944:	stm	lr, {r0, r1, r2, r3}
   1e948:	ldm	r9, {r0, r1, r2, r3}
   1e94c:	stm	ip, {r0, r1, r2, r3}
   1e950:	mov	r0, lr
   1e954:	mov	r1, ip
   1e958:	mov	r2, #16
   1e95c:	bl	48b8 <memcmp@plt>
   1e960:	ldr	r6, [sp, #68]	; 0x44
   1e964:	cmp	r0, #0
   1e968:	moveq	r6, #1
   1e96c:	str	r6, [sp, #68]	; 0x44
   1e970:	b	1e88c <acl_create_entry@plt+0x19608>
   1e974:	mov	r0, r5
   1e978:	mov	r1, #1
   1e97c:	mov	r2, #4
   1e980:	bl	4cfc <blkid_probe_filter_superblocks_usage@plt>
   1e984:	b	1e5ac <acl_create_entry@plt+0x19328>
   1e988:	bl	5248 <__errno_location@plt>
   1e98c:	ldr	r4, [r0]
   1e990:	bl	342fc <acl_create_entry@plt+0x2f078>
   1e994:	cmp	r0, #6
   1e998:	bgt	1eae0 <acl_create_entry@plt+0x1985c>
   1e99c:	eor	r0, r4, r4, asr #31
   1e9a0:	rsb	r0, r0, r4, asr #31
   1e9a4:	cmp	r0, #0
   1e9a8:	blt	1e9e0 <acl_create_entry@plt+0x1975c>
   1e9ac:	mov	r4, #0
   1e9b0:	ldr	r0, [sp, #52]	; 0x34
   1e9b4:	bl	38998 <acl_create_entry@plt+0x33714>
   1e9b8:	ldr	r7, [sp, #48]	; 0x30
   1e9bc:	ldr	r2, [sp, #332]	; 0x14c
   1e9c0:	mov	r0, r4
   1e9c4:	ldr	r3, [r7]
   1e9c8:	cmp	r2, r3
   1e9cc:	bne	1eb44 <acl_create_entry@plt+0x198c0>
   1e9d0:	add	sp, sp, #340	; 0x154
   1e9d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e9d8:	mvn	r6, #0
   1e9dc:	str	r6, [sp, #52]	; 0x34
   1e9e0:	mov	r4, #1
   1e9e4:	b	1e9b0 <acl_create_entry@plt+0x1972c>
   1e9e8:	mov	r0, fp
   1e9ec:	bl	2226c <acl_create_entry@plt+0x1cfe8>
   1e9f0:	ldr	lr, [pc, #496]	; 1ebe8 <acl_create_entry@plt+0x19964>
   1e9f4:	cmp	r9, #0
   1e9f8:	mov	r3, r0
   1e9fc:	add	lr, pc, lr
   1ea00:	ldreq	lr, [pc, #484]	; 1ebec <acl_create_entry@plt+0x19968>
   1ea04:	addeq	lr, pc, lr
   1ea08:	ldr	r2, [pc, #480]	; 1ebf0 <acl_create_entry@plt+0x1996c>
   1ea0c:	mov	r0, #7
   1ea10:	ldrd	r6, [sp, #24]
   1ea14:	mov	r1, #0
   1ea18:	add	r2, pc, r2
   1ea1c:	ldr	ip, [pc, #464]	; 1ebf4 <acl_create_entry@plt+0x19970>
   1ea20:	str	r2, [sp, #4]
   1ea24:	ldr	r2, [pc, #460]	; 1ebf8 <acl_create_entry@plt+0x19974>
   1ea28:	add	ip, pc, ip
   1ea2c:	str	r3, [sp, #8]
   1ea30:	mov	r3, #276	; 0x114
   1ea34:	str	lr, [sp, #12]
   1ea38:	add	r2, pc, r2
   1ea3c:	strd	r6, [sp, #16]
   1ea40:	str	ip, [sp]
   1ea44:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1ea48:	b	1e5f8 <acl_create_entry@plt+0x19374>
   1ea4c:	mov	r0, r5
   1ea50:	bl	4be8 <blkid_probe_is_wholedisk@plt>
   1ea54:	cmp	r0, #0
   1ea58:	beq	1e650 <acl_create_entry@plt+0x193cc>
   1ea5c:	mov	r0, r5
   1ea60:	mov	r1, #0
   1ea64:	bl	5128 <blkid_probe_enable_superblocks@plt>
   1ea68:	mov	r0, r5
   1ea6c:	bl	4e28 <blkid_do_fullprobe@plt>
   1ea70:	cmp	r0, #0
   1ea74:	blt	1e9e0 <acl_create_entry@plt+0x1975c>
   1ea78:	ldr	r1, [pc, #380]	; 1ebfc <acl_create_entry@plt+0x19978>
   1ea7c:	mov	r2, #0
   1ea80:	mov	r0, r5
   1ea84:	mov	r3, r2
   1ea88:	add	r1, pc, r1
   1ea8c:	bl	4d80 <blkid_probe_lookup_value@plt>
   1ea90:	cmp	r0, #0
   1ea94:	bne	1e650 <acl_create_entry@plt+0x193cc>
   1ea98:	b	1e678 <acl_create_entry@plt+0x193f4>
   1ea9c:	ldr	r7, [sp, #68]	; 0x44
   1eaa0:	cmp	r7, #0
   1eaa4:	beq	1eacc <acl_create_entry@plt+0x19848>
   1eaa8:	ldr	r6, [sp, #64]	; 0x40
   1eaac:	cmp	r6, #0
   1eab0:	beq	1eb20 <acl_create_entry@plt+0x1989c>
   1eab4:	ldr	r2, [pc, #324]	; 1ec00 <acl_create_entry@plt+0x1997c>
   1eab8:	mov	r0, fp
   1eabc:	ldr	r1, [sp, #40]	; 0x28
   1eac0:	mov	r3, r6
   1eac4:	add	r2, pc, r2
   1eac8:	bl	15e38 <acl_create_entry@plt+0x10bb4>
   1eacc:	ldr	r0, [sp, #64]	; 0x40
   1ead0:	bl	4b7c <free@plt>
   1ead4:	mov	r0, r5
   1ead8:	bl	47c8 <blkid_free_probe@plt>
   1eadc:	b	1e9ac <acl_create_entry@plt+0x19728>
   1eae0:	mov	r0, fp
   1eae4:	bl	2226c <acl_create_entry@plt+0x1cfe8>
   1eae8:	ldr	r2, [pc, #276]	; 1ec04 <acl_create_entry@plt+0x19980>
   1eaec:	mov	r1, r4
   1eaf0:	ldr	ip, [pc, #272]	; 1ec08 <acl_create_entry@plt+0x19984>
   1eaf4:	movw	r3, #266	; 0x10a
   1eaf8:	add	r2, pc, r2
   1eafc:	str	r2, [sp, #4]
   1eb00:	ldr	r2, [pc, #260]	; 1ec0c <acl_create_entry@plt+0x19988>
   1eb04:	add	ip, pc, ip
   1eb08:	str	r0, [sp, #8]
   1eb0c:	mov	r0, #7
   1eb10:	str	ip, [sp]
   1eb14:	add	r2, pc, r2
   1eb18:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1eb1c:	b	1e9a4 <acl_create_entry@plt+0x19720>
   1eb20:	mov	r7, #0
   1eb24:	str	r7, [sp, #64]	; 0x40
   1eb28:	b	1eacc <acl_create_entry@plt+0x19848>
   1eb2c:	mov	r0, r9
   1eb30:	bl	51c4 <__strdup@plt>
   1eb34:	cmp	r0, #0
   1eb38:	str	r0, [sp, #64]	; 0x40
   1eb3c:	bne	1e88c <acl_create_entry@plt+0x19608>
   1eb40:	b	1eacc <acl_create_entry@plt+0x19848>
   1eb44:	bl	4f6c <__stack_chk_fail@plt>
   1eb48:	mov	r4, r0
   1eb4c:	mvn	r7, #0
   1eb50:	str	r7, [sp, #52]	; 0x34
   1eb54:	ldr	r0, [sp, #52]	; 0x34
   1eb58:	bl	38998 <acl_create_entry@plt+0x33714>
   1eb5c:	mov	r0, r4
   1eb60:	bl	51d0 <_Unwind_Resume@plt>
   1eb64:	mov	r4, r0
   1eb68:	ldr	r0, [sp, #64]	; 0x40
   1eb6c:	bl	4b7c <free@plt>
   1eb70:	b	1eb54 <acl_create_entry@plt+0x198d0>
   1eb74:	mov	r6, #0
   1eb78:	mov	r4, r0
   1eb7c:	str	r6, [sp, #64]	; 0x40
   1eb80:	b	1eb68 <acl_create_entry@plt+0x198e4>
   1eb84:	mvn	r6, #0
   1eb88:	mov	r4, r0
   1eb8c:	str	r6, [sp, #52]	; 0x34
   1eb90:	b	1eb54 <acl_create_entry@plt+0x198d0>
   1eb94:	b	1eb84 <acl_create_entry@plt+0x19900>
   1eb98:	mov	r7, #0
   1eb9c:	mov	r4, r0
   1eba0:	str	r7, [sp, #64]	; 0x40
   1eba4:	b	1eb68 <acl_create_entry@plt+0x198e4>
   1eba8:	b	1eb48 <acl_create_entry@plt+0x198c4>
   1ebac:	mov	r4, r0
   1ebb0:	b	1eb54 <acl_create_entry@plt+0x198d0>
   1ebb4:	b	1eb84 <acl_create_entry@plt+0x19900>
   1ebb8:	andeq	ip, r4, r4, lsl #14
   1ebbc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ebc0:	andeq	sl, r2, ip, ror r3
   1ebc4:	andeq	sl, r4, r0, lsr #26
   1ebc8:	andeq	r0, r0, r4, ror #7
   1ebcc:	andeq	sl, r2, r8, ror r2
   1ebd0:	andeq	sl, r2, r4, asr #1
   1ebd4:	strdeq	sp, [r2], -r4
   1ebd8:	andeq	sl, r2, r8, asr #4
   1ebdc:	andeq	sl, r2, ip, asr #4
   1ebe0:	andeq	sl, r2, r8, ror #2
   1ebe4:	muleq	r2, ip, lr
   1ebe8:	muleq	r2, r4, lr
   1ebec:	andeq	r3, r2, r4, ror #24
   1ebf0:	andeq	r9, r2, r4, asr #29
   1ebf4:	andeq	r9, r2, r4, lsl #25
   1ebf8:	andeq	r9, r2, r0, ror #28
   1ebfc:	andeq	r9, r2, r8, ror #25
   1ec00:	andeq	r9, r2, r4, lsr lr
   1ec04:	andeq	r9, r2, r0, asr #27
   1ec08:	andeq	r9, r2, r8, lsr #23
   1ec0c:	andeq	r9, r2, r4, lsl #27
   1ec10:	ldr	r3, [pc, #492]	; 1ee04 <acl_create_entry@plt+0x19b80>
   1ec14:	ldr	r2, [pc, #492]	; 1ee08 <acl_create_entry@plt+0x19b84>
   1ec18:	add	r3, pc, r3
   1ec1c:	push	{r4, r5, r6, r7, lr}
   1ec20:	sub	sp, sp, #28
   1ec24:	ldr	r4, [r3, r2]
   1ec28:	mov	r5, r0
   1ec2c:	mov	r0, #18
   1ec30:	ldr	r3, [r4]
   1ec34:	str	r3, [sp, #20]
   1ec38:	bl	4c60 <umask@plt>
   1ec3c:	ldr	r0, [pc, #456]	; 1ee0c <acl_create_entry@plt+0x19b88>
   1ec40:	mov	r1, #0
   1ec44:	add	r0, pc, r0
   1ec48:	bl	4bc4 <access@plt>
   1ec4c:	cmp	r0, #0
   1ec50:	blt	1ecc4 <acl_create_entry@plt+0x19a40>
   1ec54:	mov	r0, r5
   1ec58:	bl	2226c <acl_create_entry@plt+0x1cfe8>
   1ec5c:	ldr	r1, [pc, #428]	; 1ee10 <acl_create_entry@plt+0x19b8c>
   1ec60:	add	r1, pc, r1
   1ec64:	mov	r6, r0
   1ec68:	mov	r0, r5
   1ec6c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   1ec70:	subs	r7, r0, #0
   1ec74:	beq	1edbc <acl_create_entry@plt+0x19b38>
   1ec78:	mov	r0, r7
   1ec7c:	mov	r1, #0
   1ec80:	add	r2, sp, #16
   1ec84:	bl	1f51c <acl_create_entry@plt+0x1a298>
   1ec88:	cmn	r0, #2
   1ec8c:	mov	r5, r0
   1ec90:	beq	1ecfc <acl_create_entry@plt+0x19a78>
   1ec94:	cmp	r0, #0
   1ec98:	blt	1ece0 <acl_create_entry@plt+0x19a5c>
   1ec9c:	ldr	r0, [sp, #16]
   1eca0:	mov	r2, #0
   1eca4:	mov	r1, #1
   1eca8:	mov	r3, r2
   1ecac:	str	r1, [sp]
   1ecb0:	str	r0, [sp, #4]
   1ecb4:	mov	r0, r6
   1ecb8:	bl	1ee3c <acl_create_entry@plt+0x19bb8>
   1ecbc:	subs	r5, r0, #0
   1ecc0:	blt	1ed40 <acl_create_entry@plt+0x19abc>
   1ecc4:	mov	r0, #0
   1ecc8:	ldr	r2, [sp, #20]
   1eccc:	ldr	r3, [r4]
   1ecd0:	cmp	r2, r3
   1ecd4:	bne	1ee00 <acl_create_entry@plt+0x19b7c>
   1ecd8:	add	sp, sp, #28
   1ecdc:	pop	{r4, r5, r6, r7, pc}
   1ece0:	bl	342fc <acl_create_entry@plt+0x2f078>
   1ece4:	cmp	r0, #2
   1ece8:	bgt	1ed84 <acl_create_entry@plt+0x19b00>
   1ecec:	cmp	r6, #0
   1ecf0:	bne	1ed08 <acl_create_entry@plt+0x19a84>
   1ecf4:	lsr	r0, r5, #31
   1ecf8:	b	1ecc8 <acl_create_entry@plt+0x19a44>
   1ecfc:	cmp	r6, #0
   1ed00:	mov	r5, #0
   1ed04:	beq	1ecf4 <acl_create_entry@plt+0x19a70>
   1ed08:	mov	r3, #0
   1ed0c:	mov	r0, r6
   1ed10:	mov	r2, r3
   1ed14:	str	r3, [sp]
   1ed18:	str	r3, [sp, #4]
   1ed1c:	mov	r1, #1
   1ed20:	bl	1ee3c <acl_create_entry@plt+0x19bb8>
   1ed24:	subs	r7, r0, #0
   1ed28:	bge	1ecf4 <acl_create_entry@plt+0x19a70>
   1ed2c:	bl	342fc <acl_create_entry@plt+0x2f078>
   1ed30:	cmp	r0, #2
   1ed34:	bgt	1edc8 <acl_create_entry@plt+0x19b44>
   1ed38:	mov	r0, #1
   1ed3c:	b	1ecc8 <acl_create_entry@plt+0x19a44>
   1ed40:	bl	342fc <acl_create_entry@plt+0x2f078>
   1ed44:	cmp	r0, #2
   1ed48:	ble	1ecec <acl_create_entry@plt+0x19a68>
   1ed4c:	ldr	r2, [pc, #192]	; 1ee14 <acl_create_entry@plt+0x19b90>
   1ed50:	mov	r1, r5
   1ed54:	ldr	ip, [pc, #188]	; 1ee18 <acl_create_entry@plt+0x19b94>
   1ed58:	mov	r3, #66	; 0x42
   1ed5c:	add	r2, pc, r2
   1ed60:	str	r2, [sp, #4]
   1ed64:	ldr	r2, [pc, #176]	; 1ee1c <acl_create_entry@plt+0x19b98>
   1ed68:	add	ip, pc, ip
   1ed6c:	str	r6, [sp, #8]
   1ed70:	mov	r0, #3
   1ed74:	str	ip, [sp]
   1ed78:	add	r2, pc, r2
   1ed7c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1ed80:	b	1ecec <acl_create_entry@plt+0x19a68>
   1ed84:	ldr	r2, [pc, #148]	; 1ee20 <acl_create_entry@plt+0x19b9c>
   1ed88:	mov	r1, #0
   1ed8c:	ldr	ip, [pc, #144]	; 1ee24 <acl_create_entry@plt+0x19ba0>
   1ed90:	mov	r3, #60	; 0x3c
   1ed94:	add	r2, pc, r2
   1ed98:	str	r2, [sp, #4]
   1ed9c:	ldr	r2, [pc, #132]	; 1ee28 <acl_create_entry@plt+0x19ba4>
   1eda0:	add	ip, pc, ip
   1eda4:	str	r7, [sp, #8]
   1eda8:	mov	r0, #3
   1edac:	str	ip, [sp]
   1edb0:	add	r2, pc, r2
   1edb4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1edb8:	b	1ecec <acl_create_entry@plt+0x19a68>
   1edbc:	ldr	r7, [pc, #104]	; 1ee2c <acl_create_entry@plt+0x19ba8>
   1edc0:	add	r7, pc, r7
   1edc4:	b	1ec78 <acl_create_entry@plt+0x199f4>
   1edc8:	ldr	r2, [pc, #96]	; 1ee30 <acl_create_entry@plt+0x19bac>
   1edcc:	mov	r1, r7
   1edd0:	ldr	ip, [pc, #92]	; 1ee34 <acl_create_entry@plt+0x19bb0>
   1edd4:	mov	r3, #80	; 0x50
   1edd8:	add	r2, pc, r2
   1eddc:	str	r2, [sp, #4]
   1ede0:	ldr	r2, [pc, #80]	; 1ee38 <acl_create_entry@plt+0x19bb4>
   1ede4:	add	ip, pc, ip
   1ede8:	str	r6, [sp, #8]
   1edec:	mov	r0, #3
   1edf0:	str	ip, [sp]
   1edf4:	add	r2, pc, r2
   1edf8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1edfc:	b	1ed38 <acl_create_entry@plt+0x19ab4>
   1ee00:	bl	4f6c <__stack_chk_fail@plt>
   1ee04:	andeq	fp, r4, r8, ror #31
   1ee08:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ee0c:	andeq	r9, r2, ip, asr #26
   1ee10:	andeq	r9, r2, r4, asr #26
   1ee14:	muleq	r2, ip, ip
   1ee18:	ldrdeq	r9, [r2], -r4
   1ee1c:	andeq	r9, r2, r4, lsr ip
   1ee20:	andeq	r9, r2, r8, lsr ip
   1ee24:	muleq	r2, ip, ip
   1ee28:	strdeq	r9, [r2], -ip
   1ee2c:	andeq	r9, r2, r8, asr #23
   1ee30:	andeq	r9, r2, r0, lsr #24
   1ee34:	andeq	r9, r2, r8, asr ip
   1ee38:			; <UNDEFINED> instruction: 0x00029bb8
   1ee3c:	ldr	ip, [pc, #704]	; 1f104 <acl_create_entry@plt+0x19e80>
   1ee40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ee44:	add	ip, pc, ip
   1ee48:	ldr	lr, [pc, #696]	; 1f108 <acl_create_entry@plt+0x19e84>
   1ee4c:	mov	r6, r3
   1ee50:	sub	sp, sp, #16
   1ee54:	subs	r9, r0, #0
   1ee58:	mov	r5, r1
   1ee5c:	mov	sl, r2
   1ee60:	ldr	r7, [ip, lr]
   1ee64:	ldrb	r8, [sp, #48]	; 0x30
   1ee68:	ldr	r3, [r7]
   1ee6c:	str	r3, [sp, #12]
   1ee70:	beq	1f0e4 <acl_create_entry@plt+0x19e60>
   1ee74:	mov	r1, #32768	; 0x8000
   1ee78:	bl	4d8c <acl_get_file@plt>
   1ee7c:	cmp	r0, #0
   1ee80:	mov	r4, r0
   1ee84:	str	r0, [sp]
   1ee88:	beq	1f0c8 <acl_create_entry@plt+0x19e44>
   1ee8c:	cmp	r5, #0
   1ee90:	bne	1eef0 <acl_create_entry@plt+0x19c6c>
   1ee94:	cmp	r6, #0
   1ee98:	moveq	r4, #0
   1ee9c:	andne	r4, sl, #1
   1eea0:	cmp	r4, #0
   1eea4:	moveq	sl, r4
   1eea8:	bne	1f068 <acl_create_entry@plt+0x19de4>
   1eeac:	ldr	r1, [sp, #52]	; 0x34
   1eeb0:	cmp	r1, #0
   1eeb4:	moveq	r8, #0
   1eeb8:	andne	r8, r8, #1
   1eebc:	cmp	r8, #0
   1eec0:	bne	1ef68 <acl_create_entry@plt+0x19ce4>
   1eec4:	cmp	r4, #0
   1eec8:	bne	1f02c <acl_create_entry@plt+0x19da8>
   1eecc:	ldr	r0, [sp]
   1eed0:	bl	511c <acl_free@plt>
   1eed4:	mov	r0, sl
   1eed8:	ldr	r2, [sp, #12]
   1eedc:	ldr	r3, [r7]
   1eee0:	cmp	r2, r3
   1eee4:	bne	1f0e0 <acl_create_entry@plt+0x19e5c>
   1eee8:	add	sp, sp, #16
   1eeec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1eef0:	add	r5, sp, #4
   1eef4:	mov	r1, #0
   1eef8:	mov	r2, r5
   1eefc:	bl	505c <acl_get_entry@plt>
   1ef00:	cmp	r0, #0
   1ef04:	ble	1f09c <acl_create_entry@plt+0x19e18>
   1ef08:	add	r6, sp, #8
   1ef0c:	mov	sl, #0
   1ef10:	b	1ef2c <acl_create_entry@plt+0x19ca8>
   1ef14:	mov	r0, r4
   1ef18:	mov	r1, #1
   1ef1c:	mov	r2, r5
   1ef20:	bl	505c <acl_get_entry@plt>
   1ef24:	cmp	r0, #0
   1ef28:	ble	1f0a0 <acl_create_entry@plt+0x19e1c>
   1ef2c:	ldr	r0, [sp, #4]
   1ef30:	mov	r1, r6
   1ef34:	bl	4fe4 <acl_get_tag_type@plt>
   1ef38:	cmp	r0, #0
   1ef3c:	blt	1f0a8 <acl_create_entry@plt+0x19e24>
   1ef40:	ldr	r3, [sp, #8]
   1ef44:	cmp	r3, #2
   1ef48:	bne	1ef14 <acl_create_entry@plt+0x19c90>
   1ef4c:	mov	r0, r4
   1ef50:	ldr	r1, [sp, #4]
   1ef54:	bl	50bc <acl_delete_entry@plt>
   1ef58:	cmp	r0, #0
   1ef5c:	blt	1f0a8 <acl_create_entry@plt+0x19e24>
   1ef60:	mov	sl, #1
   1ef64:	b	1ef14 <acl_create_entry@plt+0x19c90>
   1ef68:	add	r5, sp, #4
   1ef6c:	ldr	r0, [sp]
   1ef70:	mov	r2, r5
   1ef74:	bl	3d21c <acl_create_entry@plt+0x37f98>
   1ef78:	subs	sl, r0, #0
   1ef7c:	blt	1eecc <acl_create_entry@plt+0x19c48>
   1ef80:	bne	1efc0 <acl_create_entry@plt+0x19d3c>
   1ef84:	mov	r1, r5
   1ef88:	mov	r0, sp
   1ef8c:	bl	5284 <acl_create_entry@plt>
   1ef90:	cmp	r0, #0
   1ef94:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1ef98:	ldr	r0, [sp, #4]
   1ef9c:	mov	r1, #2
   1efa0:	bl	4f0c <acl_set_tag_type@plt>
   1efa4:	cmp	r0, #0
   1efa8:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1efac:	ldr	r0, [sp, #4]
   1efb0:	add	r1, sp, #52	; 0x34
   1efb4:	bl	4b58 <acl_set_qualifier@plt>
   1efb8:	cmp	r0, #0
   1efbc:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1efc0:	ldr	r0, [sp, #4]
   1efc4:	add	r1, sp, #8
   1efc8:	bl	496c <acl_get_permset@plt>
   1efcc:	cmp	r0, #0
   1efd0:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1efd4:	ldr	r0, [sp, #8]
   1efd8:	mov	r1, #4
   1efdc:	bl	50a4 <acl_get_perm@plt>
   1efe0:	subs	r5, r0, #0
   1efe4:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1efe8:	ldr	r0, [sp, #8]
   1efec:	mov	r1, #2
   1eff0:	bl	50a4 <acl_get_perm@plt>
   1eff4:	cmp	r0, #0
   1eff8:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1effc:	movne	r3, #0
   1f000:	moveq	r3, #1
   1f004:	cmp	r5, #0
   1f008:	movne	r5, r3
   1f00c:	orreq	r5, r3, #1
   1f010:	cmp	r5, #0
   1f014:	beq	1eec4 <acl_create_entry@plt+0x19c40>
   1f018:	ldr	r0, [sp, #8]
   1f01c:	mov	r1, #6
   1f020:	bl	4c18 <acl_add_perm@plt>
   1f024:	cmp	r0, #0
   1f028:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1f02c:	mov	r0, sp
   1f030:	bl	4dd4 <acl_calc_mask@plt>
   1f034:	cmp	r0, #0
   1f038:	blt	1f058 <acl_create_entry@plt+0x19dd4>
   1f03c:	mov	r0, r9
   1f040:	mov	r1, #32768	; 0x8000
   1f044:	ldr	r2, [sp]
   1f048:	bl	4edc <acl_set_file@plt>
   1f04c:	cmp	r0, #0
   1f050:	movge	sl, #0
   1f054:	bge	1eecc <acl_create_entry@plt+0x19c48>
   1f058:	bl	5248 <__errno_location@plt>
   1f05c:	ldr	sl, [r0]
   1f060:	rsb	sl, sl, #0
   1f064:	b	1eecc <acl_create_entry@plt+0x19c48>
   1f068:	mov	r1, r6
   1f06c:	add	r2, sp, #8
   1f070:	bl	3d21c <acl_create_entry@plt+0x37f98>
   1f074:	subs	sl, r0, #0
   1f078:	blt	1eecc <acl_create_entry@plt+0x19c48>
   1f07c:	beq	1f0d8 <acl_create_entry@plt+0x19e54>
   1f080:	ldr	r0, [sp]
   1f084:	ldr	r1, [sp, #8]
   1f088:	bl	50bc <acl_delete_entry@plt>
   1f08c:	cmp	r0, #0
   1f090:	movge	r4, #1
   1f094:	bge	1eeac <acl_create_entry@plt+0x19c28>
   1f098:	b	1f058 <acl_create_entry@plt+0x19dd4>
   1f09c:	mov	sl, #0
   1f0a0:	cmp	r0, #0
   1f0a4:	beq	1f0bc <acl_create_entry@plt+0x19e38>
   1f0a8:	bl	5248 <__errno_location@plt>
   1f0ac:	ldr	sl, [r0]
   1f0b0:	rsb	sl, sl, #0
   1f0b4:	cmp	sl, #0
   1f0b8:	blt	1eecc <acl_create_entry@plt+0x19c48>
   1f0bc:	adds	r4, sl, #0
   1f0c0:	movne	r4, #1
   1f0c4:	b	1eeac <acl_create_entry@plt+0x19c28>
   1f0c8:	bl	5248 <__errno_location@plt>
   1f0cc:	ldr	r0, [r0]
   1f0d0:	rsb	r0, r0, #0
   1f0d4:	b	1eed8 <acl_create_entry@plt+0x19c54>
   1f0d8:	mov	r4, sl
   1f0dc:	b	1eeac <acl_create_entry@plt+0x19c28>
   1f0e0:	bl	4f6c <__stack_chk_fail@plt>
   1f0e4:	ldr	r0, [pc, #32]	; 1f10c <acl_create_entry@plt+0x19e88>
   1f0e8:	mov	r2, #72	; 0x48
   1f0ec:	ldr	r1, [pc, #28]	; 1f110 <acl_create_entry@plt+0x19e8c>
   1f0f0:	ldr	r3, [pc, #28]	; 1f114 <acl_create_entry@plt+0x19e90>
   1f0f4:	add	r0, pc, r0
   1f0f8:	add	r1, pc, r1
   1f0fc:	add	r3, pc, r3
   1f100:	bl	33308 <acl_create_entry@plt+0x2e084>
   1f104:			; <UNDEFINED> instruction: 0x0004bdbc
   1f108:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f10c:	andeq	sl, r2, ip, lsl #14
   1f110:	andeq	r9, r2, r0, ror #18
   1f114:	andeq	r9, r2, r0, asr r9
   1f118:	cmp	r0, #0
   1f11c:	push	{r3, lr}
   1f120:	blt	1f134 <acl_create_entry@plt+0x19eb0>
   1f124:	cmp	r1, #0
   1f128:	beq	1f15c <acl_create_entry@plt+0x19ed8>
   1f12c:	pop	{r3, lr}
   1f130:	b	2d7ec <acl_create_entry@plt+0x28568>
   1f134:	ldr	r0, [pc, #68]	; 1f180 <acl_create_entry@plt+0x19efc>
   1f138:	mov	r2, #38	; 0x26
   1f13c:	ldr	r1, [pc, #64]	; 1f184 <acl_create_entry@plt+0x19f00>
   1f140:	ldr	r3, [pc, #64]	; 1f188 <acl_create_entry@plt+0x19f04>
   1f144:	add	r0, pc, r0
   1f148:	add	r1, pc, r1
   1f14c:	add	r3, pc, r3
   1f150:	bl	33620 <acl_create_entry@plt+0x2e39c>
   1f154:	mvn	r0, #21
   1f158:	pop	{r3, pc}
   1f15c:	ldr	r0, [pc, #40]	; 1f18c <acl_create_entry@plt+0x19f08>
   1f160:	mov	r2, #39	; 0x27
   1f164:	ldr	r1, [pc, #36]	; 1f190 <acl_create_entry@plt+0x19f0c>
   1f168:	ldr	r3, [pc, #36]	; 1f194 <acl_create_entry@plt+0x19f10>
   1f16c:	add	r0, pc, r0
   1f170:	add	r1, pc, r1
   1f174:	add	r3, pc, r3
   1f178:	bl	33620 <acl_create_entry@plt+0x2e39c>
   1f17c:	b	1f154 <acl_create_entry@plt+0x19ed0>
   1f180:	andeq	r9, r2, r0, asr sl
   1f184:	andeq	r9, r2, r0, lsl sl
   1f188:	andeq	r9, r2, r4, ror #24
   1f18c:	andeq	r8, r2, r8, asr r7
   1f190:	andeq	r9, r2, r8, ror #19
   1f194:	andeq	r9, r2, ip, lsr ip
   1f198:	ldr	r3, [pc, #260]	; 1f2a4 <acl_create_entry@plt+0x1a020>
   1f19c:	ldr	r2, [pc, #260]	; 1f2a8 <acl_create_entry@plt+0x1a024>
   1f1a0:	add	r3, pc, r3
   1f1a4:	push	{r4, r5, r6, lr}
   1f1a8:	subs	r6, r1, #0
   1f1ac:	ldr	r4, [r3, r2]
   1f1b0:	sub	sp, sp, #8
   1f1b4:	mov	r5, r0
   1f1b8:	ldr	r3, [r4]
   1f1bc:	str	r3, [sp, #4]
   1f1c0:	beq	1f270 <acl_create_entry@plt+0x19fec>
   1f1c4:	cmp	r0, #0
   1f1c8:	beq	1f214 <acl_create_entry@plt+0x19f90>
   1f1cc:	bl	3430c <acl_create_entry@plt+0x2f088>
   1f1d0:	cmp	r0, #0
   1f1d4:	beq	1f24c <acl_create_entry@plt+0x19fc8>
   1f1d8:	ldr	r0, [pc, #204]	; 1f2ac <acl_create_entry@plt+0x1a028>
   1f1dc:	mov	r1, r5
   1f1e0:	add	r0, pc, r0
   1f1e4:	bl	393fc <acl_create_entry@plt+0x34178>
   1f1e8:	mov	r5, r0
   1f1ec:	cmp	r5, #0
   1f1f0:	beq	1f264 <acl_create_entry@plt+0x19fe0>
   1f1f4:	mov	r0, #0
   1f1f8:	str	r5, [r6]
   1f1fc:	ldr	r2, [sp, #4]
   1f200:	ldr	r3, [r4]
   1f204:	cmp	r2, r3
   1f208:	bne	1f26c <acl_create_entry@plt+0x19fe8>
   1f20c:	add	sp, sp, #8
   1f210:	pop	{r4, r5, r6, pc}
   1f214:	add	r1, sp, #8
   1f218:	str	r0, [r1, #-8]!
   1f21c:	mov	r1, sp
   1f220:	bl	1f118 <acl_create_entry@plt+0x19e94>
   1f224:	subs	r5, r0, #0
   1f228:	blt	1f254 <acl_create_entry@plt+0x19fd0>
   1f22c:	ldr	r0, [pc, #124]	; 1f2b0 <acl_create_entry@plt+0x1a02c>
   1f230:	ldr	r1, [sp]
   1f234:	add	r0, pc, r0
   1f238:	bl	393fc <acl_create_entry@plt+0x34178>
   1f23c:	mov	r5, r0
   1f240:	ldr	r0, [sp]
   1f244:	bl	4b7c <free@plt>
   1f248:	b	1f1ec <acl_create_entry@plt+0x19f68>
   1f24c:	mvn	r0, #21
   1f250:	b	1f1fc <acl_create_entry@plt+0x19f78>
   1f254:	ldr	r0, [sp]
   1f258:	bl	4b7c <free@plt>
   1f25c:	mov	r0, r5
   1f260:	b	1f1fc <acl_create_entry@plt+0x19f78>
   1f264:	mvn	r0, #11
   1f268:	b	1f1fc <acl_create_entry@plt+0x19f78>
   1f26c:	bl	4f6c <__stack_chk_fail@plt>
   1f270:	ldr	r0, [pc, #60]	; 1f2b4 <acl_create_entry@plt+0x1a030>
   1f274:	movw	r2, #327	; 0x147
   1f278:	ldr	r1, [pc, #56]	; 1f2b8 <acl_create_entry@plt+0x1a034>
   1f27c:	ldr	r3, [pc, #56]	; 1f2bc <acl_create_entry@plt+0x1a038>
   1f280:	add	r0, pc, r0
   1f284:	add	r1, pc, r1
   1f288:	add	r3, pc, r3
   1f28c:	bl	33308 <acl_create_entry@plt+0x2e084>
   1f290:	mov	r4, r0
   1f294:	ldr	r0, [sp]
   1f298:	bl	4b7c <free@plt>
   1f29c:	mov	r0, r4
   1f2a0:	bl	51d0 <_Unwind_Resume@plt>
   1f2a4:	andeq	fp, r4, r0, ror #20
   1f2a8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f2ac:	andeq	r9, r2, r4, asr #19
   1f2b0:	andeq	r9, r2, r0, ror r9
   1f2b4:	andeq	r9, r2, r0, lsr #18
   1f2b8:	ldrdeq	r9, [r2], -r4
   1f2bc:	andeq	r9, r2, ip, lsr fp
   1f2c0:	ldr	ip, [pc, #288]	; 1f3e8 <acl_create_entry@plt+0x1a164>
   1f2c4:	mov	r3, #0
   1f2c8:	push	{r4, r5, r6, lr}
   1f2cc:	add	ip, pc, ip
   1f2d0:	ldr	lr, [pc, #276]	; 1f3ec <acl_create_entry@plt+0x1a168>
   1f2d4:	sub	sp, sp, #24
   1f2d8:	subs	r6, r2, #0
   1f2dc:	mov	r5, r1
   1f2e0:	ldr	r4, [ip, lr]
   1f2e4:	str	r3, [sp, #12]
   1f2e8:	str	r3, [sp, #16]
   1f2ec:	ldr	r3, [r4]
   1f2f0:	str	r3, [sp, #20]
   1f2f4:	beq	1f3a0 <acl_create_entry@plt+0x1a11c>
   1f2f8:	add	r1, sp, #12
   1f2fc:	bl	1f198 <acl_create_entry@plt+0x19f14>
   1f300:	cmp	r0, #0
   1f304:	blt	1f390 <acl_create_entry@plt+0x1a10c>
   1f308:	ldr	r1, [pc, #224]	; 1f3f0 <acl_create_entry@plt+0x1a16c>
   1f30c:	mov	r3, #0
   1f310:	ldr	r0, [sp, #12]
   1f314:	mov	r2, r5
   1f318:	str	r3, [sp]
   1f31c:	add	r1, pc, r1
   1f320:	add	r3, sp, #16
   1f324:	bl	30b78 <acl_create_entry@plt+0x2b8f4>
   1f328:	cmp	r0, #0
   1f32c:	blt	1f390 <acl_create_entry@plt+0x1a10c>
   1f330:	ldr	r3, [sp, #16]
   1f334:	cmp	r3, #0
   1f338:	beq	1f384 <acl_create_entry@plt+0x1a100>
   1f33c:	ldrb	r2, [r3]
   1f340:	cmp	r2, #0
   1f344:	beq	1f384 <acl_create_entry@plt+0x1a100>
   1f348:	mov	r2, #0
   1f34c:	str	r3, [r6]
   1f350:	mov	r0, r2
   1f354:	mov	r5, r2
   1f358:	str	r2, [sp, #16]
   1f35c:	bl	4b7c <free@plt>
   1f360:	ldr	r0, [sp, #12]
   1f364:	bl	4b7c <free@plt>
   1f368:	ldr	r2, [sp, #20]
   1f36c:	ldr	r3, [r4]
   1f370:	mov	r0, r5
   1f374:	cmp	r2, r3
   1f378:	bne	1f39c <acl_create_entry@plt+0x1a118>
   1f37c:	add	sp, sp, #24
   1f380:	pop	{r4, r5, r6, pc}
   1f384:	mov	r0, r3
   1f388:	mvn	r5, #1
   1f38c:	b	1f35c <acl_create_entry@plt+0x1a0d8>
   1f390:	mov	r5, r0
   1f394:	ldr	r0, [sp, #16]
   1f398:	b	1f35c <acl_create_entry@plt+0x1a0d8>
   1f39c:	bl	4f6c <__stack_chk_fail@plt>
   1f3a0:	ldr	r0, [pc, #76]	; 1f3f4 <acl_create_entry@plt+0x1a170>
   1f3a4:	movw	r2, #433	; 0x1b1
   1f3a8:	ldr	r1, [pc, #72]	; 1f3f8 <acl_create_entry@plt+0x1a174>
   1f3ac:	ldr	r3, [pc, #72]	; 1f3fc <acl_create_entry@plt+0x1a178>
   1f3b0:	add	r0, pc, r0
   1f3b4:	add	r1, pc, r1
   1f3b8:	add	r3, pc, r3
   1f3bc:	bl	33620 <acl_create_entry@plt+0x2e39c>
   1f3c0:	ldr	r0, [sp, #16]
   1f3c4:	mvn	r5, #21
   1f3c8:	b	1f35c <acl_create_entry@plt+0x1a0d8>
   1f3cc:	mov	r4, r0
   1f3d0:	ldr	r0, [sp, #16]
   1f3d4:	bl	4b7c <free@plt>
   1f3d8:	ldr	r0, [sp, #12]
   1f3dc:	bl	4b7c <free@plt>
   1f3e0:	mov	r0, r4
   1f3e4:	bl	51d0 <_Unwind_Resume@plt>
   1f3e8:	andeq	fp, r4, r4, lsr r9
   1f3ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f3f0:	andeq	r4, r2, r8, lsl #1
   1f3f4:	andeq	r9, r2, ip, lsl #16
   1f3f8:	andeq	r9, r2, r4, lsr #15
   1f3fc:	andeq	r9, r2, r4, ror #19
   1f400:	mov	r2, r1
   1f404:	ldr	r1, [pc, #4]	; 1f410 <acl_create_entry@plt+0x1a18c>
   1f408:	add	r1, pc, r1
   1f40c:	b	1f2c0 <acl_create_entry@plt+0x1a03c>
   1f410:	andeq	r9, r2, ip, ror #16
   1f414:	ldr	r3, [pc, #228]	; 1f500 <acl_create_entry@plt+0x1a27c>
   1f418:	ldr	r2, [pc, #228]	; 1f504 <acl_create_entry@plt+0x1a280>
   1f41c:	add	r3, pc, r3
   1f420:	push	{r4, r5, r6, lr}
   1f424:	subs	r6, r1, #0
   1f428:	ldr	r4, [r3, r2]
   1f42c:	sub	sp, sp, #8
   1f430:	mov	r1, r0
   1f434:	ldr	r3, [r4]
   1f438:	str	r3, [sp, #4]
   1f43c:	beq	1f4cc <acl_create_entry@plt+0x1a248>
   1f440:	cmp	r0, #0
   1f444:	beq	1f480 <acl_create_entry@plt+0x1a1fc>
   1f448:	ldr	r0, [pc, #184]	; 1f508 <acl_create_entry@plt+0x1a284>
   1f44c:	add	r0, pc, r0
   1f450:	bl	393fc <acl_create_entry@plt+0x34178>
   1f454:	mov	r5, r0
   1f458:	cmp	r5, #0
   1f45c:	strne	r5, [r6]
   1f460:	movne	r0, #0
   1f464:	mvneq	r0, #11
   1f468:	ldr	r2, [sp, #4]
   1f46c:	ldr	r3, [r4]
   1f470:	cmp	r2, r3
   1f474:	bne	1f4c8 <acl_create_entry@plt+0x1a244>
   1f478:	add	sp, sp, #8
   1f47c:	pop	{r4, r5, r6, pc}
   1f480:	add	r3, sp, #8
   1f484:	mov	r1, sp
   1f488:	str	r0, [r3, #-8]!
   1f48c:	bl	1f400 <acl_create_entry@plt+0x1a17c>
   1f490:	subs	r5, r0, #0
   1f494:	blt	1f4b8 <acl_create_entry@plt+0x1a234>
   1f498:	ldr	r0, [pc, #108]	; 1f50c <acl_create_entry@plt+0x1a288>
   1f49c:	ldr	r1, [sp]
   1f4a0:	add	r0, pc, r0
   1f4a4:	bl	393fc <acl_create_entry@plt+0x34178>
   1f4a8:	mov	r5, r0
   1f4ac:	ldr	r0, [sp]
   1f4b0:	bl	4b7c <free@plt>
   1f4b4:	b	1f458 <acl_create_entry@plt+0x1a1d4>
   1f4b8:	ldr	r0, [sp]
   1f4bc:	bl	4b7c <free@plt>
   1f4c0:	mov	r0, r5
   1f4c4:	b	1f468 <acl_create_entry@plt+0x1a1e4>
   1f4c8:	bl	4f6c <__stack_chk_fail@plt>
   1f4cc:	ldr	r0, [pc, #60]	; 1f510 <acl_create_entry@plt+0x1a28c>
   1f4d0:	movw	r2, #523	; 0x20b
   1f4d4:	ldr	r1, [pc, #56]	; 1f514 <acl_create_entry@plt+0x1a290>
   1f4d8:	ldr	r3, [pc, #56]	; 1f518 <acl_create_entry@plt+0x1a294>
   1f4dc:	add	r0, pc, r0
   1f4e0:	add	r1, pc, r1
   1f4e4:	add	r3, pc, r3
   1f4e8:	bl	33308 <acl_create_entry@plt+0x2e084>
   1f4ec:	mov	r4, r0
   1f4f0:	ldr	r0, [sp]
   1f4f4:	bl	4b7c <free@plt>
   1f4f8:	mov	r0, r4
   1f4fc:	bl	51d0 <_Unwind_Resume@plt>
   1f500:	andeq	fp, r4, r4, ror #15
   1f504:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f508:	andeq	r9, r2, r4, asr #10
   1f50c:	strdeq	r9, [r2], -r0
   1f510:	andeq	r9, r2, r4, asr #13
   1f514:	andeq	r9, r2, r8, ror r6
   1f518:	andeq	r9, r2, r4, ror #12
   1f51c:	ldr	ip, [pc, #408]	; 1f6bc <acl_create_entry@plt+0x1a438>
   1f520:	mov	r3, #0
   1f524:	push	{r4, r5, r6, lr}
   1f528:	mov	r4, r1
   1f52c:	ldr	r1, [pc, #396]	; 1f6c0 <acl_create_entry@plt+0x1a43c>
   1f530:	add	ip, pc, ip
   1f534:	mov	r6, r2
   1f538:	cmp	r4, #0
   1f53c:	cmpeq	r2, #0
   1f540:	sub	sp, sp, #32
   1f544:	ldr	r5, [ip, r1]
   1f548:	str	r3, [sp, #16]
   1f54c:	str	r3, [sp, #20]
   1f550:	ldr	r2, [r5]
   1f554:	str	r3, [sp, #24]
   1f558:	str	r2, [sp, #28]
   1f55c:	beq	1f66c <acl_create_entry@plt+0x1a3e8>
   1f560:	add	r1, sp, #16
   1f564:	bl	1f414 <acl_create_entry@plt+0x1a190>
   1f568:	cmp	r0, #0
   1f56c:	blt	1f61c <acl_create_entry@plt+0x1a398>
   1f570:	ldr	r2, [pc, #332]	; 1f6c4 <acl_create_entry@plt+0x1a440>
   1f574:	mov	r1, #0
   1f578:	str	r1, [sp, #8]
   1f57c:	add	r3, sp, #24
   1f580:	add	r2, pc, r2
   1f584:	ldr	r1, [pc, #316]	; 1f6c8 <acl_create_entry@plt+0x1a444>
   1f588:	str	r2, [sp]
   1f58c:	ldr	r2, [pc, #312]	; 1f6cc <acl_create_entry@plt+0x1a448>
   1f590:	add	r1, pc, r1
   1f594:	str	r3, [sp, #4]
   1f598:	add	r3, sp, #20
   1f59c:	ldr	r0, [sp, #16]
   1f5a0:	add	r2, pc, r2
   1f5a4:	bl	30b78 <acl_create_entry@plt+0x2b8f4>
   1f5a8:	cmp	r0, #0
   1f5ac:	blt	1f61c <acl_create_entry@plt+0x1a398>
   1f5b0:	cmp	r4, #0
   1f5b4:	beq	1f5cc <acl_create_entry@plt+0x1a348>
   1f5b8:	ldr	r3, [sp, #20]
   1f5bc:	cmp	r3, #0
   1f5c0:	ldreq	r0, [sp, #24]
   1f5c4:	mvneq	r4, #1
   1f5c8:	beq	1f624 <acl_create_entry@plt+0x1a3a0>
   1f5cc:	cmp	r6, #0
   1f5d0:	beq	1f5f0 <acl_create_entry@plt+0x1a36c>
   1f5d4:	ldr	r0, [sp, #24]
   1f5d8:	cmp	r0, #0
   1f5dc:	beq	1f660 <acl_create_entry@plt+0x1a3dc>
   1f5e0:	mov	r1, r6
   1f5e4:	bl	38ce0 <acl_create_entry@plt+0x33a5c>
   1f5e8:	cmp	r0, #0
   1f5ec:	blt	1f61c <acl_create_entry@plt+0x1a398>
   1f5f0:	cmp	r4, #0
   1f5f4:	beq	1f654 <acl_create_entry@plt+0x1a3d0>
   1f5f8:	ldr	r3, [sp, #20]
   1f5fc:	cmp	r3, #0
   1f600:	beq	1f654 <acl_create_entry@plt+0x1a3d0>
   1f604:	mov	r2, #0
   1f608:	str	r3, [r4]
   1f60c:	str	r2, [sp, #20]
   1f610:	mov	r4, r2
   1f614:	ldr	r0, [sp, #24]
   1f618:	b	1f624 <acl_create_entry@plt+0x1a3a0>
   1f61c:	mov	r4, r0
   1f620:	ldr	r0, [sp, #24]
   1f624:	bl	4b7c <free@plt>
   1f628:	ldr	r0, [sp, #20]
   1f62c:	bl	4b7c <free@plt>
   1f630:	ldr	r0, [sp, #16]
   1f634:	bl	4b7c <free@plt>
   1f638:	ldr	r2, [sp, #28]
   1f63c:	ldr	r3, [r5]
   1f640:	mov	r0, r4
   1f644:	cmp	r2, r3
   1f648:	bne	1f668 <acl_create_entry@plt+0x1a3e4>
   1f64c:	add	sp, sp, #32
   1f650:	pop	{r4, r5, r6, pc}
   1f654:	ldr	r0, [sp, #24]
   1f658:	mov	r4, #0
   1f65c:	b	1f624 <acl_create_entry@plt+0x1a3a0>
   1f660:	mvn	r4, #1
   1f664:	b	1f624 <acl_create_entry@plt+0x1a3a0>
   1f668:	bl	4f6c <__stack_chk_fail@plt>
   1f66c:	ldr	r0, [pc, #92]	; 1f6d0 <acl_create_entry@plt+0x1a44c>
   1f670:	movw	r2, #549	; 0x225
   1f674:	ldr	r1, [pc, #88]	; 1f6d4 <acl_create_entry@plt+0x1a450>
   1f678:	ldr	r3, [pc, #88]	; 1f6d8 <acl_create_entry@plt+0x1a454>
   1f67c:	add	r0, pc, r0
   1f680:	add	r1, pc, r1
   1f684:	add	r3, pc, r3
   1f688:	bl	33620 <acl_create_entry@plt+0x2e39c>
   1f68c:	ldr	r0, [sp, #24]
   1f690:	mvn	r4, #21
   1f694:	b	1f624 <acl_create_entry@plt+0x1a3a0>
   1f698:	mov	r4, r0
   1f69c:	ldr	r0, [sp, #24]
   1f6a0:	bl	4b7c <free@plt>
   1f6a4:	ldr	r0, [sp, #20]
   1f6a8:	bl	4b7c <free@plt>
   1f6ac:	ldr	r0, [sp, #16]
   1f6b0:	bl	4b7c <free@plt>
   1f6b4:	mov	r0, r4
   1f6b8:	bl	51d0 <_Unwind_Resume@plt>
   1f6bc:	ldrdeq	fp, [r4], -r0
   1f6c0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f6c4:	andeq	r9, r2, r4, ror r6
   1f6c8:	andeq	r3, r2, r4, lsl lr
   1f6cc:	andeq	r9, r2, r4, asr #13
   1f6d0:	andeq	r9, r2, ip, asr #12
   1f6d4:	ldrdeq	r9, [r2], -r8
   1f6d8:	andeq	r9, r2, r0, asr r7
   1f6dc:	push	{r3, r4, r5, lr}
   1f6e0:	sub	r3, r1, #9
   1f6e4:	cmp	r3, #14
   1f6e8:	bhi	1f748 <acl_create_entry@plt+0x1a4c4>
   1f6ec:	ldr	r2, [pc, #100]	; 1f758 <acl_create_entry@plt+0x1a4d4>
   1f6f0:	ldrb	r3, [r0, #6]
   1f6f4:	add	r2, pc, r2
   1f6f8:	ldrb	r4, [r2, r3]
   1f6fc:	add	r4, r4, r1
   1f700:	cmp	r4, #40	; 0x28
   1f704:	bhi	1f748 <acl_create_entry@plt+0x1a4c4>
   1f708:	ldr	r5, [pc, #76]	; 1f75c <acl_create_entry@plt+0x1a4d8>
   1f70c:	add	r5, pc, r5
   1f710:	ldr	r1, [r5, r4, lsl #4]
   1f714:	cmp	r1, #0
   1f718:	beq	1f750 <acl_create_entry@plt+0x1a4cc>
   1f71c:	ldrb	r2, [r0]
   1f720:	ldrb	r3, [r1]
   1f724:	cmp	r2, r3
   1f728:	bne	1f748 <acl_create_entry@plt+0x1a4c4>
   1f72c:	add	r0, r0, #1
   1f730:	add	r1, r1, #1
   1f734:	bl	520c <strcmp@plt>
   1f738:	cmp	r0, #0
   1f73c:	bne	1f748 <acl_create_entry@plt+0x1a4c4>
   1f740:	add	r0, r5, r4, lsl #4
   1f744:	pop	{r3, r4, r5, pc}
   1f748:	mov	r0, #0
   1f74c:	pop	{r3, r4, r5, pc}
   1f750:	mov	r0, r1
   1f754:	pop	{r3, r4, r5, pc}
   1f758:	strdeq	r9, [r2], -r4
   1f75c:	ldrdeq	fp, [r4], -r8
   1f760:	ldr	ip, [pc, #192]	; 1f828 <acl_create_entry@plt+0x1a5a4>
   1f764:	push	{r4, r5, r6, r7, lr}
   1f768:	add	ip, pc, ip
   1f76c:	ldr	lr, [pc, #184]	; 1f82c <acl_create_entry@plt+0x1a5a8>
   1f770:	sub	sp, sp, #1040	; 0x410
   1f774:	sub	sp, sp, #12
   1f778:	mov	r7, r1
   1f77c:	mov	r6, r2
   1f780:	ldr	r4, [ip, lr]
   1f784:	ldr	ip, [r4]
   1f788:	str	ip, [sp, #1044]	; 0x414
   1f78c:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
   1f790:	cmp	r0, #0
   1f794:	beq	1f800 <acl_create_entry@plt+0x1a57c>
   1f798:	add	r5, sp, #20
   1f79c:	mov	r2, #0
   1f7a0:	ldr	r1, [pc, #136]	; 1f830 <acl_create_entry@plt+0x1a5ac>
   1f7a4:	mov	r3, r7
   1f7a8:	str	r2, [sp, #8]
   1f7ac:	ldr	r2, [pc, #128]	; 1f834 <acl_create_entry@plt+0x1a5b0>
   1f7b0:	add	r1, pc, r1
   1f7b4:	str	r0, [sp, #4]
   1f7b8:	mov	r0, r5
   1f7bc:	str	r1, [sp]
   1f7c0:	add	r2, pc, r2
   1f7c4:	mov	r1, #1024	; 0x400
   1f7c8:	bl	37580 <acl_create_entry@plt+0x322fc>
   1f7cc:	cmp	r6, #0
   1f7d0:	mov	r0, r5
   1f7d4:	beq	1f81c <acl_create_entry@plt+0x1a598>
   1f7d8:	movw	r1, #493	; 0x1ed
   1f7dc:	bl	345e8 <acl_create_entry@plt+0x2f364>
   1f7e0:	mov	r0, r5
   1f7e4:	movw	r1, #33345	; 0x8241
   1f7e8:	mov	r2, #292	; 0x124
   1f7ec:	movt	r1, #8
   1f7f0:	bl	4df8 <open64@plt>
   1f7f4:	cmp	r0, #0
   1f7f8:	blt	1f800 <acl_create_entry@plt+0x1a57c>
   1f7fc:	bl	4e88 <close@plt>
   1f800:	ldr	r2, [sp, #1044]	; 0x414
   1f804:	ldr	r3, [r4]
   1f808:	cmp	r2, r3
   1f80c:	bne	1f824 <acl_create_entry@plt+0x1a5a0>
   1f810:	add	sp, sp, #1040	; 0x410
   1f814:	add	sp, sp, #12
   1f818:	pop	{r4, r5, r6, r7, pc}
   1f81c:	bl	4d14 <unlink@plt>
   1f820:	b	1f800 <acl_create_entry@plt+0x1a57c>
   1f824:	bl	4f6c <__stack_chk_fail@plt>
   1f828:	muleq	r4, r8, r4
   1f82c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f830:	andeq	r2, r3, r0, lsr #2
   1f834:	andeq	r9, r2, r4, lsl #17
   1f838:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1f83c:	cmp	r1, #0
   1f840:	moveq	r3, #0
   1f844:	andne	r3, r2, #1
   1f848:	cmp	r3, #0
   1f84c:	mov	r7, r2
   1f850:	mov	r9, r1
   1f854:	mov	r6, r0
   1f858:	bne	1f89c <acl_create_entry@plt+0x1a618>
   1f85c:	mov	r0, r6
   1f860:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   1f864:	subs	r4, r0, #0
   1f868:	beq	1f894 <acl_create_entry@plt+0x1a610>
   1f86c:	mov	r0, r4
   1f870:	bl	24994 <acl_create_entry@plt+0x1f710>
   1f874:	mov	r2, r7
   1f878:	mov	r1, r0
   1f87c:	mov	r0, r6
   1f880:	bl	1f760 <acl_create_entry@plt+0x1a4dc>
   1f884:	mov	r0, r4
   1f888:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1f88c:	subs	r4, r0, #0
   1f890:	bne	1f86c <acl_create_entry@plt+0x1a5e8>
   1f894:	mov	r0, #0
   1f898:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f89c:	mov	r0, r1
   1f8a0:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   1f8a4:	subs	r8, r0, #0
   1f8a8:	beq	1f85c <acl_create_entry@plt+0x1a5d8>
   1f8ac:	mov	r0, r8
   1f8b0:	bl	24994 <acl_create_entry@plt+0x1f710>
   1f8b4:	mov	r5, r0
   1f8b8:	mov	r0, r6
   1f8bc:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   1f8c0:	subs	r4, r0, #0
   1f8c4:	bne	1f8d8 <acl_create_entry@plt+0x1a654>
   1f8c8:	b	1f908 <acl_create_entry@plt+0x1a684>
   1f8cc:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1f8d0:	subs	r4, r0, #0
   1f8d4:	beq	1f908 <acl_create_entry@plt+0x1a684>
   1f8d8:	mov	r0, r4
   1f8dc:	bl	24994 <acl_create_entry@plt+0x1f710>
   1f8e0:	mov	r1, r5
   1f8e4:	bl	520c <strcmp@plt>
   1f8e8:	cmp	r0, #0
   1f8ec:	mov	r0, r4
   1f8f0:	bne	1f8cc <acl_create_entry@plt+0x1a648>
   1f8f4:	mov	r0, r8
   1f8f8:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1f8fc:	subs	r8, r0, #0
   1f900:	bne	1f8ac <acl_create_entry@plt+0x1a628>
   1f904:	b	1f85c <acl_create_entry@plt+0x1a5d8>
   1f908:	mov	r1, r5
   1f90c:	mov	r0, r9
   1f910:	mov	r2, #0
   1f914:	bl	1f760 <acl_create_entry@plt+0x1a4dc>
   1f918:	mov	r0, r8
   1f91c:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1f920:	subs	r8, r0, #0
   1f924:	bne	1f8ac <acl_create_entry@plt+0x1a628>
   1f928:	b	1f85c <acl_create_entry@plt+0x1a5d8>
   1f92c:	ldr	r3, [pc, #1144]	; 1fdac <acl_create_entry@plt+0x1ab28>
   1f930:	ldr	r2, [pc, #1144]	; 1fdb0 <acl_create_entry@plt+0x1ab2c>
   1f934:	add	r3, pc, r3
   1f938:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f93c:	sub	sp, sp, #2080	; 0x820
   1f940:	ldr	r9, [r3, r2]
   1f944:	sub	sp, sp, #12
   1f948:	mov	r7, r0
   1f94c:	ldr	r3, [r9]
   1f950:	str	r3, [sp, #2084]	; 0x824
   1f954:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
   1f958:	subs	r4, r0, #0
   1f95c:	beq	1fda0 <acl_create_entry@plt+0x1ab1c>
   1f960:	mov	r0, r7
   1f964:	bl	20a94 <acl_create_entry@plt+0x1b810>
   1f968:	cmp	r0, #0
   1f96c:	beq	1fbd4 <acl_create_entry@plt+0x1a950>
   1f970:	mov	r2, #0
   1f974:	add	r8, sp, #36	; 0x24
   1f978:	str	r2, [sp]
   1f97c:	mov	r3, r4
   1f980:	ldr	r2, [pc, #1068]	; 1fdb4 <acl_create_entry@plt+0x1ab30>
   1f984:	mov	r1, #1024	; 0x400
   1f988:	mov	r0, r8
   1f98c:	mov	sl, #1
   1f990:	add	r2, pc, r2
   1f994:	bl	37580 <acl_create_entry@plt+0x322fc>
   1f998:	add	r6, sp, #1056	; 0x420
   1f99c:	mov	r3, #0
   1f9a0:	add	r6, r6, #8
   1f9a4:	str	r3, [sp]
   1f9a8:	sub	r6, r6, #4
   1f9ac:	ldr	r3, [pc, #1028]	; 1fdb8 <acl_create_entry@plt+0x1ab34>
   1f9b0:	mov	r2, r8
   1f9b4:	mov	r1, #1024	; 0x400
   1f9b8:	add	r3, pc, r3
   1f9bc:	mov	r0, r6
   1f9c0:	bl	37580 <acl_create_entry@plt+0x322fc>
   1f9c4:	movw	r1, #493	; 0x1ed
   1f9c8:	mov	r0, r6
   1f9cc:	bl	345e8 <acl_create_entry@plt+0x2f364>
   1f9d0:	ldr	r1, [pc, #996]	; 1fdbc <acl_create_entry@plt+0x1ab38>
   1f9d4:	mov	r0, r6
   1f9d8:	add	r1, pc, r1
   1f9dc:	bl	4d44 <fopen64@plt>
   1f9e0:	subs	r5, r0, #0
   1f9e4:	beq	1faa8 <acl_create_entry@plt+0x1a824>
   1f9e8:	mov	r0, r7
   1f9ec:	bl	22dbc <acl_create_entry@plt+0x1db38>
   1f9f0:	cmp	r0, #0
   1f9f4:	bne	1fbb8 <acl_create_entry@plt+0x1a934>
   1f9f8:	cmp	sl, #0
   1f9fc:	bne	1fac8 <acl_create_entry@plt+0x1a844>
   1fa00:	mov	r0, r5
   1fa04:	bl	499c <fclose@plt>
   1fa08:	mov	r0, r6
   1fa0c:	mov	r1, r8
   1fa10:	bl	4984 <rename@plt>
   1fa14:	cmp	r0, #0
   1fa18:	blt	1fda0 <acl_create_entry@plt+0x1ab1c>
   1fa1c:	bl	342fc <acl_create_entry@plt+0x2f078>
   1fa20:	cmp	r0, #6
   1fa24:	movle	r4, #0
   1fa28:	ble	1fa88 <acl_create_entry@plt+0x1a804>
   1fa2c:	ldr	r5, [pc, #908]	; 1fdc0 <acl_create_entry@plt+0x1ab3c>
   1fa30:	cmp	sl, #0
   1fa34:	add	r5, pc, r5
   1fa38:	ldreq	r5, [pc, #900]	; 1fdc4 <acl_create_entry@plt+0x1ab40>
   1fa3c:	addeq	r5, pc, r5
   1fa40:	mov	r0, r7
   1fa44:	mov	r4, #0
   1fa48:	bl	20148 <acl_create_entry@plt+0x1aec4>
   1fa4c:	ldr	r2, [pc, #884]	; 1fdc8 <acl_create_entry@plt+0x1ab44>
   1fa50:	ldr	ip, [pc, #884]	; 1fdcc <acl_create_entry@plt+0x1ab48>
   1fa54:	mov	r1, r4
   1fa58:	add	r2, pc, r2
   1fa5c:	str	r2, [sp, #4]
   1fa60:	ldr	r2, [pc, #872]	; 1fdd0 <acl_create_entry@plt+0x1ab4c>
   1fa64:	add	ip, pc, ip
   1fa68:	str	r5, [sp, #8]
   1fa6c:	mov	r3, #173	; 0xad
   1fa70:	str	r8, [sp, #12]
   1fa74:	add	r2, pc, r2
   1fa78:	str	ip, [sp]
   1fa7c:	str	r0, [sp, #16]
   1fa80:	mov	r0, #7
   1fa84:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1fa88:	ldr	r2, [sp, #2084]	; 0x824
   1fa8c:	mov	r0, r4
   1fa90:	ldr	r3, [r9]
   1fa94:	cmp	r2, r3
   1fa98:	bne	1fda8 <acl_create_entry@plt+0x1ab24>
   1fa9c:	add	sp, sp, #2080	; 0x820
   1faa0:	add	sp, sp, #12
   1faa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1faa8:	bl	5248 <__errno_location@plt>
   1faac:	ldr	r4, [r0]
   1fab0:	bl	342fc <acl_create_entry@plt+0x2f078>
   1fab4:	cmp	r0, #6
   1fab8:	bgt	1fc78 <acl_create_entry@plt+0x1a9f4>
   1fabc:	cmp	r4, #0
   1fac0:	rsbgt	r4, r4, #0
   1fac4:	b	1fa88 <acl_create_entry@plt+0x1a804>
   1fac8:	mov	r0, r7
   1facc:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   1fad0:	bic	r1, r1, #4080	; 0xff0
   1fad4:	ubfx	r0, r0, #8, #12
   1fad8:	bic	r1, r1, #15
   1fadc:	orrs	r0, r1, r0
   1fae0:	bne	1fcd8 <acl_create_entry@plt+0x1aa54>
   1fae4:	mov	r0, r7
   1fae8:	bl	202fc <acl_create_entry@plt+0x1b078>
   1faec:	orrs	r3, r0, r1
   1faf0:	bne	1fcb4 <acl_create_entry@plt+0x1aa30>
   1faf4:	mov	r0, r7
   1faf8:	bl	20b1c <acl_create_entry@plt+0x1b898>
   1fafc:	subs	r4, r0, #0
   1fb00:	beq	1fb70 <acl_create_entry@plt+0x1a8ec>
   1fb04:	ldr	r3, [pc, #712]	; 1fdd4 <acl_create_entry@plt+0x1ab50>
   1fb08:	add	r3, pc, r3
   1fb0c:	str	r3, [sp, #28]
   1fb10:	b	1fb24 <acl_create_entry@plt+0x1a8a0>
   1fb14:	mov	r0, r4
   1fb18:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1fb1c:	subs	r4, r0, #0
   1fb20:	beq	1fb70 <acl_create_entry@plt+0x1a8ec>
   1fb24:	mov	r0, r4
   1fb28:	bl	249ac <acl_create_entry@plt+0x1f728>
   1fb2c:	cmp	r0, #0
   1fb30:	beq	1fb14 <acl_create_entry@plt+0x1a890>
   1fb34:	mov	r0, r4
   1fb38:	bl	24994 <acl_create_entry@plt+0x1f710>
   1fb3c:	mov	fp, r0
   1fb40:	mov	r0, r4
   1fb44:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   1fb48:	mov	r3, fp
   1fb4c:	mov	r1, #1
   1fb50:	ldr	r2, [sp, #28]
   1fb54:	str	r0, [sp]
   1fb58:	mov	r0, r5
   1fb5c:	bl	4f90 <__fprintf_chk@plt>
   1fb60:	mov	r0, r4
   1fb64:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1fb68:	subs	r4, r0, #0
   1fb6c:	bne	1fb24 <acl_create_entry@plt+0x1a8a0>
   1fb70:	mov	r0, r7
   1fb74:	ldr	fp, [pc, #604]	; 1fdd8 <acl_create_entry@plt+0x1ab54>
   1fb78:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   1fb7c:	add	fp, pc, fp
   1fb80:	subs	r4, r0, #0
   1fb84:	beq	1fa00 <acl_create_entry@plt+0x1a77c>
   1fb88:	mov	r0, r4
   1fb8c:	bl	24994 <acl_create_entry@plt+0x1f710>
   1fb90:	mov	r1, #1
   1fb94:	mov	r2, fp
   1fb98:	mov	r3, r0
   1fb9c:	mov	r0, r5
   1fba0:	bl	4f90 <__fprintf_chk@plt>
   1fba4:	mov	r0, r4
   1fba8:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1fbac:	subs	r4, r0, #0
   1fbb0:	bne	1fb88 <acl_create_entry@plt+0x1a904>
   1fbb4:	b	1fa00 <acl_create_entry@plt+0x1a77c>
   1fbb8:	mov	r0, r5
   1fbbc:	bl	4810 <fileno@plt>
   1fbc0:	mov	r1, #932	; 0x3a4
   1fbc4:	bl	5200 <fchmod@plt>
   1fbc8:	cmp	sl, #0
   1fbcc:	beq	1fa00 <acl_create_entry@plt+0x1a77c>
   1fbd0:	b	1fac8 <acl_create_entry@plt+0x1a844>
   1fbd4:	mov	r0, r7
   1fbd8:	bl	22d7c <acl_create_entry@plt+0x1daf8>
   1fbdc:	cmp	r0, #0
   1fbe0:	bne	1f970 <acl_create_entry@plt+0x1a6ec>
   1fbe4:	mov	r0, r7
   1fbe8:	bl	20b1c <acl_create_entry@plt+0x1b898>
   1fbec:	subs	r5, r0, #0
   1fbf0:	beq	1fc14 <acl_create_entry@plt+0x1a990>
   1fbf4:	mov	r0, r5
   1fbf8:	bl	249ac <acl_create_entry@plt+0x1f728>
   1fbfc:	cmp	r0, #0
   1fc00:	bne	1f970 <acl_create_entry@plt+0x1a6ec>
   1fc04:	mov	r0, r5
   1fc08:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1fc0c:	subs	r5, r0, #0
   1fc10:	bne	1fbf4 <acl_create_entry@plt+0x1a970>
   1fc14:	mov	r0, r7
   1fc18:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   1fc1c:	subs	r5, r0, #0
   1fc20:	bne	1f970 <acl_create_entry@plt+0x1a6ec>
   1fc24:	mov	r0, r7
   1fc28:	bl	22d9c <acl_create_entry@plt+0x1db18>
   1fc2c:	cmp	r0, #0
   1fc30:	bge	1f970 <acl_create_entry@plt+0x1a6ec>
   1fc34:	add	r8, sp, #36	; 0x24
   1fc38:	ldr	r2, [pc, #412]	; 1fddc <acl_create_entry@plt+0x1ab58>
   1fc3c:	mov	r3, r4
   1fc40:	mov	r1, #1024	; 0x400
   1fc44:	add	r2, pc, r2
   1fc48:	str	r5, [sp]
   1fc4c:	mov	r0, r8
   1fc50:	bl	37580 <acl_create_entry@plt+0x322fc>
   1fc54:	mov	r0, r7
   1fc58:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   1fc5c:	bic	r1, r1, #4080	; 0xff0
   1fc60:	ubfx	r0, r0, #8, #12
   1fc64:	bic	r1, r1, #15
   1fc68:	orrs	r0, r1, r0
   1fc6c:	beq	1fd84 <acl_create_entry@plt+0x1ab00>
   1fc70:	mov	sl, #0
   1fc74:	b	1f998 <acl_create_entry@plt+0x1a714>
   1fc78:	ldr	r2, [pc, #352]	; 1fde0 <acl_create_entry@plt+0x1ab5c>
   1fc7c:	mov	r1, r4
   1fc80:	ldr	ip, [pc, #348]	; 1fde4 <acl_create_entry@plt+0x1ab60>
   1fc84:	mov	r0, #7
   1fc88:	add	r2, pc, r2
   1fc8c:	str	r2, [sp, #4]
   1fc90:	ldr	r2, [pc, #336]	; 1fde8 <acl_create_entry@plt+0x1ab64>
   1fc94:	add	ip, pc, ip
   1fc98:	str	r6, [sp, #8]
   1fc9c:	mov	r3, #132	; 0x84
   1fca0:	str	ip, [sp]
   1fca4:	add	r2, pc, r2
   1fca8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   1fcac:	mov	r4, r0
   1fcb0:	b	1fa88 <acl_create_entry@plt+0x1a804>
   1fcb4:	mov	r0, r7
   1fcb8:	bl	202fc <acl_create_entry@plt+0x1b078>
   1fcbc:	ldr	r2, [pc, #296]	; 1fdec <acl_create_entry@plt+0x1ab68>
   1fcc0:	add	r2, pc, r2
   1fcc4:	strd	r0, [sp]
   1fcc8:	mov	r0, r5
   1fccc:	mov	r1, #1
   1fcd0:	bl	4f90 <__fprintf_chk@plt>
   1fcd4:	b	1faf4 <acl_create_entry@plt+0x1a870>
   1fcd8:	mov	r0, r7
   1fcdc:	ldr	fp, [pc, #268]	; 1fdf0 <acl_create_entry@plt+0x1ab6c>
   1fce0:	bl	20a94 <acl_create_entry@plt+0x1b810>
   1fce4:	add	fp, pc, fp
   1fce8:	subs	r4, r0, #0
   1fcec:	beq	1fd1c <acl_create_entry@plt+0x1aa98>
   1fcf0:	mov	r0, r4
   1fcf4:	bl	24994 <acl_create_entry@plt+0x1f710>
   1fcf8:	mov	r1, #1
   1fcfc:	mov	r2, fp
   1fd00:	add	r3, r0, #5
   1fd04:	mov	r0, r5
   1fd08:	bl	4f90 <__fprintf_chk@plt>
   1fd0c:	mov	r0, r4
   1fd10:	bl	248d4 <acl_create_entry@plt+0x1f650>
   1fd14:	subs	r4, r0, #0
   1fd18:	bne	1fcf0 <acl_create_entry@plt+0x1aa6c>
   1fd1c:	mov	r0, r7
   1fd20:	bl	22d7c <acl_create_entry@plt+0x1daf8>
   1fd24:	cmp	r0, #0
   1fd28:	bne	1fd60 <acl_create_entry@plt+0x1aadc>
   1fd2c:	mov	r0, r7
   1fd30:	bl	22d9c <acl_create_entry@plt+0x1db18>
   1fd34:	cmp	r0, #0
   1fd38:	blt	1fae4 <acl_create_entry@plt+0x1a860>
   1fd3c:	mov	r0, r7
   1fd40:	bl	22d9c <acl_create_entry@plt+0x1db18>
   1fd44:	ldr	r2, [pc, #168]	; 1fdf4 <acl_create_entry@plt+0x1ab70>
   1fd48:	mov	r1, #1
   1fd4c:	add	r2, pc, r2
   1fd50:	mov	r3, r0
   1fd54:	mov	r0, r5
   1fd58:	bl	4f90 <__fprintf_chk@plt>
   1fd5c:	b	1fae4 <acl_create_entry@plt+0x1a860>
   1fd60:	mov	r0, r7
   1fd64:	bl	22d7c <acl_create_entry@plt+0x1daf8>
   1fd68:	ldr	r2, [pc, #136]	; 1fdf8 <acl_create_entry@plt+0x1ab74>
   1fd6c:	mov	r1, #1
   1fd70:	add	r2, pc, r2
   1fd74:	mov	r3, r0
   1fd78:	mov	r0, r5
   1fd7c:	bl	4f90 <__fprintf_chk@plt>
   1fd80:	b	1fd2c <acl_create_entry@plt+0x1aaa8>
   1fd84:	mov	r0, r7
   1fd88:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
   1fd8c:	subs	r4, r0, #0
   1fd90:	bne	1fc70 <acl_create_entry@plt+0x1a9ec>
   1fd94:	mov	r0, r8
   1fd98:	bl	4d14 <unlink@plt>
   1fd9c:	b	1fa88 <acl_create_entry@plt+0x1a804>
   1fda0:	mvn	r4, #0
   1fda4:	b	1fa88 <acl_create_entry@plt+0x1a804>
   1fda8:	bl	4f6c <__stack_chk_fail@plt>
   1fdac:	andeq	fp, r4, ip, asr #5
   1fdb0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1fdb4:	andeq	r9, r2, ip, ror r7
   1fdb8:	andeq	r9, r2, r4, lsr #13
   1fdbc:	andeq	r4, r2, r4, lsr r6
   1fdc0:	andeq	r1, r2, r0, lsl #2
   1fdc4:	andeq	r9, r2, r8, lsl r6
   1fdc8:	muleq	r2, r4, r6
   1fdcc:	andeq	r9, r2, r8, asr #11
   1fdd0:	strdeq	r9, [r2], -r0
   1fdd4:	ldrdeq	r9, [r2], -r0
   1fdd8:	andeq	r9, r2, r8, ror #10
   1fddc:	andeq	r9, r2, r8, asr #9
   1fde0:	andeq	r9, r2, r4, lsl #8
   1fde4:	muleq	r2, r8, r3
   1fde8:	andeq	r9, r2, r0, asr #7
   1fdec:	andeq	r9, r2, r0, lsl r4
   1fdf0:	ldrdeq	r9, [r2], -r4
   1fdf4:	andeq	r9, r2, ip, ror r3
   1fdf8:	andeq	r9, r2, r0, asr r3
   1fdfc:	ldr	r3, [pc, #116]	; 1fe78 <acl_create_entry@plt+0x1abf4>
   1fe00:	ldr	r2, [pc, #116]	; 1fe7c <acl_create_entry@plt+0x1abf8>
   1fe04:	add	r3, pc, r3
   1fe08:	push	{r4, r5, r6, lr}
   1fe0c:	sub	sp, sp, #1040	; 0x410
   1fe10:	ldr	r4, [r3, r2]
   1fe14:	ldr	r3, [r4]
   1fe18:	str	r3, [sp, #1036]	; 0x40c
   1fe1c:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
   1fe20:	subs	r3, r0, #0
   1fe24:	beq	1fe6c <acl_create_entry@plt+0x1abe8>
   1fe28:	add	r6, sp, #12
   1fe2c:	ldr	r2, [pc, #76]	; 1fe80 <acl_create_entry@plt+0x1abfc>
   1fe30:	mov	r5, #0
   1fe34:	mov	r1, #1024	; 0x400
   1fe38:	add	r2, pc, r2
   1fe3c:	str	r5, [sp]
   1fe40:	mov	r0, r6
   1fe44:	bl	37580 <acl_create_entry@plt+0x322fc>
   1fe48:	mov	r0, r6
   1fe4c:	bl	4d14 <unlink@plt>
   1fe50:	mov	r0, r5
   1fe54:	ldr	r2, [sp, #1036]	; 0x40c
   1fe58:	ldr	r3, [r4]
   1fe5c:	cmp	r2, r3
   1fe60:	bne	1fe74 <acl_create_entry@plt+0x1abf0>
   1fe64:	add	sp, sp, #1040	; 0x410
   1fe68:	pop	{r4, r5, r6, pc}
   1fe6c:	mvn	r0, #0
   1fe70:	b	1fe54 <acl_create_entry@plt+0x1abd0>
   1fe74:	bl	4f6c <__stack_chk_fail@plt>
   1fe78:	strdeq	sl, [r4], -ip
   1fe7c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1fe80:	ldrdeq	r9, [r2], -r4
   1fe84:	push	{r4, r5, r6, lr}
   1fe88:	mov	r5, r0
   1fe8c:	mov	r0, r1
   1fe90:	mov	r4, r1
   1fe94:	bl	4ce4 <strlen@plt>
   1fe98:	mov	r1, r4
   1fe9c:	mov	r6, r0
   1fea0:	mov	r0, r5
   1fea4:	mov	r2, r6
   1fea8:	bl	5164 <strncmp@plt>
   1feac:	cmp	r0, #0
   1feb0:	addeq	r0, r5, r6
   1feb4:	movne	r0, #0
   1feb8:	pop	{r4, r5, r6, pc}
   1febc:	push	{r4, lr}
   1fec0:	mov	r1, #58	; 0x3a
   1fec4:	mov	r4, r0
   1fec8:	bl	49e4 <strchr@plt>
   1fecc:	cmp	r0, #0
   1fed0:	beq	1fedc <acl_create_entry@plt+0x1ac58>
   1fed4:	mov	r0, #0
   1fed8:	pop	{r4, pc}
   1fedc:	mov	r0, r4
   1fee0:	mov	r1, #32
   1fee4:	bl	49e4 <strchr@plt>
   1fee8:	rsbs	r0, r0, #1
   1feec:	movcc	r0, #0
   1fef0:	pop	{r4, pc}
   1fef4:	push	{r4, r5, r6, lr}
   1fef8:	subs	r5, r0, #0
   1fefc:	beq	1ff84 <acl_create_entry@plt+0x1ad00>
   1ff00:	mov	r0, #1
   1ff04:	mov	r1, #280	; 0x118
   1ff08:	bl	4a38 <calloc@plt>
   1ff0c:	subs	r4, r0, #0
   1ff10:	beq	1ff94 <acl_create_entry@plt+0x1ad10>
   1ff14:	mov	r6, #1
   1ff18:	mov	r1, r4
   1ff1c:	mov	r0, r5
   1ff20:	str	r6, [r4, #236]	; 0xec
   1ff24:	mov	r2, r6
   1ff28:	str	r5, [r1], #76	; 0x4c
   1ff2c:	bl	245f8 <acl_create_entry@plt+0x1f374>
   1ff30:	mov	r0, r5
   1ff34:	mov	r2, r6
   1ff38:	add	r1, r4, #104	; 0x68
   1ff3c:	bl	245f8 <acl_create_entry@plt+0x1f374>
   1ff40:	mov	r0, r5
   1ff44:	mov	r2, r6
   1ff48:	add	r1, r4, #132	; 0x84
   1ff4c:	bl	245f8 <acl_create_entry@plt+0x1f374>
   1ff50:	mov	r0, r5
   1ff54:	add	r1, r4, #160	; 0xa0
   1ff58:	mov	r2, #0
   1ff5c:	bl	245f8 <acl_create_entry@plt+0x1f374>
   1ff60:	mov	r0, r5
   1ff64:	mov	r2, r6
   1ff68:	add	r1, r4, #188	; 0xbc
   1ff6c:	mov	r5, r4
   1ff70:	bl	245f8 <acl_create_entry@plt+0x1f374>
   1ff74:	mvn	r3, #0
   1ff78:	str	r3, [r4, #252]	; 0xfc
   1ff7c:	mov	r0, r5
   1ff80:	pop	{r4, r5, r6, pc}
   1ff84:	bl	5248 <__errno_location@plt>
   1ff88:	mov	r3, #22
   1ff8c:	str	r3, [r0]
   1ff90:	b	1ff7c <acl_create_entry@plt+0x1acf8>
   1ff94:	bl	5248 <__errno_location@plt>
   1ff98:	mov	r5, r4
   1ff9c:	mov	r3, #12
   1ffa0:	str	r3, [r0]
   1ffa4:	b	1ff7c <acl_create_entry@plt+0x1acf8>
   1ffa8:	ldr	r3, [pc, #152]	; 20048 <acl_create_entry@plt+0x1adc4>
   1ffac:	ldr	r2, [pc, #152]	; 2004c <acl_create_entry@plt+0x1adc8>
   1ffb0:	add	r3, pc, r3
   1ffb4:	push	{r4, r5, r6, lr}
   1ffb8:	subs	r4, r0, #0
   1ffbc:	ldr	r5, [r3, r2]
   1ffc0:	sub	sp, sp, #528	; 0x210
   1ffc4:	ldr	r3, [r5]
   1ffc8:	str	r3, [sp, #524]	; 0x20c
   1ffcc:	beq	2003c <acl_create_entry@plt+0x1adb8>
   1ffd0:	ldrb	r3, [r4, #270]	; 0x10e
   1ffd4:	cmp	r3, #0
   1ffd8:	beq	1fff8 <acl_create_entry@plt+0x1ad74>
   1ffdc:	ldr	r0, [r4, #48]	; 0x30
   1ffe0:	ldr	r2, [sp, #524]	; 0x20c
   1ffe4:	ldr	r3, [r5]
   1ffe8:	cmp	r2, r3
   1ffec:	bne	20044 <acl_create_entry@plt+0x1adc0>
   1fff0:	add	sp, sp, #528	; 0x210
   1fff4:	pop	{r4, r5, r6, pc}
   1fff8:	ldr	r0, [r4]
   1fffc:	mov	r1, #1
   20000:	ldr	r2, [r4, #8]
   20004:	add	r6, sp, #12
   20008:	strb	r1, [r4, #270]	; 0x10e
   2000c:	mov	r1, #512	; 0x200
   20010:	str	r1, [sp]
   20014:	mov	r3, r6
   20018:	ldr	r1, [pc, #48]	; 20050 <acl_create_entry@plt+0x1adcc>
   2001c:	add	r1, pc, r1
   20020:	bl	25e70 <acl_create_entry@plt+0x20bec>
   20024:	cmp	r0, #0
   20028:	ble	1ffdc <acl_create_entry@plt+0x1ad58>
   2002c:	mov	r0, r6
   20030:	bl	51c4 <__strdup@plt>
   20034:	str	r0, [r4, #48]	; 0x30
   20038:	b	1ffe0 <acl_create_entry@plt+0x1ad5c>
   2003c:	mov	r0, r4
   20040:	b	1ffe0 <acl_create_entry@plt+0x1ad5c>
   20044:	bl	4f6c <__stack_chk_fail@plt>
   20048:	andeq	sl, r4, r0, asr ip
   2004c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   20050:	andeq	r0, r2, r4, ror #21
   20054:	mov	r3, #1
   20058:	strb	r3, [r0, #271]	; 0x10f
   2005c:	bx	lr
   20060:	cmp	r0, #0
   20064:	ldrne	r0, [r0]
   20068:	bx	lr
   2006c:	cmp	r0, #0
   20070:	ldrne	r3, [r0, #236]	; 0xec
   20074:	addne	r3, r3, #1
   20078:	strne	r3, [r0, #236]	; 0xec
   2007c:	bx	lr
   20080:	push	{r4, lr}
   20084:	subs	r4, r0, #0
   20088:	beq	200a0 <acl_create_entry@plt+0x1ae1c>
   2008c:	ldr	r3, [r4, #236]	; 0xec
   20090:	sub	r3, r3, #1
   20094:	str	r3, [r4, #236]	; 0xec
   20098:	cmp	r3, #0
   2009c:	ble	200a8 <acl_create_entry@plt+0x1ae24>
   200a0:	mov	r0, #0
   200a4:	pop	{r4, pc}
   200a8:	ldr	r0, [r4, #4]
   200ac:	cmp	r0, #0
   200b0:	beq	200b8 <acl_create_entry@plt+0x1ae34>
   200b4:	bl	20080 <acl_create_entry@plt+0x1adfc>
   200b8:	ldr	r0, [r4, #8]
   200bc:	bl	4b7c <free@plt>
   200c0:	ldr	r0, [r4, #16]
   200c4:	bl	4b7c <free@plt>
   200c8:	ldr	r0, [r4, #24]
   200cc:	bl	4b7c <free@plt>
   200d0:	ldr	r0, [r4, #40]	; 0x28
   200d4:	bl	4b7c <free@plt>
   200d8:	ldr	r0, [r4, #44]	; 0x2c
   200dc:	bl	4b7c <free@plt>
   200e0:	add	r0, r4, #76	; 0x4c
   200e4:	bl	248f4 <acl_create_entry@plt+0x1f670>
   200e8:	add	r0, r4, #104	; 0x68
   200ec:	bl	248f4 <acl_create_entry@plt+0x1f670>
   200f0:	add	r0, r4, #132	; 0x84
   200f4:	bl	248f4 <acl_create_entry@plt+0x1f670>
   200f8:	add	r0, r4, #160	; 0xa0
   200fc:	bl	248f4 <acl_create_entry@plt+0x1f670>
   20100:	add	r0, r4, #188	; 0xbc
   20104:	bl	248f4 <acl_create_entry@plt+0x1f670>
   20108:	ldr	r0, [r4, #52]	; 0x34
   2010c:	bl	4b7c <free@plt>
   20110:	ldr	r0, [r4, #48]	; 0x30
   20114:	bl	4b7c <free@plt>
   20118:	ldr	r0, [r4, #56]	; 0x38
   2011c:	bl	4b7c <free@plt>
   20120:	ldr	r0, [r4, #60]	; 0x3c
   20124:	bl	4b7c <free@plt>
   20128:	ldr	r0, [r4, #64]	; 0x40
   2012c:	bl	4b7c <free@plt>
   20130:	ldr	r0, [r4, #68]	; 0x44
   20134:	bl	4b7c <free@plt>
   20138:	mov	r0, r4
   2013c:	bl	4b7c <free@plt>
   20140:	mov	r0, #0
   20144:	pop	{r4, pc}
   20148:	cmp	r0, #0
   2014c:	ldrne	r0, [r0, #12]
   20150:	bx	lr
   20154:	cmp	r0, #0
   20158:	ldrne	r0, [r0, #8]
   2015c:	bx	lr
   20160:	ldr	r3, [pc, #336]	; 202b8 <acl_create_entry@plt+0x1b034>
   20164:	ldr	r2, [pc, #336]	; 202bc <acl_create_entry@plt+0x1b038>
   20168:	add	r3, pc, r3
   2016c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20170:	sub	sp, sp, #1152	; 0x480
   20174:	ldr	r2, [r3, r2]
   20178:	sub	sp, sp, #4
   2017c:	subs	r5, r0, #0
   20180:	ldr	r3, [r2]
   20184:	str	r2, [sp, #12]
   20188:	str	r3, [sp, #1148]	; 0x47c
   2018c:	beq	202ac <acl_create_entry@plt+0x1b028>
   20190:	ldrb	fp, [r5, #275]	; 0x113
   20194:	cmp	fp, #0
   20198:	movne	r0, #0
   2019c:	beq	201c0 <acl_create_entry@plt+0x1af3c>
   201a0:	ldr	r1, [sp, #12]
   201a4:	ldr	r2, [sp, #1148]	; 0x47c
   201a8:	ldr	r3, [r1]
   201ac:	cmp	r2, r3
   201b0:	bne	202b4 <acl_create_entry@plt+0x1b030>
   201b4:	add	sp, sp, #1152	; 0x480
   201b8:	add	sp, sp, #4
   201bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   201c0:	bl	20154 <acl_create_entry@plt+0x1aed0>
   201c4:	bl	48ac <opendir@plt>
   201c8:	subs	r4, r0, #0
   201cc:	beq	20294 <acl_create_entry@plt+0x1b010>
   201d0:	bl	50f8 <readdir64@plt>
   201d4:	subs	r7, r0, #0
   201d8:	beq	202a4 <acl_create_entry@plt+0x1b020>
   201dc:	ldr	sl, [pc, #220]	; 202c0 <acl_create_entry@plt+0x1b03c>
   201e0:	add	r6, sp, #124	; 0x7c
   201e4:	add	r9, sp, #16
   201e8:	mov	r8, fp
   201ec:	add	sl, pc, sl
   201f0:	b	20204 <acl_create_entry@plt+0x1af80>
   201f4:	mov	r0, r4
   201f8:	bl	50f8 <readdir64@plt>
   201fc:	subs	r7, r0, #0
   20200:	beq	2027c <acl_create_entry@plt+0x1aff8>
   20204:	ldrb	r3, [r7, #18]
   20208:	and	r3, r3, #253	; 0xfd
   2020c:	cmp	r3, #8
   20210:	bne	201f4 <acl_create_entry@plt+0x1af70>
   20214:	mov	r0, r5
   20218:	add	r7, r7, #19
   2021c:	bl	20154 <acl_create_entry@plt+0x1aed0>
   20220:	mov	r1, #1024	; 0x400
   20224:	mov	r3, sl
   20228:	stm	sp, {r7, r8}
   2022c:	mov	r2, r0
   20230:	mov	r0, r6
   20234:	bl	37580 <acl_create_entry@plt+0x322fc>
   20238:	mov	r2, r9
   2023c:	mov	r0, #3
   20240:	mov	r1, r6
   20244:	bl	50ec <__lxstat64@plt>
   20248:	subs	r2, r0, #0
   2024c:	bne	201f4 <acl_create_entry@plt+0x1af70>
   20250:	ldr	r3, [sp, #32]
   20254:	tst	r3, #256	; 0x100
   20258:	beq	201f4 <acl_create_entry@plt+0x1af70>
   2025c:	mov	r1, r7
   20260:	add	r0, r5, #160	; 0xa0
   20264:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   20268:	mov	r0, r4
   2026c:	bl	50f8 <readdir64@plt>
   20270:	add	fp, fp, #1
   20274:	subs	r7, r0, #0
   20278:	bne	20204 <acl_create_entry@plt+0x1af80>
   2027c:	mov	r0, r4
   20280:	bl	4eac <closedir@plt>
   20284:	mov	r3, #1
   20288:	mov	r0, fp
   2028c:	strb	r3, [r5, #275]	; 0x113
   20290:	b	201a0 <acl_create_entry@plt+0x1af1c>
   20294:	bl	5248 <__errno_location@plt>
   20298:	ldr	r0, [r0]
   2029c:	rsb	r0, r0, #0
   202a0:	b	201a0 <acl_create_entry@plt+0x1af1c>
   202a4:	mov	fp, r7
   202a8:	b	2027c <acl_create_entry@plt+0x1aff8>
   202ac:	mvn	r0, #21
   202b0:	b	201a0 <acl_create_entry@plt+0x1af1c>
   202b4:	bl	4f6c <__stack_chk_fail@plt>
   202b8:	muleq	r4, r8, sl
   202bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   202c0:	andeq	r1, r3, r4, ror #13
   202c4:	cmp	r0, #0
   202c8:	ldrne	r0, [r0, #16]
   202cc:	bx	lr
   202d0:	cmp	r0, #0
   202d4:	ldrne	r0, [r0, #20]
   202d8:	bx	lr
   202dc:	mov	r3, r0
   202e0:	mov	r2, #0
   202e4:	add	r0, r0, #76	; 0x4c
   202e8:	strb	r2, [r3, #267]	; 0x10b
   202ec:	b	248f4 <acl_create_entry@plt+0x1f670>
   202f0:	cmp	r0, #0
   202f4:	ldrne	r0, [r0, #52]	; 0x34
   202f8:	bx	lr
   202fc:	ldrd	r0, [r0, #224]	; 0xe0
   20300:	bx	lr
   20304:	ldr	r3, [pc, #508]	; 20508 <acl_create_entry@plt+0x1b284>
   20308:	ldr	r2, [pc, #508]	; 2050c <acl_create_entry@plt+0x1b288>
   2030c:	add	r3, pc, r3
   20310:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20314:	sub	sp, sp, #5184	; 0x1440
   20318:	ldr	r5, [r3, r2]
   2031c:	sub	sp, sp, #56	; 0x38
   20320:	add	r2, sp, #8192	; 0x2000
   20324:	subs	r6, r0, #0
   20328:	mov	r4, r1
   2032c:	ldr	r3, [r5]
   20330:	str	r3, [r2, #-2956]	; 0xfffff474
   20334:	beq	203e4 <acl_create_entry@plt+0x1b160>
   20338:	cmp	r1, #0
   2033c:	beq	203e4 <acl_create_entry@plt+0x1b160>
   20340:	add	r7, r6, #132	; 0x84
   20344:	mov	r0, r7
   20348:	bl	248b4 <acl_create_entry@plt+0x1f630>
   2034c:	mov	r1, r4
   20350:	bl	24954 <acl_create_entry@plt+0x1f6d0>
   20354:	subs	r8, r0, #0
   20358:	beq	20380 <acl_create_entry@plt+0x1b0fc>
   2035c:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   20360:	add	r3, sp, #8192	; 0x2000
   20364:	ldr	r1, [r3, #-2956]	; 0xfffff474
   20368:	ldr	r3, [r5]
   2036c:	cmp	r1, r3
   20370:	bne	20504 <acl_create_entry@plt+0x1b280>
   20374:	add	sp, sp, #5184	; 0x1440
   20378:	add	sp, sp, #56	; 0x38
   2037c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20380:	mov	r0, r6
   20384:	add	r9, sp, #116	; 0x74
   20388:	bl	20154 <acl_create_entry@plt+0x1aed0>
   2038c:	ldr	r3, [pc, #380]	; 20510 <acl_create_entry@plt+0x1b28c>
   20390:	add	sl, sp, #8
   20394:	mov	r1, #1024	; 0x400
   20398:	add	r3, pc, r3
   2039c:	stm	sp, {r4, r8}
   203a0:	mov	r2, r0
   203a4:	mov	r0, r9
   203a8:	bl	37580 <acl_create_entry@plt+0x322fc>
   203ac:	mov	r1, r9
   203b0:	mov	r0, #3
   203b4:	mov	r2, sl
   203b8:	bl	50ec <__lxstat64@plt>
   203bc:	cmp	r0, #0
   203c0:	bne	203ec <acl_create_entry@plt+0x1b168>
   203c4:	ldr	r2, [sl, #16]
   203c8:	and	r3, r2, #61440	; 0xf000
   203cc:	cmp	r3, #40960	; 0xa000
   203d0:	beq	20404 <acl_create_entry@plt+0x1b180>
   203d4:	cmp	r3, #16384	; 0x4000
   203d8:	beq	203e4 <acl_create_entry@plt+0x1b160>
   203dc:	tst	r2, #256	; 0x100
   203e0:	bne	20494 <acl_create_entry@plt+0x1b210>
   203e4:	mov	r0, #0
   203e8:	b	20360 <acl_create_entry@plt+0x1b0dc>
   203ec:	mov	r0, r7
   203f0:	mov	r1, r4
   203f4:	mov	r2, r8
   203f8:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   203fc:	mov	r0, r8
   20400:	b	20360 <acl_create_entry@plt+0x1b0dc>
   20404:	ldr	r1, [pc, #264]	; 20514 <acl_create_entry@plt+0x1b290>
   20408:	mov	r0, r4
   2040c:	add	r1, pc, r1
   20410:	bl	520c <strcmp@plt>
   20414:	cmp	r0, #0
   20418:	beq	2044c <acl_create_entry@plt+0x1b1c8>
   2041c:	ldr	r1, [pc, #244]	; 20518 <acl_create_entry@plt+0x1b294>
   20420:	mov	r0, r4
   20424:	add	r1, pc, r1
   20428:	bl	520c <strcmp@plt>
   2042c:	cmp	r0, #0
   20430:	beq	2044c <acl_create_entry@plt+0x1b1c8>
   20434:	ldr	r1, [pc, #224]	; 2051c <acl_create_entry@plt+0x1b298>
   20438:	mov	r0, r4
   2043c:	add	r1, pc, r1
   20440:	bl	520c <strcmp@plt>
   20444:	cmp	r0, #0
   20448:	bne	203e4 <acl_create_entry@plt+0x1b160>
   2044c:	ldr	r0, [r6]
   20450:	mov	ip, #4096	; 0x1000
   20454:	ldr	r2, [r6, #8]
   20458:	add	r6, sp, #1136	; 0x470
   2045c:	add	r6, r6, #8
   20460:	mov	r1, r4
   20464:	sub	r6, r6, #4
   20468:	str	ip, [sp]
   2046c:	mov	r3, r6
   20470:	bl	25e70 <acl_create_entry@plt+0x20bec>
   20474:	cmp	r0, #0
   20478:	blt	203e4 <acl_create_entry@plt+0x1b160>
   2047c:	mov	r1, r4
   20480:	mov	r2, r6
   20484:	mov	r0, r7
   20488:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   2048c:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   20490:	b	20360 <acl_create_entry@plt+0x1b0dc>
   20494:	mov	r0, r9
   20498:	mov	r1, #524288	; 0x80000
   2049c:	bl	4df8 <open64@plt>
   204a0:	subs	r8, r0, #0
   204a4:	blt	203e4 <acl_create_entry@plt+0x1b160>
   204a8:	add	sl, sp, #1136	; 0x470
   204ac:	mov	r2, #4096	; 0x1000
   204b0:	add	sl, sl, #8
   204b4:	sub	r9, sl, #4
   204b8:	mov	r1, r9
   204bc:	bl	4b94 <read@plt>
   204c0:	mov	r6, r0
   204c4:	mov	r0, r8
   204c8:	bl	4e88 <close@plt>
   204cc:	cmp	r6, #0
   204d0:	blt	203e4 <acl_create_entry@plt+0x1b160>
   204d4:	cmp	r6, #4096	; 0x1000
   204d8:	beq	203e4 <acl_create_entry@plt+0x1b160>
   204dc:	mov	r0, r9
   204e0:	mov	r1, #10
   204e4:	mov	r3, #0
   204e8:	strb	r3, [r9, r6]
   204ec:	bl	261c0 <acl_create_entry@plt+0x20f3c>
   204f0:	mov	r0, r7
   204f4:	mov	r1, r4
   204f8:	mov	r2, r9
   204fc:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   20500:	b	2035c <acl_create_entry@plt+0x1b0d8>
   20504:	bl	4f6c <__stack_chk_fail@plt>
   20508:	strdeq	sl, [r4], -r4
   2050c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   20510:	andeq	r1, r3, r8, lsr r5
   20514:	strdeq	r0, [r2], -r4
   20518:	andeq	r0, r2, r4, ror #13
   2051c:	andeq	r1, r3, r0, lsr #4
   20520:	ldr	r3, [pc, #376]	; 206a0 <acl_create_entry@plt+0x1b41c>
   20524:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20528:	subs	r9, r0, #0
   2052c:	ldr	r0, [pc, #368]	; 206a4 <acl_create_entry@plt+0x1b420>
   20530:	add	r3, pc, r3
   20534:	sub	sp, sp, #1136	; 0x470
   20538:	mov	r4, r1
   2053c:	sub	sp, sp, #12
   20540:	mov	r5, r2
   20544:	ldr	r7, [r3, r0]
   20548:	ldr	r3, [r7]
   2054c:	str	r3, [sp, #1140]	; 0x474
   20550:	beq	20600 <acl_create_entry@plt+0x1b37c>
   20554:	cmp	r1, #0
   20558:	beq	20600 <acl_create_entry@plt+0x1b37c>
   2055c:	cmp	r2, #0
   20560:	moveq	fp, r2
   20564:	beq	20574 <acl_create_entry@plt+0x1b2f0>
   20568:	mov	r0, r2
   2056c:	bl	4ce4 <strlen@plt>
   20570:	mov	fp, r0
   20574:	mov	r0, r9
   20578:	add	r6, sp, #116	; 0x74
   2057c:	bl	20154 <acl_create_entry@plt+0x1aed0>
   20580:	ldr	r3, [pc, #288]	; 206a8 <acl_create_entry@plt+0x1b424>
   20584:	mov	r1, #1024	; 0x400
   20588:	mov	sl, #0
   2058c:	add	r3, pc, r3
   20590:	stm	sp, {r4, sl}
   20594:	mov	r2, r0
   20598:	mov	r0, r6
   2059c:	bl	37580 <acl_create_entry@plt+0x322fc>
   205a0:	mov	r1, r6
   205a4:	mov	r0, #3
   205a8:	add	r2, sp, #8
   205ac:	bl	50ec <__lxstat64@plt>
   205b0:	subs	r8, r0, #0
   205b4:	bne	20608 <acl_create_entry@plt+0x1b384>
   205b8:	ldr	r2, [sp, #24]
   205bc:	and	r3, r2, #61440	; 0xf000
   205c0:	cmp	r3, #40960	; 0xa000
   205c4:	beq	20600 <acl_create_entry@plt+0x1b37c>
   205c8:	cmp	r3, #16384	; 0x4000
   205cc:	mvneq	r8, #20
   205d0:	beq	205e0 <acl_create_entry@plt+0x1b35c>
   205d4:	tst	r2, #256	; 0x100
   205d8:	mvneq	r8, #12
   205dc:	bne	20620 <acl_create_entry@plt+0x1b39c>
   205e0:	ldr	r2, [sp, #1140]	; 0x474
   205e4:	mov	r0, r8
   205e8:	ldr	r3, [r7]
   205ec:	cmp	r2, r3
   205f0:	bne	2069c <acl_create_entry@plt+0x1b418>
   205f4:	add	sp, sp, #1136	; 0x470
   205f8:	add	sp, sp, #12
   205fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20600:	mvn	r8, #21
   20604:	b	205e0 <acl_create_entry@plt+0x1b35c>
   20608:	add	r0, r9, #132	; 0x84
   2060c:	mov	r1, r4
   20610:	mov	r2, sl
   20614:	mvn	r8, #5
   20618:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   2061c:	b	205e0 <acl_create_entry@plt+0x1b35c>
   20620:	cmp	fp, #4096	; 0x1000
   20624:	bgt	20600 <acl_create_entry@plt+0x1b37c>
   20628:	mov	r0, r5
   2062c:	mov	r1, #10
   20630:	bl	261c0 <acl_create_entry@plt+0x20f3c>
   20634:	mov	r0, r6
   20638:	mov	r1, #1
   2063c:	movt	r1, #8
   20640:	bl	4df8 <open64@plt>
   20644:	subs	r6, r0, #0
   20648:	blt	2068c <acl_create_entry@plt+0x1b408>
   2064c:	mov	r1, r5
   20650:	mov	r2, fp
   20654:	bl	4ba0 <write@plt>
   20658:	mov	sl, r0
   2065c:	mov	r0, r6
   20660:	bl	4e88 <close@plt>
   20664:	cmp	sl, #0
   20668:	blt	2068c <acl_create_entry@plt+0x1b408>
   2066c:	cmp	fp, sl
   20670:	mvngt	r8, #4
   20674:	bgt	205e0 <acl_create_entry@plt+0x1b35c>
   20678:	add	r0, r9, #132	; 0x84
   2067c:	mov	r1, r4
   20680:	mov	r2, r5
   20684:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   20688:	b	205e0 <acl_create_entry@plt+0x1b35c>
   2068c:	bl	5248 <__errno_location@plt>
   20690:	ldr	r8, [r0]
   20694:	rsb	r8, r8, #0
   20698:	b	205e0 <acl_create_entry@plt+0x1b35c>
   2069c:	bl	4f6c <__stack_chk_fail@plt>
   206a0:	ldrdeq	sl, [r4], -r0
   206a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   206a8:	andeq	r1, r3, r4, asr #6
   206ac:	push	{r3, r4, r5, lr}
   206b0:	mov	r4, r0
   206b4:	ldrb	r5, [r0, #275]	; 0x113
   206b8:	cmp	r5, #0
   206bc:	bne	206cc <acl_create_entry@plt+0x1b448>
   206c0:	bl	20160 <acl_create_entry@plt+0x1aedc>
   206c4:	cmp	r0, #0
   206c8:	blt	206d8 <acl_create_entry@plt+0x1b454>
   206cc:	add	r0, r4, #160	; 0xa0
   206d0:	pop	{r3, r4, r5, lr}
   206d4:	b	248b4 <acl_create_entry@plt+0x1f630>
   206d8:	mov	r0, r5
   206dc:	pop	{r3, r4, r5, pc}
   206e0:	push	{r3, lr}
   206e4:	mov	r3, r0
   206e8:	mov	r2, #0
   206ec:	add	r0, r0, #76	; 0x4c
   206f0:	strb	r2, [r3, #267]	; 0x10b
   206f4:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   206f8:	cmp	r0, #0
   206fc:	mvneq	r0, #11
   20700:	movne	r0, #0
   20704:	pop	{r3, pc}
   20708:	mov	r3, #1
   2070c:	strb	r3, [r0, #274]	; 0x112
   20710:	bx	lr
   20714:	push	{r3, r4, r5, lr}
   20718:	mov	r5, r0
   2071c:	mov	r0, r1
   20720:	mov	r4, r1
   20724:	bl	1febc <acl_create_entry@plt+0x1ac38>
   20728:	cmp	r0, #0
   2072c:	beq	20754 <acl_create_entry@plt+0x1b4d0>
   20730:	mov	r2, #0
   20734:	mov	r1, r4
   20738:	strb	r2, [r5, #269]	; 0x10d
   2073c:	add	r0, r5, #188	; 0xbc
   20740:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   20744:	cmp	r0, #0
   20748:	mvneq	r0, #11
   2074c:	movne	r0, #0
   20750:	pop	{r3, r4, r5, pc}
   20754:	mvn	r0, #21
   20758:	pop	{r3, r4, r5, pc}
   2075c:	push	{r3, r4, r5, lr}
   20760:	mov	r5, r0
   20764:	mov	r0, r1
   20768:	mov	r4, r1
   2076c:	bl	1febc <acl_create_entry@plt+0x1ac38>
   20770:	cmp	r0, #0
   20774:	popeq	{r3, r4, r5, pc}
   20778:	add	r0, r5, #188	; 0xbc
   2077c:	bl	248b4 <acl_create_entry@plt+0x1f630>
   20780:	mov	r1, r4
   20784:	bl	24954 <acl_create_entry@plt+0x1f6d0>
   20788:	cmp	r0, #0
   2078c:	popeq	{r3, r4, r5, pc}
   20790:	mov	r3, #0
   20794:	strb	r3, [r5, #269]	; 0x10d
   20798:	pop	{r3, r4, r5, lr}
   2079c:	b	24830 <acl_create_entry@plt+0x1f5ac>
   207a0:	mov	r3, r0
   207a4:	mov	r2, #0
   207a8:	add	r0, r0, #188	; 0xbc
   207ac:	strb	r2, [r3, #269]	; 0x10d
   207b0:	b	248f4 <acl_create_entry@plt+0x1f670>
   207b4:	str	r1, [r0, #232]	; 0xe8
   207b8:	mov	r0, #0
   207bc:	bx	lr
   207c0:	str	r1, [r0, #252]	; 0xfc
   207c4:	mov	r0, #0
   207c8:	bx	lr
   207cc:	ldr	r3, [pc, #672]	; 20a74 <acl_create_entry@plt+0x1b7f0>
   207d0:	ldr	r2, [pc, #672]	; 20a78 <acl_create_entry@plt+0x1b7f4>
   207d4:	add	r3, pc, r3
   207d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   207dc:	sub	sp, sp, #17408	; 0x4400
   207e0:	ldr	r2, [r3, r2]
   207e4:	sub	sp, sp, #36	; 0x24
   207e8:	subs	r4, r1, #0
   207ec:	add	r1, sp, #16384	; 0x4000
   207f0:	mov	r8, r0
   207f4:	ldr	r3, [r2]
   207f8:	str	r2, [sp, #20]
   207fc:	str	r3, [r1, #1052]	; 0x41c
   20800:	beq	209d0 <acl_create_entry@plt+0x1b74c>
   20804:	ldr	r1, [pc, #624]	; 20a7c <acl_create_entry@plt+0x1b7f8>
   20808:	mov	r0, r4
   2080c:	add	r1, pc, r1
   20810:	bl	4d44 <fopen64@plt>
   20814:	subs	r6, r0, #0
   20818:	beq	20a14 <acl_create_entry@plt+0x1b790>
   2081c:	ldr	fp, [pc, #604]	; 20a80 <acl_create_entry@plt+0x1b7fc>
   20820:	add	r4, sp, #1040	; 0x410
   20824:	movw	r7, #49148	; 0xbffc
   20828:	add	sl, sp, #28
   2082c:	add	r9, sp, #1056	; 0x420
   20830:	movt	r7, #65535	; 0xffff
   20834:	add	r4, r4, #12
   20838:	add	fp, pc, fp
   2083c:	mov	r5, #0
   20840:	mov	r3, #1
   20844:	strb	r3, [r8, #274]	; 0x112
   20848:	mov	r0, r4
   2084c:	mov	r1, #16384	; 0x4000
   20850:	mov	r2, r6
   20854:	bl	49a8 <fgets@plt>
   20858:	cmp	r0, #0
   2085c:	beq	209a0 <acl_create_entry@plt+0x1b71c>
   20860:	mov	r0, r4
   20864:	bl	4ce4 <strlen@plt>
   20868:	cmp	r0, #3
   2086c:	ble	209a0 <acl_create_entry@plt+0x1b71c>
   20870:	add	r2, sp, #17408	; 0x4400
   20874:	add	r2, r2, #32
   20878:	add	r0, r2, r0
   2087c:	sub	r0, r0, #16384	; 0x4000
   20880:	sub	r0, r0, #4
   20884:	strb	r5, [r0, #-1]
   20888:	ldrb	r1, [r2, r7]
   2088c:	uxtb	r3, r1
   20890:	sub	r3, r3, #69	; 0x45
   20894:	cmp	r3, #18
   20898:	addls	pc, pc, r3, lsl #2
   2089c:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208a0:	b	20988 <acl_create_entry@plt+0x1b704>
   208a4:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208a8:	b	20978 <acl_create_entry@plt+0x1b6f4>
   208ac:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208b0:	b	20954 <acl_create_entry@plt+0x1b6d0>
   208b4:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208b8:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208bc:	b	20934 <acl_create_entry@plt+0x1b6b0>
   208c0:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208c4:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208c8:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208cc:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208d0:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208d4:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208d8:	b	2090c <acl_create_entry@plt+0x1b688>
   208dc:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208e0:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208e4:	b	20848 <acl_create_entry@plt+0x1b5c4>
   208e8:	b	208ec <acl_create_entry@plt+0x1b668>
   208ec:	sub	r0, r9, #2
   208f0:	mov	r1, #0
   208f4:	mov	r2, #10
   208f8:	bl	4da4 <strtol@plt>
   208fc:	mov	r1, r0
   20900:	mov	r0, r8
   20904:	bl	207c0 <acl_create_entry@plt+0x1b53c>
   20908:	b	20848 <acl_create_entry@plt+0x1b5c4>
   2090c:	str	r5, [sp]
   20910:	mov	r0, sl
   20914:	mov	r1, #1024	; 0x400
   20918:	mov	r2, fp
   2091c:	sub	r3, r9, #2
   20920:	bl	37580 <acl_create_entry@plt+0x322fc>
   20924:	mov	r0, r8
   20928:	mov	r1, sl
   2092c:	bl	206e0 <acl_create_entry@plt+0x1b45c>
   20930:	b	20848 <acl_create_entry@plt+0x1b5c4>
   20934:	sub	r0, r9, #2
   20938:	mov	r1, #0
   2093c:	mov	r2, #10
   20940:	bl	4da4 <strtol@plt>
   20944:	mov	r1, r0
   20948:	mov	r0, r8
   2094c:	bl	207b4 <acl_create_entry@plt+0x1b530>
   20950:	b	20848 <acl_create_entry@plt+0x1b5c4>
   20954:	sub	r0, r9, #2
   20958:	mov	r2, #10
   2095c:	mov	r1, #0
   20960:	bl	4b64 <strtoull@plt>
   20964:	mov	r2, r0
   20968:	mov	r3, r1
   2096c:	mov	r0, r8
   20970:	bl	22430 <acl_create_entry@plt+0x1d1ac>
   20974:	b	20848 <acl_create_entry@plt+0x1b5c4>
   20978:	mov	r0, r8
   2097c:	sub	r1, r9, #2
   20980:	bl	20714 <acl_create_entry@plt+0x1b490>
   20984:	b	20848 <acl_create_entry@plt+0x1b5c4>
   20988:	sub	r1, r9, #2
   2098c:	mov	r0, r8
   20990:	bl	219ac <acl_create_entry@plt+0x1c728>
   20994:	mov	r1, #1
   20998:	bl	249bc <acl_create_entry@plt+0x1f738>
   2099c:	b	20848 <acl_create_entry@plt+0x1b5c4>
   209a0:	mov	r0, r6
   209a4:	bl	499c <fclose@plt>
   209a8:	mov	r0, #0
   209ac:	ldr	r1, [sp, #20]
   209b0:	add	r3, sp, #16384	; 0x4000
   209b4:	ldr	r2, [r3, #1052]	; 0x41c
   209b8:	ldr	r3, [r1]
   209bc:	cmp	r2, r3
   209c0:	bne	20a70 <acl_create_entry@plt+0x1b7ec>
   209c4:	add	sp, sp, #17408	; 0x4400
   209c8:	add	sp, sp, #36	; 0x24
   209cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   209d0:	ldrb	r3, [r0, #272]	; 0x110
   209d4:	cmp	r3, #0
   209d8:	movne	r0, r4
   209dc:	bne	209ac <acl_create_entry@plt+0x1b728>
   209e0:	mov	r3, #1
   209e4:	strb	r3, [r8, #272]	; 0x110
   209e8:	bl	21fb8 <acl_create_entry@plt+0x1cd34>
   209ec:	subs	r3, r0, #0
   209f0:	beq	20a68 <acl_create_entry@plt+0x1b7e4>
   209f4:	str	r4, [sp]
   209f8:	add	r4, sp, #28
   209fc:	ldr	r2, [pc, #128]	; 20a84 <acl_create_entry@plt+0x1b800>
   20a00:	mov	r1, #1024	; 0x400
   20a04:	mov	r0, r4
   20a08:	add	r2, pc, r2
   20a0c:	bl	37580 <acl_create_entry@plt+0x322fc>
   20a10:	b	20804 <acl_create_entry@plt+0x1b580>
   20a14:	bl	5248 <__errno_location@plt>
   20a18:	ldr	r5, [r0]
   20a1c:	bl	342fc <acl_create_entry@plt+0x2f078>
   20a20:	cmp	r0, #6
   20a24:	eorle	r0, r5, r5, asr #31
   20a28:	rsble	r0, r0, r5, asr #31
   20a2c:	ble	209ac <acl_create_entry@plt+0x1b728>
   20a30:	ldr	r2, [pc, #80]	; 20a88 <acl_create_entry@plt+0x1b804>
   20a34:	mov	r1, r5
   20a38:	ldr	ip, [pc, #76]	; 20a8c <acl_create_entry@plt+0x1b808>
   20a3c:	mov	r3, #576	; 0x240
   20a40:	add	r2, pc, r2
   20a44:	str	r2, [sp, #4]
   20a48:	ldr	r2, [pc, #64]	; 20a90 <acl_create_entry@plt+0x1b80c>
   20a4c:	add	ip, pc, ip
   20a50:	str	r4, [sp, #8]
   20a54:	mov	r0, #7
   20a58:	str	ip, [sp]
   20a5c:	add	r2, pc, r2
   20a60:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   20a64:	b	209ac <acl_create_entry@plt+0x1b728>
   20a68:	mvn	r0, #0
   20a6c:	b	209ac <acl_create_entry@plt+0x1b728>
   20a70:	bl	4f6c <__stack_chk_fail@plt>
   20a74:	andeq	sl, r4, ip, lsr #8
   20a78:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   20a7c:	muleq	r2, r8, sp
   20a80:	andeq	pc, r1, r8, ror #20
   20a84:	andeq	r8, r2, r4, lsl #14
   20a88:	andeq	r8, r2, ip, asr #14
   20a8c:	andeq	r8, r2, ip, lsl #14
   20a90:	andeq	r8, r2, r0, lsl r7
   20a94:	push	{r4, lr}
   20a98:	subs	r4, r0, #0
   20a9c:	popeq	{r4, pc}
   20aa0:	ldrb	r1, [r4, #271]	; 0x10f
   20aa4:	cmp	r1, #0
   20aa8:	beq	20ab8 <acl_create_entry@plt+0x1b834>
   20aac:	add	r0, r4, #76	; 0x4c
   20ab0:	pop	{r4, lr}
   20ab4:	b	248b4 <acl_create_entry@plt+0x1f630>
   20ab8:	bl	207cc <acl_create_entry@plt+0x1b548>
   20abc:	add	r0, r4, #76	; 0x4c
   20ac0:	pop	{r4, lr}
   20ac4:	b	248b4 <acl_create_entry@plt+0x1f630>
   20ac8:	push	{r4, lr}
   20acc:	mov	r4, r0
   20ad0:	ldrb	r1, [r0, #271]	; 0x10f
   20ad4:	cmp	r1, #0
   20ad8:	bne	20ae0 <acl_create_entry@plt+0x1b85c>
   20adc:	bl	207cc <acl_create_entry@plt+0x1b548>
   20ae0:	ldrb	r0, [r4, #274]	; 0x112
   20ae4:	pop	{r4, pc}
   20ae8:	push	{r4, lr}
   20aec:	subs	r4, r0, #0
   20af0:	popeq	{r4, pc}
   20af4:	ldrb	r1, [r4, #271]	; 0x10f
   20af8:	cmp	r1, #0
   20afc:	beq	20b0c <acl_create_entry@plt+0x1b888>
   20b00:	add	r0, r4, #188	; 0xbc
   20b04:	pop	{r4, lr}
   20b08:	b	248b4 <acl_create_entry@plt+0x1f630>
   20b0c:	bl	207cc <acl_create_entry@plt+0x1b548>
   20b10:	add	r0, r4, #188	; 0xbc
   20b14:	pop	{r4, lr}
   20b18:	b	248b4 <acl_create_entry@plt+0x1f630>
   20b1c:	ldr	r3, [pc, #480]	; 20d04 <acl_create_entry@plt+0x1ba80>
   20b20:	ldr	r2, [pc, #480]	; 20d08 <acl_create_entry@plt+0x1ba84>
   20b24:	add	r3, pc, r3
   20b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20b2c:	sub	sp, sp, #1040	; 0x410
   20b30:	ldr	r8, [r3, r2]
   20b34:	sub	sp, sp, #4
   20b38:	subs	r4, r0, #0
   20b3c:	ldr	r3, [r8]
   20b40:	str	r3, [sp, #1036]	; 0x40c
   20b44:	beq	20cf8 <acl_create_entry@plt+0x1ba74>
   20b48:	ldrb	r5, [r4, #271]	; 0x10f
   20b4c:	cmp	r5, #0
   20b50:	beq	20b90 <acl_create_entry@plt+0x1b90c>
   20b54:	ldrb	sl, [r4, #267]	; 0x10b
   20b58:	cmp	sl, #0
   20b5c:	beq	20bac <acl_create_entry@plt+0x1b928>
   20b60:	ldrb	sl, [r4, #269]	; 0x10d
   20b64:	cmp	sl, #0
   20b68:	beq	20c58 <acl_create_entry@plt+0x1b9d4>
   20b6c:	add	r0, r4, #104	; 0x68
   20b70:	bl	248b4 <acl_create_entry@plt+0x1f630>
   20b74:	ldr	r2, [sp, #1036]	; 0x40c
   20b78:	ldr	r3, [r8]
   20b7c:	cmp	r2, r3
   20b80:	bne	20d00 <acl_create_entry@plt+0x1ba7c>
   20b84:	add	sp, sp, #1040	; 0x410
   20b88:	add	sp, sp, #4
   20b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b90:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   20b94:	mov	r0, r4
   20b98:	mov	r1, r5
   20b9c:	bl	207cc <acl_create_entry@plt+0x1b548>
   20ba0:	ldrb	sl, [r4, #267]	; 0x10b
   20ba4:	cmp	sl, #0
   20ba8:	bne	20b60 <acl_create_entry@plt+0x1b8dc>
   20bac:	mov	r3, #1
   20bb0:	mov	r0, r4
   20bb4:	strb	r3, [r4, #267]	; 0x10b
   20bb8:	bl	20a94 <acl_create_entry@plt+0x1b810>
   20bbc:	subs	r5, r0, #0
   20bc0:	beq	20b60 <acl_create_entry@plt+0x1b8dc>
   20bc4:	add	r9, sp, #12
   20bc8:	str	r9, [sp, #8]
   20bcc:	bl	24994 <acl_create_entry@plt+0x1f710>
   20bd0:	add	r6, sp, #8
   20bd4:	mov	r1, #1024	; 0x400
   20bd8:	mov	r3, sl
   20bdc:	ldr	fp, [pc, #296]	; 20d0c <acl_create_entry@plt+0x1ba88>
   20be0:	add	fp, pc, fp
   20be4:	mov	r2, r0
   20be8:	mov	r0, r6
   20bec:	bl	374a8 <acl_create_entry@plt+0x32224>
   20bf0:	mov	r7, r0
   20bf4:	mov	r0, r5
   20bf8:	bl	248d4 <acl_create_entry@plt+0x1f650>
   20bfc:	subs	r5, r0, #0
   20c00:	beq	20c38 <acl_create_entry@plt+0x1b9b4>
   20c04:	mov	r0, r5
   20c08:	bl	24994 <acl_create_entry@plt+0x1f710>
   20c0c:	mov	r1, r7
   20c10:	mov	r2, fp
   20c14:	str	sl, [sp]
   20c18:	mov	r3, r0
   20c1c:	mov	r0, r6
   20c20:	bl	374a8 <acl_create_entry@plt+0x32224>
   20c24:	mov	r7, r0
   20c28:	mov	r0, r5
   20c2c:	bl	248d4 <acl_create_entry@plt+0x1f650>
   20c30:	subs	r5, r0, #0
   20c34:	bne	20c04 <acl_create_entry@plt+0x1b980>
   20c38:	ldr	r1, [pc, #208]	; 20d10 <acl_create_entry@plt+0x1ba8c>
   20c3c:	mov	r2, r9
   20c40:	mov	r0, r4
   20c44:	add	r1, pc, r1
   20c48:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   20c4c:	ldrb	sl, [r4, #269]	; 0x10d
   20c50:	cmp	sl, #0
   20c54:	bne	20b6c <acl_create_entry@plt+0x1b8e8>
   20c58:	mov	r3, #1
   20c5c:	mov	r0, r4
   20c60:	strb	r3, [r4, #269]	; 0x10d
   20c64:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   20c68:	cmp	r0, #0
   20c6c:	beq	20b6c <acl_create_entry@plt+0x1b8e8>
   20c70:	ldr	fp, [pc, #156]	; 20d14 <acl_create_entry@plt+0x1ba90>
   20c74:	add	r6, sp, #8
   20c78:	mov	r1, #1024	; 0x400
   20c7c:	mov	r3, sl
   20c80:	add	fp, pc, fp
   20c84:	mov	r0, r6
   20c88:	add	r9, sp, #12
   20c8c:	str	r9, [sp, #8]
   20c90:	mov	r2, fp
   20c94:	bl	374a8 <acl_create_entry@plt+0x32224>
   20c98:	mov	r7, r0
   20c9c:	mov	r0, r4
   20ca0:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   20ca4:	subs	r5, r0, #0
   20ca8:	beq	20ce0 <acl_create_entry@plt+0x1ba5c>
   20cac:	mov	r0, r5
   20cb0:	bl	24994 <acl_create_entry@plt+0x1f710>
   20cb4:	mov	r1, r7
   20cb8:	mov	r3, fp
   20cbc:	str	sl, [sp]
   20cc0:	mov	r2, r0
   20cc4:	mov	r0, r6
   20cc8:	bl	374a8 <acl_create_entry@plt+0x32224>
   20ccc:	mov	r7, r0
   20cd0:	mov	r0, r5
   20cd4:	bl	248d4 <acl_create_entry@plt+0x1f650>
   20cd8:	subs	r5, r0, #0
   20cdc:	bne	20cac <acl_create_entry@plt+0x1ba28>
   20ce0:	ldr	r1, [pc, #48]	; 20d18 <acl_create_entry@plt+0x1ba94>
   20ce4:	mov	r2, r9
   20ce8:	mov	r0, r4
   20cec:	add	r1, pc, r1
   20cf0:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   20cf4:	b	20b6c <acl_create_entry@plt+0x1b8e8>
   20cf8:	mov	r0, r4
   20cfc:	b	20b74 <acl_create_entry@plt+0x1b8f0>
   20d00:	bl	4f6c <__stack_chk_fail@plt>
   20d04:	ldrdeq	sl, [r4], -ip
   20d08:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   20d0c:	andeq	sp, r2, r0, lsr #5
   20d10:	andeq	r3, r2, r4, lsl #10
   20d14:	andeq	lr, r2, r4, ror #23
   20d18:	andeq	r2, r2, r0, asr sl
   20d1c:	cmp	r2, #0
   20d20:	mov	ip, #0
   20d24:	push	{r4, lr}
   20d28:	mov	r4, r1
   20d2c:	strb	ip, [r0, #268]	; 0x10c
   20d30:	beq	20d40 <acl_create_entry@plt+0x1babc>
   20d34:	add	r0, r0, #104	; 0x68
   20d38:	pop	{r4, lr}
   20d3c:	b	2462c <acl_create_entry@plt+0x1f3a8>
   20d40:	bl	20b1c <acl_create_entry@plt+0x1b898>
   20d44:	mov	r1, r4
   20d48:	bl	24954 <acl_create_entry@plt+0x1f6d0>
   20d4c:	cmp	r0, #0
   20d50:	beq	20d58 <acl_create_entry@plt+0x1bad4>
   20d54:	bl	24830 <acl_create_entry@plt+0x1f5ac>
   20d58:	mov	r0, #0
   20d5c:	pop	{r4, pc}
   20d60:	push	{r3, r4, r5, lr}
   20d64:	mov	r5, r1
   20d68:	mov	r4, r0
   20d6c:	ldr	r0, [r0, #40]	; 0x28
   20d70:	bl	4b7c <free@plt>
   20d74:	mov	r0, r5
   20d78:	bl	51c4 <__strdup@plt>
   20d7c:	cmp	r0, #0
   20d80:	str	r0, [r4, #40]	; 0x28
   20d84:	beq	20dac <acl_create_entry@plt+0x1bb28>
   20d88:	ldr	r1, [pc, #36]	; 20db4 <acl_create_entry@plt+0x1bb30>
   20d8c:	mov	r2, r0
   20d90:	mov	r3, #1
   20d94:	mov	r0, r4
   20d98:	strb	r3, [r4, #265]	; 0x109
   20d9c:	add	r1, pc, r1
   20da0:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   20da4:	mov	r0, #0
   20da8:	pop	{r3, r4, r5, pc}
   20dac:	mvn	r0, #11
   20db0:	pop	{r3, r4, r5, pc}
   20db4:	andeq	r2, r2, ip, ror #13
   20db8:	ldr	r3, [pc, #404]	; 20f54 <acl_create_entry@plt+0x1bcd0>
   20dbc:	ldr	r2, [pc, #404]	; 20f58 <acl_create_entry@plt+0x1bcd4>
   20dc0:	add	r3, pc, r3
   20dc4:	push	{r4, r5, r6, lr}
   20dc8:	subs	r4, r0, #0
   20dcc:	ldr	r5, [r3, r2]
   20dd0:	sub	sp, sp, #528	; 0x210
   20dd4:	ldr	r3, [r5]
   20dd8:	str	r3, [sp, #524]	; 0x20c
   20ddc:	beq	20efc <acl_create_entry@plt+0x1bc78>
   20de0:	ldrb	r3, [r4, #265]	; 0x109
   20de4:	cmp	r3, #0
   20de8:	beq	20e08 <acl_create_entry@plt+0x1bb84>
   20dec:	ldr	r0, [r4, #40]	; 0x28
   20df0:	ldr	r2, [sp, #524]	; 0x20c
   20df4:	ldr	r3, [r5]
   20df8:	cmp	r2, r3
   20dfc:	bne	20f50 <acl_create_entry@plt+0x1bccc>
   20e00:	add	sp, sp, #528	; 0x210
   20e04:	pop	{r4, r5, r6, pc}
   20e08:	ldr	r0, [r4]
   20e0c:	mov	r1, #1
   20e10:	ldr	r2, [r4, #8]
   20e14:	add	r6, sp, #12
   20e18:	strb	r1, [r4, #265]	; 0x109
   20e1c:	mov	r1, #512	; 0x200
   20e20:	str	r1, [sp]
   20e24:	mov	r3, r6
   20e28:	ldr	r1, [pc, #300]	; 20f5c <acl_create_entry@plt+0x1bcd8>
   20e2c:	add	r1, pc, r1
   20e30:	bl	25e70 <acl_create_entry@plt+0x20bec>
   20e34:	cmp	r0, #0
   20e38:	bgt	20e7c <acl_create_entry@plt+0x1bbf8>
   20e3c:	ldr	r6, [r4, #12]
   20e40:	mov	r2, #8
   20e44:	ldr	r1, [pc, #276]	; 20f60 <acl_create_entry@plt+0x1bcdc>
   20e48:	mov	r0, r6
   20e4c:	add	r1, pc, r1
   20e50:	bl	5164 <strncmp@plt>
   20e54:	cmp	r0, #0
   20e58:	bne	20e90 <acl_create_entry@plt+0x1bc0c>
   20e5c:	cmn	r6, #8
   20e60:	beq	20e90 <acl_create_entry@plt+0x1bc0c>
   20e64:	ldr	r1, [pc, #248]	; 20f64 <acl_create_entry@plt+0x1bce0>
   20e68:	mov	r0, r4
   20e6c:	add	r1, pc, r1
   20e70:	bl	20d60 <acl_create_entry@plt+0x1badc>
   20e74:	ldr	r0, [r4, #40]	; 0x28
   20e78:	b	20df0 <acl_create_entry@plt+0x1bb6c>
   20e7c:	mov	r1, r6
   20e80:	mov	r0, r4
   20e84:	bl	20d60 <acl_create_entry@plt+0x1badc>
   20e88:	ldr	r0, [r4, #40]	; 0x28
   20e8c:	b	20df0 <acl_create_entry@plt+0x1bb6c>
   20e90:	ldr	r1, [pc, #208]	; 20f68 <acl_create_entry@plt+0x1bce4>
   20e94:	mov	r0, r6
   20e98:	add	r1, pc, r1
   20e9c:	bl	4e7c <strstr@plt>
   20ea0:	cmp	r0, #0
   20ea4:	beq	20ec0 <acl_create_entry@plt+0x1bc3c>
   20ea8:	ldr	r1, [pc, #188]	; 20f6c <acl_create_entry@plt+0x1bce8>
   20eac:	mov	r0, r4
   20eb0:	add	r1, pc, r1
   20eb4:	bl	20d60 <acl_create_entry@plt+0x1badc>
   20eb8:	ldr	r0, [r4, #40]	; 0x28
   20ebc:	b	20df0 <acl_create_entry@plt+0x1bb6c>
   20ec0:	ldr	r1, [pc, #168]	; 20f70 <acl_create_entry@plt+0x1bcec>
   20ec4:	mov	r0, r6
   20ec8:	mov	r2, #11
   20ecc:	add	r1, pc, r1
   20ed0:	bl	5164 <strncmp@plt>
   20ed4:	cmp	r0, #0
   20ed8:	bne	20f04 <acl_create_entry@plt+0x1bc80>
   20edc:	cmn	r6, #11
   20ee0:	beq	20f04 <acl_create_entry@plt+0x1bc80>
   20ee4:	ldr	r1, [pc, #136]	; 20f74 <acl_create_entry@plt+0x1bcf0>
   20ee8:	mov	r0, r4
   20eec:	add	r1, pc, r1
   20ef0:	bl	20d60 <acl_create_entry@plt+0x1badc>
   20ef4:	ldr	r0, [r4, #40]	; 0x28
   20ef8:	b	20df0 <acl_create_entry@plt+0x1bb6c>
   20efc:	mov	r0, r4
   20f00:	b	20df0 <acl_create_entry@plt+0x1bb6c>
   20f04:	ldr	r1, [pc, #108]	; 20f78 <acl_create_entry@plt+0x1bcf4>
   20f08:	mov	r0, r6
   20f0c:	mov	r2, #7
   20f10:	add	r1, pc, r1
   20f14:	bl	5164 <strncmp@plt>
   20f18:	cmp	r0, #0
   20f1c:	bne	20f28 <acl_create_entry@plt+0x1bca4>
   20f20:	cmn	r6, #7
   20f24:	bne	20ee4 <acl_create_entry@plt+0x1bc60>
   20f28:	ldr	r1, [pc, #76]	; 20f7c <acl_create_entry@plt+0x1bcf8>
   20f2c:	mov	r0, r6
   20f30:	mov	r2, #5
   20f34:	add	r1, pc, r1
   20f38:	bl	5164 <strncmp@plt>
   20f3c:	cmp	r0, #0
   20f40:	bne	20dec <acl_create_entry@plt+0x1bb68>
   20f44:	cmn	r6, #5
   20f48:	bne	20ee4 <acl_create_entry@plt+0x1bc60>
   20f4c:	b	20dec <acl_create_entry@plt+0x1bb68>
   20f50:	bl	4f6c <__stack_chk_fail@plt>
   20f54:	andeq	r9, r4, r0, asr #28
   20f58:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   20f5c:	ldrdeq	pc, [r1], -ip
   20f60:	andeq	r8, r2, ip, asr #7
   20f64:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   20f68:	andeq	r8, r2, r0, lsl r3
   20f6c:	andeq	r8, r2, r4, lsl #6
   20f70:	andeq	r8, r2, r4, lsr #6
   20f74:	andeq	pc, r1, ip, lsl ip	; <UNPREDICTABLE>
   20f78:	strdeq	r8, [r2], -ip
   20f7c:	andeq	r8, r2, ip, asr #5
   20f80:	push	{r4, r5, r6, lr}
   20f84:	mov	r4, r1
   20f88:	mov	r6, r0
   20f8c:	ldr	r0, [r0, #8]
   20f90:	bl	4b7c <free@plt>
   20f94:	mov	r0, r4
   20f98:	bl	51c4 <__strdup@plt>
   20f9c:	cmp	r0, #0
   20fa0:	str	r0, [r6, #8]
   20fa4:	beq	21084 <acl_create_entry@plt+0x1be00>
   20fa8:	ldr	r1, [pc, #228]	; 21094 <acl_create_entry@plt+0x1be10>
   20fac:	add	r2, r0, #4
   20fb0:	mov	r0, r6
   20fb4:	str	r2, [r6, #12]
   20fb8:	add	r1, pc, r1
   20fbc:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   20fc0:	ldr	r0, [r6, #8]
   20fc4:	mov	r1, #47	; 0x2f
   20fc8:	bl	4aa4 <strrchr@plt>
   20fcc:	cmp	r0, #0
   20fd0:	beq	2108c <acl_create_entry@plt+0x1be08>
   20fd4:	add	r0, r0, #1
   20fd8:	bl	51c4 <__strdup@plt>
   20fdc:	cmp	r0, #0
   20fe0:	str	r0, [r6, #16]
   20fe4:	beq	21084 <acl_create_entry@plt+0x1be00>
   20fe8:	ldrb	r2, [r0]
   20fec:	cmp	r2, #0
   20ff0:	movne	r4, #0
   20ff4:	movne	r3, #47	; 0x2f
   20ff8:	beq	21078 <acl_create_entry@plt+0x1bdf4>
   20ffc:	cmp	r2, #33	; 0x21
   21000:	strbeq	r3, [r0]
   21004:	ldr	r5, [r6, #16]
   21008:	add	r4, r4, #1
   2100c:	add	r0, r5, r4
   21010:	ldrb	r2, [r5, r4]
   21014:	cmp	r2, #0
   21018:	bne	20ffc <acl_create_entry@plt+0x1bd78>
   2101c:	cmp	r4, #0
   21020:	beq	21078 <acl_create_entry@plt+0x1bdf4>
   21024:	sub	r4, r4, #1
   21028:	bl	4ec4 <__ctype_b_loc@plt>
   2102c:	add	r3, r5, r4
   21030:	b	21044 <acl_create_entry@plt+0x1bdc0>
   21034:	cmp	r4, #0
   21038:	str	ip, [r6, #20]
   2103c:	sub	r4, r4, #1
   21040:	beq	21078 <acl_create_entry@plt+0x1bdf4>
   21044:	mov	ip, r3
   21048:	ldrb	r2, [r3], #-1
   2104c:	ldr	r1, [r0]
   21050:	lsl	r2, r2, #1
   21054:	ldrh	r2, [r1, r2]
   21058:	and	r2, r2, #2048	; 0x800
   2105c:	uxth	r2, r2
   21060:	cmp	r2, #0
   21064:	bne	21034 <acl_create_entry@plt+0x1bdb0>
   21068:	cmp	r4, #0
   2106c:	beq	21078 <acl_create_entry@plt+0x1bdf4>
   21070:	mov	r0, r2
   21074:	pop	{r4, r5, r6, pc}
   21078:	mov	r0, #0
   2107c:	str	r0, [r6, #20]
   21080:	pop	{r4, r5, r6, pc}
   21084:	mvn	r0, #11
   21088:	pop	{r4, r5, r6, pc}
   2108c:	mvn	r0, #21
   21090:	pop	{r4, r5, r6, pc}
   21094:	muleq	r2, r0, r4
   21098:	ldr	r3, [pc, #500]	; 21294 <acl_create_entry@plt+0x1c010>
   2109c:	ldr	r2, [pc, #500]	; 21298 <acl_create_entry@plt+0x1c014>
   210a0:	add	r3, pc, r3
   210a4:	push	{r4, r5, r6, r7, r8, r9, lr}
   210a8:	sub	sp, sp, #2176	; 0x880
   210ac:	ldr	r6, [r3, r2]
   210b0:	sub	sp, sp, #4
   210b4:	subs	r7, r0, #0
   210b8:	mov	r4, r1
   210bc:	ldr	r3, [r6]
   210c0:	str	r3, [sp, #2172]	; 0x87c
   210c4:	beq	21264 <acl_create_entry@plt+0x1bfe0>
   210c8:	cmp	r1, #0
   210cc:	beq	21278 <acl_create_entry@plt+0x1bff4>
   210d0:	mov	r0, r1
   210d4:	ldr	r1, [pc, #448]	; 2129c <acl_create_entry@plt+0x1c018>
   210d8:	mov	r2, #4
   210dc:	add	r1, pc, r1
   210e0:	bl	5164 <strncmp@plt>
   210e4:	subs	r9, r0, #0
   210e8:	bne	211d4 <acl_create_entry@plt+0x1bf50>
   210ec:	adds	r0, r4, #4
   210f0:	beq	211d4 <acl_create_entry@plt+0x1bf50>
   210f4:	mov	r1, #47	; 0x2f
   210f8:	bl	4aa4 <strrchr@plt>
   210fc:	cmp	r0, #0
   21100:	beq	21214 <acl_create_entry@plt+0x1bf90>
   21104:	ldrb	r2, [r0, #1]
   21108:	cmp	r2, #0
   2110c:	beq	21214 <acl_create_entry@plt+0x1bf90>
   21110:	add	r2, r4, #6
   21114:	cmp	r0, r2
   21118:	bcc	21214 <acl_create_entry@plt+0x1bf90>
   2111c:	add	r5, sp, #124	; 0x7c
   21120:	mov	r2, r4
   21124:	mov	r1, #1024	; 0x400
   21128:	add	r8, sp, #128	; 0x80
   2112c:	mov	r0, r5
   21130:	bl	3752c <acl_create_entry@plt+0x322a8>
   21134:	mov	r1, r5
   21138:	mov	r2, #1024	; 0x400
   2113c:	mov	r0, r7
   21140:	bl	25f44 <acl_create_entry@plt+0x20cc0>
   21144:	ldr	r1, [pc, #340]	; 212a0 <acl_create_entry@plt+0x1c01c>
   21148:	mov	r0, r8
   2114c:	mov	r2, #9
   21150:	add	r1, pc, r1
   21154:	bl	5164 <strncmp@plt>
   21158:	subs	r4, r0, #0
   2115c:	bne	21228 <acl_create_entry@plt+0x1bfa4>
   21160:	add	r8, sp, #1152	; 0x480
   21164:	ldr	r3, [pc, #312]	; 212a4 <acl_create_entry@plt+0x1c020>
   21168:	sub	r8, r8, #4
   2116c:	mov	r1, #1024	; 0x400
   21170:	mov	r2, r5
   21174:	add	r3, pc, r3
   21178:	str	r4, [sp]
   2117c:	mov	r0, r8
   21180:	bl	37580 <acl_create_entry@plt+0x322fc>
   21184:	mov	r1, r8
   21188:	mov	r0, #3
   2118c:	add	r2, sp, #16
   21190:	bl	4ed0 <__xstat64@plt>
   21194:	cmp	r0, #0
   21198:	bne	211b4 <acl_create_entry@plt+0x1bf30>
   2119c:	mov	r0, r7
   211a0:	bl	1fef4 <acl_create_entry@plt+0x1ac70>
   211a4:	subs	r4, r0, #0
   211a8:	beq	211b4 <acl_create_entry@plt+0x1bf30>
   211ac:	mov	r1, r5
   211b0:	bl	20f80 <acl_create_entry@plt+0x1bcfc>
   211b4:	ldr	r2, [sp, #2172]	; 0x87c
   211b8:	mov	r0, r4
   211bc:	ldr	r3, [r6]
   211c0:	cmp	r2, r3
   211c4:	bne	21290 <acl_create_entry@plt+0x1c00c>
   211c8:	add	sp, sp, #2176	; 0x880
   211cc:	add	sp, sp, #4
   211d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   211d4:	bl	342fc <acl_create_entry@plt+0x2f078>
   211d8:	cmp	r0, #6
   211dc:	ble	21214 <acl_create_entry@plt+0x1bf90>
   211e0:	ldr	r2, [pc, #192]	; 212a8 <acl_create_entry@plt+0x1c024>
   211e4:	mov	r0, #7
   211e8:	ldr	ip, [pc, #188]	; 212ac <acl_create_entry@plt+0x1c028>
   211ec:	mov	r1, #0
   211f0:	add	r2, pc, r2
   211f4:	str	r2, [sp, #4]
   211f8:	ldr	r2, [pc, #176]	; 212b0 <acl_create_entry@plt+0x1c02c>
   211fc:	add	ip, pc, ip
   21200:	str	r4, [sp, #8]
   21204:	movw	r3, #738	; 0x2e2
   21208:	str	ip, [sp]
   2120c:	add	r2, pc, r2
   21210:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   21214:	bl	5248 <__errno_location@plt>
   21218:	mov	r4, #0
   2121c:	mov	r3, #22
   21220:	str	r3, [r0]
   21224:	b	211b4 <acl_create_entry@plt+0x1bf30>
   21228:	mov	r0, #3
   2122c:	mov	r1, r5
   21230:	add	r2, sp, #16
   21234:	bl	4ed0 <__xstat64@plt>
   21238:	cmp	r0, #0
   2123c:	bne	21288 <acl_create_entry@plt+0x1c004>
   21240:	ldr	r3, [sp, #32]
   21244:	and	r3, r3, #61440	; 0xf000
   21248:	cmp	r3, #16384	; 0x4000
   2124c:	beq	2119c <acl_create_entry@plt+0x1bf18>
   21250:	bl	5248 <__errno_location@plt>
   21254:	mov	r4, #0
   21258:	mov	r3, #21
   2125c:	str	r3, [r0]
   21260:	b	211b4 <acl_create_entry@plt+0x1bf30>
   21264:	bl	5248 <__errno_location@plt>
   21268:	mov	r4, r7
   2126c:	mov	r3, #22
   21270:	str	r3, [r0]
   21274:	b	211b4 <acl_create_entry@plt+0x1bf30>
   21278:	bl	5248 <__errno_location@plt>
   2127c:	mov	r3, #22
   21280:	str	r3, [r0]
   21284:	b	211b4 <acl_create_entry@plt+0x1bf30>
   21288:	mov	r4, r9
   2128c:	b	211b4 <acl_create_entry@plt+0x1bf30>
   21290:	bl	4f6c <__stack_chk_fail@plt>
   21294:	andeq	r9, r4, r0, ror #22
   21298:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2129c:	andeq	pc, r1, r4, ror #3
   212a0:	andeq	r8, r2, ip, ror r0
   212a4:	andeq	r0, r2, r8, lsr sl
   212a8:	andeq	r7, r2, ip, asr #31
   212ac:	andeq	r7, r2, ip, lsr pc
   212b0:	andeq	r7, r2, r0, ror #30
   212b4:	ldr	ip, [pc, #224]	; 2139c <acl_create_entry@plt+0x1c118>
   212b8:	cmp	r1, #98	; 0x62
   212bc:	push	{r4, r5, r6, r7, lr}
   212c0:	add	ip, pc, ip
   212c4:	ldr	lr, [pc, #212]	; 213a0 <acl_create_entry@plt+0x1c11c>
   212c8:	sub	sp, sp, #1040	; 0x410
   212cc:	mov	r6, r0
   212d0:	sub	sp, sp, #12
   212d4:	ldr	r4, [ip, lr]
   212d8:	ldr	r0, [r4]
   212dc:	str	r0, [sp, #1044]	; 0x414
   212e0:	beq	2138c <acl_create_entry@plt+0x1c108>
   212e4:	ldr	r7, [pc, #184]	; 213a4 <acl_create_entry@plt+0x1c120>
   212e8:	cmp	r1, #99	; 0x63
   212ec:	add	r7, pc, r7
   212f0:	bne	21378 <acl_create_entry@plt+0x1c0f4>
   212f4:	lsr	ip, r2, #12
   212f8:	add	r5, sp, #20
   212fc:	orr	ip, ip, r3, lsl #20
   21300:	ldr	lr, [pc, #160]	; 213a8 <acl_create_entry@plt+0x1c124>
   21304:	bic	r3, r3, #4080	; 0xff0
   21308:	uxtb	r0, r2
   2130c:	mov	r1, #1024	; 0x400
   21310:	bic	r3, r3, #15
   21314:	bic	ip, ip, #255	; 0xff
   21318:	ubfx	r2, r2, #8, #12
   2131c:	orr	ip, ip, r0
   21320:	add	lr, pc, lr
   21324:	orr	r2, r3, r2
   21328:	str	ip, [sp, #12]
   2132c:	mov	r3, r1
   21330:	str	r2, [sp, #8]
   21334:	str	lr, [sp]
   21338:	mov	r2, #1
   2133c:	str	r7, [sp, #4]
   21340:	mov	r0, r5
   21344:	bl	4e4c <__snprintf_chk@plt>
   21348:	mov	r0, r6
   2134c:	mov	r1, r5
   21350:	bl	21098 <acl_create_entry@plt+0x1be14>
   21354:	mov	r3, r0
   21358:	ldr	r2, [sp, #1044]	; 0x414
   2135c:	mov	r0, r3
   21360:	ldr	r3, [r4]
   21364:	cmp	r2, r3
   21368:	bne	21398 <acl_create_entry@plt+0x1c114>
   2136c:	add	sp, sp, #1040	; 0x410
   21370:	add	sp, sp, #12
   21374:	pop	{r4, r5, r6, r7, pc}
   21378:	bl	5248 <__errno_location@plt>
   2137c:	mov	r2, #22
   21380:	mov	r3, #0
   21384:	str	r2, [r0]
   21388:	b	21358 <acl_create_entry@plt+0x1c0d4>
   2138c:	ldr	r7, [pc, #24]	; 213ac <acl_create_entry@plt+0x1c128>
   21390:	add	r7, pc, r7
   21394:	b	212f4 <acl_create_entry@plt+0x1c070>
   21398:	bl	4f6c <__stack_chk_fail@plt>
   2139c:	andeq	r9, r4, r0, asr #18
   213a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   213a4:	andeq	r1, r2, r0, lsr sp
   213a8:			; <UNDEFINED> instruction: 0x00027eb8
   213ac:	andeq	r1, r2, r4, lsl #25
   213b0:	ldr	ip, [pc, #780]	; 216c4 <acl_create_entry@plt+0x1c440>
   213b4:	ldr	r3, [pc, #780]	; 216c8 <acl_create_entry@plt+0x1c444>
   213b8:	add	ip, pc, ip
   213bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   213c0:	mov	r5, r1
   213c4:	ldr	r6, [ip, r3]
   213c8:	sub	sp, sp, #1664	; 0x680
   213cc:	ldr	r1, [pc, #760]	; 216cc <acl_create_entry@plt+0x1c448>
   213d0:	sub	sp, sp, #4
   213d4:	mov	r8, r0
   213d8:	mov	r0, r5
   213dc:	ldr	r3, [r6]
   213e0:	add	r1, pc, r1
   213e4:	mov	r7, r2
   213e8:	str	r3, [sp, #1660]	; 0x67c
   213ec:	bl	520c <strcmp@plt>
   213f0:	subs	r9, r0, #0
   213f4:	beq	215a0 <acl_create_entry@plt+0x1c31c>
   213f8:	ldr	r1, [pc, #720]	; 216d0 <acl_create_entry@plt+0x1c44c>
   213fc:	mov	r0, r5
   21400:	add	r1, pc, r1
   21404:	bl	520c <strcmp@plt>
   21408:	cmp	r0, #0
   2140c:	beq	21634 <acl_create_entry@plt+0x1c3b0>
   21410:	ldr	r1, [pc, #700]	; 216d4 <acl_create_entry@plt+0x1c450>
   21414:	mov	r0, r5
   21418:	add	r1, pc, r1
   2141c:	bl	520c <strcmp@plt>
   21420:	subs	r9, r0, #0
   21424:	bne	214c8 <acl_create_entry@plt+0x1c244>
   21428:	add	r5, sp, #124	; 0x7c
   2142c:	mov	r2, r7
   21430:	mov	r1, #512	; 0x200
   21434:	mov	r0, r5
   21438:	bl	3752c <acl_create_entry@plt+0x322a8>
   2143c:	mov	r0, r5
   21440:	mov	r1, #58	; 0x3a
   21444:	bl	49e4 <strchr@plt>
   21448:	cmp	r0, #0
   2144c:	beq	216b0 <acl_create_entry@plt+0x1c42c>
   21450:	add	r4, sp, #636	; 0x27c
   21454:	ldr	fp, [pc, #636]	; 216d8 <acl_create_entry@plt+0x1c454>
   21458:	ldr	r2, [pc, #636]	; 216dc <acl_create_entry@plt+0x1c458>
   2145c:	mov	r7, r0
   21460:	add	sl, sp, #16
   21464:	strb	r9, [r7], #1
   21468:	mov	r1, #1024	; 0x400
   2146c:	mov	r3, r5
   21470:	add	r2, pc, r2
   21474:	add	fp, pc, fp
   21478:	mov	r0, r4
   2147c:	stmib	sp, {r7, r9}
   21480:	str	fp, [sp]
   21484:	bl	37580 <acl_create_entry@plt+0x322fc>
   21488:	mov	r1, r4
   2148c:	mov	r2, sl
   21490:	mov	r0, #3
   21494:	bl	4ed0 <__xstat64@plt>
   21498:	cmp	r0, #0
   2149c:	bne	21670 <acl_create_entry@plt+0x1c3ec>
   214a0:	mov	r0, r8
   214a4:	mov	r1, r4
   214a8:	bl	21098 <acl_create_entry@plt+0x1be14>
   214ac:	ldr	r2, [sp, #1660]	; 0x67c
   214b0:	ldr	r3, [r6]
   214b4:	cmp	r2, r3
   214b8:	bne	216c0 <acl_create_entry@plt+0x1c43c>
   214bc:	add	sp, sp, #1664	; 0x680
   214c0:	add	sp, sp, #4
   214c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   214c8:	add	r4, sp, #636	; 0x27c
   214cc:	ldr	fp, [pc, #524]	; 216e0 <acl_create_entry@plt+0x1c45c>
   214d0:	ldr	r2, [pc, #524]	; 216e4 <acl_create_entry@plt+0x1c460>
   214d4:	add	r9, sp, #16
   214d8:	mov	sl, #0
   214dc:	mov	r1, #1024	; 0x400
   214e0:	add	r2, pc, r2
   214e4:	mov	r3, r5
   214e8:	add	fp, pc, fp
   214ec:	str	r7, [sp, #4]
   214f0:	mov	r0, r4
   214f4:	str	fp, [sp]
   214f8:	str	sl, [sp, #8]
   214fc:	bl	37580 <acl_create_entry@plt+0x322fc>
   21500:	mov	r1, r4
   21504:	mov	r2, r9
   21508:	mov	r0, #3
   2150c:	bl	4ed0 <__xstat64@plt>
   21510:	cmp	r0, sl
   21514:	beq	214a0 <acl_create_entry@plt+0x1c21c>
   21518:	ldr	r2, [pc, #456]	; 216e8 <acl_create_entry@plt+0x1c464>
   2151c:	mov	r1, #1024	; 0x400
   21520:	mov	r3, r5
   21524:	str	fp, [sp]
   21528:	add	r2, pc, r2
   2152c:	mov	r0, r4
   21530:	str	r7, [sp, #4]
   21534:	str	sl, [sp, #8]
   21538:	bl	37580 <acl_create_entry@plt+0x322fc>
   2153c:	mov	r0, #3
   21540:	mov	r1, r4
   21544:	mov	r2, r9
   21548:	bl	4ed0 <__xstat64@plt>
   2154c:	cmp	r0, sl
   21550:	beq	214a0 <acl_create_entry@plt+0x1c21c>
   21554:	ldr	r2, [pc, #400]	; 216ec <acl_create_entry@plt+0x1c468>
   21558:	mov	r3, r5
   2155c:	mov	r1, #1024	; 0x400
   21560:	str	r7, [sp, #4]
   21564:	add	r2, pc, r2
   21568:	str	r2, [sp]
   2156c:	ldr	r2, [pc, #380]	; 216f0 <acl_create_entry@plt+0x1c46c>
   21570:	mov	r0, r4
   21574:	str	sl, [sp, #8]
   21578:	add	r2, pc, r2
   2157c:	bl	37580 <acl_create_entry@plt+0x322fc>
   21580:	mov	r2, r9
   21584:	mov	r0, #3
   21588:	mov	r1, r4
   2158c:	bl	4ed0 <__xstat64@plt>
   21590:	cmp	r0, sl
   21594:	beq	214a0 <acl_create_entry@plt+0x1c21c>
   21598:	mov	r0, #0
   2159c:	b	214ac <acl_create_entry@plt+0x1c228>
   215a0:	add	r4, sp, #636	; 0x27c
   215a4:	ldr	r2, [pc, #328]	; 216f4 <acl_create_entry@plt+0x1c470>
   215a8:	add	r5, sp, #16
   215ac:	mov	r1, #1024	; 0x400
   215b0:	add	r2, pc, r2
   215b4:	mov	r3, r7
   215b8:	str	r9, [sp]
   215bc:	mov	r0, r4
   215c0:	bl	37580 <acl_create_entry@plt+0x322fc>
   215c4:	mov	r1, r4
   215c8:	mov	r2, r5
   215cc:	mov	r0, #3
   215d0:	bl	4ed0 <__xstat64@plt>
   215d4:	cmp	r0, #0
   215d8:	beq	214a0 <acl_create_entry@plt+0x1c21c>
   215dc:	ldr	r2, [pc, #276]	; 216f8 <acl_create_entry@plt+0x1c474>
   215e0:	mov	r1, #1024	; 0x400
   215e4:	mov	r3, r7
   215e8:	str	r9, [sp]
   215ec:	add	r2, pc, r2
   215f0:	mov	r0, r4
   215f4:	bl	37580 <acl_create_entry@plt+0x322fc>
   215f8:	mov	r0, #3
   215fc:	mov	r1, r4
   21600:	mov	r2, r5
   21604:	bl	4ed0 <__xstat64@plt>
   21608:	cmp	r0, #0
   2160c:	beq	214a0 <acl_create_entry@plt+0x1c21c>
   21610:	ldr	r2, [pc, #228]	; 216fc <acl_create_entry@plt+0x1c478>
   21614:	mov	r3, r7
   21618:	str	r9, [sp]
   2161c:	mov	r0, r4
   21620:	add	r2, pc, r2
   21624:	mov	r1, #1024	; 0x400
   21628:	bl	37580 <acl_create_entry@plt+0x322fc>
   2162c:	mov	r2, r5
   21630:	b	21698 <acl_create_entry@plt+0x1c414>
   21634:	add	r4, sp, #636	; 0x27c
   21638:	ldr	r2, [pc, #192]	; 21700 <acl_create_entry@plt+0x1c47c>
   2163c:	str	r0, [sp]
   21640:	mov	r3, r7
   21644:	mov	r1, #1024	; 0x400
   21648:	add	r2, pc, r2
   2164c:	mov	r0, r4
   21650:	bl	37580 <acl_create_entry@plt+0x322fc>
   21654:	mov	r1, r4
   21658:	mov	r0, #3
   2165c:	add	r2, sp, #16
   21660:	bl	4ed0 <__xstat64@plt>
   21664:	cmp	r0, #0
   21668:	beq	214a0 <acl_create_entry@plt+0x1c21c>
   2166c:	b	21598 <acl_create_entry@plt+0x1c314>
   21670:	ldr	r2, [pc, #140]	; 21704 <acl_create_entry@plt+0x1c480>
   21674:	mov	r0, r4
   21678:	str	fp, [sp]
   2167c:	mov	r1, #1024	; 0x400
   21680:	add	r2, pc, r2
   21684:	str	r7, [sp, #4]
   21688:	str	r9, [sp, #8]
   2168c:	mov	r3, r5
   21690:	bl	37580 <acl_create_entry@plt+0x322fc>
   21694:	mov	r2, sl
   21698:	mov	r0, #3
   2169c:	mov	r1, r4
   216a0:	bl	4ed0 <__xstat64@plt>
   216a4:	cmp	r0, #0
   216a8:	beq	214a0 <acl_create_entry@plt+0x1c21c>
   216ac:	b	21598 <acl_create_entry@plt+0x1c314>
   216b0:	bl	5248 <__errno_location@plt>
   216b4:	mov	r3, #22
   216b8:	str	r3, [r0]
   216bc:	b	21598 <acl_create_entry@plt+0x1c314>
   216c0:	bl	4f6c <__stack_chk_fail@plt>
   216c4:	andeq	r9, r4, r8, asr #16
   216c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   216cc:	andeq	pc, r1, r8, lsr #14
   216d0:	andeq	r0, r3, ip, asr r2
   216d4:	muleq	r2, ip, sp
   216d8:	andeq	r7, r2, r4, lsr sp
   216dc:	andeq	r7, r2, ip, ror sp
   216e0:	andeq	r7, r2, r4, ror #25
   216e4:	andeq	r7, r2, ip, lsl #26
   216e8:	ldrdeq	r7, [r2], -r4
   216ec:	andeq	r0, r3, ip, ror #6
   216f0:	muleq	r2, r0, ip
   216f4:	andeq	r7, r2, ip, lsr ip
   216f8:	andeq	r7, r2, r0, lsl ip
   216fc:	andeq	r7, r2, r8, ror #23
   21700:	andeq	r7, r2, ip, asr #23
   21704:	andeq	r7, r2, ip, ror fp
   21708:	ldr	r3, [pc, #180]	; 217c4 <acl_create_entry@plt+0x1c540>
   2170c:	mov	r2, r1
   21710:	ldr	ip, [pc, #176]	; 217c8 <acl_create_entry@plt+0x1c544>
   21714:	mov	r1, #1024	; 0x400
   21718:	add	r3, pc, r3
   2171c:	push	{r4, r5, r6, r7, r8, r9, lr}
   21720:	sub	sp, sp, #1024	; 0x400
   21724:	ldr	r9, [r3, ip]
   21728:	sub	sp, sp, #12
   2172c:	add	r4, sp, #4
   21730:	mov	r8, r0
   21734:	add	r5, sp, #9
   21738:	add	r6, sp, #11
   2173c:	ldr	r3, [r9]
   21740:	mov	r0, r4
   21744:	mov	r7, #0
   21748:	str	r3, [sp, #1028]	; 0x404
   2174c:	bl	3752c <acl_create_entry@plt+0x322a8>
   21750:	b	21774 <acl_create_entry@plt+0x1c4f0>
   21754:	cmp	r0, r6
   21758:	bcc	21788 <acl_create_entry@plt+0x1c504>
   2175c:	strb	r7, [r0]
   21760:	mov	r1, r4
   21764:	ldr	r0, [r8]
   21768:	bl	21098 <acl_create_entry@plt+0x1be14>
   2176c:	cmp	r0, #0
   21770:	bne	217b8 <acl_create_entry@plt+0x1c534>
   21774:	mov	r0, r5
   21778:	mov	r1, #47	; 0x2f
   2177c:	bl	4aa4 <strrchr@plt>
   21780:	cmp	r0, #0
   21784:	bne	21754 <acl_create_entry@plt+0x1c4d0>
   21788:	bl	5248 <__errno_location@plt>
   2178c:	mov	r3, #0
   21790:	mov	r2, #2
   21794:	str	r2, [r0]
   21798:	ldr	r2, [sp, #1028]	; 0x404
   2179c:	mov	r0, r3
   217a0:	ldr	r3, [r9]
   217a4:	cmp	r2, r3
   217a8:	bne	217c0 <acl_create_entry@plt+0x1c53c>
   217ac:	add	sp, sp, #1024	; 0x400
   217b0:	add	sp, sp, #12
   217b4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   217b8:	mov	r3, r0
   217bc:	b	21798 <acl_create_entry@plt+0x1c514>
   217c0:	bl	4f6c <__stack_chk_fail@plt>
   217c4:	andeq	r9, r4, r8, ror #9
   217c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   217cc:	push	{r4, lr}
   217d0:	subs	r4, r0, #0
   217d4:	beq	21810 <acl_create_entry@plt+0x1c58c>
   217d8:	ldrb	r3, [r4, #264]	; 0x108
   217dc:	cmp	r3, #0
   217e0:	beq	217f0 <acl_create_entry@plt+0x1c56c>
   217e4:	ldr	r3, [r4, #4]
   217e8:	mov	r0, r3
   217ec:	pop	{r4, pc}
   217f0:	mov	r3, #1
   217f4:	ldr	r1, [r4, #8]
   217f8:	strb	r3, [r4, #264]	; 0x108
   217fc:	bl	21708 <acl_create_entry@plt+0x1c484>
   21800:	mov	r3, r0
   21804:	str	r0, [r4, #4]
   21808:	mov	r0, r3
   2180c:	pop	{r4, pc}
   21810:	bl	5248 <__errno_location@plt>
   21814:	mov	r2, #22
   21818:	mov	r3, r4
   2181c:	str	r2, [r0]
   21820:	b	217e8 <acl_create_entry@plt+0x1c564>
   21824:	push	{r3, r4, r5, lr}
   21828:	mov	r5, r1
   2182c:	mov	r4, r0
   21830:	ldr	r0, [r0, #44]	; 0x2c
   21834:	bl	4b7c <free@plt>
   21838:	mov	r0, r5
   2183c:	bl	51c4 <__strdup@plt>
   21840:	cmp	r0, #0
   21844:	str	r0, [r4, #44]	; 0x2c
   21848:	beq	21870 <acl_create_entry@plt+0x1c5ec>
   2184c:	ldr	r1, [pc, #36]	; 21878 <acl_create_entry@plt+0x1c5f4>
   21850:	mov	r2, r0
   21854:	mov	r3, #1
   21858:	mov	r0, r4
   2185c:	strb	r3, [r4, #266]	; 0x10a
   21860:	add	r1, pc, r1
   21864:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   21868:	mov	r0, #0
   2186c:	pop	{r3, r4, r5, pc}
   21870:	mvn	r0, #11
   21874:	pop	{r3, r4, r5, pc}
   21878:	andeq	r2, r2, r0, asr #17
   2187c:	push	{r3, r4, r5, lr}
   21880:	mov	r5, r1
   21884:	mov	r4, r0
   21888:	ldr	r0, [r0, #24]
   2188c:	bl	4b7c <free@plt>
   21890:	ldrb	r3, [r5]
   21894:	cmp	r3, #47	; 0x2f
   21898:	beq	218e0 <acl_create_entry@plt+0x1c65c>
   2189c:	ldr	r2, [pc, #104]	; 2190c <acl_create_entry@plt+0x1c688>
   218a0:	mov	r3, r5
   218a4:	add	r0, r4, #24
   218a8:	mov	r1, #1
   218ac:	add	r2, pc, r2
   218b0:	bl	4bf4 <__asprintf_chk@plt>
   218b4:	cmp	r0, #0
   218b8:	blt	218f4 <acl_create_entry@plt+0x1c670>
   218bc:	ldr	r2, [r4, #24]
   218c0:	cmp	r2, #0
   218c4:	beq	21904 <acl_create_entry@plt+0x1c680>
   218c8:	ldr	r1, [pc, #64]	; 21910 <acl_create_entry@plt+0x1c68c>
   218cc:	mov	r0, r4
   218d0:	add	r1, pc, r1
   218d4:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   218d8:	mov	r0, #0
   218dc:	pop	{r3, r4, r5, pc}
   218e0:	mov	r0, r5
   218e4:	bl	51c4 <__strdup@plt>
   218e8:	mov	r2, r0
   218ec:	str	r0, [r4, #24]
   218f0:	b	218c0 <acl_create_entry@plt+0x1c63c>
   218f4:	mov	r3, #0
   218f8:	mvn	r0, #11
   218fc:	str	r3, [r4, #24]
   21900:	pop	{r3, r4, r5, pc}
   21904:	mvn	r0, #11
   21908:	pop	{r3, r4, r5, pc}
   2190c:	andeq	r7, r2, r8, ror r9
   21910:	andeq	r2, r2, r0, ror r8
   21914:	ldr	ip, [pc, #128]	; 2199c <acl_create_entry@plt+0x1c718>
   21918:	mov	r2, #1
   2191c:	ldr	r3, [pc, #124]	; 219a0 <acl_create_entry@plt+0x1c71c>
   21920:	add	ip, pc, ip
   21924:	push	{r4, r5, r6, r7, lr}
   21928:	sub	sp, sp, #52	; 0x34
   2192c:	ldr	r4, [ip, r3]
   21930:	mov	r6, r0
   21934:	mov	lr, r1
   21938:	add	r5, sp, #12
   2193c:	str	lr, [r6, #248]	; 0xf8
   21940:	mov	r1, #32
   21944:	str	lr, [sp, #4]
   21948:	mov	r3, r1
   2194c:	ldr	ip, [r4]
   21950:	mov	r0, r5
   21954:	ldr	r7, [pc, #72]	; 219a4 <acl_create_entry@plt+0x1c720>
   21958:	add	r7, pc, r7
   2195c:	str	r7, [sp]
   21960:	str	ip, [sp, #44]	; 0x2c
   21964:	bl	4e4c <__snprintf_chk@plt>
   21968:	ldr	r1, [pc, #56]	; 219a8 <acl_create_entry@plt+0x1c724>
   2196c:	mov	r2, r5
   21970:	mov	r0, r6
   21974:	add	r1, pc, r1
   21978:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   2197c:	ldr	r2, [sp, #44]	; 0x2c
   21980:	ldr	r3, [r4]
   21984:	mov	r0, #0
   21988:	cmp	r2, r3
   2198c:	bne	21998 <acl_create_entry@plt+0x1c714>
   21990:	add	sp, sp, #52	; 0x34
   21994:	pop	{r4, r5, r6, r7, pc}
   21998:	bl	4f6c <__stack_chk_fail@plt>
   2199c:	andeq	r9, r4, r0, ror #5
   219a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   219a4:	andeq	r1, r2, ip, ror #6
   219a8:	andeq	r2, r2, r4, asr #15
   219ac:	ldr	r3, [pc, #144]	; 21a44 <acl_create_entry@plt+0x1c7c0>
   219b0:	mov	r2, r1
   219b4:	ldr	ip, [pc, #140]	; 21a48 <acl_create_entry@plt+0x1c7c4>
   219b8:	mov	r1, #16384	; 0x4000
   219bc:	add	r3, pc, r3
   219c0:	push	{r4, r5, r6, lr}
   219c4:	sub	sp, sp, #16384	; 0x4000
   219c8:	ldr	r5, [r3, ip]
   219cc:	sub	sp, sp, #8
   219d0:	add	r4, sp, #4
   219d4:	add	ip, sp, r1
   219d8:	mov	r6, r0
   219dc:	ldr	r3, [r5]
   219e0:	mov	r0, r4
   219e4:	str	r3, [ip, #4]
   219e8:	bl	3752c <acl_create_entry@plt+0x322a8>
   219ec:	mov	r0, r4
   219f0:	mov	r1, #61	; 0x3d
   219f4:	bl	49e4 <strchr@plt>
   219f8:	cmp	r0, #0
   219fc:	beq	21a20 <acl_create_entry@plt+0x1c79c>
   21a00:	ldrb	r2, [r0, #1]
   21a04:	mov	r1, #0
   21a08:	strb	r1, [r0]
   21a0c:	cmp	r2, r1
   21a10:	mov	r1, r4
   21a14:	addne	r2, r0, #1
   21a18:	mov	r0, r6
   21a1c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   21a20:	add	r3, sp, #16384	; 0x4000
   21a24:	ldr	r2, [r3, #4]
   21a28:	ldr	r3, [r5]
   21a2c:	cmp	r2, r3
   21a30:	bne	21a40 <acl_create_entry@plt+0x1c7bc>
   21a34:	add	sp, sp, #16384	; 0x4000
   21a38:	add	sp, sp, #8
   21a3c:	pop	{r4, r5, r6, pc}
   21a40:	bl	4f6c <__stack_chk_fail@plt>
   21a44:	andeq	r9, r4, r4, asr #4
   21a48:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   21a4c:	ldr	ip, [pc, #652]	; 21ce0 <acl_create_entry@plt+0x1ca5c>
   21a50:	mov	r1, #1024	; 0x400
   21a54:	ldr	r3, [pc, #648]	; 21ce4 <acl_create_entry@plt+0x1ca60>
   21a58:	add	ip, pc, ip
   21a5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21a60:	sub	sp, sp, #17408	; 0x4400
   21a64:	ldr	r3, [ip, r3]
   21a68:	sub	sp, sp, #44	; 0x2c
   21a6c:	ldr	r2, [r0, #8]
   21a70:	mov	sl, #0
   21a74:	str	sl, [sp]
   21a78:	add	r4, sp, #36	; 0x24
   21a7c:	str	r3, [sp, #12]
   21a80:	mov	r8, r0
   21a84:	ldr	lr, [sp, #12]
   21a88:	mov	r0, r4
   21a8c:	ldr	r3, [pc, #596]	; 21ce8 <acl_create_entry@plt+0x1ca64>
   21a90:	ldr	ip, [lr]
   21a94:	add	lr, sp, #16384	; 0x4000
   21a98:	add	r3, pc, r3
   21a9c:	str	ip, [lr, #1060]	; 0x424
   21aa0:	bl	37580 <acl_create_entry@plt+0x322fc>
   21aa4:	ldr	r1, [pc, #576]	; 21cec <acl_create_entry@plt+0x1ca68>
   21aa8:	mov	r0, r4
   21aac:	add	r1, pc, r1
   21ab0:	bl	4d44 <fopen64@plt>
   21ab4:	subs	r9, r0, #0
   21ab8:	beq	21c3c <acl_create_entry@plt+0x1c9b8>
   21abc:	mov	r3, #1
   21ac0:	strb	r3, [r8, #273]	; 0x111
   21ac4:	ldr	r3, [pc, #548]	; 21cf0 <acl_create_entry@plt+0x1ca6c>
   21ac8:	add	r5, sp, #1056	; 0x420
   21acc:	ldr	r6, [pc, #544]	; 21cf4 <acl_create_entry@plt+0x1ca70>
   21ad0:	add	r4, sp, #1056	; 0x420
   21ad4:	add	r3, pc, r3
   21ad8:	str	r3, [sp, #16]
   21adc:	ldr	r3, [pc, #532]	; 21cf8 <acl_create_entry@plt+0x1ca74>
   21ae0:	add	r5, r5, #8
   21ae4:	ldr	r7, [pc, #528]	; 21cfc <acl_create_entry@plt+0x1ca78>
   21ae8:	add	r4, r4, #4
   21aec:	add	r3, pc, r3
   21af0:	str	r3, [sp, #20]
   21af4:	ldr	r3, [pc, #516]	; 21d00 <acl_create_entry@plt+0x1ca7c>
   21af8:	add	r6, pc, r6
   21afc:	add	r7, pc, r7
   21b00:	mov	fp, sl
   21b04:	add	r3, pc, r3
   21b08:	str	r3, [sp, #24]
   21b0c:	ldr	r3, [pc, #496]	; 21d04 <acl_create_entry@plt+0x1ca80>
   21b10:	add	r3, pc, r3
   21b14:	str	r3, [sp, #28]
   21b18:	mov	r0, r4
   21b1c:	mov	r1, #16384	; 0x4000
   21b20:	mov	r2, r9
   21b24:	bl	49a8 <fgets@plt>
   21b28:	cmp	r0, #0
   21b2c:	beq	21b74 <acl_create_entry@plt+0x1c8f0>
   21b30:	mov	r0, r4
   21b34:	mov	r1, #10
   21b38:	bl	49e4 <strchr@plt>
   21b3c:	subs	r3, r0, #0
   21b40:	beq	21b18 <acl_create_entry@plt+0x1c894>
   21b44:	mov	r2, #0
   21b48:	mov	r0, r4
   21b4c:	strb	r2, [r3]
   21b50:	mov	r1, r6
   21b54:	mov	r2, #8
   21b58:	bl	5164 <strncmp@plt>
   21b5c:	cmp	r0, #0
   21b60:	bne	21be0 <acl_create_entry@plt+0x1c95c>
   21b64:	mov	r0, r8
   21b68:	add	r1, r5, #4
   21b6c:	bl	21824 <acl_create_entry@plt+0x1c5a0>
   21b70:	b	21b18 <acl_create_entry@plt+0x1c894>
   21b74:	bic	r2, sl, #255	; 0xff
   21b78:	bic	r5, fp, #4080	; 0xff0
   21b7c:	ubfx	fp, fp, #0, #12
   21b80:	uxtb	sl, sl
   21b84:	lsl	r6, r2, #12
   21b88:	lsr	r7, r2, #20
   21b8c:	orr	r4, r0, r6
   21b90:	bic	r5, r5, #15
   21b94:	orr	sl, sl, fp, lsl #8
   21b98:	mov	r3, r0
   21b9c:	orr	r5, r5, r7
   21ba0:	mov	r0, r9
   21ba4:	orr	r4, r4, sl
   21ba8:	strd	r4, [r8, #240]	; 0xf0
   21bac:	str	r3, [sp, #8]
   21bb0:	bl	499c <fclose@plt>
   21bb4:	ldr	r3, [sp, #8]
   21bb8:	mov	r0, r3
   21bbc:	add	r1, sp, #16384	; 0x4000
   21bc0:	ldr	r2, [r1, #1060]	; 0x424
   21bc4:	ldr	r1, [sp, #12]
   21bc8:	ldr	r3, [r1]
   21bcc:	cmp	r2, r3
   21bd0:	bne	21cdc <acl_create_entry@plt+0x1ca58>
   21bd4:	add	sp, sp, #17408	; 0x4400
   21bd8:	add	sp, sp, #44	; 0x2c
   21bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21be0:	mov	r1, r7
   21be4:	mov	r0, r4
   21be8:	mov	r2, #8
   21bec:	bl	5164 <strncmp@plt>
   21bf0:	subs	r1, r0, #0
   21bf4:	bne	21c14 <acl_create_entry@plt+0x1c990>
   21bf8:	add	r0, r5, #4
   21bfc:	mov	r2, #10
   21c00:	bl	4b64 <strtoull@plt>
   21c04:	mov	r1, r0
   21c08:	mov	r0, r8
   21c0c:	bl	21914 <acl_create_entry@plt+0x1c690>
   21c10:	b	21b18 <acl_create_entry@plt+0x1c894>
   21c14:	mov	r0, r4
   21c18:	ldr	r1, [sp, #16]
   21c1c:	mov	r2, #8
   21c20:	bl	5164 <strncmp@plt>
   21c24:	cmp	r0, #0
   21c28:	bne	21c4c <acl_create_entry@plt+0x1c9c8>
   21c2c:	mov	r0, r8
   21c30:	add	r1, r5, #4
   21c34:	bl	2187c <acl_create_entry@plt+0x1c5f8>
   21c38:	b	21b18 <acl_create_entry@plt+0x1c894>
   21c3c:	bl	5248 <__errno_location@plt>
   21c40:	ldr	r0, [r0]
   21c44:	rsb	r0, r0, #0
   21c48:	b	21bbc <acl_create_entry@plt+0x1c938>
   21c4c:	ldr	r1, [sp, #20]
   21c50:	mov	r0, r4
   21c54:	mov	r2, #6
   21c58:	bl	5164 <strncmp@plt>
   21c5c:	subs	r1, r0, #0
   21c60:	bne	21c84 <acl_create_entry@plt+0x1ca00>
   21c64:	add	r0, r5, #2
   21c68:	mov	r2, #10
   21c6c:	bl	4b64 <strtoull@plt>
   21c70:	mov	fp, r0
   21c74:	mov	r0, r8
   21c78:	mov	r1, r4
   21c7c:	bl	219ac <acl_create_entry@plt+0x1c728>
   21c80:	b	21b18 <acl_create_entry@plt+0x1c894>
   21c84:	ldr	r1, [sp, #24]
   21c88:	mov	r0, r4
   21c8c:	mov	r2, #6
   21c90:	bl	5164 <strncmp@plt>
   21c94:	subs	r1, r0, #0
   21c98:	bne	21cb0 <acl_create_entry@plt+0x1ca2c>
   21c9c:	add	r0, r5, #2
   21ca0:	mov	r2, #10
   21ca4:	bl	4b64 <strtoull@plt>
   21ca8:	mov	sl, r0
   21cac:	b	21c74 <acl_create_entry@plt+0x1c9f0>
   21cb0:	ldr	r1, [sp, #28]
   21cb4:	mov	r0, r4
   21cb8:	mov	r2, #8
   21cbc:	bl	5164 <strncmp@plt>
   21cc0:	subs	r1, r0, #0
   21cc4:	bne	21c74 <acl_create_entry@plt+0x1c9f0>
   21cc8:	add	r0, r5, #4
   21ccc:	mov	r2, #8
   21cd0:	bl	4d20 <strtoul@plt>
   21cd4:	str	r0, [r8, #28]
   21cd8:	b	21c74 <acl_create_entry@plt+0x1c9f0>
   21cdc:	bl	4f6c <__stack_chk_fail@plt>
   21ce0:	andeq	r9, r4, r8, lsr #3
   21ce4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   21ce8:	andeq	r0, r2, r4, lsl r1
   21cec:	strdeq	sl, [r2], -r8
   21cf0:	andeq	r7, r2, r0, ror r7
   21cf4:	andeq	r7, r2, r4, lsr r7
   21cf8:	andeq	r7, r2, r4, ror #14
   21cfc:	andeq	r7, r2, ip, lsr r7
   21d00:	andeq	r7, r2, r4, asr r7
   21d04:	andeq	r7, r2, r0, asr r7
   21d08:	ldrb	r3, [r0, #273]	; 0x111
   21d0c:	cmp	r3, #0
   21d10:	beq	21d1c <acl_create_entry@plt+0x1ca98>
   21d14:	mov	r0, #0
   21d18:	bx	lr
   21d1c:	b	21a4c <acl_create_entry@plt+0x1c7c8>
   21d20:	push	{r4, lr}
   21d24:	mov	r4, r0
   21d28:	ldrb	r3, [r0, #271]	; 0x10f
   21d2c:	cmp	r3, #0
   21d30:	bne	21d38 <acl_create_entry@plt+0x1cab4>
   21d34:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   21d38:	ldr	r0, [r4, #248]	; 0xf8
   21d3c:	pop	{r4, pc}
   21d40:	ldr	ip, [pc, #552]	; 21f70 <acl_create_entry@plt+0x1ccec>
   21d44:	ldr	r2, [pc, #552]	; 21f74 <acl_create_entry@plt+0x1ccf0>
   21d48:	add	ip, pc, ip
   21d4c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21d50:	sub	sp, sp, #1072	; 0x430
   21d54:	ldr	r8, [ip, r2]
   21d58:	sub	sp, sp, #8
   21d5c:	ldrb	r3, [r1]
   21d60:	mov	r9, r0
   21d64:	ldr	r2, [r8]
   21d68:	cmp	r3, #99	; 0x63
   21d6c:	str	r2, [sp, #1076]	; 0x434
   21d70:	bhi	21e64 <acl_create_entry@plt+0x1cbe0>
   21d74:	cmp	r3, #98	; 0x62
   21d78:	bcs	21de8 <acl_create_entry@plt+0x1cb64>
   21d7c:	cmp	r3, #43	; 0x2b
   21d80:	bne	21f30 <acl_create_entry@plt+0x1ccac>
   21d84:	add	r4, sp, #52	; 0x34
   21d88:	add	r2, r1, #1
   21d8c:	mov	r1, #1024	; 0x400
   21d90:	mov	r0, r4
   21d94:	bl	3752c <acl_create_entry@plt+0x322a8>
   21d98:	mov	r0, r4
   21d9c:	mov	r1, #58	; 0x3a
   21da0:	bl	49e4 <strchr@plt>
   21da4:	subs	r5, r0, #0
   21da8:	beq	21f58 <acl_create_entry@plt+0x1ccd4>
   21dac:	mov	r2, r5
   21db0:	mov	r3, #0
   21db4:	mov	r0, r9
   21db8:	strb	r3, [r2], #1
   21dbc:	mov	r1, r4
   21dc0:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   21dc4:	mov	r3, r0
   21dc8:	ldr	r2, [sp, #1076]	; 0x434
   21dcc:	mov	r0, r3
   21dd0:	ldr	r3, [r8]
   21dd4:	cmp	r2, r3
   21dd8:	bne	21f6c <acl_create_entry@plt+0x1cce8>
   21ddc:	add	sp, sp, #1072	; 0x430
   21de0:	add	sp, sp, #8
   21de4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21de8:	mov	r0, r1
   21dec:	add	r1, sp, #16
   21df0:	str	r1, [sp]
   21df4:	add	r2, sp, #11
   21df8:	ldr	r1, [pc, #376]	; 21f78 <acl_create_entry@plt+0x1ccf4>
   21dfc:	add	r3, sp, #12
   21e00:	add	r1, pc, r1
   21e04:	bl	4cf0 <sscanf@plt>
   21e08:	cmp	r0, #3
   21e0c:	bne	21f44 <acl_create_entry@plt+0x1ccc0>
   21e10:	ldr	r3, [sp, #12]
   21e14:	mov	r4, #0
   21e18:	ldr	r2, [sp, #16]
   21e1c:	mov	r0, r9
   21e20:	ubfx	r1, r3, #0, #12
   21e24:	bic	r5, r3, #4080	; 0xff0
   21e28:	bic	r3, r2, #255	; 0xff
   21e2c:	bic	r5, r5, #15
   21e30:	uxtb	r2, r2
   21e34:	lsl	r6, r3, #12
   21e38:	orr	r2, r2, r1, lsl #8
   21e3c:	lsr	r7, r3, #20
   21e40:	orr	r4, r4, r6
   21e44:	orr	r5, r5, r7
   21e48:	orr	r6, r4, r2
   21e4c:	ldrb	r1, [sp, #11]
   21e50:	mov	r3, r5
   21e54:	mov	r2, r6
   21e58:	bl	212b4 <acl_create_entry@plt+0x1c030>
   21e5c:	mov	r3, r0
   21e60:	b	21dc8 <acl_create_entry@plt+0x1cb44>
   21e64:	cmp	r3, #110	; 0x6e
   21e68:	bne	21f30 <acl_create_entry@plt+0x1ccac>
   21e6c:	add	r0, r1, #1
   21e70:	mov	r2, #10
   21e74:	mov	r1, #0
   21e78:	bl	4d20 <strtoul@plt>
   21e7c:	subs	r5, r0, #0
   21e80:	ble	21f30 <acl_create_entry@plt+0x1ccac>
   21e84:	mov	r0, #2
   21e88:	mov	r2, #0
   21e8c:	mov	r1, r0
   21e90:	bl	4c54 <socket@plt>
   21e94:	subs	r6, r0, #0
   21e98:	blt	21f44 <acl_create_entry@plt+0x1ccc0>
   21e9c:	add	ip, sp, #32
   21ea0:	add	r7, sp, #20
   21ea4:	mov	r4, #0
   21ea8:	movw	r1, #35088	; 0x8910
   21eac:	str	r4, [sp, #20]
   21eb0:	mov	r2, r7
   21eb4:	str	r4, [sp, #24]
   21eb8:	str	r4, [sp, #28]
   21ebc:	str	r4, [ip], #4
   21ec0:	str	r4, [ip], #4
   21ec4:	str	r4, [ip], #4
   21ec8:	str	r4, [ip], #4
   21ecc:	str	r4, [ip]
   21ed0:	str	r5, [sp, #36]	; 0x24
   21ed4:	bl	4c78 <ioctl@plt>
   21ed8:	subs	sl, r0, #0
   21edc:	mov	r0, r6
   21ee0:	bne	21f4c <acl_create_entry@plt+0x1ccc8>
   21ee4:	bl	4e88 <close@plt>
   21ee8:	ldr	r1, [pc, #140]	; 21f7c <acl_create_entry@plt+0x1ccf8>
   21eec:	mov	r0, r9
   21ef0:	mov	r2, r7
   21ef4:	add	r1, pc, r1
   21ef8:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   21efc:	subs	r4, r0, #0
   21f00:	beq	21f44 <acl_create_entry@plt+0x1ccc0>
   21f04:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
   21f08:	cmp	r5, r0
   21f0c:	moveq	r3, r4
   21f10:	beq	21dc8 <acl_create_entry@plt+0x1cb44>
   21f14:	mov	r0, r4
   21f18:	bl	20080 <acl_create_entry@plt+0x1adfc>
   21f1c:	bl	5248 <__errno_location@plt>
   21f20:	mov	r2, #19
   21f24:	mov	r3, sl
   21f28:	str	r2, [r0]
   21f2c:	b	21dc8 <acl_create_entry@plt+0x1cb44>
   21f30:	bl	5248 <__errno_location@plt>
   21f34:	mov	r2, #22
   21f38:	mov	r3, #0
   21f3c:	str	r2, [r0]
   21f40:	b	21dc8 <acl_create_entry@plt+0x1cb44>
   21f44:	mov	r3, #0
   21f48:	b	21dc8 <acl_create_entry@plt+0x1cb44>
   21f4c:	bl	4e88 <close@plt>
   21f50:	mov	r3, r4
   21f54:	b	21dc8 <acl_create_entry@plt+0x1cb44>
   21f58:	bl	5248 <__errno_location@plt>
   21f5c:	mov	r2, #22
   21f60:	mov	r3, r5
   21f64:	str	r2, [r0]
   21f68:	b	21dc8 <acl_create_entry@plt+0x1cb44>
   21f6c:	bl	4f6c <__stack_chk_fail@plt>
   21f70:			; <UNDEFINED> instruction: 0x00048eb8
   21f74:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   21f78:	andeq	r7, r2, ip, ror #8
   21f7c:	andeq	sp, r2, r0, lsl #22
   21f80:	push	{r4, lr}
   21f84:	subs	r4, r0, #0
   21f88:	beq	21fac <acl_create_entry@plt+0x1cd28>
   21f8c:	ldrb	r3, [r4, #271]	; 0x10f
   21f90:	cmp	r3, #0
   21f94:	beq	21fa0 <acl_create_entry@plt+0x1cd1c>
   21f98:	ldrd	r0, [r4, #240]	; 0xf0
   21f9c:	pop	{r4, pc}
   21fa0:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   21fa4:	ldrd	r0, [r4, #240]	; 0xf0
   21fa8:	pop	{r4, pc}
   21fac:	mov	r0, #0
   21fb0:	mov	r1, #0
   21fb4:	pop	{r4, pc}
   21fb8:	push	{r4, r5, r6, r7, r8, lr}
   21fbc:	mov	r5, r0
   21fc0:	ldr	r4, [r0, #60]	; 0x3c
   21fc4:	sub	sp, sp, #8
   21fc8:	cmp	r4, #0
   21fcc:	beq	21fdc <acl_create_entry@plt+0x1cd58>
   21fd0:	mov	r0, r4
   21fd4:	add	sp, sp, #8
   21fd8:	pop	{r4, r5, r6, r7, r8, pc}
   21fdc:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   21fe0:	cmp	r0, #0
   21fe4:	beq	22118 <acl_create_entry@plt+0x1ce94>
   21fe8:	mov	r0, r5
   21fec:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   21ff0:	bic	r1, r1, #4080	; 0xff0
   21ff4:	ubfx	r0, r0, #8, #12
   21ff8:	bic	r1, r1, #15
   21ffc:	orrs	r0, r1, r0
   22000:	mov	r0, r5
   22004:	bne	22044 <acl_create_entry@plt+0x1cdc0>
   22008:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
   2200c:	cmp	r0, #0
   22010:	ble	220d0 <acl_create_entry@plt+0x1ce4c>
   22014:	mov	r0, r5
   22018:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
   2201c:	ldr	r2, [pc, #252]	; 22120 <acl_create_entry@plt+0x1ce9c>
   22020:	mov	r1, #1
   22024:	add	r2, pc, r2
   22028:	mov	r3, r0
   2202c:	add	r0, r5, #60	; 0x3c
   22030:	bl	4bf4 <__asprintf_chk@plt>
   22034:	cmp	r0, #0
   22038:	blt	220c4 <acl_create_entry@plt+0x1ce40>
   2203c:	ldr	r4, [r5, #60]	; 0x3c
   22040:	b	21fd0 <acl_create_entry@plt+0x1cd4c>
   22044:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   22048:	ldr	r1, [pc, #212]	; 22124 <acl_create_entry@plt+0x1cea0>
   2204c:	add	r8, r5, #60	; 0x3c
   22050:	add	r1, pc, r1
   22054:	bl	520c <strcmp@plt>
   22058:	cmp	r0, #0
   2205c:	mov	r0, r5
   22060:	movne	r6, #99	; 0x63
   22064:	moveq	r6, #98	; 0x62
   22068:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   2206c:	bic	r1, r1, #4080	; 0xff0
   22070:	ubfx	r7, r0, #8, #12
   22074:	bic	r1, r1, #15
   22078:	mov	r0, r5
   2207c:	orr	r7, r1, r7
   22080:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   22084:	str	r7, [sp]
   22088:	mov	r3, r6
   2208c:	mov	r2, r0
   22090:	mov	r0, r8
   22094:	lsr	ip, r2, #12
   22098:	uxtb	lr, r2
   2209c:	orr	ip, ip, r1, lsl #20
   220a0:	ldr	r2, [pc, #128]	; 22128 <acl_create_entry@plt+0x1cea4>
   220a4:	bic	ip, ip, #255	; 0xff
   220a8:	mov	r1, #1
   220ac:	orr	ip, ip, lr
   220b0:	add	r2, pc, r2
   220b4:	str	ip, [sp, #4]
   220b8:	bl	4bf4 <__asprintf_chk@plt>
   220bc:	cmp	r0, #0
   220c0:	bge	2203c <acl_create_entry@plt+0x1cdb8>
   220c4:	mov	r3, #0
   220c8:	str	r3, [r5, #60]	; 0x3c
   220cc:	b	21fd0 <acl_create_entry@plt+0x1cd4c>
   220d0:	ldr	r0, [r5, #12]
   220d4:	mov	r1, #47	; 0x2f
   220d8:	bl	4aa4 <strrchr@plt>
   220dc:	subs	r6, r0, #0
   220e0:	beq	22118 <acl_create_entry@plt+0x1ce94>
   220e4:	mov	r0, r5
   220e8:	add	r6, r6, #1
   220ec:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   220f0:	ldr	r2, [pc, #52]	; 2212c <acl_create_entry@plt+0x1cea8>
   220f4:	str	r6, [sp]
   220f8:	mov	r1, #1
   220fc:	add	r2, pc, r2
   22100:	mov	r3, r0
   22104:	add	r0, r5, #60	; 0x3c
   22108:	bl	4bf4 <__asprintf_chk@plt>
   2210c:	cmp	r0, #0
   22110:	bge	2203c <acl_create_entry@plt+0x1cdb8>
   22114:	b	220c4 <acl_create_entry@plt+0x1ce40>
   22118:	mov	r0, #0
   2211c:	b	21fd4 <acl_create_entry@plt+0x1cd50>
   22120:	andeq	r7, r2, r8, asr r2
   22124:	andeq	r0, r2, r4, asr #31
   22128:	andeq	r7, r2, r4, asr #3
   2212c:	andeq	r7, r2, r4, lsl #3
   22130:	push	{r4, lr}
   22134:	subs	r4, r0, #0
   22138:	beq	22164 <acl_create_entry@plt+0x1cee0>
   2213c:	ldrb	r3, [r4, #266]	; 0x10a
   22140:	cmp	r3, #0
   22144:	beq	22150 <acl_create_entry@plt+0x1cecc>
   22148:	ldr	r0, [r4, #44]	; 0x2c
   2214c:	pop	{r4, pc}
   22150:	mov	r3, #1
   22154:	strb	r3, [r4, #266]	; 0x10a
   22158:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   2215c:	ldr	r0, [r4, #44]	; 0x2c
   22160:	pop	{r4, pc}
   22164:	mov	r0, r4
   22168:	pop	{r4, pc}
   2216c:	push	{r4, r5, r6, lr}
   22170:	subs	r5, r1, #0
   22174:	mov	r6, r2
   22178:	beq	221f8 <acl_create_entry@plt+0x1cf74>
   2217c:	bl	217cc <acl_create_entry@plt+0x1c548>
   22180:	subs	r4, r0, #0
   22184:	beq	221e0 <acl_create_entry@plt+0x1cf5c>
   22188:	mov	r0, r4
   2218c:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   22190:	mov	r1, r5
   22194:	cmp	r0, #0
   22198:	beq	221d0 <acl_create_entry@plt+0x1cf4c>
   2219c:	bl	520c <strcmp@plt>
   221a0:	cmp	r0, #0
   221a4:	mov	r0, r4
   221a8:	bne	221d0 <acl_create_entry@plt+0x1cf4c>
   221ac:	cmp	r6, #0
   221b0:	beq	221f0 <acl_create_entry@plt+0x1cf6c>
   221b4:	bl	22130 <acl_create_entry@plt+0x1ceac>
   221b8:	mov	r1, r6
   221bc:	cmp	r0, #0
   221c0:	beq	221d0 <acl_create_entry@plt+0x1cf4c>
   221c4:	bl	520c <strcmp@plt>
   221c8:	cmp	r0, #0
   221cc:	beq	221f0 <acl_create_entry@plt+0x1cf6c>
   221d0:	mov	r0, r4
   221d4:	bl	217cc <acl_create_entry@plt+0x1c548>
   221d8:	subs	r4, r0, #0
   221dc:	bne	22188 <acl_create_entry@plt+0x1cf04>
   221e0:	bl	5248 <__errno_location@plt>
   221e4:	mov	r4, #0
   221e8:	mov	r3, #2
   221ec:	str	r3, [r0]
   221f0:	mov	r0, r4
   221f4:	pop	{r4, r5, r6, pc}
   221f8:	bl	5248 <__errno_location@plt>
   221fc:	mov	r4, r5
   22200:	mov	r3, #22
   22204:	str	r3, [r0]
   22208:	b	221f0 <acl_create_entry@plt+0x1cf6c>
   2220c:	push	{r4, lr}
   22210:	mov	r4, r0
   22214:	ldrb	r3, [r0, #271]	; 0x10f
   22218:	cmp	r3, #0
   2221c:	bne	22224 <acl_create_entry@plt+0x1cfa0>
   22220:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   22224:	ldr	r0, [r4, #28]
   22228:	pop	{r4, pc}
   2222c:	push	{r4, lr}
   22230:	mov	r4, r0
   22234:	ldrb	r3, [r0, #271]	; 0x10f
   22238:	cmp	r3, #0
   2223c:	bne	22244 <acl_create_entry@plt+0x1cfc0>
   22240:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   22244:	ldr	r0, [r4, #32]
   22248:	pop	{r4, pc}
   2224c:	push	{r4, lr}
   22250:	mov	r4, r0
   22254:	ldrb	r3, [r0, #271]	; 0x10f
   22258:	cmp	r3, #0
   2225c:	bne	22264 <acl_create_entry@plt+0x1cfe0>
   22260:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   22264:	ldr	r0, [r4, #36]	; 0x24
   22268:	pop	{r4, pc}
   2226c:	push	{r4, lr}
   22270:	subs	r4, r0, #0
   22274:	beq	222a4 <acl_create_entry@plt+0x1d020>
   22278:	ldr	r3, [r4, #24]
   2227c:	cmp	r3, #0
   22280:	beq	2228c <acl_create_entry@plt+0x1d008>
   22284:	mov	r0, r3
   22288:	pop	{r4, pc}
   2228c:	ldrb	r2, [r4, #271]	; 0x10f
   22290:	cmp	r2, #0
   22294:	bne	22284 <acl_create_entry@plt+0x1d000>
   22298:	bl	21d08 <acl_create_entry@plt+0x1ca84>
   2229c:	ldr	r3, [r4, #24]
   222a0:	b	22284 <acl_create_entry@plt+0x1d000>
   222a4:	mov	r0, r4
   222a8:	pop	{r4, pc}
   222ac:	ldr	ip, [pc, #220]	; 22390 <acl_create_entry@plt+0x1d10c>
   222b0:	ldr	r1, [pc, #220]	; 22394 <acl_create_entry@plt+0x1d110>
   222b4:	add	ip, pc, ip
   222b8:	push	{r4, r5, r6, r7, r8, r9, lr}
   222bc:	sub	sp, sp, #52	; 0x34
   222c0:	ldr	r8, [ip, r1]
   222c4:	add	r4, sp, #12
   222c8:	mov	r7, r3
   222cc:	ldr	r9, [pc, #196]	; 22398 <acl_create_entry@plt+0x1d114>
   222d0:	bic	r3, r3, #4080	; 0xff0
   222d4:	mov	r6, r2
   222d8:	ldr	lr, [r8]
   222dc:	mov	r5, r0
   222e0:	mov	r1, #32
   222e4:	ubfx	r0, r6, #8, #12
   222e8:	bic	r2, r3, #15
   222ec:	str	r6, [r5, #240]	; 0xf0
   222f0:	mov	r3, r1
   222f4:	orr	r2, r2, r0
   222f8:	str	r7, [r5, #244]	; 0xf4
   222fc:	add	r9, pc, r9
   22300:	str	r2, [sp, #4]
   22304:	mov	r0, r4
   22308:	mov	r2, #1
   2230c:	str	r9, [sp]
   22310:	str	lr, [sp, #44]	; 0x2c
   22314:	bl	4e4c <__snprintf_chk@plt>
   22318:	ldr	r1, [pc, #124]	; 2239c <acl_create_entry@plt+0x1d118>
   2231c:	mov	r2, r4
   22320:	mov	r0, r5
   22324:	add	r1, pc, r1
   22328:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   2232c:	lsr	r3, r6, #12
   22330:	orr	r3, r3, r7, lsl #20
   22334:	mov	r1, #32
   22338:	uxtb	r6, r6
   2233c:	bic	r3, r3, #255	; 0xff
   22340:	orr	r3, r3, r6
   22344:	mov	r2, #1
   22348:	str	r3, [sp, #4]
   2234c:	mov	r0, r4
   22350:	mov	r3, r1
   22354:	str	r9, [sp]
   22358:	bl	4e4c <__snprintf_chk@plt>
   2235c:	ldr	r1, [pc, #60]	; 223a0 <acl_create_entry@plt+0x1d11c>
   22360:	mov	r2, r4
   22364:	mov	r0, r5
   22368:	add	r1, pc, r1
   2236c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   22370:	ldr	r2, [sp, #44]	; 0x2c
   22374:	ldr	r3, [r8]
   22378:	mov	r0, #0
   2237c:	cmp	r2, r3
   22380:	bne	2238c <acl_create_entry@plt+0x1d108>
   22384:	add	sp, sp, #52	; 0x34
   22388:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2238c:	bl	4f6c <__stack_chk_fail@plt>
   22390:	andeq	r8, r4, ip, asr #18
   22394:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22398:	andeq	sp, r2, r8, asr #22
   2239c:	andeq	r1, r2, r4, lsl #28
   223a0:	andeq	r1, r2, r8, asr #27
   223a4:	push	{r4, r5, r6, r7, r8, lr}
   223a8:	mov	r8, r0
   223ac:	ldr	r3, [r0, #256]	; 0x100
   223b0:	cmp	r3, #0
   223b4:	ble	223fc <acl_create_entry@plt+0x1d178>
   223b8:	ldr	ip, [r0, #260]	; 0x104
   223bc:	bic	r5, r3, #4080	; 0xff0
   223c0:	ubfx	r3, r3, #0, #12
   223c4:	bic	r5, r5, #15
   223c8:	bic	r1, ip, #255	; 0xff
   223cc:	mov	r4, #0
   223d0:	uxtb	ip, ip
   223d4:	lsl	r6, r1, #12
   223d8:	orr	r2, ip, r3, lsl #8
   223dc:	lsr	r7, r1, #20
   223e0:	orr	r4, r4, r6
   223e4:	orr	r5, r5, r7
   223e8:	orr	r6, r4, r2
   223ec:	mov	r3, r5
   223f0:	mov	r2, r6
   223f4:	mov	r7, r5
   223f8:	bl	222ac <acl_create_entry@plt+0x1d028>
   223fc:	ldr	r2, [r8, #12]
   22400:	mov	r3, #0
   22404:	str	r3, [r8, #256]	; 0x100
   22408:	cmp	r2, r3
   2240c:	str	r3, [r8, #260]	; 0x104
   22410:	beq	22428 <acl_create_entry@plt+0x1d1a4>
   22414:	ldr	r3, [r8, #40]	; 0x28
   22418:	cmp	r3, #0
   2241c:	movne	r0, #0
   22420:	mvneq	r0, #21
   22424:	pop	{r4, r5, r6, r7, r8, pc}
   22428:	mvn	r0, #21
   2242c:	pop	{r4, r5, r6, r7, r8, pc}
   22430:	ldr	ip, [pc, #128]	; 224b8 <acl_create_entry@plt+0x1d234>
   22434:	mov	r1, #32
   22438:	push	{r4, r5, r6, r7, r8, lr}
   2243c:	add	ip, pc, ip
   22440:	ldr	r6, [pc, #116]	; 224bc <acl_create_entry@plt+0x1d238>
   22444:	sub	sp, sp, #56	; 0x38
   22448:	mov	r8, r0
   2244c:	mov	r4, r2
   22450:	mov	r5, r3
   22454:	add	r7, sp, #20
   22458:	ldr	r6, [ip, r6]
   2245c:	mov	r3, r1
   22460:	strd	r4, [r8, #224]	; 0xe0
   22464:	mov	r2, #1
   22468:	strd	r4, [sp, #8]
   2246c:	mov	r0, r7
   22470:	ldr	ip, [r6]
   22474:	ldr	lr, [pc, #68]	; 224c0 <acl_create_entry@plt+0x1d23c>
   22478:	add	lr, pc, lr
   2247c:	str	lr, [sp]
   22480:	str	ip, [sp, #52]	; 0x34
   22484:	bl	4e4c <__snprintf_chk@plt>
   22488:	ldr	r1, [pc, #52]	; 224c4 <acl_create_entry@plt+0x1d240>
   2248c:	mov	r2, r7
   22490:	mov	r0, r8
   22494:	add	r1, pc, r1
   22498:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   2249c:	ldr	r2, [sp, #52]	; 0x34
   224a0:	ldr	r3, [r6]
   224a4:	cmp	r2, r3
   224a8:	bne	224b4 <acl_create_entry@plt+0x1d230>
   224ac:	add	sp, sp, #56	; 0x38
   224b0:	pop	{r4, r5, r6, r7, r8, pc}
   224b4:	bl	4f6c <__stack_chk_fail@plt>
   224b8:	andeq	r8, r4, r4, asr #15
   224bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   224c0:	andeq	r6, r2, r0, lsl lr
   224c4:	strdeq	r6, [r2], -ip
   224c8:	push	{r3, r4, r5, lr}
   224cc:	mov	r5, r1
   224d0:	mov	r4, r0
   224d4:	ldr	r0, [r0, #52]	; 0x34
   224d8:	bl	4b7c <free@plt>
   224dc:	mov	r0, r5
   224e0:	bl	51c4 <__strdup@plt>
   224e4:	cmp	r0, #0
   224e8:	mov	r2, r0
   224ec:	str	r0, [r4, #52]	; 0x34
   224f0:	beq	2250c <acl_create_entry@plt+0x1d288>
   224f4:	ldr	r1, [pc, #24]	; 22514 <acl_create_entry@plt+0x1d290>
   224f8:	mov	r0, r4
   224fc:	add	r1, pc, r1
   22500:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   22504:	mov	r0, #0
   22508:	pop	{r3, r4, r5, pc}
   2250c:	mvn	r0, #11
   22510:	pop	{r3, r4, r5, pc}
   22514:	andeq	r0, r2, r0, lsr #29
   22518:	ldr	r3, [pc, #1452]	; 22acc <acl_create_entry@plt+0x1d848>
   2251c:	mov	r2, #8
   22520:	ldr	ip, [pc, #1448]	; 22ad0 <acl_create_entry@plt+0x1d84c>
   22524:	add	r3, pc, r3
   22528:	push	{r4, r5, r6, r7, r8, r9, lr}
   2252c:	mov	r4, r1
   22530:	ldr	r6, [r3, ip]
   22534:	sub	sp, sp, #1040	; 0x410
   22538:	ldr	r1, [pc, #1428]	; 22ad4 <acl_create_entry@plt+0x1d850>
   2253c:	sub	sp, sp, #12
   22540:	mov	r7, r0
   22544:	mov	r0, r4
   22548:	ldr	r3, [r6]
   2254c:	add	r1, pc, r1
   22550:	str	r3, [sp, #1044]	; 0x414
   22554:	bl	5164 <strncmp@plt>
   22558:	cmp	r0, #0
   2255c:	bne	225ac <acl_create_entry@plt+0x1d328>
   22560:	adds	r3, r4, #8
   22564:	beq	225ac <acl_create_entry@plt+0x1d328>
   22568:	add	r4, sp, #20
   2256c:	ldr	r2, [pc, #1380]	; 22ad8 <acl_create_entry@plt+0x1d854>
   22570:	str	r0, [sp]
   22574:	mov	r1, #1024	; 0x400
   22578:	add	r2, pc, r2
   2257c:	mov	r0, r4
   22580:	bl	37580 <acl_create_entry@plt+0x322fc>
   22584:	mov	r0, r7
   22588:	mov	r1, r4
   2258c:	bl	20f80 <acl_create_entry@plt+0x1bcfc>
   22590:	ldr	r2, [sp, #1044]	; 0x414
   22594:	ldr	r3, [r6]
   22598:	cmp	r2, r3
   2259c:	bne	227e8 <acl_create_entry@plt+0x1d564>
   225a0:	add	sp, sp, #1040	; 0x410
   225a4:	add	sp, sp, #12
   225a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   225ac:	ldr	r1, [pc, #1320]	; 22adc <acl_create_entry@plt+0x1d858>
   225b0:	mov	r0, r4
   225b4:	mov	r2, #10
   225b8:	add	r1, pc, r1
   225bc:	bl	5164 <strncmp@plt>
   225c0:	cmp	r0, #0
   225c4:	bne	225dc <acl_create_entry@plt+0x1d358>
   225c8:	adds	r1, r4, #10
   225cc:	beq	225dc <acl_create_entry@plt+0x1d358>
   225d0:	mov	r0, r7
   225d4:	bl	20d60 <acl_create_entry@plt+0x1badc>
   225d8:	b	22590 <acl_create_entry@plt+0x1d30c>
   225dc:	ldr	r1, [pc, #1276]	; 22ae0 <acl_create_entry@plt+0x1d85c>
   225e0:	mov	r0, r4
   225e4:	mov	r2, #8
   225e8:	add	r1, pc, r1
   225ec:	bl	5164 <strncmp@plt>
   225f0:	cmp	r0, #0
   225f4:	bne	2260c <acl_create_entry@plt+0x1d388>
   225f8:	adds	r1, r4, #8
   225fc:	beq	2260c <acl_create_entry@plt+0x1d388>
   22600:	mov	r0, r7
   22604:	bl	21824 <acl_create_entry@plt+0x1c5a0>
   22608:	b	22590 <acl_create_entry@plt+0x1d30c>
   2260c:	ldr	r1, [pc, #1232]	; 22ae4 <acl_create_entry@plt+0x1d860>
   22610:	mov	r0, r4
   22614:	mov	r2, #8
   22618:	add	r1, pc, r1
   2261c:	bl	5164 <strncmp@plt>
   22620:	cmp	r0, #0
   22624:	bne	2263c <acl_create_entry@plt+0x1d3b8>
   22628:	adds	r1, r4, #8
   2262c:	beq	2263c <acl_create_entry@plt+0x1d3b8>
   22630:	mov	r0, r7
   22634:	bl	2187c <acl_create_entry@plt+0x1c5f8>
   22638:	b	22590 <acl_create_entry@plt+0x1d30c>
   2263c:	ldr	r1, [pc, #1188]	; 22ae8 <acl_create_entry@plt+0x1d864>
   22640:	mov	r0, r4
   22644:	mov	r2, #9
   22648:	add	r1, pc, r1
   2264c:	bl	5164 <strncmp@plt>
   22650:	subs	r5, r0, #0
   22654:	bne	226b8 <acl_create_entry@plt+0x1d434>
   22658:	adds	r2, r4, #9
   2265c:	beq	226b8 <acl_create_entry@plt+0x1d434>
   22660:	add	r4, sp, #20
   22664:	mov	r1, #1024	; 0x400
   22668:	mov	r0, r4
   2266c:	bl	3752c <acl_create_entry@plt+0x322a8>
   22670:	b	22688 <acl_create_entry@plt+0x1d404>
   22674:	mov	r1, r4
   22678:	strb	r5, [r0]
   2267c:	add	r4, r0, #1
   22680:	mov	r0, r7
   22684:	bl	206e0 <acl_create_entry@plt+0x1b45c>
   22688:	mov	r0, r4
   2268c:	mov	r1, #32
   22690:	bl	49e4 <strchr@plt>
   22694:	cmp	r0, #0
   22698:	bne	22674 <acl_create_entry@plt+0x1d3f0>
   2269c:	ldrb	r3, [r4]
   226a0:	cmp	r3, #0
   226a4:	beq	22590 <acl_create_entry@plt+0x1d30c>
   226a8:	mov	r0, r7
   226ac:	mov	r1, r4
   226b0:	bl	206e0 <acl_create_entry@plt+0x1b45c>
   226b4:	b	22590 <acl_create_entry@plt+0x1d30c>
   226b8:	ldr	r1, [pc, #1068]	; 22aec <acl_create_entry@plt+0x1d868>
   226bc:	mov	r0, r4
   226c0:	mov	r2, #5
   226c4:	add	r1, pc, r1
   226c8:	bl	5164 <strncmp@plt>
   226cc:	subs	r9, r0, #0
   226d0:	bne	22750 <acl_create_entry@plt+0x1d4cc>
   226d4:	adds	r2, r4, #5
   226d8:	beq	22750 <acl_create_entry@plt+0x1d4cc>
   226dc:	add	r4, sp, #20
   226e0:	mov	r1, #1024	; 0x400
   226e4:	mov	r0, r4
   226e8:	bl	3752c <acl_create_entry@plt+0x322a8>
   226ec:	mov	r0, r4
   226f0:	mov	r1, #58	; 0x3a
   226f4:	bl	49e4 <strchr@plt>
   226f8:	cmp	r0, #0
   226fc:	beq	22590 <acl_create_entry@plt+0x1d30c>
   22700:	ldrb	r3, [r0, #1]
   22704:	add	r5, r0, #1
   22708:	cmp	r3, #0
   2270c:	bne	22738 <acl_create_entry@plt+0x1d4b4>
   22710:	b	22590 <acl_create_entry@plt+0x1d30c>
   22714:	mov	r4, r8
   22718:	mov	r1, r5
   2271c:	strb	r9, [r4], #1
   22720:	mov	r0, r7
   22724:	bl	20714 <acl_create_entry@plt+0x1b490>
   22728:	ldrb	r3, [r8, #1]
   2272c:	cmp	r3, #0
   22730:	beq	22590 <acl_create_entry@plt+0x1d30c>
   22734:	mov	r5, r4
   22738:	mov	r0, r5
   2273c:	mov	r1, #58	; 0x3a
   22740:	bl	49e4 <strchr@plt>
   22744:	subs	r8, r0, #0
   22748:	bne	22714 <acl_create_entry@plt+0x1d490>
   2274c:	b	22590 <acl_create_entry@plt+0x1d30c>
   22750:	ldr	r1, [pc, #920]	; 22af0 <acl_create_entry@plt+0x1d86c>
   22754:	mov	r0, r4
   22758:	mov	r2, #17
   2275c:	add	r1, pc, r1
   22760:	bl	5164 <strncmp@plt>
   22764:	subs	r1, r0, #0
   22768:	bne	22794 <acl_create_entry@plt+0x1d510>
   2276c:	cmn	r4, #17
   22770:	beq	22794 <acl_create_entry@plt+0x1d510>
   22774:	add	r0, r4, #19
   22778:	mov	r2, #10
   2277c:	bl	4b64 <strtoull@plt>
   22780:	mov	r2, r0
   22784:	mov	r3, r1
   22788:	mov	r0, r7
   2278c:	bl	22430 <acl_create_entry@plt+0x1d1ac>
   22790:	b	22590 <acl_create_entry@plt+0x1d30c>
   22794:	ldr	r1, [pc, #856]	; 22af4 <acl_create_entry@plt+0x1d870>
   22798:	mov	r0, r4
   2279c:	add	r1, pc, r1
   227a0:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   227a4:	cmp	r0, #0
   227a8:	beq	227ec <acl_create_entry@plt+0x1d568>
   227ac:	ldr	r0, [r7, #48]	; 0x30
   227b0:	bl	4b7c <free@plt>
   227b4:	add	r0, r4, #7
   227b8:	bl	51c4 <__strdup@plt>
   227bc:	cmp	r0, #0
   227c0:	mov	r2, r0
   227c4:	str	r0, [r7, #48]	; 0x30
   227c8:	beq	22590 <acl_create_entry@plt+0x1d30c>
   227cc:	ldr	r1, [pc, #804]	; 22af8 <acl_create_entry@plt+0x1d874>
   227d0:	mov	r3, #1
   227d4:	mov	r0, r7
   227d8:	strb	r3, [r7, #270]	; 0x10e
   227dc:	add	r1, pc, r1
   227e0:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   227e4:	b	22590 <acl_create_entry@plt+0x1d30c>
   227e8:	bl	4f6c <__stack_chk_fail@plt>
   227ec:	ldr	r1, [pc, #776]	; 22afc <acl_create_entry@plt+0x1d878>
   227f0:	mov	r0, r4
   227f4:	add	r1, pc, r1
   227f8:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   227fc:	subs	r8, r0, #0
   22800:	beq	22814 <acl_create_entry@plt+0x1d590>
   22804:	mov	r0, r7
   22808:	add	r1, r4, #7
   2280c:	bl	224c8 <acl_create_entry@plt+0x1d244>
   22810:	b	22590 <acl_create_entry@plt+0x1d30c>
   22814:	ldr	r1, [pc, #740]	; 22b00 <acl_create_entry@plt+0x1d87c>
   22818:	mov	r0, r4
   2281c:	add	r1, pc, r1
   22820:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   22824:	subs	r5, r0, #0
   22828:	beq	22844 <acl_create_entry@plt+0x1d5c0>
   2282c:	add	r0, r4, #6
   22830:	mov	r1, r8
   22834:	mov	r2, #10
   22838:	bl	4b64 <strtoull@plt>
   2283c:	str	r0, [r7, #256]	; 0x100
   22840:	b	22590 <acl_create_entry@plt+0x1d30c>
   22844:	ldr	r1, [pc, #696]	; 22b04 <acl_create_entry@plt+0x1d880>
   22848:	mov	r0, r4
   2284c:	add	r1, pc, r1
   22850:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   22854:	cmp	r0, #0
   22858:	beq	22874 <acl_create_entry@plt+0x1d5f0>
   2285c:	add	r0, r4, #6
   22860:	mov	r1, r5
   22864:	mov	r2, #10
   22868:	bl	4b64 <strtoull@plt>
   2286c:	str	r0, [r7, #260]	; 0x104
   22870:	b	22590 <acl_create_entry@plt+0x1d30c>
   22874:	ldr	r1, [pc, #652]	; 22b08 <acl_create_entry@plt+0x1d884>
   22878:	mov	r0, r4
   2287c:	add	r1, pc, r1
   22880:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   22884:	subs	r8, r0, #0
   22888:	beq	228c0 <acl_create_entry@plt+0x1d63c>
   2288c:	ldr	r0, [r7, #56]	; 0x38
   22890:	bl	4b7c <free@plt>
   22894:	add	r0, r4, #12
   22898:	bl	51c4 <__strdup@plt>
   2289c:	cmp	r0, #0
   228a0:	mov	r2, r0
   228a4:	str	r0, [r7, #56]	; 0x38
   228a8:	beq	22590 <acl_create_entry@plt+0x1d30c>
   228ac:	ldr	r1, [pc, #600]	; 22b0c <acl_create_entry@plt+0x1d888>
   228b0:	mov	r0, r7
   228b4:	add	r1, pc, r1
   228b8:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   228bc:	b	22590 <acl_create_entry@plt+0x1d30c>
   228c0:	ldr	r1, [pc, #584]	; 22b10 <acl_create_entry@plt+0x1d88c>
   228c4:	mov	r0, r4
   228c8:	add	r1, pc, r1
   228cc:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   228d0:	subs	r5, r0, #0
   228d4:	beq	22934 <acl_create_entry@plt+0x1d6b0>
   228d8:	add	r0, r4, #7
   228dc:	mov	r1, r8
   228e0:	mov	r2, #10
   228e4:	add	r8, sp, #20
   228e8:	bl	4b64 <strtoull@plt>
   228ec:	ldr	r2, [pc, #544]	; 22b14 <acl_create_entry@plt+0x1d890>
   228f0:	add	r2, pc, r2
   228f4:	mov	r5, r1
   228f8:	mov	r1, #32
   228fc:	mov	r4, r0
   22900:	mov	r3, r1
   22904:	strd	r4, [r7, #216]	; 0xd8
   22908:	mov	r0, r8
   2290c:	str	r2, [sp]
   22910:	mov	r2, #1
   22914:	strd	r4, [sp, #8]
   22918:	bl	4e4c <__snprintf_chk@plt>
   2291c:	ldr	r1, [pc, #500]	; 22b18 <acl_create_entry@plt+0x1d894>
   22920:	mov	r0, r7
   22924:	mov	r2, r8
   22928:	add	r1, pc, r1
   2292c:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   22930:	b	22590 <acl_create_entry@plt+0x1d30c>
   22934:	ldr	r1, [pc, #480]	; 22b1c <acl_create_entry@plt+0x1d898>
   22938:	mov	r0, r4
   2293c:	add	r1, pc, r1
   22940:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   22944:	subs	r8, r0, #0
   22948:	beq	2296c <acl_create_entry@plt+0x1d6e8>
   2294c:	add	r0, r4, #8
   22950:	mov	r1, r5
   22954:	mov	r2, #10
   22958:	bl	4b64 <strtoull@plt>
   2295c:	mov	r1, r0
   22960:	mov	r0, r7
   22964:	bl	21914 <acl_create_entry@plt+0x1c690>
   22968:	b	22590 <acl_create_entry@plt+0x1d30c>
   2296c:	ldr	r1, [pc, #428]	; 22b20 <acl_create_entry@plt+0x1d89c>
   22970:	mov	r0, r4
   22974:	add	r1, pc, r1
   22978:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   2297c:	subs	r5, r0, #0
   22980:	beq	229dc <acl_create_entry@plt+0x1d758>
   22984:	mov	r1, r8
   22988:	add	r0, r4, #8
   2298c:	mov	r2, #8
   22990:	add	r4, sp, #20
   22994:	bl	4d20 <strtoul@plt>
   22998:	ldr	r2, [pc, #388]	; 22b24 <acl_create_entry@plt+0x1d8a0>
   2299c:	mov	r1, #32
   229a0:	add	r2, pc, r2
   229a4:	str	r0, [r7, #28]
   229a8:	mov	r3, r0
   229ac:	str	r2, [sp]
   229b0:	mov	r0, r4
   229b4:	str	r3, [sp, #4]
   229b8:	mov	r2, #1
   229bc:	mov	r3, r1
   229c0:	bl	4e4c <__snprintf_chk@plt>
   229c4:	ldr	r1, [pc, #348]	; 22b28 <acl_create_entry@plt+0x1d8a4>
   229c8:	mov	r0, r7
   229cc:	mov	r2, r4
   229d0:	add	r1, pc, r1
   229d4:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   229d8:	b	22590 <acl_create_entry@plt+0x1d30c>
   229dc:	ldr	r1, [pc, #328]	; 22b2c <acl_create_entry@plt+0x1d8a8>
   229e0:	mov	r0, r4
   229e4:	add	r1, pc, r1
   229e8:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   229ec:	cmp	r0, #0
   229f0:	beq	22a4c <acl_create_entry@plt+0x1d7c8>
   229f4:	mov	r1, r5
   229f8:	add	r0, r4, #7
   229fc:	mov	r2, #10
   22a00:	add	r4, sp, #20
   22a04:	bl	4d20 <strtoul@plt>
   22a08:	ldr	r2, [pc, #288]	; 22b30 <acl_create_entry@plt+0x1d8ac>
   22a0c:	mov	r1, #32
   22a10:	add	r2, pc, r2
   22a14:	str	r0, [r7, #32]
   22a18:	mov	r3, r0
   22a1c:	str	r2, [sp]
   22a20:	mov	r0, r4
   22a24:	str	r3, [sp, #4]
   22a28:	mov	r2, #1
   22a2c:	mov	r3, r1
   22a30:	bl	4e4c <__snprintf_chk@plt>
   22a34:	ldr	r1, [pc, #248]	; 22b34 <acl_create_entry@plt+0x1d8b0>
   22a38:	mov	r0, r7
   22a3c:	mov	r2, r4
   22a40:	add	r1, pc, r1
   22a44:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   22a48:	b	22590 <acl_create_entry@plt+0x1d30c>
   22a4c:	ldr	r1, [pc, #228]	; 22b38 <acl_create_entry@plt+0x1d8b4>
   22a50:	mov	r0, r4
   22a54:	add	r1, pc, r1
   22a58:	bl	1fe84 <acl_create_entry@plt+0x1ac00>
   22a5c:	cmp	r0, #0
   22a60:	beq	22abc <acl_create_entry@plt+0x1d838>
   22a64:	add	r0, r4, #7
   22a68:	mov	r1, #0
   22a6c:	mov	r2, #10
   22a70:	add	r4, sp, #20
   22a74:	bl	4d20 <strtoul@plt>
   22a78:	ldr	r2, [pc, #188]	; 22b3c <acl_create_entry@plt+0x1d8b8>
   22a7c:	mov	r1, #32
   22a80:	add	r2, pc, r2
   22a84:	str	r0, [r7, #36]	; 0x24
   22a88:	mov	r3, r0
   22a8c:	str	r2, [sp]
   22a90:	mov	r0, r4
   22a94:	str	r3, [sp, #4]
   22a98:	mov	r2, #1
   22a9c:	mov	r3, r1
   22aa0:	bl	4e4c <__snprintf_chk@plt>
   22aa4:	ldr	r1, [pc, #148]	; 22b40 <acl_create_entry@plt+0x1d8bc>
   22aa8:	mov	r0, r7
   22aac:	mov	r2, r4
   22ab0:	add	r1, pc, r1
   22ab4:	bl	20d1c <acl_create_entry@plt+0x1ba98>
   22ab8:	b	22590 <acl_create_entry@plt+0x1d30c>
   22abc:	mov	r0, r7
   22ac0:	mov	r1, r4
   22ac4:	bl	219ac <acl_create_entry@plt+0x1c728>
   22ac8:	b	22590 <acl_create_entry@plt+0x1d30c>
   22acc:	ldrdeq	r8, [r4], -ip
   22ad0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22ad4:	andeq	r6, r2, r8, asr sp
   22ad8:	andeq	sp, r1, r8, asr #26
   22adc:	strdeq	r6, [r2], -r8
   22ae0:	andeq	r6, r2, r4, asr #24
   22ae4:	andeq	r6, r2, ip, lsr #24
   22ae8:	andeq	r6, r2, r4, ror ip
   22aec:	andeq	r6, r2, r4, lsl #24
   22af0:	andeq	r6, r2, r4, ror fp
   22af4:	andeq	r6, r2, r8, asr #22
   22af8:	andeq	r0, r2, r0, lsr sp
   22afc:	strdeq	r6, [r2], -r8
   22b00:	andeq	r6, r2, r4, lsr sl
   22b04:	andeq	r6, r2, ip, lsl #20
   22b08:	andeq	r6, r2, r8, ror sl
   22b0c:	andeq	r6, r2, r0, asr sl
   22b10:	andeq	r6, r2, r8, asr #20
   22b14:	muleq	r2, r8, r9
   22b18:	strdeq	r6, [r2], -r0
   22b1c:	strdeq	r6, [r2], -ip
   22b20:	andeq	r6, r2, ip, ror #17
   22b24:	andeq	r6, r2, r0, lsl #19
   22b28:	andeq	r6, r2, r4, asr r9
   22b2c:	andeq	r6, r2, r8, asr #18
   22b30:	andeq	sp, r2, r4, lsr r4
   22b34:	strdeq	r6, [r2], -r4
   22b38:	andeq	r6, r2, r8, ror #17
   22b3c:	andeq	sp, r2, r4, asr #7
   22b40:	muleq	r2, r4, r8
   22b44:	cmp	r0, #0
   22b48:	push	{r4, lr}
   22b4c:	mov	r4, r1
   22b50:	beq	22b70 <acl_create_entry@plt+0x1d8ec>
   22b54:	cmp	r1, #0
   22b58:	beq	22b70 <acl_create_entry@plt+0x1d8ec>
   22b5c:	bl	20b1c <acl_create_entry@plt+0x1b898>
   22b60:	mov	r1, r4
   22b64:	bl	24954 <acl_create_entry@plt+0x1f6d0>
   22b68:	pop	{r4, lr}
   22b6c:	b	249a0 <acl_create_entry@plt+0x1f71c>
   22b70:	mov	r0, #0
   22b74:	pop	{r4, pc}
   22b78:	ldr	r3, [pc, #376]	; 22cf8 <acl_create_entry@plt+0x1da74>
   22b7c:	ldr	r2, [pc, #376]	; 22cfc <acl_create_entry@plt+0x1da78>
   22b80:	add	r3, pc, r3
   22b84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22b88:	sub	sp, sp, #28
   22b8c:	ldr	r2, [r3, r2]
   22b90:	mov	r7, r0
   22b94:	ldr	r0, [r0, #68]	; 0x44
   22b98:	ldr	r3, [r2]
   22b9c:	str	r2, [sp, #12]
   22ba0:	str	r3, [sp, #20]
   22ba4:	bl	4b7c <free@plt>
   22ba8:	mov	r3, #0
   22bac:	mov	r0, #4096	; 0x1000
   22bb0:	str	r3, [r7, #72]	; 0x48
   22bb4:	bl	4f24 <malloc@plt>
   22bb8:	cmp	r0, #0
   22bbc:	mov	r4, r0
   22bc0:	str	r0, [r7, #68]	; 0x44
   22bc4:	beq	22cec <acl_create_entry@plt+0x1da68>
   22bc8:	ldr	r3, [r7, #64]	; 0x40
   22bcc:	cmp	r3, #0
   22bd0:	beq	22cd8 <acl_create_entry@plt+0x1da54>
   22bd4:	mov	r0, r7
   22bd8:	str	r4, [sp, #16]
   22bdc:	bl	20b1c <acl_create_entry@plt+0x1b898>
   22be0:	subs	r4, r0, #0
   22be4:	moveq	r5, r4
   22be8:	beq	22c8c <acl_create_entry@plt+0x1da08>
   22bec:	ldr	sl, [pc, #268]	; 22d00 <acl_create_entry@plt+0x1da7c>
   22bf0:	add	r9, sp, #16
   22bf4:	mov	r5, #0
   22bf8:	mov	r6, #4096	; 0x1000
   22bfc:	add	sl, pc, sl
   22c00:	mov	r0, r4
   22c04:	bl	24994 <acl_create_entry@plt+0x1f710>
   22c08:	ldrb	r3, [r0]
   22c0c:	mov	r8, r0
   22c10:	cmp	r3, #46	; 0x2e
   22c14:	beq	22c78 <acl_create_entry@plt+0x1d9f4>
   22c18:	ldr	r1, [sp, #16]
   22c1c:	add	r0, r5, #2
   22c20:	ldr	r3, [r7, #64]	; 0x40
   22c24:	cmp	r0, #127	; 0x7f
   22c28:	add	fp, r5, #1
   22c2c:	str	r1, [r3, r5, lsl #2]
   22c30:	bhi	22cb8 <acl_create_entry@plt+0x1da34>
   22c34:	mov	r0, r4
   22c38:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   22c3c:	mov	r1, #0
   22c40:	mov	r2, r8
   22c44:	str	r1, [sp, #4]
   22c48:	mov	r3, sl
   22c4c:	mov	r1, r6
   22c50:	str	r0, [sp]
   22c54:	mov	r0, r9
   22c58:	bl	374a8 <acl_create_entry@plt+0x32224>
   22c5c:	cmp	r0, #0
   22c60:	beq	22cb8 <acl_create_entry@plt+0x1da34>
   22c64:	ldr	r3, [sp, #16]
   22c68:	sub	r6, r0, #1
   22c6c:	mov	r5, fp
   22c70:	add	r3, r3, #1
   22c74:	str	r3, [sp, #16]
   22c78:	mov	r0, r4
   22c7c:	bl	248d4 <acl_create_entry@plt+0x1f650>
   22c80:	subs	r4, r0, #0
   22c84:	bne	22c00 <acl_create_entry@plt+0x1d97c>
   22c88:	lsl	r5, r5, #2
   22c8c:	ldr	r2, [r7, #64]	; 0x40
   22c90:	mov	r3, #0
   22c94:	mov	r0, r3
   22c98:	mov	r1, #1
   22c9c:	str	r3, [r2, r5]
   22ca0:	ldr	r2, [sp, #16]
   22ca4:	ldr	r3, [r7, #68]	; 0x44
   22ca8:	strb	r1, [r7, #268]	; 0x10c
   22cac:	rsb	r3, r3, r2
   22cb0:	str	r3, [r7, #72]	; 0x48
   22cb4:	b	22cbc <acl_create_entry@plt+0x1da38>
   22cb8:	mvn	r0, #21
   22cbc:	ldr	r1, [sp, #12]
   22cc0:	ldr	r2, [sp, #20]
   22cc4:	ldr	r3, [r1]
   22cc8:	cmp	r2, r3
   22ccc:	bne	22cf4 <acl_create_entry@plt+0x1da70>
   22cd0:	add	sp, sp, #28
   22cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22cd8:	mov	r0, #512	; 0x200
   22cdc:	bl	4f24 <malloc@plt>
   22ce0:	cmp	r0, #0
   22ce4:	str	r0, [r7, #64]	; 0x40
   22ce8:	bne	22bd4 <acl_create_entry@plt+0x1d950>
   22cec:	mvn	r0, #11
   22cf0:	b	22cbc <acl_create_entry@plt+0x1da38>
   22cf4:	bl	4f6c <__stack_chk_fail@plt>
   22cf8:	andeq	r8, r4, r0, lsl #1
   22cfc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22d00:	andeq	r6, r2, r4, ror #13
   22d04:	push	{r3, r4, r5, lr}
   22d08:	mov	r4, r0
   22d0c:	ldrb	r5, [r0, #268]	; 0x10c
   22d10:	cmp	r5, #0
   22d14:	beq	22d20 <acl_create_entry@plt+0x1da9c>
   22d18:	ldr	r0, [r4, #64]	; 0x40
   22d1c:	pop	{r3, r4, r5, pc}
   22d20:	bl	22b78 <acl_create_entry@plt+0x1d8f4>
   22d24:	cmp	r0, #0
   22d28:	beq	22d18 <acl_create_entry@plt+0x1da94>
   22d2c:	mov	r0, r5
   22d30:	pop	{r3, r4, r5, pc}
   22d34:	push	{r3, r4, r5, lr}
   22d38:	subs	r4, r0, #0
   22d3c:	mov	r5, r1
   22d40:	beq	22d74 <acl_create_entry@plt+0x1daf0>
   22d44:	ldrb	r1, [r4, #271]	; 0x10f
   22d48:	cmp	r1, #0
   22d4c:	beq	22d6c <acl_create_entry@plt+0x1dae8>
   22d50:	mov	r0, r4
   22d54:	bl	20ae8 <acl_create_entry@plt+0x1b864>
   22d58:	mov	r1, r5
   22d5c:	bl	24954 <acl_create_entry@plt+0x1f6d0>
   22d60:	adds	r0, r0, #0
   22d64:	movne	r0, #1
   22d68:	pop	{r3, r4, r5, pc}
   22d6c:	bl	207cc <acl_create_entry@plt+0x1b548>
   22d70:	b	22d50 <acl_create_entry@plt+0x1dacc>
   22d74:	mov	r0, r4
   22d78:	pop	{r3, r4, r5, pc}
   22d7c:	push	{r4, lr}
   22d80:	mov	r4, r0
   22d84:	ldrb	r1, [r0, #271]	; 0x10f
   22d88:	cmp	r1, #0
   22d8c:	bne	22d94 <acl_create_entry@plt+0x1db10>
   22d90:	bl	207cc <acl_create_entry@plt+0x1b548>
   22d94:	ldr	r0, [r4, #232]	; 0xe8
   22d98:	pop	{r4, pc}
   22d9c:	push	{r4, lr}
   22da0:	mov	r4, r0
   22da4:	ldrb	r1, [r0, #271]	; 0x10f
   22da8:	cmp	r1, #0
   22dac:	bne	22db4 <acl_create_entry@plt+0x1db30>
   22db0:	bl	207cc <acl_create_entry@plt+0x1b548>
   22db4:	ldr	r0, [r4, #252]	; 0xfc
   22db8:	pop	{r4, pc}
   22dbc:	ldrb	r0, [r0, #276]	; 0x114
   22dc0:	bx	lr
   22dc4:	mov	r3, #1
   22dc8:	strb	r3, [r0, #276]	; 0x114
   22dcc:	bx	lr
   22dd0:	ldr	r3, [pc, #312]	; 22f10 <acl_create_entry@plt+0x1dc8c>
   22dd4:	cmp	r1, #0
   22dd8:	cmpne	r0, #0
   22ddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22de0:	add	fp, sp, #32
   22de4:	ldr	r2, [pc, #296]	; 22f14 <acl_create_entry@plt+0x1dc90>
   22de8:	sub	sp, sp, #28
   22dec:	add	r3, pc, r3
   22df0:	mov	r8, r0
   22df4:	mov	sl, r1
   22df8:	ldr	r2, [r3, r2]
   22dfc:	ldr	r3, [r2]
   22e00:	str	r2, [fp, #-56]	; 0xffffffc8
   22e04:	str	r3, [fp, #-40]	; 0xffffffd8
   22e08:	beq	22ed8 <acl_create_entry@plt+0x1dc54>
   22e0c:	ldr	r0, [r0, #8]
   22e10:	bl	39f00 <acl_create_entry@plt+0x34c7c>
   22e14:	subs	r7, r0, #0
   22e18:	beq	22ee4 <acl_create_entry@plt+0x1dc60>
   22e1c:	sub	r5, fp, #52	; 0x34
   22e20:	ldr	r2, [pc, #240]	; 22f18 <acl_create_entry@plt+0x1dc94>
   22e24:	sub	r6, fp, #44	; 0x2c
   22e28:	mov	r0, r7
   22e2c:	mov	r9, r5
   22e30:	mov	r4, #0
   22e34:	add	r2, pc, r2
   22e38:	str	r7, [fp, #-52]	; 0xffffffcc
   22e3c:	str	sl, [fp, #-44]	; 0xffffffd4
   22e40:	str	r2, [fp, #-48]	; 0xffffffd0
   22e44:	bl	4ce4 <strlen@plt>
   22e48:	cmp	r9, r6
   22e4c:	add	r4, r0, r4
   22e50:	beq	22e60 <acl_create_entry@plt+0x1dbdc>
   22e54:	ldr	r0, [r9, #4]!
   22e58:	cmp	r0, #0
   22e5c:	bne	22e44 <acl_create_entry@plt+0x1dbc0>
   22e60:	add	r4, r4, #15
   22e64:	mov	r1, r7
   22e68:	bic	r4, r4, #7
   22e6c:	sub	sp, sp, r4
   22e70:	mov	r4, sp
   22e74:	mov	r3, sp
   22e78:	mov	r0, r3
   22e7c:	bl	4a5c <stpcpy@plt>
   22e80:	cmp	r6, r5
   22e84:	mov	r3, r0
   22e88:	beq	22e98 <acl_create_entry@plt+0x1dc14>
   22e8c:	ldr	r1, [r5, #4]!
   22e90:	cmp	r1, #0
   22e94:	bne	22e78 <acl_create_entry@plt+0x1dbf4>
   22e98:	mov	r2, #0
   22e9c:	mov	r0, r8
   22ea0:	mov	r1, r4
   22ea4:	strb	r2, [r3]
   22ea8:	bl	20f80 <acl_create_entry@plt+0x1bcfc>
   22eac:	and	r4, r0, r0, asr #31
   22eb0:	mov	r0, r7
   22eb4:	bl	4b7c <free@plt>
   22eb8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   22ebc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   22ec0:	mov	r0, r4
   22ec4:	ldr	r3, [r1]
   22ec8:	cmp	r2, r3
   22ecc:	bne	22eec <acl_create_entry@plt+0x1dc68>
   22ed0:	sub	sp, fp, #32
   22ed4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ed8:	mov	r7, #0
   22edc:	mvn	r4, #21
   22ee0:	b	22eb0 <acl_create_entry@plt+0x1dc2c>
   22ee4:	mvn	r4, #11
   22ee8:	b	22eb0 <acl_create_entry@plt+0x1dc2c>
   22eec:	bl	4f6c <__stack_chk_fail@plt>
   22ef0:	mov	r4, r0
   22ef4:	mov	r7, #0
   22ef8:	mov	r0, r7
   22efc:	bl	4b7c <free@plt>
   22f00:	mov	r0, r4
   22f04:	bl	51d0 <_Unwind_Resume@plt>
   22f08:	mov	r4, r0
   22f0c:	b	22ef8 <acl_create_entry@plt+0x1dc74>
   22f10:	andeq	r7, r4, r4, lsl lr
   22f14:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22f18:	muleq	r2, ip, sl
   22f1c:	push	{r3, r4, r5, lr}
   22f20:	subs	r4, r0, #0
   22f24:	beq	22f80 <acl_create_entry@plt+0x1dcfc>
   22f28:	ldr	r0, [r4]
   22f2c:	bl	1fef4 <acl_create_entry@plt+0x1ac70>
   22f30:	subs	r5, r0, #0
   22f34:	beq	22f88 <acl_create_entry@plt+0x1dd04>
   22f38:	mov	r0, r4
   22f3c:	bl	20154 <acl_create_entry@plt+0x1aed0>
   22f40:	mov	r1, r0
   22f44:	mov	r0, r5
   22f48:	bl	20f80 <acl_create_entry@plt+0x1bcfc>
   22f4c:	mov	r0, r4
   22f50:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   22f54:	mov	r1, r0
   22f58:	mov	r0, r5
   22f5c:	bl	20d60 <acl_create_entry@plt+0x1badc>
   22f60:	mov	r0, r4
   22f64:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   22f68:	mov	r2, r0
   22f6c:	mov	r3, r1
   22f70:	mov	r0, r5
   22f74:	bl	222ac <acl_create_entry@plt+0x1d028>
   22f78:	mov	r0, r5
   22f7c:	pop	{r3, r4, r5, pc}
   22f80:	mov	r5, r4
   22f84:	b	22f78 <acl_create_entry@plt+0x1dcf4>
   22f88:	bl	5248 <__errno_location@plt>
   22f8c:	mov	r3, #12
   22f90:	str	r3, [r0]
   22f94:	b	22f78 <acl_create_entry@plt+0x1dcf4>
   22f98:	cmp	r1, #0
   22f9c:	cmpne	r2, #0
   22fa0:	push	{r4, r5, r6, r7, r8, lr}
   22fa4:	mov	r6, r1
   22fa8:	sub	sp, sp, #8
   22fac:	mov	r7, r2
   22fb0:	movgt	r4, #0
   22fb4:	movle	r4, #1
   22fb8:	ble	23018 <acl_create_entry@plt+0x1dd94>
   22fbc:	bl	1fef4 <acl_create_entry@plt+0x1ac70>
   22fc0:	subs	r8, r0, #0
   22fc4:	beq	23034 <acl_create_entry@plt+0x1ddb0>
   22fc8:	bl	20054 <acl_create_entry@plt+0x1add0>
   22fcc:	add	r5, r6, r4
   22fd0:	add	r4, r4, #1
   22fd4:	mov	r0, r5
   22fd8:	bl	4ce4 <strlen@plt>
   22fdc:	mov	r1, r5
   22fe0:	subs	r3, r0, #0
   22fe4:	mov	r0, r8
   22fe8:	add	r4, r4, r3
   22fec:	beq	22ffc <acl_create_entry@plt+0x1dd78>
   22ff0:	bl	22518 <acl_create_entry@plt+0x1d294>
   22ff4:	cmp	r7, r4
   22ff8:	bgt	22fcc <acl_create_entry@plt+0x1dd48>
   22ffc:	mov	r0, r8
   23000:	bl	223a4 <acl_create_entry@plt+0x1d120>
   23004:	cmp	r0, #0
   23008:	blt	23044 <acl_create_entry@plt+0x1ddc0>
   2300c:	mov	r0, r8
   23010:	add	sp, sp, #8
   23014:	pop	{r4, r5, r6, r7, r8, pc}
   23018:	bl	5248 <__errno_location@plt>
   2301c:	mov	r8, #0
   23020:	mov	r3, #22
   23024:	str	r3, [r0]
   23028:	mov	r0, r8
   2302c:	add	sp, sp, #8
   23030:	pop	{r4, r5, r6, r7, r8, pc}
   23034:	bl	5248 <__errno_location@plt>
   23038:	mov	r3, #12
   2303c:	str	r3, [r0]
   23040:	b	2300c <acl_create_entry@plt+0x1dd88>
   23044:	bl	342fc <acl_create_entry@plt+0x2f078>
   23048:	cmp	r0, #6
   2304c:	bgt	2306c <acl_create_entry@plt+0x1dde8>
   23050:	mov	r0, r8
   23054:	mov	r8, #0
   23058:	bl	20080 <acl_create_entry@plt+0x1adfc>
   2305c:	bl	5248 <__errno_location@plt>
   23060:	mov	r3, #22
   23064:	str	r3, [r0]
   23068:	b	2300c <acl_create_entry@plt+0x1dd88>
   2306c:	ldr	lr, [pc, #44]	; 230a0 <acl_create_entry@plt+0x1de1c>
   23070:	mov	r1, #0
   23074:	ldr	ip, [pc, #40]	; 230a4 <acl_create_entry@plt+0x1de20>
   23078:	movw	r3, #2002	; 0x7d2
   2307c:	ldr	r2, [pc, #36]	; 230a8 <acl_create_entry@plt+0x1de24>
   23080:	add	lr, pc, lr
   23084:	add	ip, pc, ip
   23088:	str	lr, [sp]
   2308c:	add	r2, pc, r2
   23090:	str	ip, [sp, #4]
   23094:	mov	r0, #7
   23098:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2309c:	b	23050 <acl_create_entry@plt+0x1ddcc>
   230a0:	muleq	r2, ip, r0
   230a4:	andeq	r6, r2, r8, asr #5
   230a8:	andeq	r6, r2, r0, ror #1
   230ac:	push	{r3, r4, r5, lr}
   230b0:	ldr	r5, [r0, #4]
   230b4:	ldr	r4, [r1, #4]
   230b8:	ldr	r0, [r0]
   230bc:	cmp	r4, r5
   230c0:	movcc	r2, r4
   230c4:	movcs	r2, r5
   230c8:	ldr	r1, [r1]
   230cc:	bl	48b8 <memcmp@plt>
   230d0:	cmp	r0, #0
   230d4:	popne	{r3, r4, r5, pc}
   230d8:	cmp	r5, r4
   230dc:	bcc	230ec <acl_create_entry@plt+0x1de68>
   230e0:	movls	r0, #0
   230e4:	movhi	r0, #1
   230e8:	pop	{r3, r4, r5, pc}
   230ec:	mvn	r0, #0
   230f0:	pop	{r3, r4, r5, pc}
   230f4:	push	{r4, r5, r6, lr}
   230f8:	mov	r4, r0
   230fc:	ldr	r3, [r0, #244]	; 0xf4
   23100:	mov	r6, r1
   23104:	ldr	r2, [r0, #240]	; 0xf0
   23108:	cmp	r2, r3
   2310c:	bcc	23144 <acl_create_entry@plt+0x1dec0>
   23110:	cmp	r3, #1024	; 0x400
   23114:	movcs	r5, r3
   23118:	movcc	r5, #1024	; 0x400
   2311c:	ldr	r0, [r0, #236]	; 0xec
   23120:	add	r1, r5, r3
   23124:	lsl	r1, r1, #3
   23128:	bl	5194 <realloc@plt>
   2312c:	cmp	r0, #0
   23130:	beq	23190 <acl_create_entry@plt+0x1df0c>
   23134:	ldr	r3, [r4, #244]	; 0xf4
   23138:	str	r0, [r4, #236]	; 0xec
   2313c:	add	r5, r3, r5
   23140:	str	r5, [r4, #244]	; 0xf4
   23144:	mov	r0, r6
   23148:	bl	51c4 <__strdup@plt>
   2314c:	subs	r1, r0, #0
   23150:	beq	23190 <acl_create_entry@plt+0x1df0c>
   23154:	ldr	r2, [r4, #240]	; 0xf0
   23158:	ldr	r3, [r4, #236]	; 0xec
   2315c:	add	r5, r3, r2, lsl #3
   23160:	str	r1, [r3, r2, lsl #3]
   23164:	bl	4ce4 <strlen@plt>
   23168:	mov	r2, #0
   2316c:	str	r0, [r5, #4]
   23170:	ldr	r1, [r4, #240]	; 0xf0
   23174:	ldrb	r3, [r4, #248]	; 0xf8
   23178:	add	r1, r1, #1
   2317c:	str	r1, [r4, #240]	; 0xf0
   23180:	bfc	r3, #0, #1
   23184:	strb	r3, [r4, #248]	; 0xf8
   23188:	mov	r0, r2
   2318c:	pop	{r4, r5, r6, pc}
   23190:	mvn	r2, #11
   23194:	b	23188 <acl_create_entry@plt+0x1df04>
   23198:	push	{r3, r4, r5, lr}
   2319c:	add	r4, r0, #120	; 0x78
   231a0:	mov	r5, r1
   231a4:	mov	r0, r4
   231a8:	bl	248b4 <acl_create_entry@plt+0x1f630>
   231ac:	cmp	r0, #0
   231b0:	beq	231e0 <acl_create_entry@plt+0x1df5c>
   231b4:	mov	r0, r4
   231b8:	bl	248b4 <acl_create_entry@plt+0x1f630>
   231bc:	subs	r4, r0, #0
   231c0:	beq	231f8 <acl_create_entry@plt+0x1df74>
   231c4:	mov	r0, r4
   231c8:	bl	24994 <acl_create_entry@plt+0x1f710>
   231cc:	mov	r1, r5
   231d0:	mov	r2, #0
   231d4:	bl	5020 <fnmatch@plt>
   231d8:	cmp	r0, #0
   231dc:	bne	231e8 <acl_create_entry@plt+0x1df64>
   231e0:	mov	r0, #1
   231e4:	pop	{r3, r4, r5, pc}
   231e8:	mov	r0, r4
   231ec:	bl	248d4 <acl_create_entry@plt+0x1f650>
   231f0:	subs	r4, r0, #0
   231f4:	bne	231c4 <acl_create_entry@plt+0x1df40>
   231f8:	mov	r0, #0
   231fc:	pop	{r3, r4, r5, pc}
   23200:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23204:	add	r4, r0, #148	; 0x94
   23208:	mov	sl, r1
   2320c:	mov	r0, r4
   23210:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23214:	cmp	r0, #0
   23218:	beq	232cc <acl_create_entry@plt+0x1e048>
   2321c:	mov	r0, r4
   23220:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23224:	subs	r9, r0, #0
   23228:	beq	232e4 <acl_create_entry@plt+0x1e060>
   2322c:	mov	r0, r9
   23230:	bl	24994 <acl_create_entry@plt+0x1f710>
   23234:	mov	r7, r0
   23238:	mov	r0, r9
   2323c:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   23240:	mov	r8, r0
   23244:	mov	r0, sl
   23248:	bl	20b1c <acl_create_entry@plt+0x1b898>
   2324c:	subs	r4, r0, #0
   23250:	bne	23268 <acl_create_entry@plt+0x1dfe4>
   23254:	b	232d4 <acl_create_entry@plt+0x1e050>
   23258:	mov	r0, r4
   2325c:	bl	248d4 <acl_create_entry@plt+0x1f650>
   23260:	subs	r4, r0, #0
   23264:	beq	232d4 <acl_create_entry@plt+0x1e050>
   23268:	mov	r0, r4
   2326c:	bl	24994 <acl_create_entry@plt+0x1f710>
   23270:	mov	r5, r0
   23274:	mov	r0, r4
   23278:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   2327c:	mov	r1, r5
   23280:	mov	r2, #0
   23284:	mov	r6, r0
   23288:	mov	r0, r7
   2328c:	bl	5020 <fnmatch@plt>
   23290:	cmp	r0, #0
   23294:	bne	23258 <acl_create_entry@plt+0x1dfd4>
   23298:	rsbs	r3, r8, #1
   2329c:	movcc	r3, #0
   232a0:	rsbs	r2, r6, #1
   232a4:	movcc	r2, #0
   232a8:	tst	r2, r3
   232ac:	bne	232cc <acl_create_entry@plt+0x1e048>
   232b0:	orrs	r2, r2, r3
   232b4:	bne	23258 <acl_create_entry@plt+0x1dfd4>
   232b8:	mov	r1, r6
   232bc:	mov	r0, r8
   232c0:	bl	5020 <fnmatch@plt>
   232c4:	cmp	r0, #0
   232c8:	bne	23258 <acl_create_entry@plt+0x1dfd4>
   232cc:	mov	r0, #1
   232d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   232d4:	mov	r0, r9
   232d8:	bl	248d4 <acl_create_entry@plt+0x1f650>
   232dc:	subs	r9, r0, #0
   232e0:	bne	2322c <acl_create_entry@plt+0x1dfa8>
   232e4:	mov	r0, #0
   232e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   232ec:	push	{r4, lr}
   232f0:	mov	r4, r2
   232f4:	bl	20304 <acl_create_entry@plt+0x1b080>
   232f8:	subs	r1, r0, #0
   232fc:	beq	23328 <acl_create_entry@plt+0x1e0a4>
   23300:	cmp	r4, #0
   23304:	beq	23320 <acl_create_entry@plt+0x1e09c>
   23308:	mov	r0, r4
   2330c:	mov	r2, #0
   23310:	bl	5020 <fnmatch@plt>
   23314:	rsbs	r0, r0, #1
   23318:	movcc	r0, #0
   2331c:	pop	{r4, pc}
   23320:	mov	r0, #1
   23324:	pop	{r4, pc}
   23328:	mov	r0, r1
   2332c:	pop	{r4, pc}
   23330:	push	{r4, r5, r6, lr}
   23334:	subs	r5, r1, #0
   23338:	mov	r6, r0
   2333c:	beq	23380 <acl_create_entry@plt+0x1e0fc>
   23340:	add	r0, r0, #92	; 0x5c
   23344:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23348:	subs	r4, r0, #0
   2334c:	bne	23360 <acl_create_entry@plt+0x1e0dc>
   23350:	b	23388 <acl_create_entry@plt+0x1e104>
   23354:	bl	248d4 <acl_create_entry@plt+0x1f650>
   23358:	subs	r4, r0, #0
   2335c:	beq	23388 <acl_create_entry@plt+0x1e104>
   23360:	mov	r0, r4
   23364:	bl	24994 <acl_create_entry@plt+0x1f710>
   23368:	mov	r1, r5
   2336c:	mov	r2, #0
   23370:	bl	5020 <fnmatch@plt>
   23374:	cmp	r0, #0
   23378:	mov	r0, r4
   2337c:	bne	23354 <acl_create_entry@plt+0x1e0d0>
   23380:	mov	r0, #0
   23384:	pop	{r4, r5, r6, pc}
   23388:	add	r6, r6, #64	; 0x40
   2338c:	mov	r0, r6
   23390:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23394:	cmp	r0, #0
   23398:	beq	233dc <acl_create_entry@plt+0x1e158>
   2339c:	mov	r0, r6
   233a0:	bl	248b4 <acl_create_entry@plt+0x1f630>
   233a4:	subs	r4, r0, #0
   233a8:	bne	233bc <acl_create_entry@plt+0x1e138>
   233ac:	b	23380 <acl_create_entry@plt+0x1e0fc>
   233b0:	bl	248d4 <acl_create_entry@plt+0x1f650>
   233b4:	subs	r4, r0, #0
   233b8:	beq	23380 <acl_create_entry@plt+0x1e0fc>
   233bc:	mov	r0, r4
   233c0:	bl	24994 <acl_create_entry@plt+0x1f710>
   233c4:	mov	r1, r5
   233c8:	mov	r2, #0
   233cc:	bl	5020 <fnmatch@plt>
   233d0:	cmp	r0, #0
   233d4:	mov	r0, r4
   233d8:	bne	233b0 <acl_create_entry@plt+0x1e12c>
   233dc:	mov	r0, #1
   233e0:	pop	{r4, r5, r6, pc}
   233e4:	push	{r3, r4, r5, r6, r7, lr}
   233e8:	mov	r7, r0
   233ec:	add	r0, r0, #36	; 0x24
   233f0:	mov	r6, r1
   233f4:	bl	248b4 <acl_create_entry@plt+0x1f630>
   233f8:	subs	r4, r0, #0
   233fc:	bne	23410 <acl_create_entry@plt+0x1e18c>
   23400:	b	23448 <acl_create_entry@plt+0x1e1c4>
   23404:	bl	248d4 <acl_create_entry@plt+0x1f650>
   23408:	subs	r4, r0, #0
   2340c:	beq	23448 <acl_create_entry@plt+0x1e1c4>
   23410:	mov	r0, r4
   23414:	bl	24994 <acl_create_entry@plt+0x1f710>
   23418:	mov	r5, r0
   2341c:	mov	r0, r4
   23420:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   23424:	mov	r1, r5
   23428:	mov	r2, r0
   2342c:	mov	r0, r6
   23430:	bl	232ec <acl_create_entry@plt+0x1e068>
   23434:	cmp	r0, #0
   23438:	mov	r0, r4
   2343c:	beq	23404 <acl_create_entry@plt+0x1e180>
   23440:	mov	r0, #0
   23444:	pop	{r3, r4, r5, r6, r7, pc}
   23448:	add	r7, r7, #8
   2344c:	mov	r0, r7
   23450:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23454:	cmp	r0, #0
   23458:	beq	234b0 <acl_create_entry@plt+0x1e22c>
   2345c:	mov	r0, r7
   23460:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23464:	subs	r4, r0, #0
   23468:	bne	2347c <acl_create_entry@plt+0x1e1f8>
   2346c:	b	234b0 <acl_create_entry@plt+0x1e22c>
   23470:	bl	248d4 <acl_create_entry@plt+0x1f650>
   23474:	subs	r4, r0, #0
   23478:	beq	234b0 <acl_create_entry@plt+0x1e22c>
   2347c:	mov	r0, r4
   23480:	bl	24994 <acl_create_entry@plt+0x1f710>
   23484:	mov	r5, r0
   23488:	mov	r0, r4
   2348c:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   23490:	mov	r1, r5
   23494:	mov	r2, r0
   23498:	mov	r0, r6
   2349c:	bl	232ec <acl_create_entry@plt+0x1e068>
   234a0:	subs	r3, r0, #0
   234a4:	mov	r0, r4
   234a8:	bne	23470 <acl_create_entry@plt+0x1e1ec>
   234ac:	b	23440 <acl_create_entry@plt+0x1e1bc>
   234b0:	mov	r0, #1
   234b4:	pop	{r3, r4, r5, r6, r7, pc}
   234b8:	push	{r4, r5, r6, lr}
   234bc:	mov	r4, r0
   234c0:	ldr	r0, [r0]
   234c4:	bl	21098 <acl_create_entry@plt+0x1be14>
   234c8:	subs	r5, r0, #0
   234cc:	beq	2355c <acl_create_entry@plt+0x1e2d8>
   234d0:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   234d4:	mov	r1, r0
   234d8:	mov	r0, r4
   234dc:	bl	23330 <acl_create_entry@plt+0x1e0ac>
   234e0:	cmp	r0, #0
   234e4:	bne	234fc <acl_create_entry@plt+0x1e278>
   234e8:	mov	r6, #0
   234ec:	mov	r0, r5
   234f0:	bl	20080 <acl_create_entry@plt+0x1adfc>
   234f4:	mov	r0, r6
   234f8:	pop	{r4, r5, r6, pc}
   234fc:	mov	r0, r5
   23500:	bl	202c4 <acl_create_entry@plt+0x1b040>
   23504:	mov	r1, r0
   23508:	mov	r0, r4
   2350c:	bl	23198 <acl_create_entry@plt+0x1df14>
   23510:	cmp	r0, #0
   23514:	beq	234e8 <acl_create_entry@plt+0x1e264>
   23518:	mov	r0, r4
   2351c:	mov	r1, r5
   23520:	bl	23200 <acl_create_entry@plt+0x1df7c>
   23524:	cmp	r0, #0
   23528:	beq	234e8 <acl_create_entry@plt+0x1e264>
   2352c:	mov	r0, r4
   23530:	mov	r1, r5
   23534:	bl	233e4 <acl_create_entry@plt+0x1e160>
   23538:	cmp	r0, #0
   2353c:	beq	234e8 <acl_create_entry@plt+0x1e264>
   23540:	mov	r0, r5
   23544:	mov	r6, #1
   23548:	bl	20154 <acl_create_entry@plt+0x1aed0>
   2354c:	mov	r1, r0
   23550:	mov	r0, r4
   23554:	bl	230f4 <acl_create_entry@plt+0x1de70>
   23558:	b	234ec <acl_create_entry@plt+0x1e268>
   2355c:	mvn	r0, #18
   23560:	pop	{r4, r5, r6, pc}
   23564:	ldr	r3, [pc, #276]	; 23680 <acl_create_entry@plt+0x1e3fc>
   23568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2356c:	mov	r6, r1
   23570:	ldr	r1, [pc, #268]	; 23684 <acl_create_entry@plt+0x1e400>
   23574:	add	r3, pc, r3
   23578:	sub	sp, sp, #20
   2357c:	mov	r8, r0
   23580:	mov	r0, r6
   23584:	mov	r7, r2
   23588:	ldr	r5, [r3, r1]
   2358c:	ldr	r3, [r5]
   23590:	str	r3, [sp, #12]
   23594:	bl	48ac <opendir@plt>
   23598:	subs	r4, r0, #0
   2359c:	beq	2366c <acl_create_entry@plt+0x1e3e8>
   235a0:	bl	50f8 <readdir64@plt>
   235a4:	cmp	r0, #0
   235a8:	beq	23648 <acl_create_entry@plt+0x1e3c4>
   235ac:	ldr	sl, [pc, #212]	; 23688 <acl_create_entry@plt+0x1e404>
   235b0:	add	r9, sp, #8
   235b4:	sub	fp, r7, #1
   235b8:	add	sl, pc, sl
   235bc:	b	235d0 <acl_create_entry@plt+0x1e34c>
   235c0:	mov	r0, r4
   235c4:	bl	50f8 <readdir64@plt>
   235c8:	cmp	r0, #0
   235cc:	beq	23648 <acl_create_entry@plt+0x1e3c4>
   235d0:	ldrb	r3, [r0, #19]
   235d4:	cmp	r3, #46	; 0x2e
   235d8:	beq	235c0 <acl_create_entry@plt+0x1e33c>
   235dc:	ldrb	r3, [r0, #18]
   235e0:	cmp	r3, #4
   235e4:	bne	235c0 <acl_create_entry@plt+0x1e33c>
   235e8:	add	r3, r0, #19
   235ec:	mov	r1, #1
   235f0:	str	r3, [sp]
   235f4:	mov	r0, r9
   235f8:	mov	r2, sl
   235fc:	mov	r3, r6
   23600:	bl	4bf4 <__asprintf_chk@plt>
   23604:	cmp	r0, #0
   23608:	blt	235c0 <acl_create_entry@plt+0x1e33c>
   2360c:	mov	r0, r8
   23610:	ldr	r1, [sp, #8]
   23614:	bl	234b8 <acl_create_entry@plt+0x1e234>
   23618:	cmp	r7, #0
   2361c:	ble	23630 <acl_create_entry@plt+0x1e3ac>
   23620:	mov	r0, r8
   23624:	ldr	r1, [sp, #8]
   23628:	mov	r2, fp
   2362c:	bl	23564 <acl_create_entry@plt+0x1e2e0>
   23630:	ldr	r0, [sp, #8]
   23634:	bl	4b7c <free@plt>
   23638:	mov	r0, r4
   2363c:	bl	50f8 <readdir64@plt>
   23640:	cmp	r0, #0
   23644:	bne	235d0 <acl_create_entry@plt+0x1e34c>
   23648:	mov	r0, r4
   2364c:	bl	4eac <closedir@plt>
   23650:	mov	r0, #0
   23654:	ldr	r2, [sp, #12]
   23658:	ldr	r3, [r5]
   2365c:	cmp	r2, r3
   23660:	bne	2367c <acl_create_entry@plt+0x1e3f8>
   23664:	add	sp, sp, #20
   23668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2366c:	bl	5248 <__errno_location@plt>
   23670:	ldr	r0, [r0]
   23674:	rsb	r0, r0, #0
   23678:	b	23654 <acl_create_entry@plt+0x1e3d0>
   2367c:	bl	4f6c <__stack_chk_fail@plt>
   23680:	andeq	r7, r4, ip, lsl #13
   23684:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   23688:			; <UNDEFINED> instruction: 0x00025db4
   2368c:	push	{r4, r5, r6, lr}
   23690:	mov	r4, r0
   23694:	ldr	r3, [r0]
   23698:	cmp	r3, #0
   2369c:	beq	236e8 <acl_create_entry@plt+0x1e464>
   236a0:	mov	r0, r1
   236a4:	bl	20148 <acl_create_entry@plt+0x1aec4>
   236a8:	mov	r5, r0
   236ac:	ldr	r0, [r4]
   236b0:	bl	20148 <acl_create_entry@plt+0x1aec4>
   236b4:	mov	r6, r0
   236b8:	bl	4ce4 <strlen@plt>
   236bc:	mov	r1, r6
   236c0:	mov	r4, r0
   236c4:	mov	r0, r5
   236c8:	mov	r2, r4
   236cc:	bl	5164 <strncmp@plt>
   236d0:	cmp	r0, #0
   236d4:	bne	236f0 <acl_create_entry@plt+0x1e46c>
   236d8:	add	r5, r5, r4
   236dc:	adds	r0, r5, #0
   236e0:	movne	r0, #1
   236e4:	pop	{r4, r5, r6, pc}
   236e8:	mov	r0, #1
   236ec:	pop	{r4, r5, r6, pc}
   236f0:	mov	r0, #0
   236f4:	pop	{r4, r5, r6, pc}
   236f8:	ldr	r3, [pc, #380]	; 2387c <acl_create_entry@plt+0x1e5f8>
   236fc:	ldr	r2, [pc, #380]	; 23880 <acl_create_entry@plt+0x1e5fc>
   23700:	add	r3, pc, r3
   23704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23708:	sub	sp, sp, #1040	; 0x410
   2370c:	ldr	r2, [r3, r2]
   23710:	sub	sp, sp, #12
   23714:	mov	r5, r0
   23718:	add	r0, r0, #176	; 0xb0
   2371c:	ldr	r3, [r2]
   23720:	str	r2, [sp, #12]
   23724:	str	r3, [sp, #1044]	; 0x414
   23728:	bl	248b4 <acl_create_entry@plt+0x1f630>
   2372c:	subs	r6, r0, #0
   23730:	beq	23854 <acl_create_entry@plt+0x1e5d0>
   23734:	ldr	r9, [pc, #328]	; 23884 <acl_create_entry@plt+0x1e600>
   23738:	add	r7, sp, #20
   2373c:	add	sl, r5, #204	; 0xcc
   23740:	mov	r8, #0
   23744:	add	r9, pc, r9
   23748:	mov	r0, r6
   2374c:	bl	24994 <acl_create_entry@plt+0x1f710>
   23750:	mov	r1, #1024	; 0x400
   23754:	mov	r2, r9
   23758:	str	r8, [sp]
   2375c:	mov	r3, r0
   23760:	mov	r0, r7
   23764:	bl	37580 <acl_create_entry@plt+0x322fc>
   23768:	mov	r0, r7
   2376c:	bl	48ac <opendir@plt>
   23770:	subs	r4, r0, #0
   23774:	bne	23788 <acl_create_entry@plt+0x1e504>
   23778:	b	23844 <acl_create_entry@plt+0x1e5c0>
   2377c:	mov	r0, fp
   23780:	bl	20080 <acl_create_entry@plt+0x1adfc>
   23784:	mov	r0, r4
   23788:	bl	50f8 <readdir64@plt>
   2378c:	cmp	r0, #0
   23790:	beq	2383c <acl_create_entry@plt+0x1e5b8>
   23794:	ldrb	r3, [r0, #19]
   23798:	cmp	r3, #46	; 0x2e
   2379c:	beq	23784 <acl_create_entry@plt+0x1e500>
   237a0:	add	r1, r0, #19
   237a4:	ldr	r0, [r5]
   237a8:	bl	21d40 <acl_create_entry@plt+0x1cabc>
   237ac:	subs	fp, r0, #0
   237b0:	beq	23784 <acl_create_entry@plt+0x1e500>
   237b4:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   237b8:	mov	r1, r0
   237bc:	mov	r0, r5
   237c0:	bl	23330 <acl_create_entry@plt+0x1e0ac>
   237c4:	cmp	r0, #0
   237c8:	beq	2377c <acl_create_entry@plt+0x1e4f8>
   237cc:	mov	r0, fp
   237d0:	bl	202c4 <acl_create_entry@plt+0x1b040>
   237d4:	mov	r1, r0
   237d8:	mov	r0, r5
   237dc:	bl	23198 <acl_create_entry@plt+0x1df14>
   237e0:	cmp	r0, #0
   237e4:	beq	2377c <acl_create_entry@plt+0x1e4f8>
   237e8:	mov	r0, sl
   237ec:	mov	r1, fp
   237f0:	bl	2368c <acl_create_entry@plt+0x1e408>
   237f4:	cmp	r0, #0
   237f8:	beq	2377c <acl_create_entry@plt+0x1e4f8>
   237fc:	mov	r0, r5
   23800:	mov	r1, fp
   23804:	bl	23200 <acl_create_entry@plt+0x1df7c>
   23808:	cmp	r0, #0
   2380c:	beq	2377c <acl_create_entry@plt+0x1e4f8>
   23810:	mov	r0, r5
   23814:	mov	r1, fp
   23818:	bl	233e4 <acl_create_entry@plt+0x1e160>
   2381c:	cmp	r0, #0
   23820:	beq	2377c <acl_create_entry@plt+0x1e4f8>
   23824:	mov	r0, fp
   23828:	bl	20154 <acl_create_entry@plt+0x1aed0>
   2382c:	mov	r1, r0
   23830:	mov	r0, r5
   23834:	bl	230f4 <acl_create_entry@plt+0x1de70>
   23838:	b	2377c <acl_create_entry@plt+0x1e4f8>
   2383c:	mov	r0, r4
   23840:	bl	4eac <closedir@plt>
   23844:	mov	r0, r6
   23848:	bl	248d4 <acl_create_entry@plt+0x1f650>
   2384c:	subs	r6, r0, #0
   23850:	bne	23748 <acl_create_entry@plt+0x1e4c4>
   23854:	ldr	r1, [sp, #12]
   23858:	mov	r0, #0
   2385c:	ldr	r2, [sp, #1044]	; 0x414
   23860:	ldr	r3, [r1]
   23864:	cmp	r2, r3
   23868:	bne	23878 <acl_create_entry@plt+0x1e5f4>
   2386c:	add	sp, sp, #1040	; 0x410
   23870:	add	sp, sp, #12
   23874:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23878:	bl	4f6c <__stack_chk_fail@plt>
   2387c:	andeq	r7, r4, r0, lsl #10
   23880:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   23884:	andeq	r5, r2, r0, lsl #18
   23888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2388c:	sub	sp, sp, #2064	; 0x810
   23890:	ldr	lr, [pc, #640]	; 23b18 <acl_create_entry@plt+0x1e894>
   23894:	sub	sp, sp, #12
   23898:	ldr	ip, [pc, #636]	; 23b1c <acl_create_entry@plt+0x1e898>
   2389c:	mov	r8, r2
   238a0:	add	lr, pc, lr
   238a4:	mov	r9, #0
   238a8:	add	r4, sp, #16
   238ac:	mov	r5, r0
   238b0:	ldr	ip, [lr, ip]
   238b4:	mov	r2, lr
   238b8:	str	r9, [sp]
   238bc:	mov	r6, r3
   238c0:	ldr	r2, [pc, #600]	; 23b20 <acl_create_entry@plt+0x1e89c>
   238c4:	mov	r3, r1
   238c8:	str	ip, [sp, #8]
   238cc:	mov	r1, #1024	; 0x400
   238d0:	ldr	ip, [ip]
   238d4:	mov	r0, r4
   238d8:	add	r2, pc, r2
   238dc:	add	r7, sp, #20
   238e0:	str	r7, [sp, #16]
   238e4:	str	ip, [sp, #2068]	; 0x814
   238e8:	bl	374a8 <acl_create_entry@plt+0x32224>
   238ec:	cmp	r8, r9
   238f0:	mov	r1, r0
   238f4:	beq	23914 <acl_create_entry@plt+0x1e690>
   238f8:	ldr	r2, [pc, #548]	; 23b24 <acl_create_entry@plt+0x1e8a0>
   238fc:	mov	r3, r8
   23900:	str	r9, [sp]
   23904:	mov	r0, r4
   23908:	add	r2, pc, r2
   2390c:	bl	374a8 <acl_create_entry@plt+0x32224>
   23910:	mov	r1, r0
   23914:	cmp	r6, #0
   23918:	beq	23938 <acl_create_entry@plt+0x1e6b4>
   2391c:	ldr	r2, [pc, #516]	; 23b28 <acl_create_entry@plt+0x1e8a4>
   23920:	mov	ip, #0
   23924:	mov	r0, r4
   23928:	mov	r3, r6
   2392c:	add	r2, pc, r2
   23930:	str	ip, [sp]
   23934:	bl	374a8 <acl_create_entry@plt+0x32224>
   23938:	mov	r0, r7
   2393c:	bl	48ac <opendir@plt>
   23940:	subs	r4, r0, #0
   23944:	beq	23b0c <acl_create_entry@plt+0x1e888>
   23948:	bl	50f8 <readdir64@plt>
   2394c:	cmp	r0, #0
   23950:	beq	23a20 <acl_create_entry@plt+0x1e79c>
   23954:	ldr	sl, [pc, #464]	; 23b2c <acl_create_entry@plt+0x1e8a8>
   23958:	add	r8, sp, #1040	; 0x410
   2395c:	add	r8, r8, #8
   23960:	add	r1, r5, #204	; 0xcc
   23964:	add	sl, pc, sl
   23968:	sub	r8, r8, #4
   2396c:	str	r1, [sp, #12]
   23970:	mov	r9, #0
   23974:	b	23988 <acl_create_entry@plt+0x1e704>
   23978:	mov	r0, r4
   2397c:	bl	50f8 <readdir64@plt>
   23980:	cmp	r0, #0
   23984:	beq	23a20 <acl_create_entry@plt+0x1e79c>
   23988:	ldrb	r3, [r0, #19]
   2398c:	cmp	r3, #46	; 0x2e
   23990:	beq	23978 <acl_create_entry@plt+0x1e6f4>
   23994:	add	r6, r0, #19
   23998:	mov	r0, r5
   2399c:	mov	r1, r6
   239a0:	bl	23198 <acl_create_entry@plt+0x1df14>
   239a4:	cmp	r0, #0
   239a8:	beq	23978 <acl_create_entry@plt+0x1e6f4>
   239ac:	str	r6, [sp]
   239b0:	mov	r1, #1024	; 0x400
   239b4:	mov	r2, r7
   239b8:	mov	r3, sl
   239bc:	mov	r0, r8
   239c0:	str	r9, [sp, #4]
   239c4:	bl	37580 <acl_create_entry@plt+0x322fc>
   239c8:	ldr	r0, [r5]
   239cc:	mov	r1, r8
   239d0:	bl	21098 <acl_create_entry@plt+0x1be14>
   239d4:	subs	r6, r0, #0
   239d8:	beq	23978 <acl_create_entry@plt+0x1e6f4>
   239dc:	ldrb	r3, [r5, #249]	; 0xf9
   239e0:	cmp	r3, #0
   239e4:	beq	239f4 <acl_create_entry@plt+0x1e770>
   239e8:	bl	20ac8 <acl_create_entry@plt+0x1b844>
   239ec:	cmp	r0, #0
   239f0:	beq	23adc <acl_create_entry@plt+0x1e858>
   239f4:	ldr	r0, [sp, #12]
   239f8:	mov	r1, r6
   239fc:	bl	2368c <acl_create_entry@plt+0x1e408>
   23a00:	cmp	r0, #0
   23a04:	bne	23a4c <acl_create_entry@plt+0x1e7c8>
   23a08:	mov	r0, r6
   23a0c:	bl	20080 <acl_create_entry@plt+0x1adfc>
   23a10:	mov	r0, r4
   23a14:	bl	50f8 <readdir64@plt>
   23a18:	cmp	r0, #0
   23a1c:	bne	23988 <acl_create_entry@plt+0x1e704>
   23a20:	mov	r0, r4
   23a24:	bl	4eac <closedir@plt>
   23a28:	mov	r0, #0
   23a2c:	ldr	r1, [sp, #8]
   23a30:	ldr	r2, [sp, #2068]	; 0x814
   23a34:	ldr	r3, [r1]
   23a38:	cmp	r2, r3
   23a3c:	bne	23b14 <acl_create_entry@plt+0x1e890>
   23a40:	add	sp, sp, #2064	; 0x810
   23a44:	add	sp, sp, #12
   23a48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23a4c:	add	fp, r5, #176	; 0xb0
   23a50:	mov	r0, fp
   23a54:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23a58:	cmp	r0, #0
   23a5c:	beq	23a9c <acl_create_entry@plt+0x1e818>
   23a60:	mov	r0, fp
   23a64:	bl	248b4 <acl_create_entry@plt+0x1f630>
   23a68:	subs	fp, r0, #0
   23a6c:	beq	23a9c <acl_create_entry@plt+0x1e818>
   23a70:	mov	r0, fp
   23a74:	bl	24994 <acl_create_entry@plt+0x1f710>
   23a78:	mov	r1, r0
   23a7c:	mov	r0, r6
   23a80:	bl	22d34 <acl_create_entry@plt+0x1dab0>
   23a84:	cmp	r0, #0
   23a88:	beq	23a08 <acl_create_entry@plt+0x1e784>
   23a8c:	mov	r0, fp
   23a90:	bl	248d4 <acl_create_entry@plt+0x1f650>
   23a94:	subs	fp, r0, #0
   23a98:	bne	23a70 <acl_create_entry@plt+0x1e7ec>
   23a9c:	mov	r0, r5
   23aa0:	mov	r1, r6
   23aa4:	bl	23200 <acl_create_entry@plt+0x1df7c>
   23aa8:	cmp	r0, #0
   23aac:	beq	23a08 <acl_create_entry@plt+0x1e784>
   23ab0:	mov	r0, r5
   23ab4:	mov	r1, r6
   23ab8:	bl	233e4 <acl_create_entry@plt+0x1e160>
   23abc:	cmp	r0, #0
   23ac0:	beq	23a08 <acl_create_entry@plt+0x1e784>
   23ac4:	mov	r0, r6
   23ac8:	bl	20154 <acl_create_entry@plt+0x1aed0>
   23acc:	mov	r1, r0
   23ad0:	mov	r0, r5
   23ad4:	bl	230f4 <acl_create_entry@plt+0x1de70>
   23ad8:	b	23a08 <acl_create_entry@plt+0x1e784>
   23adc:	mov	r0, r6
   23ae0:	bl	21f80 <acl_create_entry@plt+0x1ccfc>
   23ae4:	bic	r1, r1, #4080	; 0xff0
   23ae8:	ubfx	r0, r0, #8, #12
   23aec:	bic	r1, r1, #15
   23af0:	orrs	r0, r1, r0
   23af4:	bne	23a08 <acl_create_entry@plt+0x1e784>
   23af8:	mov	r0, r6
   23afc:	bl	21d20 <acl_create_entry@plt+0x1ca9c>
   23b00:	cmp	r0, #0
   23b04:	bgt	23a08 <acl_create_entry@plt+0x1e784>
   23b08:	b	239f4 <acl_create_entry@plt+0x1e770>
   23b0c:	mvn	r0, #1
   23b10:	b	23a2c <acl_create_entry@plt+0x1e7a8>
   23b14:	bl	4f6c <__stack_chk_fail@plt>
   23b18:	andeq	r7, r4, r0, ror #6
   23b1c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   23b20:	andeq	lr, r1, r8, lsl #28
   23b24:	andeq	sp, r2, r8, asr #31
   23b28:	andeq	sp, r2, r4, lsr #31
   23b2c:	andeq	sp, r2, ip, ror #30
   23b30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23b34:	sub	sp, sp, #1040	; 0x410
   23b38:	ldr	lr, [pc, #220]	; 23c1c <acl_create_entry@plt+0x1e998>
   23b3c:	add	r4, sp, #12
   23b40:	ldr	ip, [pc, #216]	; 23c20 <acl_create_entry@plt+0x1e99c>
   23b44:	mov	r9, r2
   23b48:	add	lr, pc, lr
   23b4c:	mov	r8, r1
   23b50:	mov	r7, r0
   23b54:	mov	r5, r3
   23b58:	ldr	sl, [lr, ip]
   23b5c:	mov	r2, lr
   23b60:	mov	ip, #0
   23b64:	str	ip, [sp]
   23b68:	ldr	r2, [pc, #180]	; 23c24 <acl_create_entry@plt+0x1e9a0>
   23b6c:	mov	r3, r1
   23b70:	ldr	ip, [sl]
   23b74:	mov	r1, #1024	; 0x400
   23b78:	add	r2, pc, r2
   23b7c:	mov	r0, r4
   23b80:	str	ip, [sp, #1036]	; 0x40c
   23b84:	bl	37580 <acl_create_entry@plt+0x322fc>
   23b88:	mov	r0, r4
   23b8c:	bl	48ac <opendir@plt>
   23b90:	subs	r6, r0, #0
   23b94:	bne	23ba0 <acl_create_entry@plt+0x1e91c>
   23b98:	b	23c10 <acl_create_entry@plt+0x1e98c>
   23b9c:	mov	r0, r6
   23ba0:	bl	50f8 <readdir64@plt>
   23ba4:	subs	r4, r0, #0
   23ba8:	beq	23bec <acl_create_entry@plt+0x1e968>
   23bac:	ldrb	ip, [r4, #19]
   23bb0:	cmp	ip, #46	; 0x2e
   23bb4:	beq	23b9c <acl_create_entry@plt+0x1e918>
   23bb8:	cmp	r5, #0
   23bbc:	mov	r0, r7
   23bc0:	addeq	r1, r4, #19
   23bc4:	movne	r1, r5
   23bc8:	bl	23330 <acl_create_entry@plt+0x1e0ac>
   23bcc:	cmp	r0, #0
   23bd0:	beq	23b9c <acl_create_entry@plt+0x1e918>
   23bd4:	add	r2, r4, #19
   23bd8:	mov	r0, r7
   23bdc:	mov	r1, r8
   23be0:	mov	r3, r9
   23be4:	bl	23888 <acl_create_entry@plt+0x1e604>
   23be8:	b	23b9c <acl_create_entry@plt+0x1e918>
   23bec:	mov	r0, r6
   23bf0:	bl	4eac <closedir@plt>
   23bf4:	mov	r0, #0
   23bf8:	ldr	r2, [sp, #1036]	; 0x40c
   23bfc:	ldr	r3, [sl]
   23c00:	cmp	r2, r3
   23c04:	bne	23c18 <acl_create_entry@plt+0x1e994>
   23c08:	add	sp, sp, #1040	; 0x410
   23c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23c10:	mvn	r0, #0
   23c14:	b	23bf8 <acl_create_entry@plt+0x1e974>
   23c18:	bl	4f6c <__stack_chk_fail@plt>
   23c1c:	strheq	r7, [r4], -r8
   23c20:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   23c24:	andeq	lr, r1, r8, ror #22
   23c28:	push	{r4, r5, r6, lr}
   23c2c:	subs	r5, r0, #0
   23c30:	beq	23cdc <acl_create_entry@plt+0x1ea58>
   23c34:	mov	r0, #1
   23c38:	mov	r1, #252	; 0xfc
   23c3c:	bl	4a38 <calloc@plt>
   23c40:	subs	r4, r0, #0
   23c44:	beq	23ce4 <acl_create_entry@plt+0x1ea60>
   23c48:	mov	r1, r4
   23c4c:	mov	r6, #1
   23c50:	mov	r0, r5
   23c54:	str	r6, [r4, #4]
   23c58:	mov	r2, #0
   23c5c:	str	r5, [r1], #8
   23c60:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23c64:	mov	r0, r5
   23c68:	add	r1, r4, #36	; 0x24
   23c6c:	mov	r2, #0
   23c70:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23c74:	mov	r0, r5
   23c78:	mov	r2, r6
   23c7c:	add	r1, r4, #64	; 0x40
   23c80:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23c84:	mov	r0, r5
   23c88:	mov	r2, r6
   23c8c:	add	r1, r4, #92	; 0x5c
   23c90:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23c94:	mov	r0, r5
   23c98:	mov	r2, r6
   23c9c:	add	r1, r4, #120	; 0x78
   23ca0:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23ca4:	mov	r0, r5
   23ca8:	add	r1, r4, #148	; 0x94
   23cac:	mov	r2, #0
   23cb0:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23cb4:	mov	r0, r5
   23cb8:	mov	r2, r6
   23cbc:	add	r1, r4, #176	; 0xb0
   23cc0:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23cc4:	mov	r0, r5
   23cc8:	add	r1, r4, #208	; 0xd0
   23ccc:	mov	r2, #0
   23cd0:	bl	245f8 <acl_create_entry@plt+0x1f374>
   23cd4:	mov	r0, r4
   23cd8:	pop	{r4, r5, r6, pc}
   23cdc:	mov	r0, r5
   23ce0:	pop	{r4, r5, r6, pc}
   23ce4:	mov	r0, r4
   23ce8:	pop	{r4, r5, r6, pc}
   23cec:	push	{r3, r4, r5, lr}
   23cf0:	subs	r4, r0, #0
   23cf4:	beq	23d0c <acl_create_entry@plt+0x1ea88>
   23cf8:	ldr	r3, [r4, #4]
   23cfc:	sub	r3, r3, #1
   23d00:	str	r3, [r4, #4]
   23d04:	cmp	r3, #0
   23d08:	ble	23d14 <acl_create_entry@plt+0x1ea90>
   23d0c:	mov	r0, #0
   23d10:	pop	{r3, r4, r5, pc}
   23d14:	add	r0, r4, #8
   23d18:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d1c:	add	r0, r4, #36	; 0x24
   23d20:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d24:	add	r0, r4, #64	; 0x40
   23d28:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d2c:	add	r0, r4, #92	; 0x5c
   23d30:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d34:	add	r0, r4, #120	; 0x78
   23d38:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d3c:	add	r0, r4, #148	; 0x94
   23d40:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d44:	add	r0, r4, #176	; 0xb0
   23d48:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d4c:	ldr	r0, [r4, #204]	; 0xcc
   23d50:	bl	20080 <acl_create_entry@plt+0x1adfc>
   23d54:	add	r0, r4, #208	; 0xd0
   23d58:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23d5c:	ldr	r3, [r4, #240]	; 0xf0
   23d60:	cmp	r3, #0
   23d64:	movne	r5, #0
   23d68:	beq	23d88 <acl_create_entry@plt+0x1eb04>
   23d6c:	ldr	r3, [r4, #236]	; 0xec
   23d70:	ldr	r0, [r3, r5, lsl #3]
   23d74:	add	r5, r5, #1
   23d78:	bl	4b7c <free@plt>
   23d7c:	ldr	r3, [r4, #240]	; 0xf0
   23d80:	cmp	r3, r5
   23d84:	bhi	23d6c <acl_create_entry@plt+0x1eae8>
   23d88:	ldr	r0, [r4, #236]	; 0xec
   23d8c:	bl	4b7c <free@plt>
   23d90:	mov	r0, r4
   23d94:	bl	4b7c <free@plt>
   23d98:	mov	r0, #0
   23d9c:	pop	{r3, r4, r5, pc}
   23da0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23da4:	subs	r5, r0, #0
   23da8:	sub	sp, sp, #44	; 0x2c
   23dac:	beq	240b8 <acl_create_entry@plt+0x1ee34>
   23db0:	ldrb	r3, [r5, #248]	; 0xf8
   23db4:	ands	r4, r3, #1
   23db8:	beq	23dd4 <acl_create_entry@plt+0x1eb50>
   23dbc:	add	r5, r5, #208	; 0xd0
   23dc0:	str	r5, [sp, #12]
   23dc4:	ldr	r0, [sp, #12]
   23dc8:	add	sp, sp, #44	; 0x2c
   23dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23dd0:	b	248b4 <acl_create_entry@plt+0x1f630>
   23dd4:	add	ip, r5, #208	; 0xd0
   23dd8:	str	ip, [sp, #12]
   23ddc:	mov	r0, ip
   23de0:	bl	248f4 <acl_create_entry@plt+0x1f670>
   23de4:	ldr	r1, [r5, #240]	; 0xf0
   23de8:	ldr	r0, [r5, #236]	; 0xec
   23dec:	cmp	r1, #0
   23df0:	beq	23f70 <acl_create_entry@plt+0x1ecec>
   23df4:	cmp	r0, #0
   23df8:	beq	240c0 <acl_create_entry@plt+0x1ee3c>
   23dfc:	ldr	r3, [pc, #732]	; 240e0 <acl_create_entry@plt+0x1ee5c>
   23e00:	mov	r2, #8
   23e04:	add	r3, pc, r3
   23e08:	bl	47ec <qsort@plt>
   23e0c:	ldr	r3, [r5, #240]	; 0xf0
   23e10:	cmp	r3, #0
   23e14:	str	r3, [sp, #16]
   23e18:	beq	23f70 <acl_create_entry@plt+0x1ecec>
   23e1c:	ldr	ip, [pc, #704]	; 240e4 <acl_create_entry@plt+0x1ee60>
   23e20:	mov	r6, r4
   23e24:	ldr	r3, [pc, #700]	; 240e8 <acl_create_entry@plt+0x1ee64>
   23e28:	add	ip, pc, ip
   23e2c:	str	ip, [sp, #20]
   23e30:	add	r3, pc, r3
   23e34:	ldr	ip, [pc, #688]	; 240ec <acl_create_entry@plt+0x1ee68>
   23e38:	str	r3, [sp, #24]
   23e3c:	ldr	r3, [pc, #684]	; 240f0 <acl_create_entry@plt+0x1ee6c>
   23e40:	add	ip, pc, ip
   23e44:	str	r4, [sp, #28]
   23e48:	str	ip, [sp, #32]
   23e4c:	add	r3, pc, r3
   23e50:	mvn	ip, #0
   23e54:	str	r3, [sp, #36]	; 0x24
   23e58:	str	ip, [sp, #8]
   23e5c:	ldr	r8, [r5, #236]	; 0xec
   23e60:	cmp	r4, #0
   23e64:	lsl	r9, r6, #3
   23e68:	add	sl, r8, r9
   23e6c:	beq	2407c <acl_create_entry@plt+0x1edf8>
   23e70:	ldr	r2, [sl, #4]
   23e74:	ldr	r3, [r4, #4]
   23e78:	ldr	r7, [r8, r9]
   23e7c:	cmp	r2, r3
   23e80:	beq	23fd4 <acl_create_entry@plt+0x1ed50>
   23e84:	ldr	r3, [sp, #24]
   23e88:	add	r4, r7, #4
   23e8c:	ldr	fp, [sp, #20]
   23e90:	mov	r1, r3
   23e94:	b	23ea4 <acl_create_entry@plt+0x1ec20>
   23e98:	ldr	r1, [fp, #4]!
   23e9c:	cmp	r1, #0
   23ea0:	beq	23f7c <acl_create_entry@plt+0x1ecf8>
   23ea4:	mov	r0, r4
   23ea8:	bl	4e7c <strstr@plt>
   23eac:	cmp	r0, #0
   23eb0:	beq	23e98 <acl_create_entry@plt+0x1ec14>
   23eb4:	mov	r1, r7
   23eb8:	mov	r0, r5
   23ebc:	bl	230f4 <acl_create_entry@plt+0x1de70>
   23ec0:	ldr	r4, [r5, #236]	; 0xec
   23ec4:	add	r4, r4, r9
   23ec8:	ldr	r3, [sp, #16]
   23ecc:	add	r6, r6, #1
   23ed0:	cmp	r6, r3
   23ed4:	bne	23e5c <acl_create_entry@plt+0x1ebd8>
   23ed8:	ldr	ip, [sp, #8]
   23edc:	cmp	ip, #0
   23ee0:	blt	23efc <acl_create_entry@plt+0x1ec78>
   23ee4:	ldr	r3, [r5, #236]	; 0xec
   23ee8:	mov	r2, #0
   23eec:	ldr	ip, [sp, #8]
   23ef0:	ldr	r0, [sp, #12]
   23ef4:	ldr	r1, [r3, ip, lsl #3]
   23ef8:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   23efc:	ldr	r3, [r5, #240]	; 0xf0
   23f00:	ldr	ip, [sp, #16]
   23f04:	cmp	ip, r3
   23f08:	bcs	23f4c <acl_create_entry@plt+0x1ecc8>
   23f0c:	ldr	r3, [sp, #16]
   23f10:	ldr	r8, [sp, #12]
   23f14:	lsl	r4, r3, #3
   23f18:	mov	r6, r3
   23f1c:	ldr	r7, [r5, #236]	; 0xec
   23f20:	mov	r2, #0
   23f24:	mov	r0, r8
   23f28:	add	r6, r6, #1
   23f2c:	ldr	r1, [r7, r4]
   23f30:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   23f34:	ldr	r0, [r7, r4]
   23f38:	bl	4b7c <free@plt>
   23f3c:	ldr	r3, [r5, #240]	; 0xf0
   23f40:	add	r4, r4, #8
   23f44:	cmp	r3, r6
   23f48:	bhi	23f1c <acl_create_entry@plt+0x1ec98>
   23f4c:	ldr	ip, [sp, #16]
   23f50:	ldrb	r3, [r5, #248]	; 0xf8
   23f54:	ldr	r0, [sp, #12]
   23f58:	orr	r3, r3, #1
   23f5c:	str	ip, [r5, #240]	; 0xf0
   23f60:	strb	r3, [r5, #248]	; 0xf8
   23f64:	add	sp, sp, #44	; 0x2c
   23f68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23f6c:	b	248b4 <acl_create_entry@plt+0x1f630>
   23f70:	mov	r3, #0
   23f74:	str	r3, [sp, #16]
   23f78:	b	23f4c <acl_create_entry@plt+0x1ecc8>
   23f7c:	ldr	ip, [sp, #8]
   23f80:	mov	r3, r1
   23f84:	cmn	ip, #1
   23f88:	beq	23fec <acl_create_entry@plt+0x1ed68>
   23f8c:	ldr	ip, [sp, #8]
   23f90:	cmp	ip, #0
   23f94:	blt	23fbc <acl_create_entry@plt+0x1ed38>
   23f98:	ldr	r4, [r8, ip, lsl #3]
   23f9c:	mov	r0, r7
   23fa0:	ldr	r2, [sp, #28]
   23fa4:	str	r3, [sp, #4]
   23fa8:	mov	r1, r4
   23fac:	bl	5164 <strncmp@plt>
   23fb0:	ldr	r3, [sp, #4]
   23fb4:	cmp	r0, #0
   23fb8:	bne	24084 <acl_create_entry@plt+0x1ee00>
   23fbc:	mov	r1, r7
   23fc0:	ldr	r0, [sp, #12]
   23fc4:	mov	r2, #0
   23fc8:	mov	r4, sl
   23fcc:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   23fd0:	b	23ec8 <acl_create_entry@plt+0x1ec44>
   23fd4:	ldr	r1, [r4]
   23fd8:	mov	r0, r7
   23fdc:	bl	48b8 <memcmp@plt>
   23fe0:	cmp	r0, #0
   23fe4:	beq	23ec8 <acl_create_entry@plt+0x1ec44>
   23fe8:	b	23e84 <acl_create_entry@plt+0x1ec00>
   23fec:	mov	r0, r7
   23ff0:	ldr	r1, [sp, #32]
   23ff4:	str	r3, [sp, #4]
   23ff8:	bl	4e7c <strstr@plt>
   23ffc:	ldr	r3, [sp, #4]
   24000:	cmp	r0, #0
   24004:	beq	240a4 <acl_create_entry@plt+0x1ee20>
   24008:	ldrb	r3, [r0, #11]
   2400c:	add	r4, r0, #11
   24010:	cmp	r3, #0
   24014:	beq	24040 <acl_create_entry@plt+0x1edbc>
   24018:	cmp	r3, #47	; 0x2f
   2401c:	beq	24040 <acl_create_entry@plt+0x1edbc>
   24020:	add	r3, r0, #12
   24024:	b	24030 <acl_create_entry@plt+0x1edac>
   24028:	cmp	r2, #47	; 0x2f
   2402c:	beq	24040 <acl_create_entry@plt+0x1edbc>
   24030:	mov	r4, r3
   24034:	ldrb	r2, [r3], #1
   24038:	cmp	r2, #0
   2403c:	bne	24028 <acl_create_entry@plt+0x1eda4>
   24040:	mov	r0, r4
   24044:	ldr	r1, [sp, #36]	; 0x24
   24048:	mov	r2, #9
   2404c:	bl	5164 <strncmp@plt>
   24050:	cmp	r0, #0
   24054:	bne	240ac <acl_create_entry@plt+0x1ee28>
   24058:	adds	r3, r4, #9
   2405c:	beq	240a4 <acl_create_entry@plt+0x1ee20>
   24060:	rsb	r4, r7, r4
   24064:	adds	r4, r4, #1
   24068:	str	r4, [sp, #28]
   2406c:	strne	r6, [sp, #8]
   24070:	movne	r4, sl
   24074:	bne	23ec8 <acl_create_entry@plt+0x1ec44>
   24078:	b	23fbc <acl_create_entry@plt+0x1ed38>
   2407c:	ldr	r7, [r8, r6, lsl #3]
   24080:	b	23e84 <acl_create_entry@plt+0x1ec00>
   24084:	mov	r2, r3
   24088:	mov	r1, r4
   2408c:	ldr	r0, [sp, #12]
   24090:	mvn	r3, #0
   24094:	str	r3, [sp, #8]
   24098:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   2409c:	ldr	r7, [r8, r9]
   240a0:	b	23fbc <acl_create_entry@plt+0x1ed38>
   240a4:	str	r3, [sp, #28]
   240a8:	b	23fbc <acl_create_entry@plt+0x1ed38>
   240ac:	mov	ip, #0
   240b0:	str	ip, [sp, #28]
   240b4:	b	23fbc <acl_create_entry@plt+0x1ed38>
   240b8:	add	sp, sp, #44	; 0x2c
   240bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   240c0:	ldr	r0, [pc, #44]	; 240f4 <acl_create_entry@plt+0x1ee70>
   240c4:	movw	r2, #978	; 0x3d2
   240c8:	ldr	r1, [pc, #40]	; 240f8 <acl_create_entry@plt+0x1ee74>
   240cc:	ldr	r3, [pc, #40]	; 240fc <acl_create_entry@plt+0x1ee78>
   240d0:	add	r0, pc, r0
   240d4:	add	r1, pc, r1
   240d8:	add	r3, pc, r3
   240dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   240e0:			; <UNDEFINED> instruction: 0xfffff2a0
   240e4:	andeq	r5, r4, ip, ror #8
   240e8:	andeq	r5, r2, r4, asr #10
   240ec:	andeq	r5, r2, r4, asr r5
   240f0:	andeq	r5, r2, r4, asr r5
   240f4:			; <UNDEFINED> instruction: 0x0001cabc
   240f8:	andeq	r5, r2, ip, lsr #5
   240fc:	strdeq	r5, [r2], -r0
   24100:	cmp	r0, #0
   24104:	push	{r3, lr}
   24108:	beq	24138 <acl_create_entry@plt+0x1eeb4>
   2410c:	cmp	r1, #0
   24110:	beq	24130 <acl_create_entry@plt+0x1eeac>
   24114:	mov	r2, #0
   24118:	add	r0, r0, #64	; 0x40
   2411c:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   24120:	cmp	r0, #0
   24124:	movne	r0, #0
   24128:	mvneq	r0, #11
   2412c:	pop	{r3, pc}
   24130:	mov	r0, r1
   24134:	pop	{r3, pc}
   24138:	mvn	r0, #21
   2413c:	pop	{r3, pc}
   24140:	cmp	r0, #0
   24144:	push	{r3, lr}
   24148:	beq	24178 <acl_create_entry@plt+0x1eef4>
   2414c:	cmp	r1, #0
   24150:	beq	24170 <acl_create_entry@plt+0x1eeec>
   24154:	mov	r2, #0
   24158:	add	r0, r0, #92	; 0x5c
   2415c:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   24160:	cmp	r0, #0
   24164:	movne	r0, #0
   24168:	mvneq	r0, #11
   2416c:	pop	{r3, pc}
   24170:	mov	r0, r1
   24174:	pop	{r3, pc}
   24178:	mvn	r0, #21
   2417c:	pop	{r3, pc}
   24180:	cmp	r0, #0
   24184:	push	{r3, lr}
   24188:	beq	241b4 <acl_create_entry@plt+0x1ef30>
   2418c:	cmp	r1, #0
   24190:	beq	241ac <acl_create_entry@plt+0x1ef28>
   24194:	add	r0, r0, #8
   24198:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   2419c:	cmp	r0, #0
   241a0:	movne	r0, #0
   241a4:	mvneq	r0, #11
   241a8:	pop	{r3, pc}
   241ac:	mov	r0, r1
   241b0:	pop	{r3, pc}
   241b4:	mvn	r0, #21
   241b8:	pop	{r3, pc}
   241bc:	cmp	r0, #0
   241c0:	push	{r3, lr}
   241c4:	beq	241f0 <acl_create_entry@plt+0x1ef6c>
   241c8:	cmp	r1, #0
   241cc:	beq	241e8 <acl_create_entry@plt+0x1ef64>
   241d0:	add	r0, r0, #36	; 0x24
   241d4:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   241d8:	cmp	r0, #0
   241dc:	movne	r0, #0
   241e0:	mvneq	r0, #11
   241e4:	pop	{r3, pc}
   241e8:	mov	r0, r1
   241ec:	pop	{r3, pc}
   241f0:	mvn	r0, #21
   241f4:	pop	{r3, pc}
   241f8:	cmp	r0, #0
   241fc:	push	{r3, lr}
   24200:	beq	2422c <acl_create_entry@plt+0x1efa8>
   24204:	cmp	r1, #0
   24208:	beq	24224 <acl_create_entry@plt+0x1efa0>
   2420c:	add	r0, r0, #148	; 0x94
   24210:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   24214:	cmp	r0, #0
   24218:	movne	r0, #0
   2421c:	mvneq	r0, #11
   24220:	pop	{r3, pc}
   24224:	mov	r0, r1
   24228:	pop	{r3, pc}
   2422c:	mvn	r0, #21
   24230:	pop	{r3, pc}
   24234:	cmp	r0, #0
   24238:	push	{r3, lr}
   2423c:	beq	2426c <acl_create_entry@plt+0x1efe8>
   24240:	cmp	r1, #0
   24244:	beq	24264 <acl_create_entry@plt+0x1efe0>
   24248:	mov	r2, #0
   2424c:	add	r0, r0, #176	; 0xb0
   24250:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   24254:	cmp	r0, #0
   24258:	movne	r0, #0
   2425c:	mvneq	r0, #11
   24260:	pop	{r3, pc}
   24264:	mov	r0, r1
   24268:	pop	{r3, pc}
   2426c:	mvn	r0, #21
   24270:	pop	{r3, pc}
   24274:	push	{r3, r4, r5, lr}
   24278:	subs	r5, r0, #0
   2427c:	mov	r4, r1
   24280:	beq	242b4 <acl_create_entry@plt+0x1f030>
   24284:	cmp	r1, #0
   24288:	beq	242ac <acl_create_entry@plt+0x1f028>
   2428c:	ldr	r0, [r5, #204]	; 0xcc
   24290:	cmp	r0, #0
   24294:	beq	2429c <acl_create_entry@plt+0x1f018>
   24298:	bl	20080 <acl_create_entry@plt+0x1adfc>
   2429c:	mov	r0, r4
   242a0:	mov	r4, #0
   242a4:	bl	2006c <acl_create_entry@plt+0x1ade8>
   242a8:	str	r0, [r5, #204]	; 0xcc
   242ac:	mov	r0, r4
   242b0:	pop	{r3, r4, r5, pc}
   242b4:	mvn	r4, #21
   242b8:	b	242ac <acl_create_entry@plt+0x1f028>
   242bc:	cmp	r0, #0
   242c0:	push	{r3, lr}
   242c4:	beq	242f4 <acl_create_entry@plt+0x1f070>
   242c8:	cmp	r1, #0
   242cc:	beq	242ec <acl_create_entry@plt+0x1f068>
   242d0:	mov	r2, #0
   242d4:	add	r0, r0, #120	; 0x78
   242d8:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   242dc:	cmp	r0, #0
   242e0:	movne	r0, #0
   242e4:	mvneq	r0, #11
   242e8:	pop	{r3, pc}
   242ec:	mov	r0, r1
   242f0:	pop	{r3, pc}
   242f4:	mvn	r0, #21
   242f8:	pop	{r3, pc}
   242fc:	ldr	r3, [pc, #260]	; 24408 <acl_create_entry@plt+0x1f184>
   24300:	ldr	r2, [pc, #260]	; 2440c <acl_create_entry@plt+0x1f188>
   24304:	add	r3, pc, r3
   24308:	push	{r4, r5, r6, lr}
   2430c:	subs	r4, r0, #0
   24310:	ldr	r5, [r3, r2]
   24314:	sub	sp, sp, #112	; 0x70
   24318:	ldr	r3, [r5]
   2431c:	str	r3, [sp, #108]	; 0x6c
   24320:	beq	243fc <acl_create_entry@plt+0x1f178>
   24324:	add	r0, r4, #176	; 0xb0
   24328:	bl	248b4 <acl_create_entry@plt+0x1f630>
   2432c:	cmp	r0, #0
   24330:	beq	24354 <acl_create_entry@plt+0x1f0d0>
   24334:	mov	r0, r4
   24338:	bl	236f8 <acl_create_entry@plt+0x1e474>
   2433c:	ldr	r2, [sp, #108]	; 0x6c
   24340:	ldr	r3, [r5]
   24344:	cmp	r2, r3
   24348:	bne	24404 <acl_create_entry@plt+0x1f180>
   2434c:	add	sp, sp, #112	; 0x70
   24350:	pop	{r4, r5, r6, pc}
   24354:	ldr	r6, [r4, #204]	; 0xcc
   24358:	cmp	r6, #0
   2435c:	beq	2438c <acl_create_entry@plt+0x1f108>
   24360:	mov	r0, r6
   24364:	bl	20154 <acl_create_entry@plt+0x1aed0>
   24368:	mov	r6, r0
   2436c:	mov	r0, r4
   24370:	mov	r1, r6
   24374:	bl	234b8 <acl_create_entry@plt+0x1e234>
   24378:	mov	r0, r4
   2437c:	mov	r1, r6
   24380:	mov	r2, #256	; 0x100
   24384:	bl	23564 <acl_create_entry@plt+0x1e2e0>
   24388:	b	2433c <acl_create_entry@plt+0x1f0b8>
   2438c:	ldr	r1, [pc, #124]	; 24410 <acl_create_entry@plt+0x1f18c>
   24390:	mov	r0, #3
   24394:	mov	r2, sp
   24398:	add	r1, pc, r1
   2439c:	bl	4ed0 <__xstat64@plt>
   243a0:	subs	r3, r0, #0
   243a4:	mov	r0, r4
   243a8:	beq	243e4 <acl_create_entry@plt+0x1f160>
   243ac:	ldr	r1, [pc, #96]	; 24414 <acl_create_entry@plt+0x1f190>
   243b0:	mov	r3, r6
   243b4:	ldr	r2, [pc, #92]	; 24418 <acl_create_entry@plt+0x1f194>
   243b8:	add	r1, pc, r1
   243bc:	add	r2, pc, r2
   243c0:	bl	23b30 <acl_create_entry@plt+0x1e8ac>
   243c4:	ldr	r1, [pc, #80]	; 2441c <acl_create_entry@plt+0x1f198>
   243c8:	mov	r0, r4
   243cc:	mov	r2, r6
   243d0:	add	r1, pc, r1
   243d4:	mov	r3, r6
   243d8:	bl	23b30 <acl_create_entry@plt+0x1e8ac>
   243dc:	mov	r0, #0
   243e0:	b	2433c <acl_create_entry@plt+0x1f0b8>
   243e4:	ldr	r1, [pc, #52]	; 24420 <acl_create_entry@plt+0x1f19c>
   243e8:	ldr	r2, [pc, #52]	; 24424 <acl_create_entry@plt+0x1f1a0>
   243ec:	add	r1, pc, r1
   243f0:	add	r2, pc, r2
   243f4:	bl	23b30 <acl_create_entry@plt+0x1e8ac>
   243f8:	b	243dc <acl_create_entry@plt+0x1f158>
   243fc:	mvn	r0, #21
   24400:	b	2433c <acl_create_entry@plt+0x1f0b8>
   24404:	bl	4f6c <__stack_chk_fail@plt>
   24408:	strdeq	r6, [r4], -ip
   2440c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   24410:	andeq	r5, r2, r4, lsl r0
   24414:	andeq	pc, r1, r0, lsl r1	; <UNPREDICTABLE>
   24418:	andeq	sp, r1, ip, lsr r8
   2441c:	andeq	pc, r1, r0, ror #1
   24420:	andeq	ip, r1, ip, lsl r7
   24424:	andeq	sp, r1, r8, lsl #16
   24428:	ldr	r3, [pc, #264]	; 24538 <acl_create_entry@plt+0x1f2b4>
   2442c:	ldr	r2, [pc, #264]	; 2453c <acl_create_entry@plt+0x1f2b8>
   24430:	add	r3, pc, r3
   24434:	push	{r4, r5, r6, r7, lr}
   24438:	subs	r4, r0, #0
   2443c:	ldr	r5, [r3, r2]
   24440:	sub	sp, sp, #116	; 0x74
   24444:	ldr	r3, [r5]
   24448:	str	r3, [sp, #108]	; 0x6c
   2444c:	beq	2452c <acl_create_entry@plt+0x1f2a8>
   24450:	ldr	r6, [pc, #232]	; 24540 <acl_create_entry@plt+0x1f2bc>
   24454:	add	r6, pc, r6
   24458:	mov	r1, r6
   2445c:	bl	23330 <acl_create_entry@plt+0x1e0ac>
   24460:	cmp	r0, #0
   24464:	bne	244fc <acl_create_entry@plt+0x1f278>
   24468:	ldr	r1, [pc, #212]	; 24544 <acl_create_entry@plt+0x1f2c0>
   2446c:	mov	r0, #3
   24470:	mov	r2, sp
   24474:	ldr	r7, [pc, #204]	; 24548 <acl_create_entry@plt+0x1f2c4>
   24478:	add	r1, pc, r1
   2447c:	bl	4ed0 <__xstat64@plt>
   24480:	add	r7, pc, r7
   24484:	cmp	r0, #0
   24488:	bne	244f0 <acl_create_entry@plt+0x1f26c>
   2448c:	ldr	r1, [pc, #184]	; 2454c <acl_create_entry@plt+0x1f2c8>
   24490:	mov	r0, r4
   24494:	add	r1, pc, r1
   24498:	bl	23330 <acl_create_entry@plt+0x1e0ac>
   2449c:	cmp	r0, #0
   244a0:	bne	24514 <acl_create_entry@plt+0x1f290>
   244a4:	ldr	r6, [pc, #164]	; 24550 <acl_create_entry@plt+0x1f2cc>
   244a8:	mov	r0, r4
   244ac:	add	r6, pc, r6
   244b0:	mov	r1, r6
   244b4:	bl	23330 <acl_create_entry@plt+0x1e0ac>
   244b8:	cmp	r0, #0
   244bc:	beq	244d8 <acl_create_entry@plt+0x1f254>
   244c0:	mov	r2, r6
   244c4:	mov	r0, r4
   244c8:	mov	r1, r7
   244cc:	mov	r3, r6
   244d0:	bl	23b30 <acl_create_entry@plt+0x1e8ac>
   244d4:	mov	r0, #0
   244d8:	ldr	r2, [sp, #108]	; 0x6c
   244dc:	ldr	r3, [r5]
   244e0:	cmp	r2, r3
   244e4:	bne	24534 <acl_create_entry@plt+0x1f2b0>
   244e8:	add	sp, sp, #116	; 0x74
   244ec:	pop	{r4, r5, r6, r7, pc}
   244f0:	ldr	r7, [pc, #92]	; 24554 <acl_create_entry@plt+0x1f2d0>
   244f4:	add	r7, pc, r7
   244f8:	b	2448c <acl_create_entry@plt+0x1f208>
   244fc:	mov	r2, #0
   24500:	mov	r1, r6
   24504:	mov	r3, r2
   24508:	mov	r0, r4
   2450c:	bl	23888 <acl_create_entry@plt+0x1e604>
   24510:	b	24468 <acl_create_entry@plt+0x1f1e4>
   24514:	mov	r2, #0
   24518:	mov	r0, r4
   2451c:	mov	r3, r2
   24520:	mov	r1, r7
   24524:	bl	23888 <acl_create_entry@plt+0x1e604>
   24528:	b	244a4 <acl_create_entry@plt+0x1f220>
   2452c:	mvn	r0, #21
   24530:	b	244d8 <acl_create_entry@plt+0x1f254>
   24534:	bl	4f6c <__stack_chk_fail@plt>
   24538:	ldrdeq	r6, [r4], -r0
   2453c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   24540:	andeq	sp, r2, r8, lsl #4
   24544:	andeq	r4, r2, r4, lsr pc
   24548:	andeq	ip, r1, r8, lsl #13
   2454c:	andeq	ip, r1, r4, ror r6
   24550:	andeq	r4, r2, r8, lsl #26
   24554:	ldrdeq	lr, [r1], -r4
   24558:	push	{r4, r5, r6, r7, r8, lr}
   2455c:	mov	r8, r0
   24560:	mov	r6, r1
   24564:	mov	r7, r2
   24568:	mov	r5, #0
   2456c:	b	24578 <acl_create_entry@plt+0x1f2f4>
   24570:	beq	245b4 <acl_create_entry@plt+0x1f330>
   24574:	add	r5, r4, #1
   24578:	cmp	r6, r5
   2457c:	bls	245ac <acl_create_entry@plt+0x1f328>
   24580:	add	r4, r6, r5
   24584:	mov	r0, r7
   24588:	lsr	r4, r4, #1
   2458c:	ldr	r3, [r8, r4, lsl #2]
   24590:	ldr	r1, [r3, #12]
   24594:	bl	520c <strcmp@plt>
   24598:	cmp	r0, #0
   2459c:	bge	24570 <acl_create_entry@plt+0x1f2ec>
   245a0:	cmp	r4, r5
   245a4:	mov	r6, r4
   245a8:	bhi	24580 <acl_create_entry@plt+0x1f2fc>
   245ac:	mvn	r0, r5
   245b0:	pop	{r4, r5, r6, r7, r8, pc}
   245b4:	mov	r0, r4
   245b8:	pop	{r4, r5, r6, r7, r8, pc}
   245bc:	str	r0, [r0]
   245c0:	str	r0, [r0, #4]
   245c4:	bx	lr
   245c8:	ldr	r3, [r0]
   245cc:	subs	r3, r3, r0
   245d0:	rsbs	r0, r3, #0
   245d4:	adcs	r0, r0, r3
   245d8:	bx	lr
   245dc:	ldm	r0, {r1, r2}
   245e0:	mov	r3, #0
   245e4:	str	r2, [r1, #4]
   245e8:	str	r1, [r2]
   245ec:	str	r3, [r0, #4]
   245f0:	str	r3, [r0]
   245f4:	bx	lr
   245f8:	push	{r4, r5, r6, lr}
   245fc:	mov	r4, r1
   24600:	mov	r6, r0
   24604:	mov	r5, r2
   24608:	mov	r0, r1
   2460c:	mov	r2, #28
   24610:	mov	r1, #0
   24614:	bl	4a74 <memset@plt>
   24618:	str	r6, [r4]
   2461c:	strb	r5, [r4, #24]
   24620:	add	r0, r4, #4
   24624:	pop	{r4, r5, r6, lr}
   24628:	b	245bc <acl_create_entry@plt+0x1f338>
   2462c:	push	{r4, r5, r6, r7, r8, lr}
   24630:	mov	r4, r0
   24634:	ldrb	r3, [r0, #24]
   24638:	mov	r7, r1
   2463c:	mov	r6, r2
   24640:	cmp	r3, #0
   24644:	beq	24694 <acl_create_entry@plt+0x1f410>
   24648:	ldr	r5, [r0, #12]
   2464c:	mov	r2, r1
   24650:	ldr	r1, [r0, #16]
   24654:	mov	r0, r5
   24658:	bl	24558 <acl_create_entry@plt+0x1f2d4>
   2465c:	subs	r8, r0, #0
   24660:	blt	24698 <acl_create_entry@plt+0x1f414>
   24664:	ldr	r7, [r5, r8, lsl #2]
   24668:	ldr	r0, [r7, #16]
   2466c:	bl	4b7c <free@plt>
   24670:	cmp	r6, #0
   24674:	beq	247e8 <acl_create_entry@plt+0x1f564>
   24678:	mov	r0, r6
   2467c:	bl	51c4 <__strdup@plt>
   24680:	cmp	r0, #0
   24684:	str	r0, [r7, #16]
   24688:	beq	2480c <acl_create_entry@plt+0x1f588>
   2468c:	mov	r0, r7
   24690:	pop	{r4, r5, r6, r7, r8, pc}
   24694:	mov	r8, r3
   24698:	mov	r0, #1
   2469c:	mov	r1, #24
   246a0:	bl	4a38 <calloc@plt>
   246a4:	subs	r5, r0, #0
   246a8:	beq	2480c <acl_create_entry@plt+0x1f588>
   246ac:	mov	r0, r7
   246b0:	bl	51c4 <__strdup@plt>
   246b4:	cmp	r0, #0
   246b8:	mov	r7, r0
   246bc:	str	r0, [r5, #12]
   246c0:	beq	24824 <acl_create_entry@plt+0x1f5a0>
   246c4:	cmp	r6, #0
   246c8:	beq	246e4 <acl_create_entry@plt+0x1f460>
   246cc:	mov	r0, r6
   246d0:	bl	51c4 <__strdup@plt>
   246d4:	cmp	r0, #0
   246d8:	mov	r7, r0
   246dc:	str	r0, [r5, #16]
   246e0:	beq	247f4 <acl_create_entry@plt+0x1f570>
   246e4:	ldrb	r3, [r4, #24]
   246e8:	cmp	r3, #0
   246ec:	beq	2479c <acl_create_entry@plt+0x1f518>
   246f0:	ldr	r2, [r4, #16]
   246f4:	ldr	r3, [r4, #20]
   246f8:	cmp	r2, r3
   246fc:	bcc	24738 <acl_create_entry@plt+0x1f4b4>
   24700:	cmp	r3, #0
   24704:	ldr	r0, [r4, #12]
   24708:	movne	r6, r3
   2470c:	moveq	r6, #64	; 0x40
   24710:	add	r1, r6, r3
   24714:	lsl	r1, r1, #2
   24718:	bl	5194 <realloc@plt>
   2471c:	subs	r7, r0, #0
   24720:	beq	24814 <acl_create_entry@plt+0x1f590>
   24724:	ldr	r2, [r4, #16]
   24728:	ldr	r3, [r4, #20]
   2472c:	str	r7, [r4, #12]
   24730:	add	r6, r3, r6
   24734:	str	r6, [r4, #20]
   24738:	mvn	r3, r8
   2473c:	cmp	r3, r2
   24740:	bcc	247bc <acl_create_entry@plt+0x1f538>
   24744:	ldr	r2, [r4, #8]
   24748:	lsl	r6, r3, #2
   2474c:	str	r5, [r4, #8]
   24750:	add	r1, r4, #4
   24754:	stm	r5, {r1, r2}
   24758:	str	r5, [r2]
   2475c:	str	r4, [r5, #8]
   24760:	ldr	r2, [r4, #16]
   24764:	add	r0, r3, #1
   24768:	ldr	r1, [r4, #12]
   2476c:	rsb	r2, r3, r2
   24770:	add	r0, r1, r0, lsl #2
   24774:	add	r1, r1, r6
   24778:	lsl	r2, r2, #2
   2477c:	bl	5014 <memmove@plt>
   24780:	ldr	r3, [r4, #12]
   24784:	mov	r0, r5
   24788:	str	r5, [r3, r6]
   2478c:	ldr	r3, [r4, #16]
   24790:	add	r3, r3, #1
   24794:	str	r3, [r4, #16]
   24798:	pop	{r4, r5, r6, r7, r8, pc}
   2479c:	ldr	r3, [r4, #8]
   247a0:	add	r2, r4, #4
   247a4:	str	r5, [r4, #8]
   247a8:	mov	r0, r5
   247ac:	stm	r5, {r2, r3}
   247b0:	str	r5, [r3]
   247b4:	str	r4, [r5, #8]
   247b8:	pop	{r4, r5, r6, r7, r8, pc}
   247bc:	ldr	r2, [r4, #12]
   247c0:	lsl	r6, r3, #2
   247c4:	ldr	r2, [r2, r3, lsl #2]
   247c8:	ldr	r1, [r2, #4]
   247cc:	str	r5, [r2, #4]
   247d0:	str	r2, [r5]
   247d4:	str	r1, [r5, #4]
   247d8:	str	r5, [r1]
   247dc:	ldr	r2, [r2, #8]
   247e0:	str	r2, [r5, #8]
   247e4:	b	24760 <acl_create_entry@plt+0x1f4dc>
   247e8:	str	r6, [r7, #16]
   247ec:	mov	r0, r7
   247f0:	pop	{r4, r5, r6, r7, r8, pc}
   247f4:	ldr	r0, [r5, #12]
   247f8:	bl	4b7c <free@plt>
   247fc:	mov	r0, r5
   24800:	bl	4b7c <free@plt>
   24804:	mov	r0, r7
   24808:	pop	{r4, r5, r6, r7, r8, pc}
   2480c:	mov	r0, #0
   24810:	pop	{r4, r5, r6, r7, r8, pc}
   24814:	ldr	r0, [r5, #12]
   24818:	bl	4b7c <free@plt>
   2481c:	ldr	r0, [r5, #16]
   24820:	bl	4b7c <free@plt>
   24824:	mov	r0, r5
   24828:	bl	4b7c <free@plt>
   2482c:	b	2468c <acl_create_entry@plt+0x1f408>
   24830:	push	{r3, r4, r5, r6, r7, lr}
   24834:	mov	r4, r0
   24838:	ldr	r5, [r0, #8]
   2483c:	ldr	r6, [r5, #12]
   24840:	cmp	r6, #0
   24844:	beq	24890 <acl_create_entry@plt+0x1f60c>
   24848:	ldr	r7, [r5, #16]
   2484c:	mov	r0, r6
   24850:	ldr	r2, [r4, #12]
   24854:	mov	r1, r7
   24858:	bl	24558 <acl_create_entry@plt+0x1f2d4>
   2485c:	cmp	r0, #0
   24860:	blt	24890 <acl_create_entry@plt+0x1f60c>
   24864:	sub	r7, r7, #-1073741823	; 0xc0000001
   24868:	lsl	r3, r0, #2
   2486c:	rsb	r2, r0, r7
   24870:	add	r1, r3, #4
   24874:	add	r0, r6, r3
   24878:	add	r1, r6, r1
   2487c:	lsl	r2, r2, #2
   24880:	bl	5014 <memmove@plt>
   24884:	ldr	r3, [r5, #16]
   24888:	sub	r3, r3, #1
   2488c:	str	r3, [r5, #16]
   24890:	mov	r0, r4
   24894:	bl	245dc <acl_create_entry@plt+0x1f358>
   24898:	ldr	r0, [r4, #12]
   2489c:	bl	4b7c <free@plt>
   248a0:	ldr	r0, [r4, #16]
   248a4:	bl	4b7c <free@plt>
   248a8:	mov	r0, r4
   248ac:	pop	{r3, r4, r5, r6, r7, lr}
   248b0:	b	4b7c <free@plt>
   248b4:	push	{r4, lr}
   248b8:	mov	r4, r0
   248bc:	add	r0, r0, #4
   248c0:	bl	245c8 <acl_create_entry@plt+0x1f344>
   248c4:	cmp	r0, #0
   248c8:	ldreq	r0, [r4, #4]
   248cc:	movne	r0, #0
   248d0:	pop	{r4, pc}
   248d4:	cmp	r0, #0
   248d8:	bxeq	lr
   248dc:	ldr	r3, [r0, #8]
   248e0:	ldr	r0, [r0]
   248e4:	add	r3, r3, #4
   248e8:	cmp	r0, r3
   248ec:	moveq	r0, #0
   248f0:	bx	lr
   248f4:	push	{r3, r4, r5, lr}
   248f8:	mov	r4, r0
   248fc:	ldr	r0, [r0, #12]
   24900:	bl	4b7c <free@plt>
   24904:	mov	r3, #0
   24908:	mov	r0, r4
   2490c:	str	r3, [r4, #12]
   24910:	str	r3, [r4, #16]
   24914:	str	r3, [r4, #20]
   24918:	bl	248b4 <acl_create_entry@plt+0x1f630>
   2491c:	mov	r5, r0
   24920:	bl	248d4 <acl_create_entry@plt+0x1f650>
   24924:	cmp	r5, #0
   24928:	mov	r4, r0
   2492c:	popeq	{r3, r4, r5, pc}
   24930:	mov	r0, r5
   24934:	mov	r5, r4
   24938:	bl	24830 <acl_create_entry@plt+0x1f5ac>
   2493c:	mov	r0, r4
   24940:	bl	248d4 <acl_create_entry@plt+0x1f650>
   24944:	cmp	r4, #0
   24948:	mov	r4, r0
   2494c:	bne	24930 <acl_create_entry@plt+0x1f6ac>
   24950:	pop	{r3, r4, r5, pc}
   24954:	cmp	r0, #0
   24958:	push	{r4, lr}
   2495c:	popeq	{r4, pc}
   24960:	ldr	r3, [r0, #8]
   24964:	ldrb	r0, [r3, #24]
   24968:	cmp	r0, #0
   2496c:	popeq	{r4, pc}
   24970:	ldr	r4, [r3, #12]
   24974:	mov	r2, r1
   24978:	ldr	r1, [r3, #16]
   2497c:	mov	r0, r4
   24980:	bl	24558 <acl_create_entry@plt+0x1f2d4>
   24984:	cmp	r0, #0
   24988:	ldrge	r0, [r4, r0, lsl #2]
   2498c:	movlt	r0, #0
   24990:	pop	{r4, pc}
   24994:	cmp	r0, #0
   24998:	ldrne	r0, [r0, #12]
   2499c:	bx	lr
   249a0:	cmp	r0, #0
   249a4:	ldrne	r0, [r0, #16]
   249a8:	bx	lr
   249ac:	cmp	r0, #0
   249b0:	ldrne	r0, [r0, #20]
   249b4:	mvneq	r0, #21
   249b8:	bx	lr
   249bc:	cmp	r0, #0
   249c0:	strne	r1, [r0, #20]
   249c4:	bx	lr
   249c8:	ldr	r3, [pc, #428]	; 24b7c <acl_create_entry@plt+0x1f8f8>
   249cc:	mov	r1, #0
   249d0:	ldr	ip, [pc, #424]	; 24b80 <acl_create_entry@plt+0x1f8fc>
   249d4:	mov	r2, #136	; 0x88
   249d8:	add	r3, pc, r3
   249dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   249e0:	sub	sp, sp, #2208	; 0x8a0
   249e4:	ldr	r9, [r3, ip]
   249e8:	sub	sp, sp, #4
   249ec:	add	r4, sp, #20
   249f0:	add	r6, sp, #16
   249f4:	ldr	r3, [r9]
   249f8:	mov	r0, r4
   249fc:	str	r3, [sp, #2204]	; 0x89c
   24a00:	bl	4a74 <memset@plt>
   24a04:	mov	r1, #0
   24a08:	str	r1, [sp]
   24a0c:	ldr	r1, [pc, #368]	; 24b84 <acl_create_entry@plt+0x1f900>
   24a10:	mov	r2, r4
   24a14:	sub	r3, r6, #4
   24a18:	mvn	r0, #99	; 0x63
   24a1c:	add	r1, pc, r1
   24a20:	mov	ip, #128	; 0x80
   24a24:	str	ip, [sp, #20]
   24a28:	bl	4c6c <name_to_handle_at@plt>
   24a2c:	cmp	r0, #0
   24a30:	blt	24ae8 <acl_create_entry@plt+0x1f864>
   24a34:	ldr	r0, [pc, #332]	; 24b88 <acl_create_entry@plt+0x1f904>
   24a38:	ldr	r1, [pc, #332]	; 24b8c <acl_create_entry@plt+0x1f908>
   24a3c:	add	r0, pc, r0
   24a40:	add	r1, pc, r1
   24a44:	bl	4d44 <fopen64@plt>
   24a48:	subs	r7, r0, #0
   24a4c:	beq	24b34 <acl_create_entry@plt+0x1f8b0>
   24a50:	ldr	r8, [pc, #312]	; 24b90 <acl_create_entry@plt+0x1f90c>
   24a54:	add	r4, sp, #156	; 0x9c
   24a58:	ldr	sl, [pc, #308]	; 24b94 <acl_create_entry@plt+0x1f910>
   24a5c:	ldr	fp, [pc, #308]	; 24b98 <acl_create_entry@plt+0x1f914>
   24a60:	add	r8, pc, r8
   24a64:	add	sl, pc, sl
   24a68:	add	fp, pc, fp
   24a6c:	mov	r0, r4
   24a70:	mov	r1, #2048	; 0x800
   24a74:	mov	r2, r7
   24a78:	bl	49a8 <fgets@plt>
   24a7c:	subs	r5, r0, #0
   24a80:	beq	24b58 <acl_create_entry@plt+0x1f8d4>
   24a84:	mov	r0, r4
   24a88:	mov	r1, r8
   24a8c:	mov	r2, r6
   24a90:	bl	4cf0 <sscanf@plt>
   24a94:	cmp	r0, #1
   24a98:	mov	r5, r0
   24a9c:	bne	24a6c <acl_create_entry@plt+0x1f7e8>
   24aa0:	ldr	r2, [sp, #16]
   24aa4:	ldr	r3, [sp, #12]
   24aa8:	cmp	r2, r3
   24aac:	bne	24a6c <acl_create_entry@plt+0x1f7e8>
   24ab0:	mov	r0, r4
   24ab4:	mov	r1, sl
   24ab8:	bl	4e7c <strstr@plt>
   24abc:	cmp	r0, #0
   24ac0:	beq	24a6c <acl_create_entry@plt+0x1f7e8>
   24ac4:	add	r0, r0, #3
   24ac8:	mov	r1, fp
   24acc:	mov	r2, #8
   24ad0:	bl	5164 <strncmp@plt>
   24ad4:	cmp	r0, #0
   24ad8:	bne	24a6c <acl_create_entry@plt+0x1f7e8>
   24adc:	mov	r0, r7
   24ae0:	bl	499c <fclose@plt>
   24ae4:	b	24b38 <acl_create_entry@plt+0x1f8b4>
   24ae8:	bl	5248 <__errno_location@plt>
   24aec:	ldr	r4, [r0]
   24af0:	cmp	r4, #95	; 0x5f
   24af4:	beq	24b34 <acl_create_entry@plt+0x1f8b0>
   24af8:	bl	342fc <acl_create_entry@plt+0x2f078>
   24afc:	cmp	r0, #6
   24b00:	ble	24b34 <acl_create_entry@plt+0x1f8b0>
   24b04:	ldr	lr, [pc, #144]	; 24b9c <acl_create_entry@plt+0x1f918>
   24b08:	mov	r1, r4
   24b0c:	ldr	ip, [pc, #140]	; 24ba0 <acl_create_entry@plt+0x1f91c>
   24b10:	mov	r0, #7
   24b14:	ldr	r2, [pc, #136]	; 24ba4 <acl_create_entry@plt+0x1f920>
   24b18:	add	lr, pc, lr
   24b1c:	add	ip, pc, ip
   24b20:	mov	r3, #121	; 0x79
   24b24:	add	r2, pc, r2
   24b28:	str	lr, [sp]
   24b2c:	str	ip, [sp, #4]
   24b30:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   24b34:	mov	r5, #0
   24b38:	ldr	r2, [sp, #2204]	; 0x89c
   24b3c:	mov	r0, r5
   24b40:	ldr	r3, [r9]
   24b44:	cmp	r2, r3
   24b48:	bne	24b64 <acl_create_entry@plt+0x1f8e0>
   24b4c:	add	sp, sp, #2208	; 0x8a0
   24b50:	add	sp, sp, #4
   24b54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24b58:	mov	r0, r7
   24b5c:	bl	5188 <ferror@plt>
   24b60:	b	24adc <acl_create_entry@plt+0x1f858>
   24b64:	bl	4f6c <__stack_chk_fail@plt>
   24b68:	mov	r4, r0
   24b6c:	mov	r0, r7
   24b70:	bl	499c <fclose@plt>
   24b74:	mov	r0, r4
   24b78:	bl	51d0 <_Unwind_Resume@plt>
   24b7c:	andeq	r6, r4, r8, lsr #4
   24b80:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   24b84:	ldrdeq	sp, [r1], -r0
   24b88:	andeq	r4, r2, r8, lsl sl
   24b8c:	andeq	r7, r2, r4, ror #22
   24b90:	strdeq	r5, [r2], -ip
   24b94:	andeq	r4, r2, r8, lsl #20
   24b98:	andeq	r4, r2, r8, lsl #20
   24b9c:	andeq	r4, r2, r4, lsr #22
   24ba0:	andeq	r4, r2, r8, lsl r9
   24ba4:	strdeq	r4, [r2], -r0
   24ba8:	push	{r4, r5, r6, r7, r8, lr}
   24bac:	subs	r5, r0, #0
   24bb0:	sub	sp, sp, #8
   24bb4:	mov	r4, r1
   24bb8:	mov	r7, r2
   24bbc:	beq	24cfc <acl_create_entry@plt+0x1fa78>
   24bc0:	cmp	r1, #0
   24bc4:	beq	24d08 <acl_create_entry@plt+0x1fa84>
   24bc8:	mov	r0, r1
   24bcc:	ldr	r1, [pc, #392]	; 24d5c <acl_create_entry@plt+0x1fad8>
   24bd0:	add	r1, pc, r1
   24bd4:	bl	520c <strcmp@plt>
   24bd8:	subs	r1, r0, #0
   24bdc:	beq	24c74 <acl_create_entry@plt+0x1f9f0>
   24be0:	ldr	r1, [pc, #376]	; 24d60 <acl_create_entry@plt+0x1fadc>
   24be4:	mov	r0, r4
   24be8:	add	r1, pc, r1
   24bec:	bl	520c <strcmp@plt>
   24bf0:	cmp	r0, #0
   24bf4:	bne	24cfc <acl_create_entry@plt+0x1fa78>
   24bf8:	mov	r8, #1
   24bfc:	mov	r0, #1
   24c00:	mov	r1, #460	; 0x1cc
   24c04:	bl	4a38 <calloc@plt>
   24c08:	subs	r4, r0, #0
   24c0c:	beq	24cfc <acl_create_entry@plt+0x1fa78>
   24c10:	mov	r1, r4
   24c14:	mov	r6, #1
   24c18:	mov	r0, r5
   24c1c:	str	r6, [r4, #4]
   24c20:	mov	r2, #0
   24c24:	str	r5, [r1], #400	; 0x190
   24c28:	bl	245f8 <acl_create_entry@plt+0x1f374>
   24c2c:	mov	r0, r5
   24c30:	mov	r2, r6
   24c34:	add	r1, r4, #428	; 0x1ac
   24c38:	bl	245f8 <acl_create_entry@plt+0x1f374>
   24c3c:	cmp	r7, #0
   24c40:	strbge	r6, [r4, #456]	; 0x1c8
   24c44:	strge	r7, [r4, #8]
   24c48:	blt	24c90 <acl_create_entry@plt+0x1fa0c>
   24c4c:	mov	r1, #268	; 0x10c
   24c50:	mov	r3, #16
   24c54:	mov	r0, r4
   24c58:	str	r8, [r4, #20]
   24c5c:	mov	r2, #2
   24c60:	strh	r3, [r4, r1]
   24c64:	strh	r3, [r4, #12]
   24c68:	str	r2, [r4, #276]	; 0x114
   24c6c:	add	sp, sp, #8
   24c70:	pop	{r4, r5, r6, r7, r8, pc}
   24c74:	ldr	r0, [pc, #232]	; 24d64 <acl_create_entry@plt+0x1fae0>
   24c78:	add	r0, pc, r0
   24c7c:	bl	4bc4 <access@plt>
   24c80:	cmp	r0, #0
   24c84:	blt	24d10 <acl_create_entry@plt+0x1fa8c>
   24c88:	mov	r8, #2
   24c8c:	b	24bfc <acl_create_entry@plt+0x1f978>
   24c90:	movw	r1, #2051	; 0x803
   24c94:	mov	r0, #16
   24c98:	movt	r1, #8
   24c9c:	mov	r2, #15
   24ca0:	bl	4c54 <socket@plt>
   24ca4:	cmn	r0, #1
   24ca8:	str	r0, [r4, #8]
   24cac:	bne	24c4c <acl_create_entry@plt+0x1f9c8>
   24cb0:	bl	5248 <__errno_location@plt>
   24cb4:	ldr	r5, [r0]
   24cb8:	bl	342fc <acl_create_entry@plt+0x2f078>
   24cbc:	cmp	r0, #6
   24cc0:	ble	24cf4 <acl_create_entry@plt+0x1fa70>
   24cc4:	ldr	lr, [pc, #156]	; 24d68 <acl_create_entry@plt+0x1fae4>
   24cc8:	mov	r1, r5
   24ccc:	ldr	ip, [pc, #152]	; 24d6c <acl_create_entry@plt+0x1fae8>
   24cd0:	mov	r0, #7
   24cd4:	ldr	r2, [pc, #148]	; 24d70 <acl_create_entry@plt+0x1faec>
   24cd8:	add	lr, pc, lr
   24cdc:	add	ip, pc, ip
   24ce0:	mov	r3, #190	; 0xbe
   24ce4:	add	r2, pc, r2
   24ce8:	str	lr, [sp]
   24cec:	str	ip, [sp, #4]
   24cf0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   24cf4:	mov	r0, r4
   24cf8:	bl	4b7c <free@plt>
   24cfc:	mov	r0, #0
   24d00:	add	sp, sp, #8
   24d04:	pop	{r4, r5, r6, r7, r8, pc}
   24d08:	mov	r8, #0
   24d0c:	b	24bfc <acl_create_entry@plt+0x1f978>
   24d10:	bl	249c8 <acl_create_entry@plt+0x1f744>
   24d14:	subs	r8, r0, #0
   24d18:	bne	24c88 <acl_create_entry@plt+0x1fa04>
   24d1c:	bl	342fc <acl_create_entry@plt+0x2f078>
   24d20:	cmp	r0, #6
   24d24:	ble	24d08 <acl_create_entry@plt+0x1fa84>
   24d28:	ldr	lr, [pc, #68]	; 24d74 <acl_create_entry@plt+0x1faf0>
   24d2c:	mov	r1, r8
   24d30:	ldr	ip, [pc, #64]	; 24d78 <acl_create_entry@plt+0x1faf4>
   24d34:	mov	r3, #174	; 0xae
   24d38:	ldr	r2, [pc, #60]	; 24d7c <acl_create_entry@plt+0x1faf8>
   24d3c:	add	lr, pc, lr
   24d40:	add	ip, pc, ip
   24d44:	str	lr, [sp]
   24d48:	add	r2, pc, r2
   24d4c:	str	ip, [sp, #4]
   24d50:	mov	r0, #7
   24d54:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   24d58:	b	24bfc <acl_create_entry@plt+0x1f978>
   24d5c:	andeq	ip, r1, r8, lsr #12
   24d60:	andeq	sp, r1, ip, lsr #12
   24d64:	andeq	pc, r1, r8, asr #12
   24d68:	andeq	r4, r2, r8, lsl r7
   24d6c:	andeq	pc, r1, r8, lsr #11
   24d70:	andeq	r4, r2, r0, lsr r7
   24d74:			; <UNDEFINED> instruction: 0x000246b4
   24d78:	andeq	r4, r2, ip, lsr r7
   24d7c:	andeq	r4, r2, ip, asr #13
   24d80:	mvn	r2, #0
   24d84:	b	24ba8 <acl_create_entry@plt+0x1f924>
   24d88:	ldr	r3, [pc, #1000]	; 25178 <acl_create_entry@plt+0x1fef4>
   24d8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24d90:	sub	sp, sp, #4096	; 0x1000
   24d94:	ldr	r2, [pc, #992]	; 2517c <acl_create_entry@plt+0x1fef8>
   24d98:	sub	sp, sp, #52	; 0x34
   24d9c:	add	r3, pc, r3
   24da0:	add	r9, r0, #400	; 0x190
   24da4:	str	r0, [sp, #20]
   24da8:	add	ip, sp, #8192	; 0x2000
   24dac:	str	r9, [sp, #16]
   24db0:	mov	r0, r9
   24db4:	ldr	r2, [r3, r2]
   24db8:	ldr	r3, [r2]
   24dbc:	str	r2, [sp, #24]
   24dc0:	str	r3, [ip, #-4052]	; 0xfffff02c
   24dc4:	bl	248b4 <acl_create_entry@plt+0x1f630>
   24dc8:	ldr	r3, [sp, #20]
   24dcc:	add	r6, r3, #428	; 0x1ac
   24dd0:	cmp	r0, #0
   24dd4:	beq	25144 <acl_create_entry@plt+0x1fec0>
   24dd8:	add	r4, sp, #44	; 0x2c
   24ddc:	mov	r1, #0
   24de0:	mov	r2, #4096	; 0x1000
   24de4:	add	r9, sp, #48	; 0x30
   24de8:	mov	r0, r4
   24dec:	str	r9, [sp, #12]
   24df0:	bl	4a74 <memset@plt>
   24df4:	add	ip, sp, #4096	; 0x1000
   24df8:	add	ip, ip, #48	; 0x30
   24dfc:	movw	r3, #61436	; 0xeffc
   24e00:	movt	r3, #65535	; 0xffff
   24e04:	mov	r1, #8
   24e08:	mov	r2, #21
   24e0c:	str	r1, [sp, #48]	; 0x30
   24e10:	strh	r2, [r4, #8]
   24e14:	mov	r1, #1
   24e18:	mov	r0, r6
   24e1c:	strb	r1, [r4, #10]
   24e20:	movw	r2, #51966	; 0xcafe
   24e24:	mov	r1, #6
   24e28:	movt	r2, #65261	; 0xfeed
   24e2c:	strh	r1, [r4, #16]
   24e30:	str	r2, [r4, #12]
   24e34:	mov	r1, #32
   24e38:	strh	r1, [ip, r3]
   24e3c:	mvn	r2, #0
   24e40:	str	r2, [sp, #64]	; 0x40
   24e44:	bl	248b4 <acl_create_entry@plt+0x1f630>
   24e48:	cmp	r0, #0
   24e4c:	moveq	r5, #4
   24e50:	moveq	r8, #24
   24e54:	moveq	r7, #3
   24e58:	beq	24f64 <acl_create_entry@plt+0x1fce0>
   24e5c:	mov	r0, r6
   24e60:	bl	248b4 <acl_create_entry@plt+0x1f630>
   24e64:	cmp	r0, #0
   24e68:	beq	2516c <acl_create_entry@plt+0x1fee8>
   24e6c:	mov	r5, #0
   24e70:	bl	248d4 <acl_create_entry@plt+0x1f650>
   24e74:	add	r5, r5, #1
   24e78:	cmp	r0, #0
   24e7c:	bne	24e70 <acl_create_entry@plt+0x1fbec>
   24e80:	mov	r0, r6
   24e84:	bl	248b4 <acl_create_entry@plt+0x1f630>
   24e88:	subs	ip, r0, #0
   24e8c:	beq	25158 <acl_create_entry@plt+0x1fed4>
   24e90:	sub	r5, r5, #1
   24e94:	mov	fp, r4
   24e98:	str	r4, [sp, #28]
   24e9c:	mov	r7, #3
   24ea0:	add	r5, r5, r5, lsl #1
   24ea4:	mov	r6, #32
   24ea8:	mov	sl, #84	; 0x54
   24eac:	mov	r9, #21
   24eb0:	lsl	r5, r5, #1
   24eb4:	mov	r8, #0
   24eb8:	add	r5, r5, #1
   24ebc:	mov	r4, ip
   24ec0:	uxtb	r5, r5
   24ec4:	mov	r0, r4
   24ec8:	add	r7, r7, #6
   24ecc:	bl	24994 <acl_create_entry@plt+0x1f710>
   24ed0:	add	fp, fp, #48	; 0x30
   24ed4:	bl	26434 <acl_create_entry@plt+0x211b0>
   24ed8:	strb	r5, [fp, #18]
   24edc:	strh	r6, [fp, #-24]	; 0xffffffe8
   24ee0:	mov	ip, #3
   24ee4:	str	r6, [fp, #-20]	; 0xffffffec
   24ee8:	sub	r5, r5, #6
   24eec:	strh	sl, [fp, #-16]
   24ef0:	strh	r9, [fp, #-8]
   24ef4:	uxtb	r5, r5
   24ef8:	strb	r8, [fp, #-6]
   24efc:	strb	ip, [fp, #-5]
   24f00:	strh	r6, [fp]
   24f04:	strh	sl, [fp, #8]
   24f08:	strh	r9, [fp, #16]
   24f0c:	strb	r8, [fp, #19]
   24f10:	mov	r3, r0
   24f14:	str	r1, [fp, #-12]
   24f18:	str	r1, [fp, #-4]
   24f1c:	mov	r0, r4
   24f20:	str	r3, [fp, #12]
   24f24:	mov	r1, #36	; 0x24
   24f28:	str	r3, [fp, #20]
   24f2c:	str	r1, [fp, #4]
   24f30:	bl	248d4 <acl_create_entry@plt+0x1f650>
   24f34:	subs	r4, r0, #0
   24f38:	bne	24ec4 <acl_create_entry@plt+0x1fc40>
   24f3c:	lsl	r3, r7, #3
   24f40:	ldr	r4, [sp, #28]
   24f44:	add	r5, r7, #2
   24f48:	add	r8, r3, #8
   24f4c:	add	r7, r7, #1
   24f50:	add	r2, r4, r3
   24f54:	mov	r0, #6
   24f58:	mov	r1, #0
   24f5c:	strh	r0, [r4, r3]
   24f60:	str	r1, [r2, #4]
   24f64:	ldr	r0, [sp, #16]
   24f68:	bl	248b4 <acl_create_entry@plt+0x1f630>
   24f6c:	cmp	r0, #0
   24f70:	beq	250a4 <acl_create_entry@plt+0x1fe20>
   24f74:	ldr	r0, [sp, #16]
   24f78:	bl	248b4 <acl_create_entry@plt+0x1f630>
   24f7c:	subs	r6, r0, #0
   24f80:	beq	25088 <acl_create_entry@plt+0x1fe04>
   24f84:	mov	r9, #32
   24f88:	mov	sl, #21
   24f8c:	mov	fp, #0
   24f90:	b	25028 <acl_create_entry@plt+0x1fda4>
   24f94:	add	r1, r5, #8
   24f98:	add	r2, r5, #16
   24f9c:	add	r3, r4, r1
   24fa0:	add	ip, r4, r2
   24fa4:	strh	sl, [r4, r1]
   24fa8:	mov	r0, r6
   24fac:	strb	fp, [r3, #2]
   24fb0:	mov	r1, #3
   24fb4:	str	r8, [r3, #4]
   24fb8:	add	r5, r5, #24
   24fbc:	strb	r1, [r3, #3]
   24fc0:	add	r7, r7, #4
   24fc4:	strh	r9, [r4, r2]
   24fc8:	mov	r2, #28
   24fcc:	str	r2, [ip, #4]
   24fd0:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   24fd4:	bl	26414 <acl_create_entry@plt+0x21190>
   24fd8:	add	r3, r4, r5
   24fdc:	strh	sl, [r4, r5]
   24fe0:	mov	r2, #1
   24fe4:	strb	fp, [r3, #2]
   24fe8:	strb	r2, [r3, #3]
   24fec:	str	r0, [r3, #4]
   24ff0:	lsl	r3, r7, #3
   24ff4:	add	r2, r7, #2
   24ff8:	cmp	r2, #512	; 0x200
   24ffc:	add	r2, r4, r3
   25000:	mov	r1, #6
   25004:	add	r7, r7, #1
   25008:	strh	r1, [r4, r3]
   2500c:	mvn	r3, #0
   25010:	str	r3, [r2, #4]
   25014:	bcs	2512c <acl_create_entry@plt+0x1fea8>
   25018:	mov	r0, r6
   2501c:	bl	248d4 <acl_create_entry@plt+0x1f650>
   25020:	subs	r6, r0, #0
   25024:	beq	25080 <acl_create_entry@plt+0x1fdfc>
   25028:	mov	r0, r6
   2502c:	lsl	r5, r7, #3
   25030:	bl	24994 <acl_create_entry@plt+0x1f710>
   25034:	bl	26414 <acl_create_entry@plt+0x21190>
   25038:	add	r3, r4, r5
   2503c:	strh	r9, [r4, r5]
   25040:	mov	r2, #24
   25044:	str	r2, [r3, #4]
   25048:	mov	r8, r0
   2504c:	mov	r0, r6
   25050:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   25054:	cmp	r0, #0
   25058:	bne	24f94 <acl_create_entry@plt+0x1fd10>
   2505c:	add	r5, r5, #8
   25060:	mov	r2, #1
   25064:	add	r3, r4, r5
   25068:	add	r7, r7, #2
   2506c:	strh	sl, [r4, r5]
   25070:	strb	r0, [r3, #2]
   25074:	str	r8, [r3, #4]
   25078:	strb	r2, [r3, #3]
   2507c:	b	24ff0 <acl_create_entry@plt+0x1fd6c>
   25080:	lsl	r8, r7, #3
   25084:	add	r5, r7, #1
   25088:	mov	r2, #6
   2508c:	add	r3, r4, r8
   25090:	strh	r2, [r4, r8]
   25094:	lsl	r8, r5, #3
   25098:	add	r5, r5, #1
   2509c:	mov	r2, #0
   250a0:	str	r2, [r3, #4]
   250a4:	ldr	r3, [sp, #20]
   250a8:	add	lr, sp, #36	; 0x24
   250ac:	mov	r2, #8
   250b0:	mov	r9, #0
   250b4:	movw	ip, #61428	; 0xeff4
   250b8:	add	r6, r4, r8
   250bc:	ldr	r0, [r3, #8]
   250c0:	movt	ip, #65535	; 0xffff
   250c4:	str	r2, [sp]
   250c8:	mov	r3, lr
   250cc:	str	r4, [lr, #4]
   250d0:	mov	r1, #1
   250d4:	str	r9, [sp, #36]	; 0x24
   250d8:	add	r9, sp, #4096	; 0x1000
   250dc:	add	r9, r9, #48	; 0x30
   250e0:	mvn	lr, #0
   250e4:	mov	r2, #26
   250e8:	mov	r7, #6
   250ec:	strh	r5, [r9, ip]
   250f0:	strh	r7, [r4, r8]
   250f4:	str	lr, [r6, #4]
   250f8:	bl	51e8 <setsockopt@plt>
   250fc:	cmp	r0, #0
   25100:	blt	25134 <acl_create_entry@plt+0x1feb0>
   25104:	mov	r0, #0
   25108:	ldr	r9, [sp, #24]
   2510c:	add	ip, sp, #8192	; 0x2000
   25110:	ldr	r2, [ip, #-4052]	; 0xfffff02c
   25114:	ldr	r3, [r9]
   25118:	cmp	r2, r3
   2511c:	bne	25174 <acl_create_entry@plt+0x1fef0>
   25120:	add	sp, sp, #4096	; 0x1000
   25124:	add	sp, sp, #52	; 0x34
   25128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2512c:	mvn	r0, #6
   25130:	b	25108 <acl_create_entry@plt+0x1fe84>
   25134:	bl	5248 <__errno_location@plt>
   25138:	ldr	r0, [r0]
   2513c:	rsb	r0, r0, #0
   25140:	b	25108 <acl_create_entry@plt+0x1fe84>
   25144:	mov	r0, r6
   25148:	bl	248b4 <acl_create_entry@plt+0x1f630>
   2514c:	cmp	r0, #0
   25150:	bne	24dd8 <acl_create_entry@plt+0x1fb54>
   25154:	b	25104 <acl_create_entry@plt+0x1fe80>
   25158:	mov	r5, #5
   2515c:	mov	r8, #32
   25160:	mov	r7, #4
   25164:	mov	r3, #24
   25168:	b	24f50 <acl_create_entry@plt+0x1fccc>
   2516c:	mov	r5, r0
   25170:	b	24e80 <acl_create_entry@plt+0x1fbfc>
   25174:	bl	4f6c <__stack_chk_fail@plt>
   25178:	andeq	r5, r4, r4, ror #28
   2517c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   25180:	ldr	r3, [pc, #344]	; 252e0 <acl_create_entry@plt+0x2005c>
   25184:	ldr	r2, [pc, #344]	; 252e4 <acl_create_entry@plt+0x20060>
   25188:	add	r3, pc, r3
   2518c:	push	{r4, r5, r6, lr}
   25190:	sub	sp, sp, #152	; 0x98
   25194:	ldr	r5, [r3, r2]
   25198:	mov	r4, r0
   2519c:	mov	r6, #1
   251a0:	str	r6, [sp, #12]
   251a4:	ldr	r3, [r5]
   251a8:	str	r3, [sp, #148]	; 0x94
   251ac:	bl	24d88 <acl_create_entry@plt+0x1fb04>
   251b0:	ldrb	r3, [r4, #456]	; 0x1c8
   251b4:	cmp	r3, #0
   251b8:	beq	25220 <acl_create_entry@plt+0x1ff9c>
   251bc:	add	r1, sp, #20
   251c0:	add	r2, sp, #16
   251c4:	ldr	r0, [r4, #8]
   251c8:	mov	r3, #12
   251cc:	str	r3, [sp, #16]
   251d0:	bl	4864 <getsockname@plt>
   251d4:	mov	r1, #1
   251d8:	mov	r2, #16
   251dc:	cmp	r0, #0
   251e0:	ldr	r0, [r4, #8]
   251e4:	ldreq	r3, [sp, #24]
   251e8:	streq	r3, [r4, #16]
   251ec:	mov	r3, #4
   251f0:	str	r3, [sp]
   251f4:	add	r3, sp, #12
   251f8:	bl	51e8 <setsockopt@plt>
   251fc:	cmp	r0, #0
   25200:	blt	25290 <acl_create_entry@plt+0x2000c>
   25204:	mov	r0, #0
   25208:	ldr	r2, [sp, #148]	; 0x94
   2520c:	ldr	r3, [r5]
   25210:	cmp	r2, r3
   25214:	bne	252dc <acl_create_entry@plt+0x20058>
   25218:	add	sp, sp, #152	; 0x98
   2521c:	pop	{r4, r5, r6, pc}
   25220:	ldr	r0, [r4, #8]
   25224:	add	r1, r4, #12
   25228:	mov	r2, #12
   2522c:	bl	4e64 <bind@plt>
   25230:	cmp	r0, #0
   25234:	strbeq	r6, [r4, #456]	; 0x1c8
   25238:	beq	251bc <acl_create_entry@plt+0x1ff38>
   2523c:	bge	251bc <acl_create_entry@plt+0x1ff38>
   25240:	bl	5248 <__errno_location@plt>
   25244:	mov	r4, r0
   25248:	bl	342fc <acl_create_entry@plt+0x2f078>
   2524c:	ldr	r1, [r4]
   25250:	cmp	r0, #6
   25254:	ble	25288 <acl_create_entry@plt+0x20004>
   25258:	ldr	lr, [pc, #136]	; 252e8 <acl_create_entry@plt+0x20064>
   2525c:	mov	r0, #7
   25260:	ldr	ip, [pc, #132]	; 252ec <acl_create_entry@plt+0x20068>
   25264:	movw	r3, #407	; 0x197
   25268:	ldr	r2, [pc, #128]	; 252f0 <acl_create_entry@plt+0x2006c>
   2526c:	add	lr, pc, lr
   25270:	add	ip, pc, ip
   25274:	str	lr, [sp]
   25278:	add	r2, pc, r2
   2527c:	str	ip, [sp, #4]
   25280:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   25284:	ldr	r1, [r4]
   25288:	rsb	r0, r1, #0
   2528c:	b	25208 <acl_create_entry@plt+0x1ff84>
   25290:	bl	5248 <__errno_location@plt>
   25294:	ldr	r4, [r0]
   25298:	bl	342fc <acl_create_entry@plt+0x2f078>
   2529c:	cmp	r0, #6
   252a0:	ble	25204 <acl_create_entry@plt+0x1ff80>
   252a4:	ldr	lr, [pc, #72]	; 252f4 <acl_create_entry@plt+0x20070>
   252a8:	mov	r1, r4
   252ac:	ldr	ip, [pc, #68]	; 252f8 <acl_create_entry@plt+0x20074>
   252b0:	mov	r0, #7
   252b4:	ldr	r2, [pc, #64]	; 252fc <acl_create_entry@plt+0x20078>
   252b8:	add	lr, pc, lr
   252bc:	add	ip, pc, ip
   252c0:	movw	r3, #414	; 0x19e
   252c4:	add	r2, pc, r2
   252c8:	str	lr, [sp]
   252cc:	str	ip, [sp, #4]
   252d0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   252d4:	mov	r0, #0
   252d8:	b	25208 <acl_create_entry@plt+0x1ff84>
   252dc:	bl	4f6c <__stack_chk_fail@plt>
   252e0:	andeq	r5, r4, r8, ror sl
   252e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   252e8:			; <UNDEFINED> instruction: 0x000243b0
   252ec:	strdeq	lr, [r1], -r0
   252f0:	muleq	r2, ip, r1
   252f4:	andeq	r4, r2, r4, ror #6
   252f8:	andeq	r4, r2, r0, lsl #4
   252fc:	andeq	r4, r2, r0, asr r1
   25300:	push	{lr}		; (str lr, [sp, #-4]!)
   25304:	cmp	r0, #0
   25308:	sub	sp, sp, #20
   2530c:	str	r1, [sp, #12]
   25310:	beq	25338 <acl_create_entry@plt+0x200b4>
   25314:	mov	r3, #4
   25318:	ldr	r0, [r0, #8]
   2531c:	mov	r1, #1
   25320:	str	r3, [sp]
   25324:	mov	r2, #33	; 0x21
   25328:	add	r3, sp, #12
   2532c:	bl	51e8 <setsockopt@plt>
   25330:	add	sp, sp, #20
   25334:	pop	{pc}		; (ldr pc, [sp], #4)
   25338:	mvn	r0, #21
   2533c:	b	25330 <acl_create_entry@plt+0x200ac>
   25340:	push	{r4, lr}
   25344:	subs	r4, r0, #0
   25348:	beq	25360 <acl_create_entry@plt+0x200dc>
   2534c:	ldr	r3, [r4, #4]
   25350:	sub	r3, r3, #1
   25354:	str	r3, [r4, #4]
   25358:	cmp	r3, #0
   2535c:	ble	25368 <acl_create_entry@plt+0x200e4>
   25360:	mov	r0, #0
   25364:	pop	{r4, pc}
   25368:	ldr	r0, [r4, #8]
   2536c:	cmp	r0, #0
   25370:	blt	25378 <acl_create_entry@plt+0x200f4>
   25374:	bl	4e88 <close@plt>
   25378:	add	r0, r4, #400	; 0x190
   2537c:	bl	248f4 <acl_create_entry@plt+0x1f670>
   25380:	add	r0, r4, #428	; 0x1ac
   25384:	bl	248f4 <acl_create_entry@plt+0x1f670>
   25388:	mov	r0, r4
   2538c:	bl	4b7c <free@plt>
   25390:	mov	r0, #0
   25394:	pop	{r4, pc}
   25398:	cmp	r0, #0
   2539c:	ldrne	r0, [r0, #8]
   253a0:	mvneq	r0, #21
   253a4:	bx	lr
   253a8:	ldr	r3, [pc, #1628]	; 25a0c <acl_create_entry@plt+0x20788>
   253ac:	ldr	r2, [pc, #1628]	; 25a10 <acl_create_entry@plt+0x2078c>
   253b0:	add	r3, pc, r3
   253b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   253b8:	sub	sp, sp, #8448	; 0x2100
   253bc:	ldr	r2, [r3, r2]
   253c0:	sub	sp, sp, #20
   253c4:	add	r1, sp, #8192	; 0x2000
   253c8:	subs	r8, r0, #0
   253cc:	ldr	r3, [r2]
   253d0:	str	r2, [sp, #64]	; 0x40
   253d4:	str	r3, [r1, #268]	; 0x10c
   253d8:	beq	256d8 <acl_create_entry@plt+0x20454>
   253dc:	ldr	r3, [pc, #1584]	; 25a14 <acl_create_entry@plt+0x20790>
   253e0:	add	r7, sp, #244	; 0xf4
   253e4:	add	r9, sp, #72	; 0x48
   253e8:	add	r6, sp, #88	; 0x58
   253ec:	add	r3, pc, r3
   253f0:	str	r3, [sp, #52]	; 0x34
   253f4:	ldr	r3, [pc, #1564]	; 25a18 <acl_create_entry@plt+0x20794>
   253f8:	add	sl, sp, #116	; 0x74
   253fc:	movw	ip, #57144	; 0xdf38
   25400:	movt	ip, #65535	; 0xffff
   25404:	add	r3, pc, r3
   25408:	str	r3, [sp, #68]	; 0x44
   2540c:	movw	r3, #60926	; 0xedfe
   25410:	movt	r3, #65226	; 0xfeca
   25414:	str	r3, [sp, #60]	; 0x3c
   25418:	add	r3, sp, #144	; 0x90
   2541c:	str	r3, [sp, #48]	; 0x30
   25420:	add	r3, sp, #8384	; 0x20c0
   25424:	str	ip, [sp, #32]
   25428:	add	r3, r3, #52	; 0x34
   2542c:	movw	ip, #57160	; 0xdf48
   25430:	str	r3, [sp, #44]	; 0x2c
   25434:	movt	ip, #65535	; 0xffff
   25438:	str	ip, [sp, #36]	; 0x24
   2543c:	movw	ip, #57152	; 0xdf40
   25440:	movt	ip, #65535	; 0xffff
   25444:	str	ip, [sp, #56]	; 0x38
   25448:	add	ip, sp, #80	; 0x50
   2544c:	str	ip, [sp, #28]
   25450:	mov	ip, #0
   25454:	str	ip, [sp, #40]	; 0x28
   25458:	add	lr, sp, #8384	; 0x20c0
   2545c:	ldr	r3, [sp, #32]
   25460:	add	lr, lr, #52	; 0x34
   25464:	add	ip, sp, #8448	; 0x2100
   25468:	str	lr, [r6, #16]
   2546c:	add	ip, ip, #16
   25470:	ldr	lr, [sp, #36]	; 0x24
   25474:	mov	r5, #0
   25478:	ldr	r0, [r8, #8]
   2547c:	mov	r2, r5
   25480:	mov	r1, r6
   25484:	str	r7, [ip, r3]
   25488:	str	sl, [ip, lr]
   2548c:	mov	r3, #8192	; 0x2000
   25490:	str	r5, [sp, #112]	; 0x70
   25494:	str	r3, [r9, #4]
   25498:	mov	r3, #1
   2549c:	add	r9, sp, #72	; 0x48
   254a0:	str	r3, [r6, #12]
   254a4:	str	r9, [r6, #8]
   254a8:	mov	r3, #24
   254ac:	str	r3, [r6, #20]
   254b0:	mov	r3, #128	; 0x80
   254b4:	str	r3, [r6, #4]
   254b8:	bl	50b0 <recvmsg@plt>
   254bc:	subs	r4, r0, #0
   254c0:	blt	2583c <acl_create_entry@plt+0x205b8>
   254c4:	cmp	r4, #31
   254c8:	ble	257b4 <acl_create_entry@plt+0x20530>
   254cc:	ldr	r3, [r6, #24]
   254d0:	ands	r3, r3, #32
   254d4:	bne	257b4 <acl_create_entry@plt+0x20530>
   254d8:	ldr	r2, [sl, #8]
   254dc:	cmp	r2, #0
   254e0:	bne	256e0 <acl_create_entry@plt+0x2045c>
   254e4:	ldr	r3, [r8, #144]	; 0x90
   254e8:	cmp	r3, #0
   254ec:	beq	258d8 <acl_create_entry@plt+0x20654>
   254f0:	ldr	r2, [sl, #4]
   254f4:	cmp	r3, r2
   254f8:	bne	258d8 <acl_create_entry@plt+0x20654>
   254fc:	ldr	r3, [r6, #20]
   25500:	cmp	r3, #11
   25504:	bls	257f8 <acl_create_entry@plt+0x20574>
   25508:	ldr	r3, [r6, #16]
   2550c:	cmp	r3, #0
   25510:	beq	257f8 <acl_create_entry@plt+0x20574>
   25514:	ldr	r2, [r3, #8]
   25518:	cmp	r2, #2
   2551c:	bne	257f8 <acl_create_entry@plt+0x20574>
   25520:	ldr	r5, [r3, #16]
   25524:	cmp	r5, #0
   25528:	bne	25890 <acl_create_entry@plt+0x2060c>
   2552c:	mov	r0, r7
   25530:	ldr	r1, [sp, #52]	; 0x34
   25534:	mov	r2, #8
   25538:	bl	48b8 <memcmp@plt>
   2553c:	cmp	r0, #0
   25540:	bne	25748 <acl_create_entry@plt+0x204c4>
   25544:	ldr	r3, [r7, #8]
   25548:	movw	r5, #60926	; 0xedfe
   2554c:	ldr	ip, [sp, #60]	; 0x3c
   25550:	movt	r5, #65226	; 0xfeca
   25554:	cmp	r3, ip
   25558:	bne	259a8 <acl_create_entry@plt+0x20724>
   2555c:	ldr	r1, [r7, #16]
   25560:	add	r3, r1, #32
   25564:	cmp	r3, r4
   25568:	bhi	256d8 <acl_create_entry@plt+0x20454>
   2556c:	rsb	r2, r1, r4
   25570:	ldr	r0, [r8]
   25574:	add	r1, r7, r1
   25578:	bl	22f98 <acl_create_entry@plt+0x1dd14>
   2557c:	subs	r5, r0, #0
   25580:	beq	256d8 <acl_create_entry@plt+0x20454>
   25584:	mov	r0, r5
   25588:	mov	ip, #1
   2558c:	str	ip, [sp, #40]	; 0x28
   25590:	bl	20708 <acl_create_entry@plt+0x1b484>
   25594:	add	r4, r8, #400	; 0x190
   25598:	mov	r0, r4
   2559c:	bl	248b4 <acl_create_entry@plt+0x1f630>
   255a0:	cmp	r0, #0
   255a4:	beq	25620 <acl_create_entry@plt+0x2039c>
   255a8:	mov	r0, r4
   255ac:	bl	248b4 <acl_create_entry@plt+0x1f630>
   255b0:	subs	r4, r0, #0
   255b4:	bne	255cc <acl_create_entry@plt+0x20348>
   255b8:	b	2569c <acl_create_entry@plt+0x20418>
   255bc:	mov	r0, r4
   255c0:	bl	248d4 <acl_create_entry@plt+0x1f650>
   255c4:	subs	r4, r0, #0
   255c8:	beq	2569c <acl_create_entry@plt+0x20418>
   255cc:	mov	r0, r4
   255d0:	bl	24994 <acl_create_entry@plt+0x1f710>
   255d4:	mov	fp, r0
   255d8:	mov	r0, r5
   255dc:	bl	20db8 <acl_create_entry@plt+0x1bb34>
   255e0:	mov	r1, fp
   255e4:	bl	520c <strcmp@plt>
   255e8:	cmp	r0, #0
   255ec:	bne	255bc <acl_create_entry@plt+0x20338>
   255f0:	mov	r0, r4
   255f4:	bl	249a0 <acl_create_entry@plt+0x1f71c>
   255f8:	subs	fp, r0, #0
   255fc:	beq	25620 <acl_create_entry@plt+0x2039c>
   25600:	mov	r0, r5
   25604:	bl	22130 <acl_create_entry@plt+0x1ceac>
   25608:	cmp	r0, #0
   2560c:	beq	255bc <acl_create_entry@plt+0x20338>
   25610:	mov	r1, fp
   25614:	bl	520c <strcmp@plt>
   25618:	cmp	r0, #0
   2561c:	bne	255bc <acl_create_entry@plt+0x20338>
   25620:	add	r4, r8, #428	; 0x1ac
   25624:	mov	r0, r4
   25628:	bl	248b4 <acl_create_entry@plt+0x1f630>
   2562c:	cmp	r0, #0
   25630:	beq	25674 <acl_create_entry@plt+0x203f0>
   25634:	mov	r0, r4
   25638:	bl	248b4 <acl_create_entry@plt+0x1f630>
   2563c:	subs	r4, r0, #0
   25640:	bne	25658 <acl_create_entry@plt+0x203d4>
   25644:	b	2569c <acl_create_entry@plt+0x20418>
   25648:	mov	r0, r4
   2564c:	bl	248d4 <acl_create_entry@plt+0x1f650>
   25650:	subs	r4, r0, #0
   25654:	beq	2569c <acl_create_entry@plt+0x20418>
   25658:	mov	r0, r4
   2565c:	bl	24994 <acl_create_entry@plt+0x1f710>
   25660:	mov	r1, r0
   25664:	mov	r0, r5
   25668:	bl	22d34 <acl_create_entry@plt+0x1dab0>
   2566c:	cmp	r0, #0
   25670:	beq	25648 <acl_create_entry@plt+0x203c4>
   25674:	mov	r0, r5
   25678:	ldr	ip, [sp, #64]	; 0x40
   2567c:	add	r1, sp, #8192	; 0x2000
   25680:	ldr	r2, [r1, #268]	; 0x10c
   25684:	ldr	r3, [ip]
   25688:	cmp	r2, r3
   2568c:	bne	25a08 <acl_create_entry@plt+0x20784>
   25690:	add	sp, sp, #8448	; 0x2100
   25694:	add	sp, sp, #20
   25698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2569c:	mov	r0, r5
   256a0:	bl	20080 <acl_create_entry@plt+0x1adfc>
   256a4:	mov	r3, #1
   256a8:	ldr	ip, [r8, #8]
   256ac:	mov	r1, r3
   256b0:	strh	r3, [sp, #84]	; 0x54
   256b4:	add	lr, sp, #8448	; 0x2100
   256b8:	ldr	r3, [sp, #56]	; 0x38
   256bc:	add	lr, lr, #16
   256c0:	add	r0, sp, #80	; 0x50
   256c4:	mov	r2, #0
   256c8:	str	ip, [lr, r3]
   256cc:	bl	4f9c <poll@plt>
   256d0:	cmp	r0, #0
   256d4:	bgt	25458 <acl_create_entry@plt+0x201d4>
   256d8:	mov	r0, #0
   256dc:	b	25678 <acl_create_entry@plt+0x203f4>
   256e0:	cmp	r2, #1
   256e4:	bne	254fc <acl_create_entry@plt+0x20278>
   256e8:	ldr	r2, [sl, #4]
   256ec:	cmp	r2, #0
   256f0:	beq	254fc <acl_create_entry@plt+0x20278>
   256f4:	mov	r5, r3
   256f8:	str	r2, [sp, #20]
   256fc:	bl	342fc <acl_create_entry@plt+0x2f078>
   25700:	ldr	r3, [sp, #20]
   25704:	cmp	r0, #6
   25708:	ble	256d8 <acl_create_entry@plt+0x20454>
   2570c:	ldr	r2, [pc, #776]	; 25a1c <acl_create_entry@plt+0x20798>
   25710:	mov	r0, #7
   25714:	ldr	ip, [pc, #772]	; 25a20 <acl_create_entry@plt+0x2079c>
   25718:	mov	r1, r5
   2571c:	add	r2, pc, r2
   25720:	str	r2, [sp, #4]
   25724:	ldr	r2, [pc, #760]	; 25a24 <acl_create_entry@plt+0x207a0>
   25728:	add	ip, pc, ip
   2572c:	str	r3, [sp, #8]
   25730:	movw	r3, #625	; 0x271
   25734:	str	ip, [sp]
   25738:	add	r2, pc, r2
   2573c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   25740:	mov	r0, r5
   25744:	b	25678 <acl_create_entry@plt+0x203f4>
   25748:	mov	r0, r7
   2574c:	bl	4ce4 <strlen@plt>
   25750:	add	r3, r0, #1
   25754:	cmp	r3, #4
   25758:	movhi	r2, #0
   2575c:	movls	r2, #1
   25760:	cmp	r4, r3
   25764:	orrle	r2, r2, #1
   25768:	cmp	r2, #0
   2576c:	bne	25964 <acl_create_entry@plt+0x206e0>
   25770:	mov	r0, r7
   25774:	ldr	r1, [sp, #68]	; 0x44
   25778:	str	r3, [sp, #20]
   2577c:	bl	4e7c <strstr@plt>
   25780:	ldr	r3, [sp, #20]
   25784:	cmp	r0, #0
   25788:	beq	2591c <acl_create_entry@plt+0x20698>
   2578c:	rsb	r2, r3, r4
   25790:	add	r1, r7, r3
   25794:	ldr	r0, [r8]
   25798:	bl	22f98 <acl_create_entry@plt+0x1dd14>
   2579c:	subs	r5, r0, #0
   257a0:	beq	256d8 <acl_create_entry@plt+0x20454>
   257a4:	ldr	r3, [sp, #40]	; 0x28
   257a8:	cmp	r3, #0
   257ac:	beq	25594 <acl_create_entry@plt+0x20310>
   257b0:	b	25584 <acl_create_entry@plt+0x20300>
   257b4:	bl	342fc <acl_create_entry@plt+0x2f078>
   257b8:	cmp	r0, #6
   257bc:	ble	256d8 <acl_create_entry@plt+0x20454>
   257c0:	ldr	lr, [pc, #608]	; 25a28 <acl_create_entry@plt+0x207a4>
   257c4:	mov	r0, #7
   257c8:	ldr	ip, [pc, #604]	; 25a2c <acl_create_entry@plt+0x207a8>
   257cc:	mov	r1, #0
   257d0:	ldr	r2, [pc, #600]	; 25a30 <acl_create_entry@plt+0x207ac>
   257d4:	add	lr, pc, lr
   257d8:	add	ip, pc, ip
   257dc:	movw	r3, #611	; 0x263
   257e0:	add	r2, pc, r2
   257e4:	str	lr, [sp]
   257e8:	str	ip, [sp, #4]
   257ec:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   257f0:	mov	r0, #0
   257f4:	b	25678 <acl_create_entry@plt+0x203f4>
   257f8:	bl	342fc <acl_create_entry@plt+0x2f078>
   257fc:	cmp	r0, #6
   25800:	ble	256d8 <acl_create_entry@plt+0x20454>
   25804:	ldr	lr, [pc, #552]	; 25a34 <acl_create_entry@plt+0x207b0>
   25808:	mov	r0, #7
   2580c:	ldr	ip, [pc, #548]	; 25a38 <acl_create_entry@plt+0x207b4>
   25810:	mov	r1, #0
   25814:	ldr	r2, [pc, #544]	; 25a3c <acl_create_entry@plt+0x207b8>
   25818:	add	lr, pc, lr
   2581c:	add	ip, pc, ip
   25820:	mov	r3, #632	; 0x278
   25824:	add	r2, pc, r2
   25828:	str	lr, [sp]
   2582c:	str	ip, [sp, #4]
   25830:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   25834:	mov	r0, #0
   25838:	b	25678 <acl_create_entry@plt+0x203f4>
   2583c:	bl	5248 <__errno_location@plt>
   25840:	ldr	r3, [r0]
   25844:	cmp	r3, #4
   25848:	beq	256d8 <acl_create_entry@plt+0x20454>
   2584c:	bl	342fc <acl_create_entry@plt+0x2f078>
   25850:	cmp	r0, #6
   25854:	ble	256d8 <acl_create_entry@plt+0x20454>
   25858:	ldr	lr, [pc, #480]	; 25a40 <acl_create_entry@plt+0x207bc>
   2585c:	mov	r0, #7
   25860:	ldr	ip, [pc, #476]	; 25a44 <acl_create_entry@plt+0x207c0>
   25864:	mov	r1, r5
   25868:	ldr	r2, [pc, #472]	; 25a48 <acl_create_entry@plt+0x207c4>
   2586c:	add	lr, pc, lr
   25870:	add	ip, pc, ip
   25874:	movw	r3, #606	; 0x25e
   25878:	add	r2, pc, r2
   2587c:	str	lr, [sp]
   25880:	str	ip, [sp, #4]
   25884:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   25888:	mov	r0, r5
   2588c:	b	25678 <acl_create_entry@plt+0x203f4>
   25890:	bl	342fc <acl_create_entry@plt+0x2f078>
   25894:	cmp	r0, #6
   25898:	ble	256d8 <acl_create_entry@plt+0x20454>
   2589c:	ldr	r2, [pc, #424]	; 25a4c <acl_create_entry@plt+0x207c8>
   258a0:	mov	r0, #7
   258a4:	ldr	ip, [pc, #420]	; 25a50 <acl_create_entry@plt+0x207cc>
   258a8:	mov	r1, #0
   258ac:	add	r2, pc, r2
   258b0:	str	r2, [sp, #4]
   258b4:	ldr	r2, [pc, #408]	; 25a54 <acl_create_entry@plt+0x207d0>
   258b8:	add	ip, pc, ip
   258bc:	str	r5, [sp, #8]
   258c0:	movw	r3, #638	; 0x27e
   258c4:	str	ip, [sp]
   258c8:	add	r2, pc, r2
   258cc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   258d0:	mov	r0, #0
   258d4:	b	25678 <acl_create_entry@plt+0x203f4>
   258d8:	bl	342fc <acl_create_entry@plt+0x2f078>
   258dc:	cmp	r0, #6
   258e0:	ble	256d8 <acl_create_entry@plt+0x20454>
   258e4:	ldr	lr, [pc, #364]	; 25a58 <acl_create_entry@plt+0x207d4>
   258e8:	mov	r0, #7
   258ec:	ldr	ip, [pc, #360]	; 25a5c <acl_create_entry@plt+0x207d8>
   258f0:	mov	r1, #0
   258f4:	ldr	r2, [pc, #356]	; 25a60 <acl_create_entry@plt+0x207dc>
   258f8:	add	lr, pc, lr
   258fc:	add	ip, pc, ip
   25900:	movw	r3, #619	; 0x26b
   25904:	add	r2, pc, r2
   25908:	str	lr, [sp]
   2590c:	str	ip, [sp, #4]
   25910:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   25914:	mov	r0, #0
   25918:	b	25678 <acl_create_entry@plt+0x203f4>
   2591c:	mov	r5, r0
   25920:	bl	342fc <acl_create_entry@plt+0x2f078>
   25924:	cmp	r0, #6
   25928:	ble	256d8 <acl_create_entry@plt+0x20454>
   2592c:	ldr	lr, [pc, #304]	; 25a64 <acl_create_entry@plt+0x207e0>
   25930:	mov	r0, #7
   25934:	ldr	ip, [pc, #300]	; 25a68 <acl_create_entry@plt+0x207e4>
   25938:	mov	r1, r5
   2593c:	ldr	r2, [pc, #296]	; 25a6c <acl_create_entry@plt+0x207e8>
   25940:	add	lr, pc, lr
   25944:	add	ip, pc, ip
   25948:	movw	r3, #667	; 0x29b
   2594c:	add	r2, pc, r2
   25950:	str	lr, [sp]
   25954:	str	ip, [sp, #4]
   25958:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2595c:	mov	r0, r5
   25960:	b	25678 <acl_create_entry@plt+0x203f4>
   25964:	bl	342fc <acl_create_entry@plt+0x2f078>
   25968:	cmp	r0, #6
   2596c:	ble	256d8 <acl_create_entry@plt+0x20454>
   25970:	ldr	lr, [pc, #248]	; 25a70 <acl_create_entry@plt+0x207ec>
   25974:	mov	r0, #7
   25978:	ldr	ip, [pc, #244]	; 25a74 <acl_create_entry@plt+0x207f0>
   2597c:	mov	r1, r5
   25980:	ldr	r2, [pc, #240]	; 25a78 <acl_create_entry@plt+0x207f4>
   25984:	add	lr, pc, lr
   25988:	add	ip, pc, ip
   2598c:	movw	r3, #661	; 0x295
   25990:	add	r2, pc, r2
   25994:	str	lr, [sp]
   25998:	str	ip, [sp, #4]
   2599c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   259a0:	mov	r0, r5
   259a4:	b	25678 <acl_create_entry@plt+0x203f4>
   259a8:	str	r3, [sp, #20]
   259ac:	str	r0, [sp, #24]
   259b0:	bl	342fc <acl_create_entry@plt+0x2f078>
   259b4:	ldr	r3, [sp, #20]
   259b8:	ldr	ip, [sp, #24]
   259bc:	cmp	r0, #6
   259c0:	ble	256d8 <acl_create_entry@plt+0x20454>
   259c4:	ldr	r2, [pc, #176]	; 25a7c <acl_create_entry@plt+0x207f8>
   259c8:	mov	r1, ip
   259cc:	ldr	lr, [pc, #172]	; 25a80 <acl_create_entry@plt+0x207fc>
   259d0:	mov	r0, #7
   259d4:	add	r2, pc, r2
   259d8:	str	r2, [sp, #4]
   259dc:	ldr	r2, [pc, #160]	; 25a84 <acl_create_entry@plt+0x20800>
   259e0:	add	lr, pc, lr
   259e4:	str	r3, [sp, #8]
   259e8:	movw	r3, #646	; 0x286
   259ec:	str	r5, [sp, #12]
   259f0:	add	r2, pc, r2
   259f4:	str	lr, [sp]
   259f8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   259fc:	ldr	ip, [sp, #24]
   25a00:	mov	r0, ip
   25a04:	b	25678 <acl_create_entry@plt+0x203f4>
   25a08:	bl	4f6c <__stack_chk_fail@plt>
   25a0c:	andeq	r5, r4, r0, asr r8
   25a10:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   25a14:	andeq	r4, r2, ip, ror r1
   25a18:	muleq	r2, r8, r1
   25a1c:	andeq	r3, r2, r4, lsl lr
   25a20:	andeq	r3, r2, ip, lsr #25
   25a24:	ldrdeq	r3, [r2], -ip
   25a28:	andeq	r3, r2, r0, lsl #24
   25a2c:	andeq	r3, r2, r0, lsr #26
   25a30:	andeq	r3, r2, r4, lsr ip
   25a34:			; <UNDEFINED> instruction: 0x00023bbc
   25a38:	muleq	r1, ip, fp
   25a3c:	strdeq	r3, [r2], -r0
   25a40:	andeq	r3, r2, r8, ror #22
   25a44:	andeq	r3, r2, ip, ror #24
   25a48:	muleq	r2, ip, fp
   25a4c:	andeq	lr, r1, r8, lsl #21
   25a50:	andeq	r3, r2, ip, lsl fp
   25a54:	andeq	r3, r2, ip, asr #22
   25a58:	ldrdeq	r3, [r2], -ip
   25a5c:	andeq	r3, r2, r4, lsl ip
   25a60:	andeq	r3, r2, r0, lsl fp
   25a64:	muleq	r2, r4, sl
   25a68:	andeq	r3, r2, ip, asr ip
   25a6c:	andeq	r3, r2, r8, asr #21
   25a70:	andeq	r3, r2, r0, asr sl
   25a74:	andeq	r3, r2, r0, ror fp
   25a78:	andeq	r3, r2, r4, lsl #21
   25a7c:	muleq	r2, ip, fp
   25a80:	strdeq	r3, [r2], -r4
   25a84:	andeq	r3, r2, r4, lsr #20
   25a88:	cmp	r0, #0
   25a8c:	push	{r3, lr}
   25a90:	beq	25ab4 <acl_create_entry@plt+0x20830>
   25a94:	cmp	r1, #0
   25a98:	beq	25ab4 <acl_create_entry@plt+0x20830>
   25a9c:	add	r0, r0, #400	; 0x190
   25aa0:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   25aa4:	cmp	r0, #0
   25aa8:	movne	r0, #0
   25aac:	mvneq	r0, #11
   25ab0:	pop	{r3, pc}
   25ab4:	mvn	r0, #21
   25ab8:	pop	{r3, pc}
   25abc:	cmp	r0, #0
   25ac0:	push	{r3, lr}
   25ac4:	beq	25aec <acl_create_entry@plt+0x20868>
   25ac8:	cmp	r1, #0
   25acc:	beq	25aec <acl_create_entry@plt+0x20868>
   25ad0:	mov	r2, #0
   25ad4:	add	r0, r0, #428	; 0x1ac
   25ad8:	bl	2462c <acl_create_entry@plt+0x1f3a8>
   25adc:	cmp	r0, #0
   25ae0:	movne	r0, #0
   25ae4:	mvneq	r0, #11
   25ae8:	pop	{r3, pc}
   25aec:	mvn	r0, #21
   25af0:	pop	{r3, pc}
   25af4:	push	{r4, lr}
   25af8:	subs	r4, r0, #0
   25afc:	beq	25b24 <acl_create_entry@plt+0x208a0>
   25b00:	mov	r1, #12
   25b04:	mov	r0, #1
   25b08:	bl	4a38 <calloc@plt>
   25b0c:	cmp	r0, #0
   25b10:	strne	r4, [r0]
   25b14:	movne	r2, #1
   25b18:	mvnne	r3, #0
   25b1c:	stmibne	r0, {r2, r3}
   25b20:	pop	{r4, pc}
   25b24:	mov	r0, r4
   25b28:	pop	{r4, pc}
   25b2c:	push	{r4, lr}
   25b30:	subs	r4, r0, #0
   25b34:	beq	25b4c <acl_create_entry@plt+0x208c8>
   25b38:	ldr	r3, [r4, #4]
   25b3c:	sub	r3, r3, #1
   25b40:	str	r3, [r4, #4]
   25b44:	cmp	r3, #0
   25b48:	ble	25b54 <acl_create_entry@plt+0x208d0>
   25b4c:	mov	r0, #0
   25b50:	pop	{r4, pc}
   25b54:	ldr	r0, [r4, #8]
   25b58:	bl	38998 <acl_create_entry@plt+0x33714>
   25b5c:	mov	r0, r4
   25b60:	bl	4b7c <free@plt>
   25b64:	mov	r0, #0
   25b68:	pop	{r4, pc}
   25b6c:	ldr	r0, [pc, #20]	; 25b88 <acl_create_entry@plt+0x20904>
   25b70:	mov	r1, #0
   25b74:	push	{r3, lr}
   25b78:	add	r0, pc, r0
   25b7c:	bl	4bc4 <access@plt>
   25b80:	lsr	r0, r0, #31
   25b84:	pop	{r3, pc}
   25b88:	ldrdeq	r3, [r2], -r8
   25b8c:	push	{r3, r4, r5, lr}
   25b90:	mov	r4, r0
   25b94:	ldr	r0, [r0, #8]
   25b98:	cmp	r0, #0
   25b9c:	popge	{r3, r4, r5, pc}
   25ba0:	mov	r0, #524288	; 0x80000
   25ba4:	bl	4e40 <inotify_init1@plt>
   25ba8:	subs	r5, r0, #0
   25bac:	blt	25bd4 <acl_create_entry@plt+0x20950>
   25bb0:	ldr	r1, [pc, #72]	; 25c00 <acl_create_entry@plt+0x2097c>
   25bb4:	mov	r2, #512	; 0x200
   25bb8:	add	r1, pc, r1
   25bbc:	bl	5080 <inotify_add_watch@plt>
   25bc0:	cmp	r0, #0
   25bc4:	blt	25be4 <acl_create_entry@plt+0x20960>
   25bc8:	mov	r0, r5
   25bcc:	str	r5, [r4, #8]
   25bd0:	pop	{r3, r4, r5, pc}
   25bd4:	bl	5248 <__errno_location@plt>
   25bd8:	ldr	r3, [r0]
   25bdc:	rsb	r0, r3, #0
   25be0:	pop	{r3, r4, r5, pc}
   25be4:	bl	5248 <__errno_location@plt>
   25be8:	ldr	r4, [r0]
   25bec:	mov	r0, r5
   25bf0:	bl	4e88 <close@plt>
   25bf4:	rsb	r4, r4, #0
   25bf8:	mov	r0, r4
   25bfc:	pop	{r3, r4, r5, pc}
   25c00:	andeq	r3, r2, r8, lsr #21
   25c04:	ldr	r0, [r0, #8]
   25c08:	cmp	r0, #0
   25c0c:	blt	25c14 <acl_create_entry@plt+0x20990>
   25c10:	b	399c0 <acl_create_entry@plt+0x3473c>
   25c14:	mvn	r0, #21
   25c18:	bx	lr
   25c1c:	ldr	ip, [pc, #552]	; 25e4c <acl_create_entry@plt+0x20bc8>
   25c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c24:	add	ip, pc, ip
   25c28:	ldr	r4, [pc, #544]	; 25e50 <acl_create_entry@plt+0x20bcc>
   25c2c:	mov	r8, r0
   25c30:	ldrb	r0, [r1]
   25c34:	sub	sp, sp, #1056	; 0x420
   25c38:	mov	r9, r3
   25c3c:	sub	sp, sp, #12
   25c40:	ldr	r6, [ip, r4]
   25c44:	cmp	r0, #91	; 0x5b
   25c48:	mov	r7, r2
   25c4c:	ldr	r3, [r6]
   25c50:	str	r3, [sp, #1060]	; 0x424
   25c54:	bne	25df8 <acl_create_entry@plt+0x20b74>
   25c58:	add	r5, sp, #40	; 0x28
   25c5c:	mov	r2, r1
   25c60:	sub	r0, r5, #4
   25c64:	mov	r1, #1024	; 0x400
   25c68:	bl	3752c <acl_create_entry@plt+0x322a8>
   25c6c:	sub	r0, r5, #3
   25c70:	mov	r1, #47	; 0x2f
   25c74:	bl	49e4 <strchr@plt>
   25c78:	cmp	r0, #0
   25c7c:	beq	25df8 <acl_create_entry@plt+0x20b74>
   25c80:	mov	r4, r0
   25c84:	mov	sl, #0
   25c88:	mov	r1, #93	; 0x5d
   25c8c:	strb	sl, [r4], #1
   25c90:	mov	r0, r4
   25c94:	bl	49e4 <strchr@plt>
   25c98:	cmp	r0, #0
   25c9c:	beq	25df8 <acl_create_entry@plt+0x20b74>
   25ca0:	ldrb	r2, [r0, #1]
   25ca4:	strb	sl, [r0]
   25ca8:	cmp	r2, #47	; 0x2f
   25cac:	addeq	sl, r0, #2
   25cb0:	addne	sl, r0, #1
   25cb4:	ldrbeq	r2, [r0, #2]
   25cb8:	cmp	r2, #0
   25cbc:	moveq	sl, r2
   25cc0:	moveq	r3, #1
   25cc4:	bne	25d78 <acl_create_entry@plt+0x20af4>
   25cc8:	ldr	r2, [sp, #1104]	; 0x450
   25ccc:	adds	fp, r2, #0
   25cd0:	movne	fp, #1
   25cd4:	tst	r3, fp
   25cd8:	bne	25df8 <acl_create_entry@plt+0x20b74>
   25cdc:	mov	r0, r8
   25ce0:	sub	r1, r5, #3
   25ce4:	mov	r2, r4
   25ce8:	bl	213b0 <acl_create_entry@plt+0x1c12c>
   25cec:	subs	r8, r0, #0
   25cf0:	beq	25df8 <acl_create_entry@plt+0x20b74>
   25cf4:	cmp	fp, #0
   25cf8:	bne	25d84 <acl_create_entry@plt+0x20b00>
   25cfc:	sub	r3, r5, #8
   25d00:	str	r7, [sp, #32]
   25d04:	str	r3, [sp, #28]
   25d08:	bl	20154 <acl_create_entry@plt+0x1aed0>
   25d0c:	mov	r1, r9
   25d10:	mov	r3, fp
   25d14:	mov	r2, r0
   25d18:	add	r0, sp, #32
   25d1c:	bl	374a8 <acl_create_entry@plt+0x32224>
   25d20:	cmp	sl, #0
   25d24:	mov	r1, r0
   25d28:	beq	25d44 <acl_create_entry@plt+0x20ac0>
   25d2c:	ldr	r2, [pc, #288]	; 25e54 <acl_create_entry@plt+0x20bd0>
   25d30:	add	r0, sp, #32
   25d34:	str	fp, [sp]
   25d38:	mov	r3, sl
   25d3c:	add	r2, pc, r2
   25d40:	bl	374a8 <acl_create_entry@plt+0x32224>
   25d44:	bl	342fc <acl_create_entry@plt+0x2f078>
   25d48:	cmp	r0, #6
   25d4c:	bgt	25e00 <acl_create_entry@plt+0x20b7c>
   25d50:	mov	r0, r8
   25d54:	bl	20080 <acl_create_entry@plt+0x1adfc>
   25d58:	mov	r0, #0
   25d5c:	ldr	r2, [sp, #1060]	; 0x424
   25d60:	ldr	r3, [r6]
   25d64:	cmp	r2, r3
   25d68:	bne	25e48 <acl_create_entry@plt+0x20bc4>
   25d6c:	add	sp, sp, #1056	; 0x420
   25d70:	add	sp, sp, #12
   25d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25d78:	rsbs	r3, sl, #1
   25d7c:	movcc	r3, #0
   25d80:	b	25cc8 <acl_create_entry@plt+0x20a44>
   25d84:	mov	r1, sl
   25d88:	bl	20304 <acl_create_entry@plt+0x1b080>
   25d8c:	subs	r2, r0, #0
   25d90:	strbeq	r2, [r7]
   25d94:	beq	25da4 <acl_create_entry@plt+0x20b20>
   25d98:	mov	r1, r9
   25d9c:	mov	r0, r7
   25da0:	bl	3752c <acl_create_entry@plt+0x322a8>
   25da4:	bl	342fc <acl_create_entry@plt+0x2f078>
   25da8:	cmp	r0, #6
   25dac:	ble	25d50 <acl_create_entry@plt+0x20acc>
   25db0:	ldr	r2, [pc, #160]	; 25e58 <acl_create_entry@plt+0x20bd4>
   25db4:	sub	r5, r5, #3
   25db8:	ldr	ip, [pc, #156]	; 25e5c <acl_create_entry@plt+0x20bd8>
   25dbc:	mov	r1, #0
   25dc0:	add	r2, pc, r2
   25dc4:	str	r2, [sp, #4]
   25dc8:	ldr	r2, [pc, #144]	; 25e60 <acl_create_entry@plt+0x20bdc>
   25dcc:	add	ip, pc, ip
   25dd0:	str	r5, [sp, #8]
   25dd4:	mov	r3, #96	; 0x60
   25dd8:	str	r4, [sp, #12]
   25ddc:	add	r2, pc, r2
   25de0:	str	sl, [sp, #16]
   25de4:	mov	r0, #7
   25de8:	str	r7, [sp, #20]
   25dec:	str	ip, [sp]
   25df0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   25df4:	b	25d50 <acl_create_entry@plt+0x20acc>
   25df8:	mvn	r0, #0
   25dfc:	b	25d5c <acl_create_entry@plt+0x20ad8>
   25e00:	ldr	r2, [pc, #92]	; 25e64 <acl_create_entry@plt+0x20be0>
   25e04:	sub	r5, r5, #3
   25e08:	ldr	ip, [pc, #88]	; 25e68 <acl_create_entry@plt+0x20be4>
   25e0c:	mov	r1, #0
   25e10:	add	r2, pc, r2
   25e14:	str	r2, [sp, #4]
   25e18:	ldr	r2, [pc, #76]	; 25e6c <acl_create_entry@plt+0x20be8>
   25e1c:	add	ip, pc, ip
   25e20:	str	r5, [sp, #8]
   25e24:	mov	r3, #105	; 0x69
   25e28:	str	r4, [sp, #12]
   25e2c:	add	r2, pc, r2
   25e30:	str	sl, [sp, #16]
   25e34:	mov	r0, #7
   25e38:	str	r7, [sp, #20]
   25e3c:	str	ip, [sp]
   25e40:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   25e44:	b	25d50 <acl_create_entry@plt+0x20acc>
   25e48:	bl	4f6c <__stack_chk_fail@plt>
   25e4c:	ldrdeq	r4, [r4], -ip
   25e50:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   25e54:	muleq	r2, r4, fp
   25e58:	andeq	r3, r2, r4, ror #17
   25e5c:	andeq	r3, r2, r0, lsr #17
   25e60:	andeq	r3, r2, ip, lsr #17
   25e64:			; <UNDEFINED> instruction: 0x000238b0
   25e68:	andeq	r3, r2, r0, asr r8
   25e6c:	andeq	r3, r2, ip, asr r8
   25e70:	ldr	ip, [pc, #192]	; 25f38 <acl_create_entry@plt+0x20cb4>
   25e74:	push	{r4, r5, r6, lr}
   25e78:	add	ip, pc, ip
   25e7c:	ldr	r4, [pc, #184]	; 25f3c <acl_create_entry@plt+0x20cb8>
   25e80:	sub	sp, sp, #2064	; 0x810
   25e84:	add	r5, sp, #12
   25e88:	mov	lr, #0
   25e8c:	mov	r6, r3
   25e90:	ldr	r3, [pc, #168]	; 25f40 <acl_create_entry@plt+0x20cbc>
   25e94:	ldr	r4, [ip, r4]
   25e98:	mov	r0, r5
   25e9c:	str	r1, [sp]
   25ea0:	add	r3, pc, r3
   25ea4:	str	lr, [sp, #4]
   25ea8:	mov	r1, #1024	; 0x400
   25eac:	ldr	ip, [r4]
   25eb0:	str	ip, [sp, #2060]	; 0x80c
   25eb4:	bl	37580 <acl_create_entry@plt+0x322fc>
   25eb8:	mov	r0, r5
   25ebc:	add	r5, sp, #1040	; 0x410
   25ec0:	sub	r5, r5, #4
   25ec4:	mov	r2, #1024	; 0x400
   25ec8:	mov	r1, r5
   25ecc:	bl	508c <readlink@plt>
   25ed0:	cmp	r0, #1024	; 0x400
   25ed4:	cmpne	r0, #0
   25ed8:	movgt	r3, #0
   25edc:	movle	r3, #1
   25ee0:	ble	25f2c <acl_create_entry@plt+0x20ca8>
   25ee4:	add	r1, sp, #2064	; 0x810
   25ee8:	add	r2, r1, r0
   25eec:	mov	r0, r5
   25ef0:	mov	r1, #47	; 0x2f
   25ef4:	strb	r3, [r2, #-1028]	; 0xfffffbfc
   25ef8:	bl	4aa4 <strrchr@plt>
   25efc:	subs	r2, r0, #0
   25f00:	beq	25f2c <acl_create_entry@plt+0x20ca8>
   25f04:	mov	r0, r6
   25f08:	add	r2, r2, #1
   25f0c:	ldr	r1, [sp, #2080]	; 0x820
   25f10:	bl	3752c <acl_create_entry@plt+0x322a8>
   25f14:	ldr	r2, [sp, #2060]	; 0x80c
   25f18:	ldr	r3, [r4]
   25f1c:	cmp	r2, r3
   25f20:	bne	25f34 <acl_create_entry@plt+0x20cb0>
   25f24:	add	sp, sp, #2064	; 0x810
   25f28:	pop	{r4, r5, r6, pc}
   25f2c:	mvn	r0, #0
   25f30:	b	25f14 <acl_create_entry@plt+0x20c90>
   25f34:	bl	4f6c <__stack_chk_fail@plt>
   25f38:	andeq	r4, r4, r8, lsl #27
   25f3c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   25f40:	andeq	fp, r2, r0, lsr sl
   25f44:	ldr	r3, [pc, #272]	; 2605c <acl_create_entry@plt+0x20dd8>
   25f48:	ldr	ip, [pc, #272]	; 26060 <acl_create_entry@plt+0x20ddc>
   25f4c:	add	r3, pc, r3
   25f50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25f54:	sub	sp, sp, #1040	; 0x410
   25f58:	ldr	r8, [r3, ip]
   25f5c:	sub	sp, sp, #4
   25f60:	add	r4, sp, #12
   25f64:	mov	r6, r1
   25f68:	mov	r9, r2
   25f6c:	mov	r0, r6
   25f70:	ldr	r3, [r8]
   25f74:	mov	r1, r4
   25f78:	mov	r2, #1024	; 0x400
   25f7c:	str	r3, [sp, #1036]	; 0x40c
   25f80:	bl	508c <readlink@plt>
   25f84:	cmp	r0, #1024	; 0x400
   25f88:	cmpne	r0, #0
   25f8c:	movgt	r3, #0
   25f90:	movle	r3, #1
   25f94:	ble	26050 <acl_create_entry@plt+0x20dcc>
   25f98:	add	r2, sp, #1040	; 0x410
   25f9c:	ldr	sl, [pc, #192]	; 26064 <acl_create_entry@plt+0x20de0>
   25fa0:	add	r0, r2, r0
   25fa4:	mov	r5, r3
   25fa8:	add	sl, pc, sl
   25fac:	strb	r3, [r0, #-1028]	; 0xfffffbfc
   25fb0:	b	25fc0 <acl_create_entry@plt+0x20d3c>
   25fb4:	adds	r4, r4, #3
   25fb8:	beq	25fdc <acl_create_entry@plt+0x20d58>
   25fbc:	add	r5, r5, #1
   25fc0:	mov	r0, r4
   25fc4:	mov	r1, sl
   25fc8:	mov	r2, #3
   25fcc:	mov	r7, r4
   25fd0:	bl	5164 <strncmp@plt>
   25fd4:	cmp	r0, #0
   25fd8:	beq	25fb4 <acl_create_entry@plt+0x20d30>
   25fdc:	mov	r4, #0
   25fe0:	mov	sl, r4
   25fe4:	mov	r0, r6
   25fe8:	mov	r1, #47	; 0x2f
   25fec:	bl	4aa4 <strrchr@plt>
   25ff0:	subs	ip, r0, #0
   25ff4:	beq	26048 <acl_create_entry@plt+0x20dc4>
   25ff8:	add	r4, r4, #1
   25ffc:	strb	sl, [ip]
   26000:	cmp	r4, r5
   26004:	mov	fp, #0
   26008:	ble	25fe4 <acl_create_entry@plt+0x20d60>
   2600c:	ldr	r2, [pc, #84]	; 26068 <acl_create_entry@plt+0x20de4>
   26010:	rsb	r1, ip, r6
   26014:	str	fp, [sp]
   26018:	add	r1, r1, r9
   2601c:	mov	r3, r7
   26020:	add	r2, pc, r2
   26024:	bl	37580 <acl_create_entry@plt+0x322fc>
   26028:	mov	r0, fp
   2602c:	ldr	r2, [sp, #1036]	; 0x40c
   26030:	ldr	r3, [r8]
   26034:	cmp	r2, r3
   26038:	bne	26058 <acl_create_entry@plt+0x20dd4>
   2603c:	add	sp, sp, #1040	; 0x410
   26040:	add	sp, sp, #4
   26044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26048:	mvn	r0, #21
   2604c:	b	2602c <acl_create_entry@plt+0x20da8>
   26050:	mvn	r0, #0
   26054:	b	2602c <acl_create_entry@plt+0x20da8>
   26058:	bl	4f6c <__stack_chk_fail@plt>
   2605c:			; <UNDEFINED> instruction: 0x00044cb4
   26060:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   26064:	muleq	r1, r8, lr
   26068:			; <UNDEFINED> instruction: 0x0002b8b0
   2606c:	ldr	r3, [pc, #136]	; 260fc <acl_create_entry@plt+0x20e78>
   26070:	mov	r2, #10
   26074:	ldr	ip, [pc, #132]	; 26100 <acl_create_entry@plt+0x20e7c>
   26078:	add	r3, pc, r3
   2607c:	push	{r4, r5, r6, r7, lr}
   26080:	sub	sp, sp, #12
   26084:	ldr	r4, [r3, ip]
   26088:	mov	r7, r0
   2608c:	mov	r1, sp
   26090:	ldr	r3, [r4]
   26094:	str	r3, [sp, #4]
   26098:	bl	4d20 <strtoul@plt>
   2609c:	ldr	r3, [sp]
   260a0:	ldrb	r6, [r3]
   260a4:	cmp	r6, #0
   260a8:	mov	r5, r0
   260ac:	beq	260c8 <acl_create_entry@plt+0x20e44>
   260b0:	bl	4ec4 <__ctype_b_loc@plt>
   260b4:	lsl	r6, r6, #1
   260b8:	ldr	r3, [r0]
   260bc:	ldrh	r3, [r3, r6]
   260c0:	tst	r3, #8192	; 0x2000
   260c4:	beq	260ec <acl_create_entry@plt+0x20e68>
   260c8:	cmp	r5, #8
   260cc:	movcc	r0, r5
   260d0:	mvncs	r0, #33	; 0x21
   260d4:	ldr	r2, [sp, #4]
   260d8:	ldr	r3, [r4]
   260dc:	cmp	r2, r3
   260e0:	bne	260f8 <acl_create_entry@plt+0x20e74>
   260e4:	add	sp, sp, #12
   260e8:	pop	{r4, r5, r6, r7, pc}
   260ec:	mov	r0, r7
   260f0:	bl	3acd8 <acl_create_entry@plt+0x35a54>
   260f4:	b	260d4 <acl_create_entry@plt+0x20e50>
   260f8:	bl	4f6c <__stack_chk_fail@plt>
   260fc:	andeq	r4, r4, r8, lsl #23
   26100:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   26104:	push	{r4, r5, r6, r7}
   26108:	ldrb	r3, [r0]
   2610c:	cmp	r3, #0
   26110:	beq	261b0 <acl_create_entry@plt+0x20f2c>
   26114:	ldr	r7, [pc, #156]	; 261b8 <acl_create_entry@plt+0x20f34>
   26118:	mov	r5, r0
   2611c:	ldr	r6, [pc, #152]	; 261bc <acl_create_entry@plt+0x20f38>
   26120:	mov	ip, #0
   26124:	add	r7, pc, r7
   26128:	add	r6, pc, r6
   2612c:	b	26154 <acl_create_entry@plt+0x20ed0>
   26130:	cmp	r3, #92	; 0x5c
   26134:	beq	26198 <acl_create_entry@plt+0x20f14>
   26138:	cmp	r2, r4
   2613c:	bls	261b0 <acl_create_entry@plt+0x20f2c>
   26140:	strb	r3, [r1, ip]
   26144:	mov	ip, r4
   26148:	ldrb	r3, [r5, #1]!
   2614c:	cmp	r3, #0
   26150:	beq	26184 <acl_create_entry@plt+0x20f00>
   26154:	cmp	r3, #47	; 0x2f
   26158:	add	r4, ip, #1
   2615c:	bne	26130 <acl_create_entry@plt+0x20eac>
   26160:	add	r3, ip, #4
   26164:	cmp	r3, r2
   26168:	bcs	261b0 <acl_create_entry@plt+0x20f2c>
   2616c:	ldr	r0, [r6]
   26170:	str	r0, [r1, ip]
   26174:	mov	ip, r3
   26178:	ldrb	r3, [r5, #1]!
   2617c:	cmp	r3, #0
   26180:	bne	26154 <acl_create_entry@plt+0x20ed0>
   26184:	mov	r3, #0
   26188:	mov	r0, ip
   2618c:	strb	r3, [r1, ip]
   26190:	pop	{r4, r5, r6, r7}
   26194:	bx	lr
   26198:	add	r3, ip, #4
   2619c:	cmp	r2, r3
   261a0:	ldrhi	r0, [r7]
   261a4:	strhi	r0, [r1, ip]
   261a8:	movhi	ip, r3
   261ac:	bhi	26148 <acl_create_entry@plt+0x20ec4>
   261b0:	mov	ip, #0
   261b4:	b	26184 <acl_create_entry@plt+0x20f00>
   261b8:	andeq	r3, r2, r0, asr #11
   261bc:			; <UNDEFINED> instruction: 0x000235b4
   261c0:	push	{r3, r4, r5, lr}
   261c4:	subs	r5, r0, #0
   261c8:	mov	r4, r1
   261cc:	popeq	{r3, r4, r5, pc}
   261d0:	bl	4ce4 <strlen@plt>
   261d4:	cmp	r0, #0
   261d8:	popeq	{r3, r4, r5, pc}
   261dc:	sub	r3, r0, #1
   261e0:	add	r2, r5, r3
   261e4:	ldrb	ip, [r5, r3]
   261e8:	cmp	ip, r4
   261ec:	popne	{r3, r4, r5, pc}
   261f0:	sub	r1, r0, #2
   261f4:	mov	r4, #0
   261f8:	add	r1, r5, r1
   261fc:	cmp	r3, #0
   26200:	strb	r4, [r2]
   26204:	sub	r3, r3, #1
   26208:	mov	r2, r1
   2620c:	popeq	{r3, r4, r5, pc}
   26210:	ldrb	r0, [r1]
   26214:	sub	r1, r1, #1
   26218:	cmp	r0, ip
   2621c:	beq	261fc <acl_create_entry@plt+0x20f78>
   26220:	pop	{r3, r4, r5, pc}
   26224:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26228:	mov	r9, r1
   2622c:	mov	r1, r2
   26230:	mov	sl, r0
   26234:	bl	4fa8 <strnlen@plt>
   26238:	subs	r8, r0, #0
   2623c:	beq	26328 <acl_create_entry@plt+0x210a4>
   26240:	bl	4ec4 <__ctype_b_loc@plt>
   26244:	add	r2, sl, r8
   26248:	ldr	r5, [r0]
   2624c:	b	2625c <acl_create_entry@plt+0x20fd8>
   26250:	cmp	r3, #0
   26254:	mov	r8, r3
   26258:	beq	26274 <acl_create_entry@plt+0x20ff0>
   2625c:	ldrb	r1, [r2, #-1]!
   26260:	sub	r3, r8, #1
   26264:	lsl	r1, r1, #1
   26268:	ldrh	r1, [r5, r1]
   2626c:	tst	r1, #8192	; 0x2000
   26270:	bne	26250 <acl_create_entry@plt+0x20fcc>
   26274:	mov	r2, #0
   26278:	b	26288 <acl_create_entry@plt+0x21004>
   2627c:	cmp	r2, r8
   26280:	add	r2, r2, #1
   26284:	beq	26318 <acl_create_entry@plt+0x21094>
   26288:	ldrb	r3, [sl, r2]
   2628c:	lsl	r1, r3, #1
   26290:	ldrh	r1, [r5, r1]
   26294:	and	r7, r1, #8192	; 0x2000
   26298:	uxth	r7, r7
   2629c:	cmp	r7, #0
   262a0:	bne	2627c <acl_create_entry@plt+0x20ff8>
   262a4:	cmp	r8, r2
   262a8:	rsbhi	r6, sl, #1
   262ac:	movhi	ip, r1
   262b0:	movhi	r1, #95	; 0x5f
   262b4:	bls	2631c <acl_create_entry@plt+0x21098>
   262b8:	tst	ip, #8192	; 0x2000
   262bc:	beq	262f0 <acl_create_entry@plt+0x2106c>
   262c0:	add	r3, sl, r2
   262c4:	ldrb	r4, [r3, #1]
   262c8:	add	ip, r3, #1
   262cc:	add	r2, r6, r3
   262d0:	mov	r3, ip
   262d4:	lsl	r4, r4, #1
   262d8:	ldrh	r4, [r5, r4]
   262dc:	tst	r4, #8192	; 0x2000
   262e0:	bne	262c4 <acl_create_entry@plt+0x21040>
   262e4:	strb	r1, [r9, r7]
   262e8:	add	r7, r7, #1
   262ec:	ldrb	r3, [ip]
   262f0:	add	r2, r2, #1
   262f4:	strb	r3, [r9, r7]
   262f8:	cmp	r2, r8
   262fc:	add	r7, r7, #1
   26300:	bcs	2631c <acl_create_entry@plt+0x21098>
   26304:	ldrb	r3, [sl, r2]
   26308:	ldr	r5, [r0]
   2630c:	lsl	ip, r3, #1
   26310:	ldrh	ip, [r5, ip]
   26314:	b	262b8 <acl_create_entry@plt+0x21034>
   26318:	mov	r7, #0
   2631c:	mov	r0, #0
   26320:	strb	r0, [r9, r7]
   26324:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26328:	bl	4ec4 <__ctype_b_loc@plt>
   2632c:	ldr	r5, [r0]
   26330:	b	26274 <acl_create_entry@plt+0x20ff0>
   26334:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26338:	mov	r8, #0
   2633c:	mov	r6, r0
   26340:	mov	r7, r1
   26344:	mov	r4, r8
   26348:	mov	r9, #95	; 0x5f
   2634c:	mov	sl, #32
   26350:	ldrb	r0, [r6, r4]
   26354:	add	r5, r6, r4
   26358:	cmp	r0, #0
   2635c:	beq	263f8 <acl_create_entry@plt+0x21174>
   26360:	mov	r1, r7
   26364:	bl	2f93c <acl_create_entry@plt+0x2a6b8>
   26368:	cmp	r0, #0
   2636c:	addne	r4, r4, #1
   26370:	bne	26350 <acl_create_entry@plt+0x210cc>
   26374:	ldrb	r3, [r5]
   26378:	cmp	r3, #92	; 0x5c
   2637c:	bne	26390 <acl_create_entry@plt+0x2110c>
   26380:	ldrb	r3, [r5, #1]
   26384:	cmp	r3, #120	; 0x78
   26388:	addeq	r4, r4, #2
   2638c:	beq	26350 <acl_create_entry@plt+0x210cc>
   26390:	mov	r0, r5
   26394:	bl	38024 <acl_create_entry@plt+0x32da0>
   26398:	cmp	r0, #1
   2639c:	addgt	r4, r4, r0
   263a0:	bgt	26350 <acl_create_entry@plt+0x210cc>
   263a4:	bl	4ec4 <__ctype_b_loc@plt>
   263a8:	ldrb	r3, [r5]
   263ac:	lsl	r3, r3, #1
   263b0:	ldr	r2, [r0]
   263b4:	ldrh	r3, [r2, r3]
   263b8:	tst	r3, #8192	; 0x2000
   263bc:	beq	26400 <acl_create_entry@plt+0x2117c>
   263c0:	cmp	r7, #0
   263c4:	beq	26400 <acl_create_entry@plt+0x2117c>
   263c8:	mov	r0, r7
   263cc:	mov	r1, #32
   263d0:	bl	49e4 <strchr@plt>
   263d4:	cmp	r0, #0
   263d8:	beq	26400 <acl_create_entry@plt+0x2117c>
   263dc:	add	r4, r4, #1
   263e0:	strb	sl, [r5]
   263e4:	add	r8, r8, #1
   263e8:	add	r5, r6, r4
   263ec:	ldrb	r0, [r6, r4]
   263f0:	cmp	r0, #0
   263f4:	bne	26360 <acl_create_entry@plt+0x210dc>
   263f8:	mov	r0, r8
   263fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26400:	add	r4, r4, #1
   26404:	add	r8, r8, #1
   26408:	strb	r9, [r5]
   2640c:	b	26350 <acl_create_entry@plt+0x210cc>
   26410:	b	2f9a4 <acl_create_entry@plt+0x2a720>
   26414:	push	{r4, lr}
   26418:	mov	r4, r0
   2641c:	bl	4ce4 <strlen@plt>
   26420:	mov	r2, #0
   26424:	mov	r1, r0
   26428:	mov	r0, r4
   2642c:	pop	{r4, lr}
   26430:	b	2cbf0 <acl_create_entry@plt+0x2796c>
   26434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26438:	sub	sp, sp, #12
   2643c:	bl	26414 <acl_create_entry@plt+0x21190>
   26440:	mov	r1, #1
   26444:	ubfx	r2, r0, #6, #6
   26448:	str	r2, [sp, #4]
   2644c:	ldr	r4, [sp, #4]
   26450:	ubfx	r9, r0, #12, #6
   26454:	sub	r3, r2, #32
   26458:	and	r8, r0, #63	; 0x3f
   2645c:	sub	r2, r9, #32
   26460:	lsl	r7, r1, r3
   26464:	rsb	r3, r4, #32
   26468:	ubfx	r0, r0, #18, #6
   2646c:	orr	r7, r7, r1, lsr r3
   26470:	lsl	r5, r1, r2
   26474:	sub	r3, r8, #32
   26478:	rsb	r2, r9, #32
   2647c:	lsl	r6, r1, r4
   26480:	orr	r5, r5, r1, lsr r2
   26484:	lsl	fp, r1, r3
   26488:	lsl	r4, r1, r9
   2648c:	rsb	r3, r8, #32
   26490:	sub	r9, r0, #32
   26494:	orr	fp, fp, r1, lsr r3
   26498:	rsb	ip, r0, #32
   2649c:	lsl	r3, r1, r9
   264a0:	lsl	sl, r1, r8
   264a4:	orr	r4, r4, r6
   264a8:	orr	r5, r5, r7
   264ac:	lsl	r2, r1, r0
   264b0:	orr	r3, r3, r1, lsr ip
   264b4:	orr	r4, r4, sl
   264b8:	orr	r5, r5, fp
   264bc:	orr	r0, r4, r2
   264c0:	orr	r1, r5, r3
   264c4:	add	sp, sp, #12
   264c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   264cc:	ldr	r3, [pc, #820]	; 26808 <acl_create_entry@plt+0x21584>
   264d0:	mov	r0, #1
   264d4:	ldr	r2, [pc, #816]	; 2680c <acl_create_entry@plt+0x21588>
   264d8:	mov	r1, #12
   264dc:	add	r3, pc, r3
   264e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   264e4:	sub	sp, sp, #16384	; 0x4000
   264e8:	ldr	r2, [r3, r2]
   264ec:	sub	sp, sp, #60	; 0x3c
   264f0:	ldr	r3, [r2]
   264f4:	str	r2, [sp, #20]
   264f8:	add	r2, sp, #16384	; 0x4000
   264fc:	str	r3, [r2, #52]	; 0x34
   26500:	bl	4a38 <calloc@plt>
   26504:	subs	r8, r0, #0
   26508:	beq	26784 <acl_create_entry@plt+0x21500>
   2650c:	ldr	r0, [pc, #764]	; 26810 <acl_create_entry@plt+0x2158c>
   26510:	mov	r3, #1
   26514:	ldr	r1, [pc, #760]	; 26814 <acl_create_entry@plt+0x21590>
   26518:	add	r0, pc, r0
   2651c:	str	r3, [r8]
   26520:	add	r1, pc, r1
   26524:	bl	4d44 <fopen64@plt>
   26528:	subs	r7, r0, #0
   2652c:	beq	26784 <acl_create_entry@plt+0x21500>
   26530:	ldr	r3, [pc, #736]	; 26818 <acl_create_entry@plt+0x21594>
   26534:	add	r6, sp, #52	; 0x34
   26538:	ldr	r1, [pc, #732]	; 2681c <acl_create_entry@plt+0x21598>
   2653c:	mov	r5, #0
   26540:	ldr	r2, [pc, #728]	; 26820 <acl_create_entry@plt+0x2159c>
   26544:	add	r3, pc, r3
   26548:	add	r1, pc, r1
   2654c:	str	r3, [sp, #24]
   26550:	add	r2, pc, r2
   26554:	str	r1, [sp, #28]
   26558:	str	r2, [sp, #32]
   2655c:	ldr	r3, [pc, #704]	; 26824 <acl_create_entry@plt+0x215a0>
   26560:	ldr	r1, [pc, #704]	; 26828 <acl_create_entry@plt+0x215a4>
   26564:	ldr	r2, [pc, #704]	; 2682c <acl_create_entry@plt+0x215a8>
   26568:	add	r3, pc, r3
   2656c:	add	r1, pc, r1
   26570:	str	r3, [sp, #36]	; 0x24
   26574:	add	r2, pc, r2
   26578:	str	r1, [sp, #40]	; 0x28
   2657c:	str	r2, [sp, #44]	; 0x2c
   26580:	mov	r0, r6
   26584:	mov	r1, #16384	; 0x4000
   26588:	mov	r2, r7
   2658c:	bl	49a8 <fgets@plt>
   26590:	cmp	r0, #0
   26594:	beq	2677c <acl_create_entry@plt+0x214f8>
   26598:	bl	4ec4 <__ctype_b_loc@plt>
   2659c:	add	r5, r5, #1
   265a0:	mov	r3, r6
   265a4:	ldr	lr, [r0]
   265a8:	mov	fp, r0
   265ac:	mov	sl, r3
   265b0:	ldrb	r1, [r3], #1
   265b4:	lsl	r2, r1, #1
   265b8:	ldrh	r2, [lr, r2]
   265bc:	tst	r2, #8192	; 0x2000
   265c0:	bne	265ac <acl_create_entry@plt+0x21328>
   265c4:	cmp	r1, #35	; 0x23
   265c8:	cmpne	r1, #0
   265cc:	movne	r9, #0
   265d0:	moveq	r9, #1
   265d4:	beq	26580 <acl_create_entry@plt+0x212fc>
   265d8:	mov	r0, sl
   265dc:	mov	r1, #61	; 0x3d
   265e0:	bl	49e4 <strchr@plt>
   265e4:	cmp	r0, #0
   265e8:	beq	26704 <acl_create_entry@plt+0x21480>
   265ec:	mov	r4, r0
   265f0:	strb	r9, [r4], #1
   265f4:	ldrb	r3, [r0, #1]
   265f8:	ldr	fp, [fp]
   265fc:	lsl	r3, r3, #1
   26600:	ldrh	r3, [fp, r3]
   26604:	tst	r3, #8192	; 0x2000
   26608:	beq	26628 <acl_create_entry@plt+0x213a4>
   2660c:	add	r3, r0, #2
   26610:	mov	r4, r3
   26614:	ldrb	r2, [r3], #1
   26618:	lsl	r2, r2, #1
   2661c:	ldrh	r2, [fp, r2]
   26620:	tst	r2, #8192	; 0x2000
   26624:	bne	26610 <acl_create_entry@plt+0x2138c>
   26628:	mov	r0, sl
   2662c:	bl	4ce4 <strlen@plt>
   26630:	subs	r3, r0, #0
   26634:	beq	26580 <acl_create_entry@plt+0x212fc>
   26638:	add	r0, sl, r3
   2663c:	b	26644 <acl_create_entry@plt+0x213c0>
   26640:	mov	r3, r1
   26644:	ldrb	r2, [r0, #-1]!
   26648:	sub	r1, r3, #1
   2664c:	lsl	r2, r2, #1
   26650:	ldrh	ip, [fp, r2]
   26654:	and	ip, ip, #8192	; 0x2000
   26658:	uxth	ip, ip
   2665c:	cmp	ip, #0
   26660:	bne	26640 <acl_create_entry@plt+0x213bc>
   26664:	mov	r0, r4
   26668:	strb	ip, [sl, r3]
   2666c:	bl	4ce4 <strlen@plt>
   26670:	cmp	r0, #0
   26674:	beq	26580 <acl_create_entry@plt+0x212fc>
   26678:	add	r3, r4, r0
   2667c:	ldrb	r2, [r3, #-1]
   26680:	rsb	ip, r4, r3
   26684:	sub	r3, r3, #1
   26688:	lsl	r2, r2, #1
   2668c:	ldrh	r0, [fp, r2]
   26690:	and	r0, r0, #8192	; 0x2000
   26694:	uxth	r0, r0
   26698:	cmp	r0, #0
   2669c:	bne	2667c <acl_create_entry@plt+0x213f8>
   266a0:	cmp	ip, #0
   266a4:	strb	r0, [r4, ip]
   266a8:	beq	26580 <acl_create_entry@plt+0x212fc>
   266ac:	ldrb	r1, [r4]
   266b0:	cmp	r1, #34	; 0x22
   266b4:	cmpne	r1, #39	; 0x27
   266b8:	bne	26750 <acl_create_entry@plt+0x214cc>
   266bc:	ldrb	ip, [r3]
   266c0:	cmp	ip, r1
   266c4:	beq	26748 <acl_create_entry@plt+0x214c4>
   266c8:	bl	342fc <acl_create_entry@plt+0x2f078>
   266cc:	cmp	r0, #6
   266d0:	ble	26580 <acl_create_entry@plt+0x212fc>
   266d4:	ldr	r1, [sp, #44]	; 0x2c
   266d8:	mov	r0, #7
   266dc:	ldr	r3, [pc, #332]	; 26830 <acl_create_entry@plt+0x215ac>
   266e0:	str	r5, [sp, #8]
   266e4:	add	r3, pc, r3
   266e8:	str	r1, [sp]
   266ec:	str	r3, [sp, #4]
   266f0:	mov	r1, #0
   266f4:	ldr	r2, [sp, #40]	; 0x28
   266f8:	mov	r3, #159	; 0x9f
   266fc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   26700:	b	26580 <acl_create_entry@plt+0x212fc>
   26704:	bl	342fc <acl_create_entry@plt+0x2f078>
   26708:	cmp	r0, #6
   2670c:	ble	26580 <acl_create_entry@plt+0x212fc>
   26710:	ldr	r2, [pc, #284]	; 26834 <acl_create_entry@plt+0x215b0>
   26714:	mov	r0, #7
   26718:	ldr	ip, [pc, #280]	; 26838 <acl_create_entry@plt+0x215b4>
   2671c:	mov	r1, #0
   26720:	add	r2, pc, r2
   26724:	str	r2, [sp, #4]
   26728:	ldr	r2, [pc, #268]	; 2683c <acl_create_entry@plt+0x215b8>
   2672c:	add	ip, pc, ip
   26730:	str	r5, [sp, #8]
   26734:	mov	r3, #127	; 0x7f
   26738:	str	ip, [sp]
   2673c:	add	r2, pc, r2
   26740:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   26744:	b	26580 <acl_create_entry@plt+0x212fc>
   26748:	add	r4, r4, #1
   2674c:	strb	r0, [r3]
   26750:	mov	r0, sl
   26754:	ldr	r1, [sp, #24]
   26758:	bl	520c <strcmp@plt>
   2675c:	cmp	r0, #0
   26760:	bne	26580 <acl_create_entry@plt+0x212fc>
   26764:	mov	r0, r4
   26768:	bl	2606c <acl_create_entry@plt+0x20de8>
   2676c:	cmp	r0, #0
   26770:	blt	267ac <acl_create_entry@plt+0x21528>
   26774:	bl	3340c <acl_create_entry@plt+0x2e188>
   26778:	b	26580 <acl_create_entry@plt+0x212fc>
   2677c:	mov	r0, r7
   26780:	bl	499c <fclose@plt>
   26784:	add	r1, sp, #16384	; 0x4000
   26788:	mov	r0, r8
   2678c:	ldr	r2, [r1, #52]	; 0x34
   26790:	ldr	r1, [sp, #20]
   26794:	ldr	r3, [r1]
   26798:	cmp	r2, r3
   2679c:	bne	267e8 <acl_create_entry@plt+0x21564>
   267a0:	add	sp, sp, #16384	; 0x4000
   267a4:	add	sp, sp, #60	; 0x3c
   267a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   267ac:	bl	342fc <acl_create_entry@plt+0x2f078>
   267b0:	cmp	r0, #6
   267b4:	ble	26580 <acl_create_entry@plt+0x212fc>
   267b8:	ldr	r2, [sp, #32]
   267bc:	mov	r0, #7
   267c0:	ldr	r3, [sp, #36]	; 0x24
   267c4:	mov	r1, #0
   267c8:	str	r5, [sp, #8]
   267cc:	str	r2, [sp]
   267d0:	str	r3, [sp, #4]
   267d4:	mov	r3, #171	; 0xab
   267d8:	ldr	r2, [sp, #28]
   267dc:	str	r4, [sp, #12]
   267e0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   267e4:	b	26580 <acl_create_entry@plt+0x212fc>
   267e8:	bl	4f6c <__stack_chk_fail@plt>
   267ec:	mov	r4, r0
   267f0:	mov	r0, r7
   267f4:	bl	499c <fclose@plt>
   267f8:	mov	r0, r4
   267fc:	bl	51d0 <_Unwind_Resume@plt>
   26800:	mov	r4, r0
   26804:	b	267f8 <acl_create_entry@plt+0x21574>
   26808:	andeq	r4, r4, r4, lsr #14
   2680c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   26810:	andeq	r3, r2, r0, ror #3
   26814:	andeq	r6, r2, r4, lsl #1
   26818:	andeq	r3, r2, ip, asr r2
   2681c:	andeq	r3, r2, r4, asr #3
   26820:	muleq	r2, ip, r1
   26824:	andeq	r3, r2, r4, asr #4
   26828:	andeq	r3, r2, r0, lsr #3
   2682c:	andeq	r3, r2, r8, ror r1
   26830:	andeq	r3, r2, ip, ror r0
   26834:	andeq	r3, r2, r4
   26838:	andeq	r2, r2, r0, asr #31
   2683c:	ldrdeq	r2, [r2], -r0
   26840:	push	{r3, lr}
   26844:	subs	r3, r0, #0
   26848:	beq	2686c <acl_create_entry@plt+0x215e8>
   2684c:	ldr	r2, [r3]
   26850:	sub	r2, r2, #1
   26854:	str	r2, [r3]
   26858:	cmp	r2, #0
   2685c:	ble	26868 <acl_create_entry@plt+0x215e4>
   26860:	mov	r0, r3
   26864:	pop	{r3, pc}
   26868:	bl	4b7c <free@plt>
   2686c:	mov	r0, #0
   26870:	pop	{r3, pc}
   26874:	push	{r3, r4, r5, r6, r7, lr}
   26878:	mov	r7, r0
   2687c:	mov	r6, r1
   26880:	mov	r5, r2
   26884:	bl	26bd8 <acl_create_entry@plt+0x21954>
   26888:	mov	r1, r6
   2688c:	mov	r2, r5
   26890:	mov	r4, r0
   26894:	mov	r0, r7
   26898:	bl	367f4 <acl_create_entry@plt+0x31570>
   2689c:	cmp	r4, #0
   268a0:	andge	r0, r0, r0, asr #31
   268a4:	movlt	r0, r4
   268a8:	pop	{r3, r4, r5, r6, r7, pc}
   268ac:	push	{r3, r4, r5, lr}
   268b0:	subs	r4, r0, #0
   268b4:	mov	r5, r1
   268b8:	beq	26918 <acl_create_entry@plt+0x21694>
   268bc:	mov	r1, #16384	; 0x4000
   268c0:	bl	26efc <acl_create_entry@plt+0x21c78>
   268c4:	cmp	r0, #0
   268c8:	poplt	{r3, r4, r5, pc}
   268cc:	mov	r1, r5
   268d0:	mov	r0, r4
   268d4:	bl	481c <mkdir@plt>
   268d8:	cmp	r0, #0
   268dc:	blt	268f8 <acl_create_entry@plt+0x21674>
   268e0:	bl	27114 <acl_create_entry@plt+0x21e90>
   268e4:	mov	r1, #0
   268e8:	mov	r0, r4
   268ec:	mov	r2, r1
   268f0:	pop	{r3, r4, r5, lr}
   268f4:	b	367f4 <acl_create_entry@plt+0x31570>
   268f8:	bl	5248 <__errno_location@plt>
   268fc:	ldr	r5, [r0]
   26900:	bl	27114 <acl_create_entry@plt+0x21e90>
   26904:	rsb	r5, r5, #0
   26908:	cmp	r5, #0
   2690c:	bge	268e4 <acl_create_entry@plt+0x21660>
   26910:	mov	r0, r5
   26914:	pop	{r3, r4, r5, pc}
   26918:	ldr	r0, [pc, #24]	; 26938 <acl_create_entry@plt+0x216b4>
   2691c:	mov	r2, #44	; 0x2c
   26920:	ldr	r1, [pc, #20]	; 2693c <acl_create_entry@plt+0x216b8>
   26924:	ldr	r3, [pc, #20]	; 26940 <acl_create_entry@plt+0x216bc>
   26928:	add	r0, pc, r0
   2692c:	add	r1, pc, r1
   26930:	add	r3, pc, r3
   26934:	bl	33308 <acl_create_entry@plt+0x2e084>
   26938:	ldrdeq	r2, [r2], -r8
   2693c:			; <UNDEFINED> instruction: 0x00022ebc
   26940:	andeq	r2, r2, r4, ror #29
   26944:	ldr	r3, [pc, #24]	; 26964 <acl_create_entry@plt+0x216e0>
   26948:	mov	r2, r1
   2694c:	ldr	ip, [pc, #20]	; 26968 <acl_create_entry@plt+0x216e4>
   26950:	mov	r1, r0
   26954:	add	r3, pc, r3
   26958:	mov	r0, #0
   2695c:	ldr	r3, [r3, ip]
   26960:	b	34388 <acl_create_entry@plt+0x2f104>
   26964:	andeq	r4, r4, ip, lsr #5
   26968:	ldrdeq	r0, [r0], -ip
   2696c:	push	{r4, lr}
   26970:	ldr	r4, [pc, #48]	; 269a8 <acl_create_entry@plt+0x21724>
   26974:	add	r4, pc, r4
   26978:	ldr	r0, [r4]
   2697c:	cmp	r0, #0
   26980:	blt	26990 <acl_create_entry@plt+0x2170c>
   26984:	adds	r0, r0, #0
   26988:	movne	r0, #1
   2698c:	pop	{r4, pc}
   26990:	bl	4d68 <is_selinux_enabled@plt>
   26994:	cmp	r0, #0
   26998:	movle	r0, #0
   2699c:	movgt	r0, #1
   269a0:	str	r0, [r4]
   269a4:	b	26984 <acl_create_entry@plt+0x21700>
   269a8:	muleq	r4, r8, r6
   269ac:	ldr	r3, [pc, #468]	; 26b88 <acl_create_entry@plt+0x21904>
   269b0:	ldr	r2, [pc, #468]	; 26b8c <acl_create_entry@plt+0x21908>
   269b4:	add	r3, pc, r3
   269b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   269bc:	sub	sp, sp, #176	; 0xb0
   269c0:	ldr	r8, [r3, r2]
   269c4:	mov	r6, r0
   269c8:	ldr	r3, [r8]
   269cc:	str	r3, [sp, #172]	; 0xac
   269d0:	bl	2696c <acl_create_entry@plt+0x216e8>
   269d4:	cmp	r0, #0
   269d8:	beq	269f0 <acl_create_entry@plt+0x2176c>
   269dc:	ldr	r7, [pc, #428]	; 26b90 <acl_create_entry@plt+0x2190c>
   269e0:	add	r7, pc, r7
   269e4:	ldr	sl, [r7]
   269e8:	cmp	sl, #0
   269ec:	beq	26a0c <acl_create_entry@plt+0x21788>
   269f0:	mov	r0, #0
   269f4:	ldr	r2, [sp, #172]	; 0xac
   269f8:	ldr	r3, [r8]
   269fc:	cmp	r2, r3
   26a00:	bne	26b84 <acl_create_entry@plt+0x21900>
   26a04:	add	sp, sp, #176	; 0xb0
   26a08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26a0c:	add	r0, sp, #28
   26a10:	bl	4918 <mallinfo@plt>
   26a14:	mov	r0, #1
   26a18:	ldr	r9, [sp, #56]	; 0x38
   26a1c:	bl	376c4 <acl_create_entry@plt+0x32440>
   26a20:	cmp	r6, #0
   26a24:	strne	r6, [sp, #24]
   26a28:	movne	r2, #1
   26a2c:	movne	r3, #4
   26a30:	mov	r4, r0
   26a34:	moveq	r0, r6
   26a38:	mov	r5, r1
   26a3c:	movne	r0, sl
   26a40:	addne	r1, sp, #20
   26a44:	moveq	r1, r0
   26a48:	moveq	r2, r0
   26a4c:	strne	r3, [sp, #20]
   26a50:	bl	4ef4 <selabel_open@plt>
   26a54:	cmp	r0, #0
   26a58:	mov	r6, r0
   26a5c:	str	r0, [r7]
   26a60:	beq	26b18 <acl_create_entry@plt+0x21894>
   26a64:	mov	r0, #1
   26a68:	bl	376c4 <acl_create_entry@plt+0x32440>
   26a6c:	mov	r6, r0
   26a70:	add	r0, sp, #68	; 0x44
   26a74:	mov	r7, r1
   26a78:	bl	4918 <mallinfo@plt>
   26a7c:	ldr	r3, [sp, #96]	; 0x60
   26a80:	cmp	r9, r3
   26a84:	rsblt	r9, r9, r3
   26a88:	movge	r9, #0
   26a8c:	bl	342fc <acl_create_entry@plt+0x2f078>
   26a90:	cmp	r0, #6
   26a94:	ble	269f0 <acl_create_entry@plt+0x2176c>
   26a98:	mov	r2, r6
   26a9c:	mov	r3, r7
   26aa0:	add	r0, sp, #108	; 0x6c
   26aa4:	subs	r2, r2, r4
   26aa8:	sbc	r3, r3, r5
   26aac:	mov	r1, #64	; 0x40
   26ab0:	mov	r4, #0
   26ab4:	mov	r5, #0
   26ab8:	strd	r4, [sp]
   26abc:	bl	37898 <acl_create_entry@plt+0x32614>
   26ac0:	add	r3, r9, #1020	; 0x3fc
   26ac4:	add	r3, r3, #3
   26ac8:	mov	r1, #0
   26acc:	add	r2, r3, #1020	; 0x3fc
   26ad0:	cmp	r3, r1
   26ad4:	add	r2, r2, #3
   26ad8:	ldr	ip, [pc, #180]	; 26b94 <acl_create_entry@plt+0x21910>
   26adc:	movge	r2, r3
   26ae0:	ldr	lr, [pc, #176]	; 26b98 <acl_create_entry@plt+0x21914>
   26ae4:	add	ip, pc, ip
   26ae8:	str	ip, [sp, #4]
   26aec:	asr	ip, r2, #10
   26af0:	ldr	r2, [pc, #164]	; 26b9c <acl_create_entry@plt+0x21918>
   26af4:	add	lr, pc, lr
   26af8:	mov	r3, #106	; 0x6a
   26afc:	str	lr, [sp]
   26b00:	add	r2, pc, r2
   26b04:	str	ip, [sp, #12]
   26b08:	str	r0, [sp, #8]
   26b0c:	mov	r0, #7
   26b10:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   26b14:	b	269f0 <acl_create_entry@plt+0x2176c>
   26b18:	bl	48d0 <security_getenforce@plt>
   26b1c:	cmp	r0, #1
   26b20:	movne	r4, #7
   26b24:	moveq	r4, #3
   26b28:	bl	342fc <acl_create_entry@plt+0x2f078>
   26b2c:	cmp	r4, r0
   26b30:	ble	26b50 <acl_create_entry@plt+0x218cc>
   26b34:	bl	48d0 <security_getenforce@plt>
   26b38:	cmp	r0, #1
   26b3c:	bne	269f0 <acl_create_entry@plt+0x2176c>
   26b40:	bl	5248 <__errno_location@plt>
   26b44:	ldr	r0, [r0]
   26b48:	rsb	r0, r0, #0
   26b4c:	b	269f4 <acl_create_entry@plt+0x21770>
   26b50:	ldr	lr, [pc, #72]	; 26ba0 <acl_create_entry@plt+0x2191c>
   26b54:	mov	r0, r4
   26b58:	ldr	ip, [pc, #68]	; 26ba4 <acl_create_entry@plt+0x21920>
   26b5c:	mov	r1, r6
   26b60:	ldr	r2, [pc, #64]	; 26ba8 <acl_create_entry@plt+0x21924>
   26b64:	add	lr, pc, lr
   26b68:	add	ip, pc, ip
   26b6c:	mov	r3, #93	; 0x5d
   26b70:	add	r2, pc, r2
   26b74:	str	lr, [sp]
   26b78:	str	ip, [sp, #4]
   26b7c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   26b80:	b	26b34 <acl_create_entry@plt+0x218b0>
   26b84:	bl	4f6c <__stack_chk_fail@plt>
   26b88:	andeq	r4, r4, ip, asr #4
   26b8c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   26b90:			; <UNDEFINED> instruction: 0x000446b4
   26b94:	andeq	r2, r2, ip, asr #27
   26b98:	andeq	r2, r2, ip, lsr sp
   26b9c:	andeq	r2, r2, r8, ror #26
   26ba0:	andeq	r2, r2, ip, asr #25
   26ba4:	andeq	r2, r2, ip, lsl sp
   26ba8:	strdeq	r2, [r2], -r8
   26bac:	push	{r4, lr}
   26bb0:	ldr	r4, [pc, #28]	; 26bd4 <acl_create_entry@plt+0x21950>
   26bb4:	add	r4, pc, r4
   26bb8:	ldr	r0, [r4]
   26bbc:	cmp	r0, #0
   26bc0:	popeq	{r4, pc}
   26bc4:	bl	4900 <selabel_close@plt>
   26bc8:	mov	r3, #0
   26bcc:	str	r3, [r4]
   26bd0:	pop	{r4, pc}
   26bd4:	andeq	r4, r4, r0, ror #9
   26bd8:	ldr	r3, [pc, #472]	; 26db8 <acl_create_entry@plt+0x21b34>
   26bdc:	push	{r4, r5, r6, r7, r8, lr}
   26be0:	subs	r5, r0, #0
   26be4:	ldr	r0, [pc, #464]	; 26dbc <acl_create_entry@plt+0x21b38>
   26be8:	add	r3, pc, r3
   26bec:	sub	sp, sp, #136	; 0x88
   26bf0:	mov	r7, r1
   26bf4:	mov	r8, r2
   26bf8:	ldr	r4, [r3, r0]
   26bfc:	ldr	r3, [r4]
   26c00:	str	r3, [sp, #132]	; 0x84
   26c04:	beq	26d78 <acl_create_entry@plt+0x21af4>
   26c08:	ldr	r3, [pc, #432]	; 26dc0 <acl_create_entry@plt+0x21b3c>
   26c0c:	ldr	r6, [pc, r3]
   26c10:	cmp	r6, #0
   26c14:	beq	26c80 <acl_create_entry@plt+0x219fc>
   26c18:	mov	r0, #3
   26c1c:	mov	r1, r5
   26c20:	add	r2, sp, #24
   26c24:	bl	50ec <__lxstat64@plt>
   26c28:	cmp	r0, #0
   26c2c:	blt	26c9c <acl_create_entry@plt+0x21a18>
   26c30:	add	r1, sp, #136	; 0x88
   26c34:	mov	r3, #0
   26c38:	mov	r0, r6
   26c3c:	mov	r2, r5
   26c40:	str	r3, [r1, #-116]!	; 0xffffff8c
   26c44:	ldr	r3, [sp, #40]	; 0x28
   26c48:	bl	4978 <selabel_lookup_raw@plt>
   26c4c:	subs	r6, r0, #0
   26c50:	blt	26d60 <acl_create_entry@plt+0x21adc>
   26c54:	mov	r0, r5
   26c58:	ldr	r1, [sp, #20]
   26c5c:	bl	4924 <lsetfilecon@plt>
   26c60:	subs	r6, r0, #0
   26c64:	blt	26d3c <acl_create_entry@plt+0x21ab8>
   26c68:	ldr	r0, [sp, #20]
   26c6c:	cmp	r0, #0
   26c70:	beq	26c78 <acl_create_entry@plt+0x219f4>
   26c74:	bl	4a2c <freecon@plt>
   26c78:	cmp	r6, #0
   26c7c:	blt	26c9c <acl_create_entry@plt+0x21a18>
   26c80:	mov	r0, #0
   26c84:	ldr	r2, [sp, #132]	; 0x84
   26c88:	ldr	r3, [r4]
   26c8c:	cmp	r2, r3
   26c90:	bne	26d74 <acl_create_entry@plt+0x21af0>
   26c94:	add	sp, sp, #136	; 0x88
   26c98:	pop	{r4, r5, r6, r7, r8, pc}
   26c9c:	cmp	r7, #0
   26ca0:	beq	26cb4 <acl_create_entry@plt+0x21a30>
   26ca4:	bl	5248 <__errno_location@plt>
   26ca8:	ldr	r3, [r0]
   26cac:	cmp	r3, #2
   26cb0:	beq	26c80 <acl_create_entry@plt+0x219fc>
   26cb4:	cmp	r8, #0
   26cb8:	beq	26ccc <acl_create_entry@plt+0x21a48>
   26cbc:	bl	5248 <__errno_location@plt>
   26cc0:	ldr	r3, [r0]
   26cc4:	cmp	r3, #30
   26cc8:	beq	26c80 <acl_create_entry@plt+0x219fc>
   26ccc:	bl	48d0 <security_getenforce@plt>
   26cd0:	cmp	r0, #1
   26cd4:	movne	r6, #7
   26cd8:	moveq	r6, #3
   26cdc:	bl	342fc <acl_create_entry@plt+0x2f078>
   26ce0:	cmp	r6, r0
   26ce4:	ble	26d04 <acl_create_entry@plt+0x21a80>
   26ce8:	bl	48d0 <security_getenforce@plt>
   26cec:	cmp	r0, #1
   26cf0:	bne	26c80 <acl_create_entry@plt+0x219fc>
   26cf4:	bl	5248 <__errno_location@plt>
   26cf8:	ldr	r0, [r0]
   26cfc:	rsb	r0, r0, #0
   26d00:	b	26c84 <acl_create_entry@plt+0x21a00>
   26d04:	ldr	r2, [pc, #184]	; 26dc4 <acl_create_entry@plt+0x21b40>
   26d08:	mov	r0, r6
   26d0c:	ldr	ip, [pc, #180]	; 26dc8 <acl_create_entry@plt+0x21b44>
   26d10:	mov	r1, #0
   26d14:	add	r2, pc, r2
   26d18:	str	r2, [sp, #4]
   26d1c:	ldr	r2, [pc, #168]	; 26dcc <acl_create_entry@plt+0x21b48>
   26d20:	add	ip, pc, ip
   26d24:	str	r5, [sp, #8]
   26d28:	mov	r3, #163	; 0xa3
   26d2c:	str	ip, [sp]
   26d30:	add	r2, pc, r2
   26d34:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   26d38:	b	26ce8 <acl_create_entry@plt+0x21a64>
   26d3c:	bl	5248 <__errno_location@plt>
   26d40:	ldr	r3, [r0]
   26d44:	cmp	r3, #95	; 0x5f
   26d48:	bne	26c68 <acl_create_entry@plt+0x219e4>
   26d4c:	ldr	r0, [sp, #20]
   26d50:	cmp	r0, #0
   26d54:	beq	26c80 <acl_create_entry@plt+0x219fc>
   26d58:	bl	4a2c <freecon@plt>
   26d5c:	b	26c80 <acl_create_entry@plt+0x219fc>
   26d60:	bl	5248 <__errno_location@plt>
   26d64:	ldr	r3, [r0]
   26d68:	cmp	r3, #2
   26d6c:	bne	26c68 <acl_create_entry@plt+0x219e4>
   26d70:	b	26d4c <acl_create_entry@plt+0x21ac8>
   26d74:	bl	4f6c <__stack_chk_fail@plt>
   26d78:	ldr	r0, [pc, #80]	; 26dd0 <acl_create_entry@plt+0x21b4c>
   26d7c:	mov	r2, #130	; 0x82
   26d80:	ldr	r1, [pc, #76]	; 26dd4 <acl_create_entry@plt+0x21b50>
   26d84:	ldr	r3, [pc, #76]	; 26dd8 <acl_create_entry@plt+0x21b54>
   26d88:	add	r0, pc, r0
   26d8c:	add	r1, pc, r1
   26d90:	add	r3, pc, r3
   26d94:	bl	33308 <acl_create_entry@plt+0x2e084>
   26d98:	ldr	r3, [sp, #20]
   26d9c:	mov	r4, r0
   26da0:	cmp	r3, #0
   26da4:	beq	26db0 <acl_create_entry@plt+0x21b2c>
   26da8:	mov	r0, r3
   26dac:	bl	4a2c <freecon@plt>
   26db0:	mov	r0, r4
   26db4:	bl	51d0 <_Unwind_Resume@plt>
   26db8:	andeq	r4, r4, r8, lsl r0
   26dbc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   26dc0:	andeq	r4, r4, r8, lsl #9
   26dc4:	andeq	r2, r2, r0, ror #23
   26dc8:	andeq	r2, r2, r8, lsr fp
   26dcc:	andeq	r2, r2, r8, lsr fp
   26dd0:	andeq	r2, r2, r8, ror sl
   26dd4:	ldrdeq	r2, [r2], -ip
   26dd8:	muleq	r2, r0, sl
   26ddc:	push	{r4, r5, r6, lr}
   26de0:	subs	r5, r0, #0
   26de4:	sub	sp, sp, #16
   26de8:	mov	r4, r1
   26dec:	beq	26eb8 <acl_create_entry@plt+0x21c34>
   26df0:	cmp	r1, #0
   26df4:	beq	26e98 <acl_create_entry@plt+0x21c14>
   26df8:	bl	2696c <acl_create_entry@plt+0x216e8>
   26dfc:	cmp	r0, #0
   26e00:	bne	26e10 <acl_create_entry@plt+0x21b8c>
   26e04:	mov	r0, #0
   26e08:	add	sp, sp, #16
   26e0c:	pop	{r4, r5, r6, pc}
   26e10:	mov	r0, r5
   26e14:	mov	r1, r4
   26e18:	bl	4d74 <setfilecon@plt>
   26e1c:	cmp	r0, #0
   26e20:	bge	26e04 <acl_create_entry@plt+0x21b80>
   26e24:	bl	48d0 <security_getenforce@plt>
   26e28:	cmp	r0, #1
   26e2c:	movne	r6, #7
   26e30:	moveq	r6, #3
   26e34:	bl	342fc <acl_create_entry@plt+0x2f078>
   26e38:	cmp	r6, r0
   26e3c:	ble	26e5c <acl_create_entry@plt+0x21bd8>
   26e40:	bl	48d0 <security_getenforce@plt>
   26e44:	cmp	r0, #1
   26e48:	bne	26e04 <acl_create_entry@plt+0x21b80>
   26e4c:	bl	5248 <__errno_location@plt>
   26e50:	ldr	r0, [r0]
   26e54:	rsb	r0, r0, #0
   26e58:	b	26e08 <acl_create_entry@plt+0x21b84>
   26e5c:	ldr	r2, [pc, #116]	; 26ed8 <acl_create_entry@plt+0x21c54>
   26e60:	mov	r0, r6
   26e64:	ldr	ip, [pc, #112]	; 26edc <acl_create_entry@plt+0x21c58>
   26e68:	mov	r1, #0
   26e6c:	add	r2, pc, r2
   26e70:	str	r2, [sp, #4]
   26e74:	ldr	r2, [pc, #100]	; 26ee0 <acl_create_entry@plt+0x21c5c>
   26e78:	add	ip, pc, ip
   26e7c:	str	r4, [sp, #8]
   26e80:	mov	r3, #182	; 0xb6
   26e84:	str	r5, [sp, #12]
   26e88:	add	r2, pc, r2
   26e8c:	str	ip, [sp]
   26e90:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   26e94:	b	26e40 <acl_create_entry@plt+0x21bbc>
   26e98:	ldr	r0, [pc, #68]	; 26ee4 <acl_create_entry@plt+0x21c60>
   26e9c:	mov	r2, #176	; 0xb0
   26ea0:	ldr	r1, [pc, #64]	; 26ee8 <acl_create_entry@plt+0x21c64>
   26ea4:	ldr	r3, [pc, #64]	; 26eec <acl_create_entry@plt+0x21c68>
   26ea8:	add	r0, pc, r0
   26eac:	add	r1, pc, r1
   26eb0:	add	r3, pc, r3
   26eb4:	bl	33308 <acl_create_entry@plt+0x2e084>
   26eb8:	ldr	r0, [pc, #48]	; 26ef0 <acl_create_entry@plt+0x21c6c>
   26ebc:	mov	r2, #175	; 0xaf
   26ec0:	ldr	r1, [pc, #44]	; 26ef4 <acl_create_entry@plt+0x21c70>
   26ec4:	ldr	r3, [pc, #44]	; 26ef8 <acl_create_entry@plt+0x21c74>
   26ec8:	add	r0, pc, r0
   26ecc:	add	r1, pc, r1
   26ed0:	add	r3, pc, r3
   26ed4:	bl	33308 <acl_create_entry@plt+0x2e084>
   26ed8:			; <UNDEFINED> instruction: 0x00022abc
   26edc:	andeq	r2, r2, r4, asr #23
   26ee0:	andeq	r2, r2, r0, ror #19
   26ee4:	andeq	r8, r2, r8, asr r6
   26ee8:			; <UNDEFINED> instruction: 0x000229bc
   26eec:	muleq	r2, r4, r9
   26ef0:	andeq	r2, r2, r8, lsr r9
   26ef4:	muleq	r2, ip, r9
   26ef8:	andeq	r2, r2, r4, ror r9
   26efc:	ldr	ip, [pc, #488]	; 270ec <acl_create_entry@plt+0x21e68>
   26f00:	mov	r3, #0
   26f04:	push	{r4, r5, r6, r7, r8, lr}
   26f08:	add	ip, pc, ip
   26f0c:	ldr	r4, [pc, #476]	; 270f0 <acl_create_entry@plt+0x21e6c>
   26f10:	sub	sp, sp, #24
   26f14:	subs	r6, r0, #0
   26f18:	mov	r7, r1
   26f1c:	ldr	r4, [ip, r4]
   26f20:	str	r3, [sp, #16]
   26f24:	ldr	ip, [r4]
   26f28:	str	ip, [sp, #20]
   26f2c:	beq	27094 <acl_create_entry@plt+0x21e10>
   26f30:	ldr	r3, [pc, #444]	; 270f4 <acl_create_entry@plt+0x21e70>
   26f34:	ldr	r5, [pc, r3]
   26f38:	cmp	r5, #0
   26f3c:	beq	26fb0 <acl_create_entry@plt+0x21d2c>
   26f40:	bl	3486c <acl_create_entry@plt+0x2f5e8>
   26f44:	cmp	r0, #0
   26f48:	bne	26fcc <acl_create_entry@plt+0x21d48>
   26f4c:	mov	r0, r6
   26f50:	bl	34880 <acl_create_entry@plt+0x2f5fc>
   26f54:	subs	r8, r0, #0
   26f58:	beq	27088 <acl_create_entry@plt+0x21e04>
   26f5c:	ldr	r0, [pc, #404]	; 270f8 <acl_create_entry@plt+0x21e74>
   26f60:	mov	r3, r7
   26f64:	add	r1, sp, #16
   26f68:	mov	r2, r8
   26f6c:	add	r0, pc, r0
   26f70:	ldr	r0, [r0]
   26f74:	bl	4978 <selabel_lookup_raw@plt>
   26f78:	mov	r5, r0
   26f7c:	mov	r0, r8
   26f80:	bl	4b7c <free@plt>
   26f84:	cmp	r5, #0
   26f88:	blt	26fec <acl_create_entry@plt+0x21d68>
   26f8c:	ldr	r0, [sp, #16]
   26f90:	bl	4ff0 <setfscreatecon@plt>
   26f94:	cmp	r0, #0
   26f98:	movge	r5, r0
   26f9c:	blt	27020 <acl_create_entry@plt+0x21d9c>
   26fa0:	ldr	r0, [sp, #16]
   26fa4:	cmp	r0, #0
   26fa8:	beq	26fb0 <acl_create_entry@plt+0x21d2c>
   26fac:	bl	4a2c <freecon@plt>
   26fb0:	ldr	r2, [sp, #20]
   26fb4:	mov	r0, r5
   26fb8:	ldr	r3, [r4]
   26fbc:	cmp	r2, r3
   26fc0:	bne	27090 <acl_create_entry@plt+0x21e0c>
   26fc4:	add	sp, sp, #24
   26fc8:	pop	{r4, r5, r6, r7, r8, pc}
   26fcc:	mov	r0, r5
   26fd0:	mov	r3, r7
   26fd4:	add	r1, sp, #16
   26fd8:	mov	r2, r6
   26fdc:	bl	4978 <selabel_lookup_raw@plt>
   26fe0:	mov	r5, r0
   26fe4:	cmp	r5, #0
   26fe8:	bge	26f8c <acl_create_entry@plt+0x21d08>
   26fec:	bl	5248 <__errno_location@plt>
   26ff0:	ldr	r5, [r0]
   26ff4:	cmp	r5, #2
   26ff8:	beq	27018 <acl_create_entry@plt+0x21d94>
   26ffc:	rsb	r5, r5, #0
   27000:	cmp	r5, #0
   27004:	bge	26fa0 <acl_create_entry@plt+0x21d1c>
   27008:	bl	48d0 <security_getenforce@plt>
   2700c:	cmp	r0, #0
   27010:	moveq	r5, #0
   27014:	b	26fa0 <acl_create_entry@plt+0x21d1c>
   27018:	mov	r5, #0
   2701c:	b	26fa0 <acl_create_entry@plt+0x21d1c>
   27020:	bl	48d0 <security_getenforce@plt>
   27024:	cmp	r0, #1
   27028:	movne	r5, #7
   2702c:	moveq	r5, #3
   27030:	bl	342fc <acl_create_entry@plt+0x2f078>
   27034:	cmp	r5, r0
   27038:	ble	27048 <acl_create_entry@plt+0x21dc4>
   2703c:	bl	5248 <__errno_location@plt>
   27040:	ldr	r5, [r0]
   27044:	b	26ffc <acl_create_entry@plt+0x21d78>
   27048:	ldr	r2, [sp, #16]
   2704c:	mov	r0, r5
   27050:	ldr	lr, [pc, #164]	; 270fc <acl_create_entry@plt+0x21e78>
   27054:	mov	r1, #0
   27058:	ldr	ip, [pc, #160]	; 27100 <acl_create_entry@plt+0x21e7c>
   2705c:	movw	r3, #341	; 0x155
   27060:	str	r2, [sp, #8]
   27064:	add	lr, pc, lr
   27068:	ldr	r2, [pc, #148]	; 27104 <acl_create_entry@plt+0x21e80>
   2706c:	add	ip, pc, ip
   27070:	str	r6, [sp, #12]
   27074:	str	lr, [sp]
   27078:	add	r2, pc, r2
   2707c:	str	ip, [sp, #4]
   27080:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   27084:	b	2703c <acl_create_entry@plt+0x21db8>
   27088:	mvn	r5, #11
   2708c:	b	26fa0 <acl_create_entry@plt+0x21d1c>
   27090:	bl	4f6c <__stack_chk_fail@plt>
   27094:	ldr	r0, [pc, #108]	; 27108 <acl_create_entry@plt+0x21e84>
   27098:	movw	r2, #315	; 0x13b
   2709c:	ldr	r1, [pc, #104]	; 2710c <acl_create_entry@plt+0x21e88>
   270a0:	ldr	r3, [pc, #104]	; 27110 <acl_create_entry@plt+0x21e8c>
   270a4:	add	r0, pc, r0
   270a8:	add	r1, pc, r1
   270ac:	add	r3, pc, r3
   270b0:	bl	33308 <acl_create_entry@plt+0x2e084>
   270b4:	mov	r4, r0
   270b8:	ldr	r0, [sp, #16]
   270bc:	cmp	r0, #0
   270c0:	beq	270c8 <acl_create_entry@plt+0x21e44>
   270c4:	bl	4a2c <freecon@plt>
   270c8:	mov	r0, r4
   270cc:	bl	51d0 <_Unwind_Resume@plt>
   270d0:	mov	r4, r0
   270d4:	mov	r0, r8
   270d8:	bl	4b7c <free@plt>
   270dc:	b	270b8 <acl_create_entry@plt+0x21e34>
   270e0:	mov	r4, r0
   270e4:	mov	r8, #0
   270e8:	b	270d4 <acl_create_entry@plt+0x21e50>
   270ec:	strdeq	r3, [r4], -r8
   270f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   270f4:	andeq	r4, r4, r0, ror #2
   270f8:	andeq	r4, r4, r8, lsr #2
   270fc:			; <UNDEFINED> instruction: 0x000229b8
   27100:	andeq	r2, r2, r4, lsl r9
   27104:	strdeq	r2, [r2], -r0
   27108:	andeq	r2, r2, ip, asr r7
   2710c:	andeq	r2, r2, r0, asr #15
   27110:	andeq	r2, r2, r4, lsr #19
   27114:	push	{r3, r4, r5, lr}
   27118:	bl	5248 <__errno_location@plt>
   2711c:	mov	r4, r0
   27120:	ldr	r5, [r0]
   27124:	bl	2696c <acl_create_entry@plt+0x216e8>
   27128:	cmp	r0, #0
   2712c:	bne	27138 <acl_create_entry@plt+0x21eb4>
   27130:	str	r5, [r4]
   27134:	pop	{r3, r4, r5, pc}
   27138:	mov	r0, #0
   2713c:	bl	4ff0 <setfscreatecon@plt>
   27140:	str	r5, [r4]
   27144:	pop	{r3, r4, r5, pc}
   27148:	str	r5, [r4]
   2714c:	bl	51d0 <_Unwind_Resume@plt>
   27150:	ldr	ip, [pc, #364]	; 272c4 <acl_create_entry@plt+0x22040>
   27154:	ldr	r3, [pc, #364]	; 272c8 <acl_create_entry@plt+0x22044>
   27158:	add	ip, pc, ip
   2715c:	push	{r4, r5, r6, r7, lr}
   27160:	subs	r7, r0, #0
   27164:	ldr	r4, [ip, r3]
   27168:	sub	sp, sp, #20
   2716c:	mov	r6, r2
   27170:	mov	r5, r1
   27174:	mov	r2, #0
   27178:	str	r2, [sp, #8]
   2717c:	ldr	r3, [r4]
   27180:	str	r3, [sp, #12]
   27184:	beq	272a4 <acl_create_entry@plt+0x22020>
   27188:	cmp	r1, #0
   2718c:	ble	27284 <acl_create_entry@plt+0x22000>
   27190:	cmp	r6, #0
   27194:	beq	27244 <acl_create_entry@plt+0x21fc0>
   27198:	ldr	r1, [r7]
   2719c:	cmp	r1, #0
   271a0:	beq	2722c <acl_create_entry@plt+0x21fa8>
   271a4:	mov	r0, r1
   271a8:	mov	r3, r5
   271ac:	add	r1, sp, #8
   271b0:	mov	r2, #19
   271b4:	bl	2a374 <acl_create_entry@plt+0x250f0>
   271b8:	cmp	r0, #0
   271bc:	blt	271fc <acl_create_entry@plt+0x21f78>
   271c0:	mov	r2, r6
   271c4:	ldr	r0, [sp, #8]
   271c8:	mov	r1, #3
   271cc:	bl	2a494 <acl_create_entry@plt+0x25210>
   271d0:	cmp	r0, #0
   271d4:	blt	271fc <acl_create_entry@plt+0x21f78>
   271d8:	ldr	r0, [r7]
   271dc:	mov	ip, #0
   271e0:	ldr	r1, [sp, #8]
   271e4:	mov	r2, #0
   271e8:	mov	r3, #0
   271ec:	str	ip, [sp]
   271f0:	bl	2982c <acl_create_entry@plt+0x245a8>
   271f4:	and	r5, r0, r0, asr #31
   271f8:	b	27200 <acl_create_entry@plt+0x21f7c>
   271fc:	mov	r5, r0
   27200:	ldr	r0, [sp, #8]
   27204:	cmp	r0, #0
   27208:	beq	27210 <acl_create_entry@plt+0x21f8c>
   2720c:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   27210:	ldr	r2, [sp, #12]
   27214:	mov	r0, r5
   27218:	ldr	r3, [r4]
   2721c:	cmp	r2, r3
   27220:	bne	27240 <acl_create_entry@plt+0x21fbc>
   27224:	add	sp, sp, #20
   27228:	pop	{r4, r5, r6, r7, pc}
   2722c:	bl	28fa0 <acl_create_entry@plt+0x23d1c>
   27230:	cmp	r0, #0
   27234:	blt	271fc <acl_create_entry@plt+0x21f78>
   27238:	ldr	r1, [r7]
   2723c:	b	271a4 <acl_create_entry@plt+0x21f20>
   27240:	bl	4f6c <__stack_chk_fail@plt>
   27244:	ldr	r0, [pc, #128]	; 272cc <acl_create_entry@plt+0x22048>
   27248:	mov	r2, #35	; 0x23
   2724c:	ldr	r1, [pc, #124]	; 272d0 <acl_create_entry@plt+0x2204c>
   27250:	ldr	r3, [pc, #124]	; 272d4 <acl_create_entry@plt+0x22050>
   27254:	add	r0, pc, r0
   27258:	add	r1, pc, r1
   2725c:	add	r3, pc, r3
   27260:	bl	33308 <acl_create_entry@plt+0x2e084>
   27264:	ldr	r3, [sp, #8]
   27268:	mov	r4, r0
   2726c:	cmp	r3, #0
   27270:	beq	2727c <acl_create_entry@plt+0x21ff8>
   27274:	mov	r0, r3
   27278:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2727c:	mov	r0, r4
   27280:	bl	51d0 <_Unwind_Resume@plt>
   27284:	ldr	r0, [pc, #76]	; 272d8 <acl_create_entry@plt+0x22054>
   27288:	mov	r2, #34	; 0x22
   2728c:	ldr	r1, [pc, #72]	; 272dc <acl_create_entry@plt+0x22058>
   27290:	ldr	r3, [pc, #72]	; 272e0 <acl_create_entry@plt+0x2205c>
   27294:	add	r0, pc, r0
   27298:	add	r1, pc, r1
   2729c:	add	r3, pc, r3
   272a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   272a4:	ldr	r0, [pc, #56]	; 272e4 <acl_create_entry@plt+0x22060>
   272a8:	mov	r2, #33	; 0x21
   272ac:	ldr	r1, [pc, #52]	; 272e8 <acl_create_entry@plt+0x22064>
   272b0:	ldr	r3, [pc, #52]	; 272ec <acl_create_entry@plt+0x22068>
   272b4:	add	r0, pc, r0
   272b8:	add	r1, pc, r1
   272bc:	add	r3, pc, r3
   272c0:	bl	33308 <acl_create_entry@plt+0x2e084>
   272c4:	andeq	r3, r4, r8, lsr #21
   272c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   272cc:	andeq	r0, r2, ip, lsl #28
   272d0:	andeq	r2, r2, r4, lsr r8
   272d4:	andeq	r2, r2, r4, lsl r8
   272d8:	andeq	r2, r2, ip, lsl r8
   272dc:	strdeq	r2, [r2], -r4
   272e0:	ldrdeq	r2, [r2], -r4
   272e4:	ldrdeq	r2, [r2], -r0
   272e8:	ldrdeq	r2, [r2], -r4
   272ec:			; <UNDEFINED> instruction: 0x000227b4
   272f0:	ldr	ip, [pc, #432]	; 274a8 <acl_create_entry@plt+0x22224>
   272f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   272f8:	subs	r9, r0, #0
   272fc:	ldr	r0, [pc, #424]	; 274ac <acl_create_entry@plt+0x22228>
   27300:	add	ip, pc, ip
   27304:	sub	sp, sp, #20
   27308:	mov	r6, r3
   2730c:	mov	r3, #0
   27310:	mov	r7, r1
   27314:	ldr	r4, [ip, r0]
   27318:	mov	r5, r2
   2731c:	str	r3, [sp, #8]
   27320:	ldr	r8, [sp, #48]	; 0x30
   27324:	ldr	r3, [r4]
   27328:	str	r3, [sp, #12]
   2732c:	beq	27488 <acl_create_entry@plt+0x22204>
   27330:	cmp	r1, #0
   27334:	ble	27448 <acl_create_entry@plt+0x221c4>
   27338:	cmp	r2, #0
   2733c:	cmpeq	r6, #0
   27340:	beq	273e4 <acl_create_entry@plt+0x22160>
   27344:	ldr	r0, [r9]
   27348:	cmp	r0, #0
   2734c:	beq	27428 <acl_create_entry@plt+0x221a4>
   27350:	mov	r3, r7
   27354:	add	r1, sp, #8
   27358:	mov	r2, #19
   2735c:	bl	2a374 <acl_create_entry@plt+0x250f0>
   27360:	cmp	r0, #0
   27364:	blt	27420 <acl_create_entry@plt+0x2219c>
   27368:	cmp	r5, #0
   2736c:	beq	27388 <acl_create_entry@plt+0x22104>
   27370:	mov	r2, r5
   27374:	ldr	r0, [sp, #8]
   27378:	mov	r1, #20
   2737c:	bl	2a494 <acl_create_entry@plt+0x25210>
   27380:	cmp	r0, #0
   27384:	blt	27420 <acl_create_entry@plt+0x2219c>
   27388:	cmp	r6, #0
   2738c:	beq	273a8 <acl_create_entry@plt+0x22124>
   27390:	mov	r2, r6
   27394:	ldr	r0, [sp, #8]
   27398:	mov	r1, #1
   2739c:	bl	2a674 <acl_create_entry@plt+0x253f0>
   273a0:	cmp	r0, #0
   273a4:	blt	27420 <acl_create_entry@plt+0x2219c>
   273a8:	cmp	r8, #0
   273ac:	bne	27408 <acl_create_entry@plt+0x22184>
   273b0:	ldr	r0, [r9]
   273b4:	mov	ip, #0
   273b8:	ldr	r1, [sp, #8]
   273bc:	mov	r2, #0
   273c0:	mov	r3, #0
   273c4:	str	ip, [sp]
   273c8:	bl	2982c <acl_create_entry@plt+0x245a8>
   273cc:	and	r8, r0, r0, asr #31
   273d0:	ldr	r0, [sp, #8]
   273d4:	cmp	r0, #0
   273d8:	beq	273ec <acl_create_entry@plt+0x22168>
   273dc:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   273e0:	b	273ec <acl_create_entry@plt+0x22168>
   273e4:	cmp	r8, #0
   273e8:	bne	27344 <acl_create_entry@plt+0x220c0>
   273ec:	ldr	r2, [sp, #12]
   273f0:	mov	r0, r8
   273f4:	ldr	r3, [r4]
   273f8:	cmp	r2, r3
   273fc:	bne	27444 <acl_create_entry@plt+0x221c0>
   27400:	add	sp, sp, #20
   27404:	pop	{r4, r5, r6, r7, r8, r9, pc}
   27408:	mov	r2, r8
   2740c:	ldr	r0, [sp, #8]
   27410:	mov	r1, #4
   27414:	bl	2a5b8 <acl_create_entry@plt+0x25334>
   27418:	cmp	r0, #0
   2741c:	bge	273b0 <acl_create_entry@plt+0x2212c>
   27420:	mov	r8, r0
   27424:	b	273d0 <acl_create_entry@plt+0x2214c>
   27428:	mov	r1, r0
   2742c:	mov	r0, r9
   27430:	bl	28fa0 <acl_create_entry@plt+0x23d1c>
   27434:	cmp	r0, #0
   27438:	blt	27420 <acl_create_entry@plt+0x2219c>
   2743c:	ldr	r0, [r9]
   27440:	b	27350 <acl_create_entry@plt+0x220cc>
   27444:	bl	4f6c <__stack_chk_fail@plt>
   27448:	ldr	r0, [pc, #96]	; 274b0 <acl_create_entry@plt+0x2222c>
   2744c:	mov	r2, #64	; 0x40
   27450:	ldr	r1, [pc, #92]	; 274b4 <acl_create_entry@plt+0x22230>
   27454:	ldr	r3, [pc, #92]	; 274b8 <acl_create_entry@plt+0x22234>
   27458:	add	r0, pc, r0
   2745c:	add	r1, pc, r1
   27460:	add	r3, pc, r3
   27464:	bl	33308 <acl_create_entry@plt+0x2e084>
   27468:	ldr	r3, [sp, #8]
   2746c:	mov	r4, r0
   27470:	cmp	r3, #0
   27474:	beq	27480 <acl_create_entry@plt+0x221fc>
   27478:	mov	r0, r3
   2747c:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   27480:	mov	r0, r4
   27484:	bl	51d0 <_Unwind_Resume@plt>
   27488:	ldr	r0, [pc, #44]	; 274bc <acl_create_entry@plt+0x22238>
   2748c:	mov	r2, #63	; 0x3f
   27490:	ldr	r1, [pc, #40]	; 274c0 <acl_create_entry@plt+0x2223c>
   27494:	ldr	r3, [pc, #40]	; 274c4 <acl_create_entry@plt+0x22240>
   27498:	add	r0, pc, r0
   2749c:	add	r1, pc, r1
   274a0:	add	r3, pc, r3
   274a4:	bl	33308 <acl_create_entry@plt+0x2e084>
   274a8:	andeq	r3, r4, r0, lsl #18
   274ac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   274b0:	andeq	r2, r2, r8, asr r6
   274b4:	andeq	r2, r2, r0, lsr r6
   274b8:			; <UNDEFINED> instruction: 0x000226b4
   274bc:	andeq	r2, r2, ip, ror #11
   274c0:	strdeq	r2, [r2], -r0
   274c4:	andeq	r2, r2, r4, ror r6
   274c8:	sub	r0, r0, #16
   274cc:	cmp	r0, #3
   274d0:	movhi	r0, #0
   274d4:	movls	r0, #1
   274d8:	bx	lr
   274dc:	ldrb	r3, [r0]
   274e0:	ldrb	r0, [r1]
   274e4:	rsb	r0, r0, r3
   274e8:	bx	lr
   274ec:	ldr	r3, [pc, #120]	; 2756c <acl_create_entry@plt+0x222e8>
   274f0:	push	{r4, r5, r6, r7, lr}
   274f4:	add	r3, pc, r3
   274f8:	ldr	r4, [pc, #112]	; 27570 <acl_create_entry@plt+0x222ec>
   274fc:	sub	sp, sp, #36	; 0x24
   27500:	ldr	ip, [r0, #120]	; 0x78
   27504:	mov	r5, r0
   27508:	ldrb	lr, [r1, #8]
   2750c:	add	r0, sp, #32
   27510:	ldr	r4, [r3, r4]
   27514:	ldr	r7, [ip, #32]
   27518:	ldr	r3, [ip, #40]	; 0x28
   2751c:	ldr	r6, [pc, #80]	; 27574 <acl_create_entry@plt+0x222f0>
   27520:	add	r1, r1, r7
   27524:	ldr	ip, [r4]
   27528:	strb	r2, [r0, #-20]!	; 0xffffffec
   2752c:	add	r6, pc, r6
   27530:	mov	r2, lr
   27534:	str	r6, [sp]
   27538:	str	ip, [sp, #28]
   2753c:	bl	4c0c <bsearch@plt>
   27540:	ldr	r2, [sp, #28]
   27544:	cmp	r0, #0
   27548:	ldrne	r3, [r0, #8]
   2754c:	ldrne	r0, [r5, #120]	; 0x78
   27550:	addne	r0, r0, r3
   27554:	ldr	r3, [r4]
   27558:	cmp	r2, r3
   2755c:	bne	27568 <acl_create_entry@plt+0x222e4>
   27560:	add	sp, sp, #36	; 0x24
   27564:	pop	{r4, r5, r6, r7, pc}
   27568:	bl	4f6c <__stack_chk_fail@plt>
   2756c:	andeq	r3, r4, ip, lsl #14
   27570:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   27574:			; <UNDEFINED> instruction: 0xffffffa8
   27578:	push	{r3, lr}
   2757c:	mov	r2, #93	; 0x5d
   27580:	ldr	r0, [pc, #20]	; 2759c <acl_create_entry@plt+0x22318>
   27584:	ldr	r1, [pc, #20]	; 275a0 <acl_create_entry@plt+0x2231c>
   27588:	ldr	r3, [pc, #20]	; 275a4 <acl_create_entry@plt+0x22320>
   2758c:	add	r0, pc, r0
   27590:	add	r1, pc, r1
   27594:	add	r3, pc, r3
   27598:	bl	33308 <acl_create_entry@plt+0x2e084>
   2759c:	andeq	r2, r2, r8, asr r6
   275a0:	andeq	r2, r2, r8, ror #12
   275a4:	andeq	r2, r2, r4, lsr r6
   275a8:	push	{r4, r5, lr}
   275ac:	subs	r5, r0, #0
   275b0:	ldr	r3, [pc, #216]	; 27690 <acl_create_entry@plt+0x2240c>
   275b4:	sub	sp, sp, #12
   275b8:	mov	r4, r1
   275bc:	add	r3, pc, r3
   275c0:	beq	27630 <acl_create_entry@plt+0x223ac>
   275c4:	cmp	r1, #0
   275c8:	beq	27670 <acl_create_entry@plt+0x223ec>
   275cc:	cmp	r2, #0
   275d0:	beq	27650 <acl_create_entry@plt+0x223cc>
   275d4:	ldrb	r1, [r1]
   275d8:	cmp	r1, #32
   275dc:	movne	r0, #0
   275e0:	beq	275ec <acl_create_entry@plt+0x22368>
   275e4:	add	sp, sp, #12
   275e8:	pop	{r4, r5, pc}
   275ec:	ldr	r1, [pc, #160]	; 27694 <acl_create_entry@plt+0x22410>
   275f0:	add	r0, r5, #128	; 0x80
   275f4:	ldr	r1, [r3, r1]
   275f8:	str	r2, [sp, #4]
   275fc:	bl	328a4 <acl_create_entry@plt+0x2d620>
   27600:	ldr	r2, [sp, #4]
   27604:	cmp	r0, #0
   27608:	blt	275e4 <acl_create_entry@plt+0x22360>
   2760c:	add	r1, r4, #1
   27610:	ldr	r0, [r5, #128]	; 0x80
   27614:	bl	32ad0 <acl_create_entry@plt+0x2d84c>
   27618:	cmp	r0, #0
   2761c:	movge	r3, #1
   27620:	movge	r0, #0
   27624:	strbge	r3, [r5, #140]	; 0x8c
   27628:	add	sp, sp, #12
   2762c:	pop	{r4, r5, pc}
   27630:	ldr	r0, [pc, #96]	; 27698 <acl_create_entry@plt+0x22414>
   27634:	mov	r2, #143	; 0x8f
   27638:	ldr	r1, [pc, #92]	; 2769c <acl_create_entry@plt+0x22418>
   2763c:	ldr	r3, [pc, #92]	; 276a0 <acl_create_entry@plt+0x2241c>
   27640:	add	r0, pc, r0
   27644:	add	r1, pc, r1
   27648:	add	r3, pc, r3
   2764c:	bl	33308 <acl_create_entry@plt+0x2e084>
   27650:	ldr	r0, [pc, #76]	; 276a4 <acl_create_entry@plt+0x22420>
   27654:	mov	r2, #145	; 0x91
   27658:	ldr	r1, [pc, #72]	; 276a8 <acl_create_entry@plt+0x22424>
   2765c:	ldr	r3, [pc, #72]	; 276ac <acl_create_entry@plt+0x22428>
   27660:	add	r0, pc, r0
   27664:	add	r1, pc, r1
   27668:	add	r3, pc, r3
   2766c:	bl	33308 <acl_create_entry@plt+0x2e084>
   27670:	ldr	r0, [pc, #56]	; 276b0 <acl_create_entry@plt+0x2242c>
   27674:	mov	r2, #144	; 0x90
   27678:	ldr	r1, [pc, #52]	; 276b4 <acl_create_entry@plt+0x22430>
   2767c:	ldr	r3, [pc, #52]	; 276b8 <acl_create_entry@plt+0x22434>
   27680:	add	r0, pc, r0
   27684:	add	r1, pc, r1
   27688:	add	r3, pc, r3
   2768c:	bl	33308 <acl_create_entry@plt+0x2e084>
   27690:	andeq	r3, r4, r4, asr #12
   27694:	ldrdeq	r0, [r0], -r4
   27698:	andeq	sl, r1, ip, lsr #5
   2769c:			; <UNDEFINED> instruction: 0x000225b4
   276a0:	andeq	r2, r2, ip, ror #10
   276a4:	andeq	r1, r2, ip, asr r5
   276a8:	muleq	r2, r4, r5
   276ac:	andeq	r2, r2, ip, asr #10
   276b0:	muleq	r2, ip, r5
   276b4:	andeq	r2, r2, r4, ror r5
   276b8:	andeq	r2, r2, ip, lsr #10
   276bc:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   276c0:	mov	sl, r1
   276c4:	ldr	r4, [r0, #120]	; 0x78
   276c8:	sub	sp, sp, #8
   276cc:	ldr	r1, [r1]
   276d0:	mov	r9, r0
   276d4:	mov	r8, r3
   276d8:	ldr	r5, [sp, #40]	; 0x28
   276dc:	add	r1, r4, r1
   276e0:	add	r4, r1, r2
   276e4:	mov	r0, r4
   276e8:	bl	4ce4 <strlen@plt>
   276ec:	mov	fp, r0
   276f0:	ldr	r0, [r8, #2052]	; 0x804
   276f4:	add	r3, fp, r0
   276f8:	cmp	r3, #2048	; 0x800
   276fc:	movcs	ip, r0
   27700:	bcs	27720 <acl_create_entry@plt+0x2249c>
   27704:	add	r0, r8, r0
   27708:	mov	r1, r4
   2770c:	mov	r2, fp
   27710:	bl	4d38 <memcpy@plt>
   27714:	ldr	ip, [r8, #2052]	; 0x804
   27718:	add	ip, fp, ip
   2771c:	str	ip, [r8, #2052]	; 0x804
   27720:	ldrb	r3, [sl, #8]
   27724:	cmp	r3, #0
   27728:	beq	277b0 <acl_create_entry@plt+0x2252c>
   2772c:	mov	r4, #0
   27730:	b	2775c <acl_create_entry@plt+0x224d8>
   27734:	ldr	r3, [r8, #2052]	; 0x804
   27738:	cmp	r3, #0
   2773c:	beq	27888 <acl_create_entry@plt+0x22604>
   27740:	sub	r3, r3, #1
   27744:	str	r3, [r8, #2052]	; 0x804
   27748:	ldrb	r2, [sl, #8]
   2774c:	add	r4, r4, #1
   27750:	mov	ip, r3
   27754:	cmp	r2, r4
   27758:	bls	277b0 <acl_create_entry@plt+0x2252c>
   2775c:	ldr	r1, [r9, #120]	; 0x78
   27760:	add	r2, ip, #1
   27764:	cmp	r2, #2048	; 0x800
   27768:	ldr	r3, [r1, #32]
   2776c:	add	r3, sl, r3
   27770:	add	r0, r3, r4, lsl #4
   27774:	ldrb	r3, [r3, r4, lsl #4]
   27778:	strcc	r2, [r8, #2052]	; 0x804
   2777c:	mov	r2, #0
   27780:	strbcc	r3, [r8, ip]
   27784:	ldr	r3, [r0, #8]
   27788:	mov	r0, r9
   2778c:	ldrcc	r1, [r9, #120]	; 0x78
   27790:	str	r5, [sp]
   27794:	add	r1, r1, r3
   27798:	mov	r3, r8
   2779c:	bl	276bc <acl_create_entry@plt+0x22438>
   277a0:	cmp	r0, #0
   277a4:	bge	27734 <acl_create_entry@plt+0x224b0>
   277a8:	add	sp, sp, #8
   277ac:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   277b0:	ldr	r2, [sl, #16]
   277b4:	ldr	r3, [sl, #20]
   277b8:	orrs	r1, r2, r3
   277bc:	bne	277dc <acl_create_entry@plt+0x22558>
   277c0:	cmp	fp, ip
   277c4:	bhi	27888 <acl_create_entry@plt+0x22604>
   277c8:	rsb	ip, fp, ip
   277cc:	mov	r0, #0
   277d0:	str	ip, [r8, #2052]	; 0x804
   277d4:	add	sp, sp, #8
   277d8:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   277dc:	add	r3, ip, #1
   277e0:	mov	r1, r5
   277e4:	cmp	r3, #2048	; 0x800
   277e8:	mov	r2, #0
   277ec:	movcc	r3, #0
   277f0:	movcc	r0, r8
   277f4:	strbcc	r3, [r8, ip]
   277f8:	movcs	r0, #0
   277fc:	bl	5020 <fnmatch@plt>
   27800:	cmp	r0, #0
   27804:	bne	27880 <acl_create_entry@plt+0x225fc>
   27808:	ldr	r2, [sl, #16]
   2780c:	ldr	r3, [sl, #20]
   27810:	orrs	r1, r2, r3
   27814:	beq	27880 <acl_create_entry@plt+0x225fc>
   27818:	mov	r6, r0
   2781c:	b	27840 <acl_create_entry@plt+0x225bc>
   27820:	ldr	r4, [sl, #16]
   27824:	add	r6, r6, #1
   27828:	ldr	r5, [sl, #20]
   2782c:	mov	r3, #0
   27830:	mov	r2, r6
   27834:	cmp	r3, r5
   27838:	cmpeq	r2, r4
   2783c:	bcs	27880 <acl_create_entry@plt+0x225fc>
   27840:	ldr	r3, [r9, #120]	; 0x78
   27844:	mov	r0, r9
   27848:	ldrb	lr, [sl, #8]
   2784c:	ldr	r1, [r3, #32]
   27850:	ldr	r2, [r3, #40]	; 0x28
   27854:	add	r1, sl, r1
   27858:	mla	r2, r2, lr, r1
   2785c:	add	r2, r2, r6, lsl #4
   27860:	ldr	r1, [r2]
   27864:	ldr	r2, [r2, #8]
   27868:	add	r1, r3, r1
   2786c:	add	r2, r3, r2
   27870:	bl	275a8 <acl_create_entry@plt+0x22324>
   27874:	cmp	r0, #0
   27878:	bge	27820 <acl_create_entry@plt+0x2259c>
   2787c:	b	277a8 <acl_create_entry@plt+0x22524>
   27880:	ldr	ip, [r8, #2052]	; 0x804
   27884:	b	277c0 <acl_create_entry@plt+0x2253c>
   27888:	bl	27578 <acl_create_entry@plt+0x222f4>
   2788c:	ldr	r2, [pc, #772]	; 27b98 <acl_create_entry@plt+0x22914>
   27890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27894:	mov	fp, r0
   27898:	ldr	r0, [pc, #764]	; 27b9c <acl_create_entry@plt+0x22918>
   2789c:	add	r2, pc, r2
   278a0:	ldr	r3, [fp, #120]	; 0x78
   278a4:	sub	sp, sp, #2080	; 0x820
   278a8:	sub	sp, sp, #4
   278ac:	mov	r5, #0
   278b0:	ldr	r0, [r2, r0]
   278b4:	mov	r6, r1
   278b8:	str	r5, [sp, #2068]	; 0x814
   278bc:	str	r5, [sp, #2072]	; 0x818
   278c0:	ldr	r4, [r3, #56]	; 0x38
   278c4:	ldr	r2, [r0]
   278c8:	adds	r4, r3, r4
   278cc:	str	r0, [sp, #12]
   278d0:	addne	r8, sp, #20
   278d4:	str	r2, [sp, #2076]	; 0x81c
   278d8:	movne	r9, #42	; 0x2a
   278dc:	movne	sl, #63	; 0x3f
   278e0:	beq	27ac8 <acl_create_entry@plt+0x22844>
   278e4:	ldr	r2, [r4]
   278e8:	ldr	r3, [r4, #4]
   278ec:	orrs	r0, r2, r3
   278f0:	beq	2796c <acl_create_entry@plt+0x226e8>
   278f4:	ldr	r1, [fp, #120]	; 0x78
   278f8:	add	r1, r1, r2
   278fc:	ldrb	r3, [r1]
   27900:	cmp	r3, #0
   27904:	beq	27b10 <acl_create_entry@plt+0x2288c>
   27908:	cmp	r3, #63	; 0x3f
   2790c:	cmpne	r3, #42	; 0x2a
   27910:	movne	r2, #0
   27914:	moveq	r2, #1
   27918:	beq	27aec <acl_create_entry@plt+0x22868>
   2791c:	cmp	r3, #91	; 0x5b
   27920:	beq	27af0 <acl_create_entry@plt+0x2286c>
   27924:	ldrb	ip, [r6, r5]
   27928:	add	r0, r6, r5
   2792c:	cmp	ip, r3
   27930:	beq	27958 <acl_create_entry@plt+0x226d4>
   27934:	b	27ac8 <acl_create_entry@plt+0x22844>
   27938:	cmp	r3, #42	; 0x2a
   2793c:	cmpne	r3, #63	; 0x3f
   27940:	beq	27af0 <acl_create_entry@plt+0x2286c>
   27944:	cmp	r3, #91	; 0x5b
   27948:	beq	27af0 <acl_create_entry@plt+0x2286c>
   2794c:	ldrb	ip, [r0, #1]!
   27950:	cmp	ip, r3
   27954:	bne	27ac8 <acl_create_entry@plt+0x22844>
   27958:	ldrb	r3, [r1, #1]!
   2795c:	add	r2, r2, #1
   27960:	cmp	r3, #0
   27964:	bne	27938 <acl_create_entry@plt+0x226b4>
   27968:	add	r5, r5, r2
   2796c:	mov	r1, r4
   27970:	mov	r0, fp
   27974:	mov	r2, #42	; 0x2a
   27978:	bl	274ec <acl_create_entry@plt+0x22268>
   2797c:	subs	r1, r0, #0
   27980:	addeq	r7, r6, r5
   27984:	beq	279d8 <acl_create_entry@plt+0x22754>
   27988:	ldr	r2, [sp, #2072]	; 0x818
   2798c:	add	r7, r6, r5
   27990:	add	r3, r2, #1
   27994:	cmp	r3, #2048	; 0x800
   27998:	strcc	r3, [sp, #2072]	; 0x818
   2799c:	addcc	r0, sp, #2080	; 0x820
   279a0:	mov	r3, r8
   279a4:	addcc	r2, r0, r2
   279a8:	mov	r0, fp
   279ac:	strbcc	r9, [r2, #-2060]	; 0xfffff7f4
   279b0:	mov	r2, #0
   279b4:	str	r7, [sp]
   279b8:	bl	276bc <acl_create_entry@plt+0x22438>
   279bc:	cmp	r0, #0
   279c0:	blt	27acc <acl_create_entry@plt+0x22848>
   279c4:	ldr	r3, [sp, #2072]	; 0x818
   279c8:	cmp	r3, #0
   279cc:	beq	27b94 <acl_create_entry@plt+0x22910>
   279d0:	sub	r3, r3, #1
   279d4:	str	r3, [sp, #2072]	; 0x818
   279d8:	mov	r1, r4
   279dc:	mov	r0, fp
   279e0:	mov	r2, #63	; 0x3f
   279e4:	bl	274ec <acl_create_entry@plt+0x22268>
   279e8:	subs	r1, r0, #0
   279ec:	beq	27a3c <acl_create_entry@plt+0x227b8>
   279f0:	ldr	r2, [sp, #2072]	; 0x818
   279f4:	add	r3, r2, #1
   279f8:	cmp	r3, #2048	; 0x800
   279fc:	strcc	r3, [sp, #2072]	; 0x818
   27a00:	addcc	r0, sp, #2080	; 0x820
   27a04:	mov	r3, r8
   27a08:	addcc	r2, r0, r2
   27a0c:	mov	r0, fp
   27a10:	strbcc	sl, [r2, #-2060]	; 0xfffff7f4
   27a14:	mov	r2, #0
   27a18:	str	r7, [sp]
   27a1c:	bl	276bc <acl_create_entry@plt+0x22438>
   27a20:	cmp	r0, #0
   27a24:	blt	27acc <acl_create_entry@plt+0x22848>
   27a28:	ldr	r3, [sp, #2072]	; 0x818
   27a2c:	cmp	r3, #0
   27a30:	beq	27b94 <acl_create_entry@plt+0x22910>
   27a34:	sub	r3, r3, #1
   27a38:	str	r3, [sp, #2072]	; 0x818
   27a3c:	mov	r1, r4
   27a40:	mov	r0, fp
   27a44:	mov	r2, #91	; 0x5b
   27a48:	bl	274ec <acl_create_entry@plt+0x22268>
   27a4c:	subs	r1, r0, #0
   27a50:	beq	27aa4 <acl_create_entry@plt+0x22820>
   27a54:	ldr	r2, [sp, #2072]	; 0x818
   27a58:	add	r3, r2, #1
   27a5c:	cmp	r3, #2048	; 0x800
   27a60:	strcc	r3, [sp, #2072]	; 0x818
   27a64:	addcc	r0, sp, #2080	; 0x820
   27a68:	addcc	r2, r0, r2
   27a6c:	movcc	r3, #91	; 0x5b
   27a70:	mov	r0, fp
   27a74:	strbcc	r3, [r2, #-2060]	; 0xfffff7f4
   27a78:	mov	r2, #0
   27a7c:	str	r7, [sp]
   27a80:	mov	r3, r8
   27a84:	bl	276bc <acl_create_entry@plt+0x22438>
   27a88:	cmp	r0, #0
   27a8c:	blt	27acc <acl_create_entry@plt+0x22848>
   27a90:	ldr	r3, [sp, #2072]	; 0x818
   27a94:	cmp	r3, #0
   27a98:	beq	27b94 <acl_create_entry@plt+0x22910>
   27a9c:	sub	r3, r3, #1
   27aa0:	str	r3, [sp, #2072]	; 0x818
   27aa4:	ldrb	r2, [r7]
   27aa8:	cmp	r2, #0
   27aac:	beq	27b18 <acl_create_entry@plt+0x22894>
   27ab0:	mov	r1, r4
   27ab4:	mov	r0, fp
   27ab8:	bl	274ec <acl_create_entry@plt+0x22268>
   27abc:	add	r5, r5, #1
   27ac0:	subs	r4, r0, #0
   27ac4:	bne	278e4 <acl_create_entry@plt+0x22660>
   27ac8:	mov	r0, #0
   27acc:	ldr	r1, [sp, #12]
   27ad0:	ldr	r2, [sp, #2076]	; 0x81c
   27ad4:	ldr	r3, [r1]
   27ad8:	cmp	r2, r3
   27adc:	bne	27b90 <acl_create_entry@plt+0x2290c>
   27ae0:	add	sp, sp, #2080	; 0x820
   27ae4:	add	sp, sp, #4
   27ae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27aec:	mov	r2, #0
   27af0:	add	r5, r5, r2
   27af4:	mov	r0, fp
   27af8:	add	r6, r6, r5
   27afc:	mov	r1, r4
   27b00:	str	r6, [sp]
   27b04:	add	r3, sp, #20
   27b08:	bl	276bc <acl_create_entry@plt+0x22438>
   27b0c:	b	27acc <acl_create_entry@plt+0x22848>
   27b10:	mov	r2, r3
   27b14:	b	27968 <acl_create_entry@plt+0x226e4>
   27b18:	ldr	r0, [r4, #16]
   27b1c:	ldr	r1, [r4, #20]
   27b20:	orrs	r3, r0, r1
   27b24:	beq	27ac8 <acl_create_entry@plt+0x22844>
   27b28:	mov	r5, r2
   27b2c:	b	27b50 <acl_create_entry@plt+0x228cc>
   27b30:	ldr	r2, [r4, #16]
   27b34:	add	r5, r5, #1
   27b38:	ldr	r3, [r4, #20]
   27b3c:	mov	r7, #0
   27b40:	mov	r6, r5
   27b44:	cmp	r7, r3
   27b48:	cmpeq	r6, r2
   27b4c:	bcs	27ac8 <acl_create_entry@plt+0x22844>
   27b50:	ldr	r3, [fp, #120]	; 0x78
   27b54:	mov	r0, fp
   27b58:	ldrb	r2, [r4, #8]
   27b5c:	ldr	r1, [r3, #32]
   27b60:	ldr	ip, [r3, #40]	; 0x28
   27b64:	add	r1, r4, r1
   27b68:	mla	r2, ip, r2, r1
   27b6c:	add	r2, r2, r5, lsl #4
   27b70:	ldr	r1, [r2]
   27b74:	ldr	r2, [r2, #8]
   27b78:	add	r1, r3, r1
   27b7c:	add	r2, r3, r2
   27b80:	bl	275a8 <acl_create_entry@plt+0x22324>
   27b84:	cmp	r0, #0
   27b88:	bge	27b30 <acl_create_entry@plt+0x228ac>
   27b8c:	b	27acc <acl_create_entry@plt+0x22848>
   27b90:	bl	4f6c <__stack_chk_fail@plt>
   27b94:	bl	27578 <acl_create_entry@plt+0x222f4>
   27b98:	andeq	r3, r4, r4, ror #6
   27b9c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   27ba0:	push	{r3, r4, r5, r6, r7, lr}
   27ba4:	subs	r4, r0, #0
   27ba8:	mov	r5, r1
   27bac:	beq	27c74 <acl_create_entry@plt+0x229f0>
   27bb0:	cmp	r1, #0
   27bb4:	beq	27c3c <acl_create_entry@plt+0x229b8>
   27bb8:	mov	r0, r1
   27bbc:	ldr	r1, [r4, #124]	; 0x7c
   27bc0:	bl	38668 <acl_create_entry@plt+0x333e4>
   27bc4:	cmp	r0, #0
   27bc8:	bne	27c28 <acl_create_entry@plt+0x229a4>
   27bcc:	mov	r0, r5
   27bd0:	bl	51c4 <__strdup@plt>
   27bd4:	subs	r6, r0, #0
   27bd8:	beq	27c34 <acl_create_entry@plt+0x229b0>
   27bdc:	ldr	r0, [r4, #128]	; 0x80
   27be0:	bl	328ac <acl_create_entry@plt+0x2d628>
   27be4:	mov	r3, #1
   27be8:	mov	r1, r5
   27bec:	mov	r0, r4
   27bf0:	strb	r3, [r4, #140]	; 0x8c
   27bf4:	bl	2788c <acl_create_entry@plt+0x22608>
   27bf8:	cmp	r0, #0
   27bfc:	movlt	r4, r0
   27c00:	blt	27c18 <acl_create_entry@plt+0x22994>
   27c04:	ldr	r0, [r4, #124]	; 0x7c
   27c08:	bl	4b7c <free@plt>
   27c0c:	str	r6, [r4, #124]	; 0x7c
   27c10:	mov	r6, #0
   27c14:	mov	r4, r6
   27c18:	mov	r0, r6
   27c1c:	bl	4b7c <free@plt>
   27c20:	mov	r0, r4
   27c24:	pop	{r3, r4, r5, r6, r7, pc}
   27c28:	mov	r6, #0
   27c2c:	mov	r4, r6
   27c30:	b	27c18 <acl_create_entry@plt+0x22994>
   27c34:	mvn	r4, #11
   27c38:	b	27c18 <acl_create_entry@plt+0x22994>
   27c3c:	ldr	r0, [pc, #96]	; 27ca4 <acl_create_entry@plt+0x22a20>
   27c40:	movw	r2, #390	; 0x186
   27c44:	ldr	r1, [pc, #92]	; 27ca8 <acl_create_entry@plt+0x22a24>
   27c48:	ldr	r3, [pc, #92]	; 27cac <acl_create_entry@plt+0x22a28>
   27c4c:	add	r0, pc, r0
   27c50:	add	r1, pc, r1
   27c54:	add	r3, pc, r3
   27c58:	bl	33308 <acl_create_entry@plt+0x2e084>
   27c5c:	mov	r7, r0
   27c60:	mov	r6, #0
   27c64:	mov	r0, r6
   27c68:	bl	4b7c <free@plt>
   27c6c:	mov	r0, r7
   27c70:	bl	51d0 <_Unwind_Resume@plt>
   27c74:	ldr	r0, [pc, #52]	; 27cb0 <acl_create_entry@plt+0x22a2c>
   27c78:	movw	r2, #389	; 0x185
   27c7c:	ldr	r1, [pc, #48]	; 27cb4 <acl_create_entry@plt+0x22a30>
   27c80:	ldr	r3, [pc, #48]	; 27cb8 <acl_create_entry@plt+0x22a34>
   27c84:	add	r0, pc, r0
   27c88:	add	r1, pc, r1
   27c8c:	add	r3, pc, r3
   27c90:	bl	33308 <acl_create_entry@plt+0x2e084>
   27c94:	b	27c5c <acl_create_entry@plt+0x229d8>
   27c98:	b	27c5c <acl_create_entry@plt+0x229d8>
   27c9c:	mov	r7, r0
   27ca0:	b	27c64 <acl_create_entry@plt+0x229e0>
   27ca4:	andeq	r8, r1, r8, lsr #29
   27ca8:	andeq	r1, r2, r8, lsr #31
   27cac:	andeq	r1, r2, r4, ror #29
   27cb0:	andeq	r9, r1, r8, ror #24
   27cb4:	andeq	r1, r2, r0, ror pc
   27cb8:	andeq	r1, r2, ip, lsr #29
   27cbc:	push	{r4, lr}
   27cc0:	subs	r4, r0, #0
   27cc4:	beq	27d28 <acl_create_entry@plt+0x22aa4>
   27cc8:	dmb	sy
   27ccc:	ldrex	r3, [r4]
   27cd0:	sub	r3, r3, #1
   27cd4:	strex	r2, r3, [r4]
   27cd8:	cmp	r2, #0
   27cdc:	bne	27ccc <acl_create_entry@plt+0x22a48>
   27ce0:	cmp	r3, #0
   27ce4:	dmb	sy
   27ce8:	bne	27d28 <acl_create_entry@plt+0x22aa4>
   27cec:	ldr	r0, [r4, #120]	; 0x78
   27cf0:	cmp	r0, #0
   27cf4:	beq	27d00 <acl_create_entry@plt+0x22a7c>
   27cf8:	ldr	r1, [r4, #64]	; 0x40
   27cfc:	bl	50d4 <munmap@plt>
   27d00:	ldr	r0, [r4, #8]
   27d04:	cmp	r0, #0
   27d08:	beq	27d10 <acl_create_entry@plt+0x22a8c>
   27d0c:	bl	499c <fclose@plt>
   27d10:	ldr	r0, [r4, #124]	; 0x7c
   27d14:	bl	4b7c <free@plt>
   27d18:	ldr	r0, [r4, #128]	; 0x80
   27d1c:	bl	3290c <acl_create_entry@plt+0x2d688>
   27d20:	mov	r0, r4
   27d24:	bl	4b7c <free@plt>
   27d28:	mov	r0, #0
   27d2c:	pop	{r4, pc}
   27d30:	ldr	r1, [pc, #1308]	; 28254 <acl_create_entry@plt+0x22fd0>
   27d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27d38:	mov	r9, r0
   27d3c:	ldr	r0, [pc, #1300]	; 28258 <acl_create_entry@plt+0x22fd4>
   27d40:	add	r1, pc, r1
   27d44:	ldr	r2, [pc, #1296]	; 2825c <acl_create_entry@plt+0x22fd8>
   27d48:	sub	sp, sp, #36	; 0x24
   27d4c:	add	sl, sp, #20
   27d50:	cmp	r9, #0
   27d54:	ldr	r8, [r1, r0]
   27d58:	add	r2, pc, r2
   27d5c:	mov	r3, sl
   27d60:	ldr	r0, [r2]
   27d64:	ldr	r1, [r2, #4]
   27d68:	ldr	r2, [r8]
   27d6c:	stmia	r3!, {r0, r1}
   27d70:	str	r2, [sp, #28]
   27d74:	beq	28088 <acl_create_entry@plt+0x22e04>
   27d78:	mov	r0, #1
   27d7c:	mov	r1, #144	; 0x90
   27d80:	bl	4a38 <calloc@plt>
   27d84:	subs	r6, r0, #0
   27d88:	beq	27fe0 <acl_create_entry@plt+0x22d5c>
   27d8c:	ldr	r7, [pc, #1228]	; 28260 <acl_create_entry@plt+0x22fdc>
   27d90:	mov	r3, #1
   27d94:	ldr	fp, [pc, #1224]	; 28264 <acl_create_entry@plt+0x22fe0>
   27d98:	add	r7, pc, r7
   27d9c:	str	r3, [r6]
   27da0:	add	fp, pc, fp
   27da4:	ldrb	r3, [r7]
   27da8:	cmp	r3, #0
   27dac:	beq	27e64 <acl_create_entry@plt+0x22be0>
   27db0:	mov	r0, r7
   27db4:	mov	r1, fp
   27db8:	bl	4d44 <fopen64@plt>
   27dbc:	cmp	r0, #0
   27dc0:	mov	r5, r0
   27dc4:	str	r0, [r6, #8]
   27dc8:	bne	27e70 <acl_create_entry@plt+0x22bec>
   27dcc:	bl	5248 <__errno_location@plt>
   27dd0:	ldr	r4, [r0]
   27dd4:	cmp	r4, #2
   27dd8:	beq	27e50 <acl_create_entry@plt+0x22bcc>
   27ddc:	bl	342fc <acl_create_entry@plt+0x2f078>
   27de0:	cmp	r0, #6
   27de4:	bgt	27e14 <acl_create_entry@plt+0x22b90>
   27de8:	cmp	r4, #0
   27dec:	rsbgt	r4, r4, #0
   27df0:	mov	r0, r6
   27df4:	bl	27cbc <acl_create_entry@plt+0x22a38>
   27df8:	ldr	r2, [sp, #28]
   27dfc:	mov	r0, r4
   27e00:	ldr	r3, [r8]
   27e04:	cmp	r2, r3
   27e08:	bne	28084 <acl_create_entry@plt+0x22e00>
   27e0c:	add	sp, sp, #36	; 0x24
   27e10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27e14:	ldr	r2, [pc, #1100]	; 28268 <acl_create_entry@plt+0x22fe4>
   27e18:	mov	r1, r4
   27e1c:	ldr	ip, [pc, #1096]	; 2826c <acl_create_entry@plt+0x22fe8>
   27e20:	mov	r0, #7
   27e24:	add	r2, pc, r2
   27e28:	str	r2, [sp, #4]
   27e2c:	ldr	r2, [pc, #1084]	; 28270 <acl_create_entry@plt+0x22fec>
   27e30:	add	ip, pc, ip
   27e34:	str	r7, [sp, #8]
   27e38:	movw	r3, #303	; 0x12f
   27e3c:	str	ip, [sp]
   27e40:	add	r2, pc, r2
   27e44:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   27e48:	mov	r4, r0
   27e4c:	b	27df0 <acl_create_entry@plt+0x22b6c>
   27e50:	mov	r0, r7
   27e54:	mov	r1, r5
   27e58:	bl	4930 <__rawmemchr@plt>
   27e5c:	adds	r7, r0, #1
   27e60:	bne	27da4 <acl_create_entry@plt+0x22b20>
   27e64:	ldr	r5, [r6, #8]
   27e68:	cmp	r5, #0
   27e6c:	beq	27ee8 <acl_create_entry@plt+0x22c64>
   27e70:	mov	r0, r5
   27e74:	bl	4810 <fileno@plt>
   27e78:	add	r2, r6, #16
   27e7c:	mov	r1, r0
   27e80:	mov	r0, #3
   27e84:	bl	4b04 <__fxstat64@plt>
   27e88:	cmp	r0, #0
   27e8c:	blt	27e9c <acl_create_entry@plt+0x22c18>
   27e90:	ldr	r4, [r6, #64]	; 0x40
   27e94:	cmp	r4, #79	; 0x4f
   27e98:	bhi	27f2c <acl_create_entry@plt+0x22ca8>
   27e9c:	bl	5248 <__errno_location@plt>
   27ea0:	ldr	r4, [r0]
   27ea4:	bl	342fc <acl_create_entry@plt+0x2f078>
   27ea8:	cmp	r0, #6
   27eac:	ble	27de8 <acl_create_entry@plt+0x22b64>
   27eb0:	ldr	r2, [pc, #956]	; 28274 <acl_create_entry@plt+0x22ff0>
   27eb4:	mov	r1, r4
   27eb8:	ldr	ip, [pc, #952]	; 28278 <acl_create_entry@plt+0x22ff4>
   27ebc:	mov	r0, #7
   27ec0:	add	r2, pc, r2
   27ec4:	str	r2, [sp, #4]
   27ec8:	ldr	r2, [pc, #940]	; 2827c <acl_create_entry@plt+0x22ff8>
   27ecc:	add	ip, pc, ip
   27ed0:	str	r7, [sp, #8]
   27ed4:	movw	r3, #313	; 0x139
   27ed8:	str	ip, [sp]
   27edc:	add	r2, pc, r2
   27ee0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   27ee4:	b	27e48 <acl_create_entry@plt+0x22bc4>
   27ee8:	bl	342fc <acl_create_entry@plt+0x2f078>
   27eec:	cmp	r0, #6
   27ef0:	ble	27f24 <acl_create_entry@plt+0x22ca0>
   27ef4:	ldr	lr, [pc, #900]	; 28280 <acl_create_entry@plt+0x22ffc>
   27ef8:	mov	r0, #7
   27efc:	ldr	ip, [pc, #896]	; 28284 <acl_create_entry@plt+0x23000>
   27f00:	mov	r1, #0
   27f04:	ldr	r2, [pc, #892]	; 28288 <acl_create_entry@plt+0x23004>
   27f08:	add	lr, pc, lr
   27f0c:	add	ip, pc, ip
   27f10:	movw	r3, #307	; 0x133
   27f14:	add	r2, pc, r2
   27f18:	str	lr, [sp]
   27f1c:	str	ip, [sp, #4]
   27f20:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   27f24:	mvn	r4, #1
   27f28:	b	27df0 <acl_create_entry@plt+0x22b6c>
   27f2c:	ldr	r0, [r6, #8]
   27f30:	mov	r5, #0
   27f34:	bl	4810 <fileno@plt>
   27f38:	mov	r2, #1
   27f3c:	mov	r1, r4
   27f40:	mov	r3, r2
   27f44:	mov	r4, #0
   27f48:	strd	r4, [sp, #8]
   27f4c:	str	r0, [sp]
   27f50:	mov	r0, #0
   27f54:	bl	4f3c <mmap64@plt>
   27f58:	cmn	r0, #1
   27f5c:	mov	r5, r0
   27f60:	str	r0, [r6, #120]	; 0x78
   27f64:	beq	27fe8 <acl_create_entry@plt+0x22d64>
   27f68:	mov	r1, sl
   27f6c:	mov	r2, #8
   27f70:	bl	48b8 <memcmp@plt>
   27f74:	subs	r4, r0, #0
   27f78:	bne	27f98 <acl_create_entry@plt+0x22d14>
   27f7c:	ldr	r2, [r5, #16]
   27f80:	mov	r1, #0
   27f84:	ldr	r0, [r6, #64]	; 0x40
   27f88:	ldr	r3, [r5, #20]
   27f8c:	cmp	r1, r3
   27f90:	cmpeq	r0, r2
   27f94:	beq	28034 <acl_create_entry@plt+0x22db0>
   27f98:	bl	342fc <acl_create_entry@plt+0x2f078>
   27f9c:	cmp	r0, #6
   27fa0:	ble	27fd8 <acl_create_entry@plt+0x22d54>
   27fa4:	ldr	r2, [pc, #736]	; 2828c <acl_create_entry@plt+0x23008>
   27fa8:	mov	r0, #7
   27fac:	ldr	ip, [pc, #732]	; 28290 <acl_create_entry@plt+0x2300c>
   27fb0:	mov	r1, #0
   27fb4:	add	r2, pc, r2
   27fb8:	str	r2, [sp, #4]
   27fbc:	ldr	r2, [pc, #720]	; 28294 <acl_create_entry@plt+0x23010>
   27fc0:	add	ip, pc, ip
   27fc4:	str	r7, [sp, #8]
   27fc8:	movw	r3, #321	; 0x141
   27fcc:	str	ip, [sp]
   27fd0:	add	r2, pc, r2
   27fd4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   27fd8:	mvn	r4, #21
   27fdc:	b	27df0 <acl_create_entry@plt+0x22b6c>
   27fe0:	mvn	r4, #11
   27fe4:	b	27df8 <acl_create_entry@plt+0x22b74>
   27fe8:	bl	5248 <__errno_location@plt>
   27fec:	ldr	r4, [r0]
   27ff0:	bl	342fc <acl_create_entry@plt+0x2f078>
   27ff4:	cmp	r0, #6
   27ff8:	ble	27de8 <acl_create_entry@plt+0x22b64>
   27ffc:	ldr	r2, [pc, #660]	; 28298 <acl_create_entry@plt+0x23014>
   28000:	mov	r1, r4
   28004:	ldr	ip, [pc, #656]	; 2829c <acl_create_entry@plt+0x23018>
   28008:	mov	r0, #7
   2800c:	add	r2, pc, r2
   28010:	str	r2, [sp, #4]
   28014:	ldr	r2, [pc, #644]	; 282a0 <acl_create_entry@plt+0x2301c>
   28018:	add	ip, pc, ip
   2801c:	str	r7, [sp, #8]
   28020:	movw	r3, #317	; 0x13d
   28024:	str	ip, [sp]
   28028:	add	r2, pc, r2
   2802c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   28030:	b	27e48 <acl_create_entry@plt+0x22bc4>
   28034:	bl	342fc <acl_create_entry@plt+0x2f078>
   28038:	cmp	r0, #6
   2803c:	bgt	2820c <acl_create_entry@plt+0x22f88>
   28040:	bl	342fc <acl_create_entry@plt+0x2f078>
   28044:	cmp	r0, #6
   28048:	bgt	281c4 <acl_create_entry@plt+0x22f40>
   2804c:	bl	342fc <acl_create_entry@plt+0x2f078>
   28050:	cmp	r0, #6
   28054:	bgt	28188 <acl_create_entry@plt+0x22f04>
   28058:	bl	342fc <acl_create_entry@plt+0x2f078>
   2805c:	cmp	r0, #6
   28060:	bgt	28140 <acl_create_entry@plt+0x22ebc>
   28064:	bl	342fc <acl_create_entry@plt+0x2f078>
   28068:	cmp	r0, #6
   2806c:	bgt	280f8 <acl_create_entry@plt+0x22e74>
   28070:	bl	342fc <acl_create_entry@plt+0x2f078>
   28074:	cmp	r0, #6
   28078:	bgt	280b0 <acl_create_entry@plt+0x22e2c>
   2807c:	str	r6, [r9]
   28080:	b	27df8 <acl_create_entry@plt+0x22b74>
   28084:	bl	4f6c <__stack_chk_fail@plt>
   28088:	ldr	r0, [pc, #532]	; 282a4 <acl_create_entry@plt+0x23020>
   2808c:	movw	r2, #287	; 0x11f
   28090:	ldr	r1, [pc, #528]	; 282a8 <acl_create_entry@plt+0x23024>
   28094:	mvn	r4, #21
   28098:	ldr	r3, [pc, #524]	; 282ac <acl_create_entry@plt+0x23028>
   2809c:	add	r0, pc, r0
   280a0:	add	r1, pc, r1
   280a4:	add	r3, pc, r3
   280a8:	bl	33620 <acl_create_entry@plt+0x2e39c>
   280ac:	b	27df8 <acl_create_entry@plt+0x22b74>
   280b0:	ldr	lr, [pc, #504]	; 282b0 <acl_create_entry@plt+0x2302c>
   280b4:	mov	r0, #7
   280b8:	ldr	ip, [pc, #500]	; 282b4 <acl_create_entry@plt+0x23030>
   280bc:	mov	r1, #0
   280c0:	add	lr, pc, lr
   280c4:	str	lr, [sp]
   280c8:	add	ip, pc, ip
   280cc:	str	ip, [sp, #4]
   280d0:	ldr	ip, [r6, #120]	; 0x78
   280d4:	movw	r3, #330	; 0x14a
   280d8:	ldr	r2, [pc, #472]	; 282b8 <acl_create_entry@plt+0x23034>
   280dc:	ldr	lr, [ip, #64]	; 0x40
   280e0:	add	r2, pc, r2
   280e4:	ldr	ip, [ip, #68]	; 0x44
   280e8:	str	lr, [sp, #8]
   280ec:	str	ip, [sp, #12]
   280f0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   280f4:	b	2807c <acl_create_entry@plt+0x22df8>
   280f8:	ldr	lr, [pc, #444]	; 282bc <acl_create_entry@plt+0x23038>
   280fc:	mov	r0, #7
   28100:	ldr	ip, [pc, #440]	; 282c0 <acl_create_entry@plt+0x2303c>
   28104:	mov	r1, #0
   28108:	add	lr, pc, lr
   2810c:	str	lr, [sp]
   28110:	add	ip, pc, ip
   28114:	str	ip, [sp, #4]
   28118:	ldr	ip, [r6, #120]	; 0x78
   2811c:	movw	r3, #329	; 0x149
   28120:	ldr	r2, [pc, #412]	; 282c4 <acl_create_entry@plt+0x23040>
   28124:	ldr	lr, [ip, #72]	; 0x48
   28128:	add	r2, pc, r2
   2812c:	ldr	ip, [ip, #76]	; 0x4c
   28130:	str	lr, [sp, #8]
   28134:	str	ip, [sp, #12]
   28138:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2813c:	b	28070 <acl_create_entry@plt+0x22dec>
   28140:	ldr	lr, [pc, #384]	; 282c8 <acl_create_entry@plt+0x23044>
   28144:	mov	r0, #7
   28148:	ldr	ip, [pc, #380]	; 282cc <acl_create_entry@plt+0x23048>
   2814c:	mov	r1, #0
   28150:	add	lr, pc, lr
   28154:	str	lr, [sp]
   28158:	add	ip, pc, ip
   2815c:	str	ip, [sp, #4]
   28160:	ldr	ip, [r6, #120]	; 0x78
   28164:	mov	r3, #328	; 0x148
   28168:	ldr	r2, [pc, #352]	; 282d0 <acl_create_entry@plt+0x2304c>
   2816c:	ldr	lr, [ip, #24]
   28170:	add	r2, pc, r2
   28174:	ldr	ip, [ip, #28]
   28178:	str	lr, [sp, #8]
   2817c:	str	ip, [sp, #12]
   28180:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   28184:	b	28064 <acl_create_entry@plt+0x22de0>
   28188:	ldr	lr, [pc, #324]	; 282d4 <acl_create_entry@plt+0x23050>
   2818c:	mov	r0, #7
   28190:	ldr	ip, [pc, #320]	; 282d8 <acl_create_entry@plt+0x23054>
   28194:	mov	r1, #0
   28198:	add	lr, pc, lr
   2819c:	str	lr, [sp]
   281a0:	add	ip, pc, ip
   281a4:	str	ip, [sp, #4]
   281a8:	ldrd	sl, [r6, #64]	; 0x40
   281ac:	movw	r3, #327	; 0x147
   281b0:	ldr	r2, [pc, #292]	; 282dc <acl_create_entry@plt+0x23058>
   281b4:	strd	sl, [sp, #8]
   281b8:	add	r2, pc, r2
   281bc:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   281c0:	b	28058 <acl_create_entry@plt+0x22dd4>
   281c4:	ldr	lr, [pc, #276]	; 282e0 <acl_create_entry@plt+0x2305c>
   281c8:	mov	r0, #7
   281cc:	ldr	ip, [pc, #272]	; 282e4 <acl_create_entry@plt+0x23060>
   281d0:	mov	r1, #0
   281d4:	add	lr, pc, lr
   281d8:	str	lr, [sp]
   281dc:	add	ip, pc, ip
   281e0:	str	ip, [sp, #4]
   281e4:	ldr	ip, [r6, #120]	; 0x78
   281e8:	movw	r3, #326	; 0x146
   281ec:	ldr	r2, [pc, #244]	; 282e8 <acl_create_entry@plt+0x23064>
   281f0:	ldr	lr, [ip, #8]
   281f4:	add	r2, pc, r2
   281f8:	ldr	ip, [ip, #12]
   281fc:	str	lr, [sp, #8]
   28200:	str	ip, [sp, #12]
   28204:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   28208:	b	2804c <acl_create_entry@plt+0x22dc8>
   2820c:	ldr	lr, [pc, #216]	; 282ec <acl_create_entry@plt+0x23068>
   28210:	mov	r0, #7
   28214:	ldr	ip, [pc, #212]	; 282f0 <acl_create_entry@plt+0x2306c>
   28218:	mov	r1, #0
   2821c:	ldr	r2, [pc, #208]	; 282f4 <acl_create_entry@plt+0x23070>
   28220:	add	lr, pc, lr
   28224:	add	ip, pc, ip
   28228:	movw	r3, #325	; 0x145
   2822c:	add	r2, pc, r2
   28230:	str	lr, [sp]
   28234:	str	ip, [sp, #4]
   28238:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2823c:	b	28040 <acl_create_entry@plt+0x22dbc>
   28240:	mov	r4, r0
   28244:	mov	r0, r6
   28248:	bl	27cbc <acl_create_entry@plt+0x22a38>
   2824c:	mov	r0, r4
   28250:	bl	51d0 <_Unwind_Resume@plt>
   28254:	andeq	r2, r4, r0, asr #29
   28258:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2825c:	ldrdeq	r1, [r2], -r8
   28260:			; <UNDEFINED> instruction: 0x00021db4
   28264:	andeq	r4, r2, r4, lsl #16
   28268:	andeq	r1, r2, ip, lsl lr
   2826c:	andeq	r1, r2, r0, ror #30
   28270:			; <UNDEFINED> instruction: 0x00021db8
   28274:	andeq	r1, r2, r0, lsl #27
   28278:	andeq	r1, r2, r4, asr #29
   2827c:	andeq	r1, r2, ip, lsl sp
   28280:	andeq	r1, r2, r8, lsl #29
   28284:	andeq	r1, r2, ip, asr #26
   28288:	andeq	r1, r2, r4, ror #25
   2828c:	strdeq	r1, [r2], -r8
   28290:	ldrdeq	r1, [r2], -r0
   28294:	andeq	r1, r2, r8, lsr #24
   28298:	andeq	r1, r2, r8, lsl #25
   2829c:	andeq	r1, r2, r8, ror sp
   282a0:	ldrdeq	r1, [r2], -r0
   282a4:	andeq	r0, r2, r4, lsl #8
   282a8:	andeq	r1, r2, r8, asr fp
   282ac:	strdeq	r1, [r2], -r8
   282b0:	ldrdeq	r1, [r2], -r0
   282b4:	andeq	r1, r2, r4, lsl #25
   282b8:	andeq	r1, r2, r8, lsl fp
   282bc:	andeq	r1, r2, r8, lsl #25
   282c0:	andeq	r1, r2, ip, lsl ip
   282c4:	ldrdeq	r1, [r2], -r0
   282c8:	andeq	r1, r2, r0, asr #24
   282cc:			; <UNDEFINED> instruction: 0x00021bb4
   282d0:	andeq	r1, r2, r8, lsl #21
   282d4:	strdeq	r1, [r2], -r8
   282d8:	andeq	r1, r2, ip, asr #22
   282dc:	andeq	r1, r2, r0, asr #20
   282e0:			; <UNDEFINED> instruction: 0x00021bbc
   282e4:	strdeq	r1, [r2], -r4
   282e8:	andeq	r1, r2, r4, lsl #20
   282ec:	andeq	r1, r2, r0, ror fp
   282f0:	andeq	r9, r1, ip, lsl #11
   282f4:	andeq	r1, r2, ip, asr #19
   282f8:	ldr	r3, [pc, #192]	; 283c0 <acl_create_entry@plt+0x2313c>
   282fc:	ldr	r2, [pc, #192]	; 283c4 <acl_create_entry@plt+0x23140>
   28300:	add	r3, pc, r3
   28304:	push	{r4, r5, r6, r7, lr}
   28308:	subs	r7, r0, #0
   2830c:	ldr	r6, [r3, r2]
   28310:	sub	sp, sp, #116	; 0x74
   28314:	ldr	r3, [r6]
   28318:	str	r3, [sp, #108]	; 0x6c
   2831c:	beq	283b4 <acl_create_entry@plt+0x23130>
   28320:	ldr	r0, [r7, #8]
   28324:	cmp	r0, #0
   28328:	beq	28370 <acl_create_entry@plt+0x230ec>
   2832c:	ldr	r4, [pc, #148]	; 283c8 <acl_create_entry@plt+0x23144>
   28330:	add	r4, pc, r4
   28334:	ldrb	r3, [r4]
   28338:	cmp	r3, #0
   2833c:	beq	2836c <acl_create_entry@plt+0x230e8>
   28340:	mov	r0, #3
   28344:	mov	r1, r4
   28348:	mov	r2, sp
   2834c:	bl	4ed0 <__xstat64@plt>
   28350:	cmp	r0, #0
   28354:	bge	28388 <acl_create_entry@plt+0x23104>
   28358:	mov	r0, r4
   2835c:	mov	r1, #0
   28360:	bl	4930 <__rawmemchr@plt>
   28364:	adds	r4, r0, #1
   28368:	bne	28334 <acl_create_entry@plt+0x230b0>
   2836c:	mov	r0, #1
   28370:	ldr	r2, [sp, #108]	; 0x6c
   28374:	ldr	r3, [r6]
   28378:	cmp	r2, r3
   2837c:	bne	283bc <acl_create_entry@plt+0x23138>
   28380:	add	sp, sp, #116	; 0x74
   28384:	pop	{r4, r5, r6, r7, pc}
   28388:	add	r0, r7, #96	; 0x60
   2838c:	bl	37608 <acl_create_entry@plt+0x32384>
   28390:	mov	r4, r0
   28394:	add	r0, sp, #80	; 0x50
   28398:	mov	r5, r1
   2839c:	bl	37608 <acl_create_entry@plt+0x32384>
   283a0:	cmp	r5, r1
   283a4:	cmpeq	r4, r0
   283a8:	moveq	r0, #0
   283ac:	movne	r0, #1
   283b0:	b	28370 <acl_create_entry@plt+0x230ec>
   283b4:	mov	r0, r7
   283b8:	b	28370 <acl_create_entry@plt+0x230ec>
   283bc:	bl	4f6c <__stack_chk_fail@plt>
   283c0:	andeq	r2, r4, r0, lsl #18
   283c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   283c8:	andeq	r1, r2, ip, lsl r8
   283cc:	push	{r4, lr}
   283d0:	subs	r4, r0, #0
   283d4:	beq	28414 <acl_create_entry@plt+0x23190>
   283d8:	ldr	r2, [r4, #8]
   283dc:	cmp	r2, #0
   283e0:	beq	28464 <acl_create_entry@plt+0x231e0>
   283e4:	cmp	r1, #0
   283e8:	beq	2843c <acl_create_entry@plt+0x231b8>
   283ec:	bl	27ba0 <acl_create_entry@plt+0x2291c>
   283f0:	cmp	r0, #0
   283f4:	poplt	{r4, pc}
   283f8:	mov	r3, #0
   283fc:	mvn	r2, #1
   28400:	strb	r3, [r4, #140]	; 0x8c
   28404:	mov	r0, r3
   28408:	str	r3, [r4, #136]	; 0x88
   2840c:	str	r2, [r4, #132]	; 0x84
   28410:	pop	{r4, pc}
   28414:	ldr	r0, [pc, #112]	; 2848c <acl_create_entry@plt+0x23208>
   28418:	movw	r2, #439	; 0x1b7
   2841c:	ldr	r1, [pc, #108]	; 28490 <acl_create_entry@plt+0x2320c>
   28420:	ldr	r3, [pc, #108]	; 28494 <acl_create_entry@plt+0x23210>
   28424:	add	r0, pc, r0
   28428:	add	r1, pc, r1
   2842c:	add	r3, pc, r3
   28430:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28434:	mvn	r0, #21
   28438:	pop	{r4, pc}
   2843c:	ldr	r0, [pc, #84]	; 28498 <acl_create_entry@plt+0x23214>
   28440:	movw	r2, #441	; 0x1b9
   28444:	ldr	r1, [pc, #80]	; 2849c <acl_create_entry@plt+0x23218>
   28448:	ldr	r3, [pc, #80]	; 284a0 <acl_create_entry@plt+0x2321c>
   2844c:	add	r0, pc, r0
   28450:	add	r1, pc, r1
   28454:	add	r3, pc, r3
   28458:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2845c:	mvn	r0, #21
   28460:	pop	{r4, pc}
   28464:	ldr	r0, [pc, #56]	; 284a4 <acl_create_entry@plt+0x23220>
   28468:	mov	r2, #440	; 0x1b8
   2846c:	ldr	r1, [pc, #52]	; 284a8 <acl_create_entry@plt+0x23224>
   28470:	ldr	r3, [pc, #52]	; 284ac <acl_create_entry@plt+0x23228>
   28474:	add	r0, pc, r0
   28478:	add	r1, pc, r1
   2847c:	add	r3, pc, r3
   28480:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28484:	mvn	r0, #21
   28488:	pop	{r4, pc}
   2848c:	andeq	r9, r1, r8, asr #9
   28490:	ldrdeq	r1, [r2], -r0
   28494:	andeq	r1, r2, r8, lsr #15
   28498:	andeq	r8, r1, r8, lsr #13
   2849c:	andeq	r1, r2, r8, lsr #15
   284a0:	andeq	r1, r2, r0, lsl #15
   284a4:	strdeq	r1, [r2], -r8
   284a8:	andeq	r1, r2, r0, lsl #15
   284ac:	andeq	r1, r2, r8, asr r7
   284b0:	ldr	ip, [pc, #280]	; 285d0 <acl_create_entry@plt+0x2334c>
   284b4:	subs	r3, r0, #0
   284b8:	push	{r4, r5, r6, lr}
   284bc:	add	ip, pc, ip
   284c0:	ldr	r4, [pc, #268]	; 285d4 <acl_create_entry@plt+0x23350>
   284c4:	mov	r5, r2
   284c8:	sub	sp, sp, #8
   284cc:	mov	r0, ip
   284d0:	mov	r6, r1
   284d4:	ldr	r4, [ip, r4]
   284d8:	ldr	r2, [r4]
   284dc:	str	r2, [sp, #4]
   284e0:	beq	285a8 <acl_create_entry@plt+0x23324>
   284e4:	cmp	r1, #0
   284e8:	beq	28580 <acl_create_entry@plt+0x232fc>
   284ec:	cmp	r5, #0
   284f0:	beq	28558 <acl_create_entry@plt+0x232d4>
   284f4:	ldrb	r2, [r3, #140]	; 0x8c
   284f8:	cmp	r2, #0
   284fc:	bne	28544 <acl_create_entry@plt+0x232c0>
   28500:	ldr	r0, [r3, #128]	; 0x80
   28504:	add	r1, r3, #132	; 0x84
   28508:	mov	r2, sp
   2850c:	bl	3280c <acl_create_entry@plt+0x2d588>
   28510:	ldr	r3, [sp]
   28514:	cmp	r3, #0
   28518:	mov	r2, r0
   2851c:	beq	2854c <acl_create_entry@plt+0x232c8>
   28520:	mov	r0, #1
   28524:	str	r3, [r6]
   28528:	str	r2, [r5]
   2852c:	ldr	r2, [sp, #4]
   28530:	ldr	r3, [r4]
   28534:	cmp	r2, r3
   28538:	bne	28554 <acl_create_entry@plt+0x232d0>
   2853c:	add	sp, sp, #8
   28540:	pop	{r4, r5, r6, pc}
   28544:	mvn	r0, #10
   28548:	b	2852c <acl_create_entry@plt+0x232a8>
   2854c:	mov	r0, r3
   28550:	b	2852c <acl_create_entry@plt+0x232a8>
   28554:	bl	4f6c <__stack_chk_fail@plt>
   28558:	ldr	r0, [pc, #120]	; 285d8 <acl_create_entry@plt+0x23354>
   2855c:	movw	r2, #458	; 0x1ca
   28560:	ldr	r1, [pc, #116]	; 285dc <acl_create_entry@plt+0x23358>
   28564:	ldr	r3, [pc, #116]	; 285e0 <acl_create_entry@plt+0x2335c>
   28568:	add	r0, pc, r0
   2856c:	add	r1, pc, r1
   28570:	add	r3, pc, r3
   28574:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28578:	mvn	r0, #21
   2857c:	b	2852c <acl_create_entry@plt+0x232a8>
   28580:	ldr	r0, [pc, #92]	; 285e4 <acl_create_entry@plt+0x23360>
   28584:	movw	r2, #457	; 0x1c9
   28588:	ldr	r1, [pc, #88]	; 285e8 <acl_create_entry@plt+0x23364>
   2858c:	ldr	r3, [pc, #88]	; 285ec <acl_create_entry@plt+0x23368>
   28590:	add	r0, pc, r0
   28594:	add	r1, pc, r1
   28598:	add	r3, pc, r3
   2859c:	bl	33620 <acl_create_entry@plt+0x2e39c>
   285a0:	mvn	r0, #21
   285a4:	b	2852c <acl_create_entry@plt+0x232a8>
   285a8:	ldr	r0, [pc, #64]	; 285f0 <acl_create_entry@plt+0x2336c>
   285ac:	mov	r2, #456	; 0x1c8
   285b0:	ldr	r1, [pc, #60]	; 285f4 <acl_create_entry@plt+0x23370>
   285b4:	ldr	r3, [pc, #60]	; 285f8 <acl_create_entry@plt+0x23374>
   285b8:	add	r0, pc, r0
   285bc:	add	r1, pc, r1
   285c0:	add	r3, pc, r3
   285c4:	bl	33620 <acl_create_entry@plt+0x2e39c>
   285c8:	mvn	r0, #21
   285cc:	b	2852c <acl_create_entry@plt+0x232a8>
   285d0:	andeq	r2, r4, r4, asr #14
   285d4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   285d8:	andeq	r0, r2, r4, asr r6
   285dc:	andeq	r1, r2, ip, lsl #13
   285e0:	andeq	r1, r2, ip, lsl #16
   285e4:	andeq	r1, r2, ip, lsl #13
   285e8:	andeq	r1, r2, r4, ror #12
   285ec:	andeq	r1, r2, r4, ror #15
   285f0:	andeq	r9, r1, r4, lsr r3
   285f4:	andeq	r1, r2, ip, lsr r6
   285f8:			; <UNDEFINED> instruction: 0x000217bc
   285fc:	ldr	r3, [pc, #344]	; 2875c <acl_create_entry@plt+0x234d8>
   28600:	ldr	r2, [pc, #344]	; 28760 <acl_create_entry@plt+0x234dc>
   28604:	add	r3, pc, r3
   28608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2860c:	subs	r6, r0, #0
   28610:	ldr	sl, [r3, r2]
   28614:	sub	sp, sp, #28
   28618:	mov	r9, r1
   2861c:	ldr	r3, [sl]
   28620:	str	r3, [sp, #20]
   28624:	beq	28730 <acl_create_entry@plt+0x234ac>
   28628:	cmp	r1, #0
   2862c:	movne	r8, #0
   28630:	movne	r4, r8
   28634:	movne	r5, r8
   28638:	bne	28680 <acl_create_entry@plt+0x233fc>
   2863c:	b	28708 <acl_create_entry@plt+0x23484>
   28640:	bl	39734 <acl_create_entry@plt+0x344b0>
   28644:	add	r7, r4, #1
   28648:	subs	fp, r0, #0
   2864c:	blt	286e8 <acl_create_entry@plt+0x23464>
   28650:	ldrb	r0, [r6, r7]
   28654:	add	r4, r4, #2
   28658:	bl	39734 <acl_create_entry@plt+0x344b0>
   2865c:	cmp	r0, #0
   28660:	blt	286e8 <acl_create_entry@plt+0x23464>
   28664:	add	r2, sp, #24
   28668:	orr	fp, r0, fp, lsl #4
   2866c:	add	r3, r2, r5
   28670:	add	r5, r5, #1
   28674:	cmp	r5, #15
   28678:	strb	fp, [r3, #-24]	; 0xffffffe8
   2867c:	bhi	286c0 <acl_create_entry@plt+0x2343c>
   28680:	ldrb	r0, [r6, r4]
   28684:	cmp	r0, #45	; 0x2d
   28688:	bne	28640 <acl_create_entry@plt+0x233bc>
   2868c:	cmp	r4, #8
   28690:	beq	286b0 <acl_create_entry@plt+0x2342c>
   28694:	cmp	r4, #18
   28698:	cmpne	r4, #13
   2869c:	beq	286a8 <acl_create_entry@plt+0x23424>
   286a0:	cmp	r4, #23
   286a4:	bne	286e8 <acl_create_entry@plt+0x23464>
   286a8:	cmp	r8, #0
   286ac:	beq	286e8 <acl_create_entry@plt+0x23464>
   286b0:	cmp	r5, #15
   286b4:	add	r4, r4, #1
   286b8:	mov	r8, #1
   286bc:	bls	28680 <acl_create_entry@plt+0x233fc>
   286c0:	cmp	r8, #0
   286c4:	moveq	r8, #32
   286c8:	movne	r8, #36	; 0x24
   286cc:	cmp	r8, r4
   286d0:	bne	286e8 <acl_create_entry@plt+0x23464>
   286d4:	ldrb	ip, [r6, r4]
   286d8:	cmp	ip, #0
   286dc:	ldmeq	sp, {r0, r1, r2, r3}
   286e0:	stmeq	r9, {r0, r1, r2, r3}
   286e4:	beq	286ec <acl_create_entry@plt+0x23468>
   286e8:	mvn	ip, #21
   286ec:	ldr	r2, [sp, #20]
   286f0:	mov	r0, ip
   286f4:	ldr	r3, [sl]
   286f8:	cmp	r2, r3
   286fc:	bne	28758 <acl_create_entry@plt+0x234d4>
   28700:	add	sp, sp, #28
   28704:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28708:	ldr	r0, [pc, #84]	; 28764 <acl_create_entry@plt+0x234e0>
   2870c:	mov	r2, #51	; 0x33
   28710:	ldr	r1, [pc, #80]	; 28768 <acl_create_entry@plt+0x234e4>
   28714:	ldr	r3, [pc, #80]	; 2876c <acl_create_entry@plt+0x234e8>
   28718:	add	r0, pc, r0
   2871c:	add	r1, pc, r1
   28720:	add	r3, pc, r3
   28724:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28728:	mvn	ip, #21
   2872c:	b	286ec <acl_create_entry@plt+0x23468>
   28730:	ldr	r0, [pc, #56]	; 28770 <acl_create_entry@plt+0x234ec>
   28734:	mov	r2, #50	; 0x32
   28738:	ldr	r1, [pc, #52]	; 28774 <acl_create_entry@plt+0x234f0>
   2873c:	ldr	r3, [pc, #52]	; 28778 <acl_create_entry@plt+0x234f4>
   28740:	add	r0, pc, r0
   28744:	add	r1, pc, r1
   28748:	add	r3, pc, r3
   2874c:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28750:	mvn	ip, #21
   28754:	b	286ec <acl_create_entry@plt+0x23468>
   28758:	bl	4f6c <__stack_chk_fail@plt>
   2875c:	strdeq	r2, [r4], -ip
   28760:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   28764:	andeq	pc, r1, r8, lsl #27
   28768:	andeq	r1, r2, ip, lsl #13
   2876c:	ldrdeq	r1, [r2], -ip
   28770:	andeq	r4, r2, r0, lsr #23
   28774:	andeq	r1, r2, r4, ror #12
   28778:			; <UNDEFINED> instruction: 0x000216b4
   2877c:	ldr	r3, [pc, #424]	; 2892c <acl_create_entry@plt+0x236a8>
   28780:	ldr	r2, [pc, #424]	; 28930 <acl_create_entry@plt+0x236ac>
   28784:	add	r3, pc, r3
   28788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2878c:	subs	r6, r0, #0
   28790:	ldr	r8, [r3, r2]
   28794:	sub	sp, sp, #60	; 0x3c
   28798:	ldr	r3, [r8]
   2879c:	str	r3, [sp, #52]	; 0x34
   287a0:	beq	288dc <acl_create_entry@plt+0x23658>
   287a4:	ldr	r0, [pc, #392]	; 28934 <acl_create_entry@plt+0x236b0>
   287a8:	ldr	r9, [pc, #392]	; 28938 <acl_create_entry@plt+0x236b4>
   287ac:	add	r0, pc, r0
   287b0:	bl	4f30 <__tls_get_addr@plt>
   287b4:	ldrb	r3, [r9, r0]
   287b8:	cmp	r3, #0
   287bc:	beq	287fc <acl_create_entry@plt+0x23578>
   287c0:	ldr	r3, [pc, #372]	; 2893c <acl_create_entry@plt+0x236b8>
   287c4:	mvn	fp, #0
   287c8:	mov	r4, #0
   287cc:	add	r2, r0, r3
   287d0:	ldm	r2, {r0, r1, r2, r3}
   287d4:	stm	r6, {r0, r1, r2, r3}
   287d8:	mov	r0, fp
   287dc:	bl	38998 <acl_create_entry@plt+0x33714>
   287e0:	ldr	r2, [sp, #52]	; 0x34
   287e4:	ldr	r3, [r8]
   287e8:	mov	r0, r4
   287ec:	cmp	r2, r3
   287f0:	bne	288d8 <acl_create_entry@plt+0x23654>
   287f4:	add	sp, sp, #60	; 0x3c
   287f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   287fc:	ldr	r0, [pc, #316]	; 28940 <acl_create_entry@plt+0x236bc>
   28800:	mov	r1, #256	; 0x100
   28804:	movt	r1, #8
   28808:	add	r0, pc, r0
   2880c:	bl	4df8 <open64@plt>
   28810:	subs	fp, r0, #0
   28814:	blt	288b8 <acl_create_entry@plt+0x23634>
   28818:	add	r4, sp, #16
   2881c:	mov	r2, #33	; 0x21
   28820:	mov	r3, #0
   28824:	mov	r1, r4
   28828:	bl	3a4cc <acl_create_entry@plt+0x35248>
   2882c:	cmp	r0, #0
   28830:	blt	288d0 <acl_create_entry@plt+0x2364c>
   28834:	cmp	r0, #33	; 0x21
   28838:	bne	288c8 <acl_create_entry@plt+0x23644>
   2883c:	ldrb	r3, [sp, #48]	; 0x30
   28840:	cmp	r3, #10
   28844:	bne	288c8 <acl_create_entry@plt+0x23644>
   28848:	sub	r7, sp, #1
   2884c:	add	sl, sp, #48	; 0x30
   28850:	ldrb	r0, [r4]
   28854:	bl	39734 <acl_create_entry@plt+0x344b0>
   28858:	mov	r5, r0
   2885c:	ldrb	r0, [r4, #1]
   28860:	bl	39734 <acl_create_entry@plt+0x344b0>
   28864:	lsr	r3, r5, #31
   28868:	orrs	r3, r3, r0, lsr #31
   2886c:	bne	288c8 <acl_create_entry@plt+0x23644>
   28870:	add	r4, r4, #2
   28874:	orr	r5, r0, r5, lsl #4
   28878:	cmp	r4, sl
   2887c:	strb	r5, [r7, #1]!
   28880:	bne	28850 <acl_create_entry@plt+0x235cc>
   28884:	ldr	r0, [pc, #184]	; 28944 <acl_create_entry@plt+0x236c0>
   28888:	mov	r4, r3
   2888c:	ldr	r5, [pc, #168]	; 2893c <acl_create_entry@plt+0x236b8>
   28890:	add	r0, pc, r0
   28894:	bl	4f30 <__tls_get_addr@plt>
   28898:	mov	r3, #1
   2889c:	mov	lr, r0
   288a0:	strb	r3, [r9, r0]
   288a4:	ldm	sp, {r0, r1, r2, r3}
   288a8:	add	lr, lr, r5
   288ac:	stm	r6, {r0, r1, r2, r3}
   288b0:	stm	lr, {r0, r1, r2, r3}
   288b4:	b	287d8 <acl_create_entry@plt+0x23554>
   288b8:	bl	5248 <__errno_location@plt>
   288bc:	ldr	r4, [r0]
   288c0:	rsb	r4, r4, #0
   288c4:	b	287d8 <acl_create_entry@plt+0x23554>
   288c8:	mvn	r4, #4
   288cc:	b	287d8 <acl_create_entry@plt+0x23554>
   288d0:	mov	r4, r0
   288d4:	b	287d8 <acl_create_entry@plt+0x23554>
   288d8:	bl	4f6c <__stack_chk_fail@plt>
   288dc:	ldr	r0, [pc, #100]	; 28948 <acl_create_entry@plt+0x236c4>
   288e0:	mov	r2, #115	; 0x73
   288e4:	ldr	r1, [pc, #96]	; 2894c <acl_create_entry@plt+0x236c8>
   288e8:	ldr	r3, [pc, #96]	; 28950 <acl_create_entry@plt+0x236cc>
   288ec:	add	r0, pc, r0
   288f0:	add	r1, pc, r1
   288f4:	add	r3, pc, r3
   288f8:	bl	33620 <acl_create_entry@plt+0x2e39c>
   288fc:	mvn	fp, #0
   28900:	mvn	r4, #21
   28904:	b	287d8 <acl_create_entry@plt+0x23554>
   28908:	mov	r4, r0
   2890c:	mov	r0, fp
   28910:	bl	38998 <acl_create_entry@plt+0x33714>
   28914:	mov	r0, r4
   28918:	bl	51d0 <_Unwind_Resume@plt>
   2891c:	mov	r4, r0
   28920:	mvn	fp, #0
   28924:	b	2890c <acl_create_entry@plt+0x23688>
   28928:	b	2891c <acl_create_entry@plt+0x23698>
   2892c:	andeq	r2, r4, ip, ror r4
   28930:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   28934:	strdeq	r2, [r4], -ip
   28938:	andeq	r0, r0, r8
   2893c:	andeq	r0, r0, r0, lsl r0
   28940:	andeq	r1, r2, r4, asr #11
   28944:	andeq	r2, r4, r8, lsl r7
   28948:			; <UNDEFINED> instruction: 0x0001fbb4
   2894c:			; <UNDEFINED> instruction: 0x000214b8
   28950:	andeq	r1, r2, r0, lsr #10
   28954:	cmp	r0, #0
   28958:	push	{r4, lr}
   2895c:	beq	28974 <acl_create_entry@plt+0x236f0>
   28960:	ldr	r4, [r0, #88]	; 0x58
   28964:	bl	5068 <getpid@plt>
   28968:	subs	r0, r4, r0
   2896c:	movne	r0, #1
   28970:	pop	{r4, pc}
   28974:	ldr	r0, [pc, #24]	; 28994 <acl_create_entry@plt+0x23710>
   28978:	mov	r2, #101	; 0x65
   2897c:	ldr	r1, [pc, #20]	; 28998 <acl_create_entry@plt+0x23714>
   28980:	ldr	r3, [pc, #20]	; 2899c <acl_create_entry@plt+0x23718>
   28984:	add	r0, pc, r0
   28988:	add	r1, pc, r1
   2898c:	add	r3, pc, r3
   28990:	bl	33308 <acl_create_entry@plt+0x2e084>
   28994:	andeq	r1, r2, r0, lsl #2
   28998:	andeq	r1, r2, r4, ror r5
   2899c:	andeq	r1, r2, r0, asr #9
   289a0:	push	{r3, r4, r5, lr}
   289a4:	subs	r4, r0, #0
   289a8:	beq	28a28 <acl_create_entry@plt+0x237a4>
   289ac:	ldr	r0, [r4, #52]	; 0x34
   289b0:	cmp	r0, #0
   289b4:	movne	r5, #0
   289b8:	bne	289f8 <acl_create_entry@plt+0x23774>
   289bc:	b	28a24 <acl_create_entry@plt+0x237a0>
   289c0:	ldr	r3, [r4, #48]	; 0x30
   289c4:	ldr	r0, [r3]
   289c8:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   289cc:	ldr	r2, [r4, #52]	; 0x34
   289d0:	ldr	r0, [r4, #48]	; 0x30
   289d4:	sub	r2, r2, #1
   289d8:	str	r2, [r4, #52]	; 0x34
   289dc:	add	r1, r0, #4
   289e0:	lsl	r2, r2, #2
   289e4:	bl	5014 <memmove@plt>
   289e8:	ldr	r3, [r4, #52]	; 0x34
   289ec:	cmp	r3, #0
   289f0:	beq	28a1c <acl_create_entry@plt+0x23798>
   289f4:	mov	r5, #1
   289f8:	ldr	r3, [r4, #48]	; 0x30
   289fc:	mov	r0, r4
   28a00:	ldr	r1, [r3]
   28a04:	bl	2aa2c <acl_create_entry@plt+0x257a8>
   28a08:	cmp	r0, #0
   28a0c:	poplt	{r3, r4, r5, pc}
   28a10:	bne	289c0 <acl_create_entry@plt+0x2373c>
   28a14:	mov	r0, r5
   28a18:	pop	{r3, r4, r5, pc}
   28a1c:	mov	r0, #1
   28a20:	pop	{r3, r4, r5, pc}
   28a24:	pop	{r3, r4, r5, pc}
   28a28:	ldr	r0, [pc, #24]	; 28a48 <acl_create_entry@plt+0x237c4>
   28a2c:	movw	r2, #367	; 0x16f
   28a30:	ldr	r1, [pc, #20]	; 28a4c <acl_create_entry@plt+0x237c8>
   28a34:	ldr	r3, [pc, #20]	; 28a50 <acl_create_entry@plt+0x237cc>
   28a38:	add	r0, pc, r0
   28a3c:	add	r1, pc, r1
   28a40:	add	r3, pc, r3
   28a44:	bl	33308 <acl_create_entry@plt+0x2e084>
   28a48:	andeq	r1, r2, ip, asr #32
   28a4c:	andeq	r1, r2, r0, asr #9
   28a50:	ldrdeq	r1, [r2], -ip
   28a54:	push	{r3, r4, r5, lr}
   28a58:	subs	r4, r0, #0
   28a5c:	beq	28bec <acl_create_entry@plt+0x23968>
   28a60:	bl	28954 <acl_create_entry@plt+0x236d0>
   28a64:	cmp	r0, #0
   28a68:	bne	28bcc <acl_create_entry@plt+0x23948>
   28a6c:	dmb	sy
   28a70:	ldrex	r5, [r4]
   28a74:	sub	r5, r5, #1
   28a78:	strex	r3, r5, [r4]
   28a7c:	cmp	r3, #0
   28a80:	bne	28a70 <acl_create_entry@plt+0x237ec>
   28a84:	cmp	r5, #0
   28a88:	dmb	sy
   28a8c:	bne	28bec <acl_create_entry@plt+0x23968>
   28a90:	ldr	r3, [r4, #28]
   28a94:	cmp	r3, #0
   28a98:	beq	28ab8 <acl_create_entry@plt+0x23834>
   28a9c:	ldr	r3, [r4, #24]
   28aa0:	ldr	r0, [r3, r5, lsl #2]
   28aa4:	add	r5, r5, #1
   28aa8:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   28aac:	ldr	r3, [r4, #28]
   28ab0:	cmp	r3, r5
   28ab4:	bhi	28a9c <acl_create_entry@plt+0x23818>
   28ab8:	ldr	r0, [r4, #24]
   28abc:	bl	4b7c <free@plt>
   28ac0:	ldr	r3, [r4, #40]	; 0x28
   28ac4:	cmp	r3, #0
   28ac8:	movne	r5, #0
   28acc:	beq	28aec <acl_create_entry@plt+0x23868>
   28ad0:	ldr	r3, [r4, #36]	; 0x24
   28ad4:	ldr	r0, [r3, r5, lsl #2]
   28ad8:	add	r5, r5, #1
   28adc:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   28ae0:	ldr	r3, [r4, #40]	; 0x28
   28ae4:	cmp	r3, r5
   28ae8:	bhi	28ad0 <acl_create_entry@plt+0x2384c>
   28aec:	ldr	r0, [r4, #36]	; 0x24
   28af0:	bl	4b7c <free@plt>
   28af4:	ldr	r3, [r4, #52]	; 0x34
   28af8:	cmp	r3, #0
   28afc:	movne	r5, #0
   28b00:	beq	28b20 <acl_create_entry@plt+0x2389c>
   28b04:	ldr	r3, [r4, #48]	; 0x30
   28b08:	ldr	r0, [r3, r5, lsl #2]
   28b0c:	add	r5, r5, #1
   28b10:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   28b14:	ldr	r3, [r4, #52]	; 0x34
   28b18:	cmp	r3, r5
   28b1c:	bhi	28b04 <acl_create_entry@plt+0x23880>
   28b20:	ldr	r0, [r4, #48]	; 0x30
   28b24:	bl	4b7c <free@plt>
   28b28:	ldr	r0, [r4, #60]	; 0x3c
   28b2c:	bl	4b7c <free@plt>
   28b30:	ldr	r0, [r4, #80]	; 0x50
   28b34:	bl	329bc <acl_create_entry@plt+0x2d738>
   28b38:	ldr	r0, [r4, #76]	; 0x4c
   28b3c:	bl	35c48 <acl_create_entry@plt+0x309c4>
   28b40:	ldr	r0, [r4, #92]	; 0x5c
   28b44:	bl	2b768 <acl_create_entry@plt+0x264e4>
   28b48:	ldr	r0, [r4, #96]	; 0x60
   28b4c:	bl	2b768 <acl_create_entry@plt+0x264e4>
   28b50:	ldr	r0, [r4, #100]	; 0x64
   28b54:	bl	2b768 <acl_create_entry@plt+0x264e4>
   28b58:	ldr	r0, [r4, #104]	; 0x68
   28b5c:	bl	2b944 <acl_create_entry@plt+0x266c0>
   28b60:	ldr	r3, [r4, #84]	; 0x54
   28b64:	cmp	r3, #0
   28b68:	movne	r5, #0
   28b6c:	bne	28b98 <acl_create_entry@plt+0x23914>
   28b70:	b	28bf4 <acl_create_entry@plt+0x23970>
   28b74:	ldr	r1, [r3, #12]
   28b78:	str	r1, [r2, #12]
   28b7c:	str	r5, [r3, #16]
   28b80:	mov	r0, r3
   28b84:	str	r5, [r3, #12]
   28b88:	bl	4b7c <free@plt>
   28b8c:	ldr	r3, [r4, #84]	; 0x54
   28b90:	cmp	r3, #0
   28b94:	beq	28bf4 <acl_create_entry@plt+0x23970>
   28b98:	ldr	r2, [r3, #12]
   28b9c:	cmp	r2, #0
   28ba0:	ldrne	r1, [r3, #16]
   28ba4:	strne	r1, [r2, #16]
   28ba8:	ldr	r2, [r3, #16]
   28bac:	cmp	r2, #0
   28bb0:	bne	28b74 <acl_create_entry@plt+0x238f0>
   28bb4:	ldr	r2, [r4, #84]	; 0x54
   28bb8:	cmp	r3, r2
   28bbc:	bne	28c0c <acl_create_entry@plt+0x23988>
   28bc0:	ldr	r2, [r3, #12]
   28bc4:	str	r2, [r4, #84]	; 0x54
   28bc8:	b	28b7c <acl_create_entry@plt+0x238f8>
   28bcc:	ldr	r0, [pc, #88]	; 28c2c <acl_create_entry@plt+0x239a8>
   28bd0:	mov	r2, #219	; 0xdb
   28bd4:	ldr	r1, [pc, #84]	; 28c30 <acl_create_entry@plt+0x239ac>
   28bd8:	ldr	r3, [pc, #84]	; 28c34 <acl_create_entry@plt+0x239b0>
   28bdc:	add	r0, pc, r0
   28be0:	add	r1, pc, r1
   28be4:	add	r3, pc, r3
   28be8:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28bec:	mov	r0, #0
   28bf0:	pop	{r3, r4, r5, pc}
   28bf4:	ldr	r0, [r4, #4]
   28bf8:	bl	38998 <acl_create_entry@plt+0x33714>
   28bfc:	mov	r0, r4
   28c00:	bl	4b7c <free@plt>
   28c04:	mov	r0, #0
   28c08:	pop	{r3, r4, r5, pc}
   28c0c:	ldr	r0, [pc, #36]	; 28c38 <acl_create_entry@plt+0x239b4>
   28c10:	mov	r2, #248	; 0xf8
   28c14:	ldr	r1, [pc, #32]	; 28c3c <acl_create_entry@plt+0x239b8>
   28c18:	ldr	r3, [pc, #32]	; 28c40 <acl_create_entry@plt+0x239bc>
   28c1c:	add	r0, pc, r0
   28c20:	add	r1, pc, r1
   28c24:	add	r3, pc, r3
   28c28:	bl	33308 <acl_create_entry@plt+0x2e084>
   28c2c:	andeq	r1, r2, r4, asr #6
   28c30:	andeq	r1, r2, ip, lsl r3
   28c34:	andeq	r1, r2, r4, lsl r6
   28c38:	andeq	r1, r2, ip, lsr r3
   28c3c:	ldrdeq	r1, [r2], -ip
   28c40:	ldrdeq	r1, [r2], -r4
   28c44:	push	{r4, r5, r6, lr}
   28c48:	subs	r6, r0, #0
   28c4c:	beq	28cec <acl_create_entry@plt+0x23a68>
   28c50:	mov	r0, #1
   28c54:	mov	r1, #108	; 0x6c
   28c58:	bl	4a38 <calloc@plt>
   28c5c:	subs	r4, r0, #0
   28c60:	beq	28ce4 <acl_create_entry@plt+0x23a60>
   28c64:	mvn	r2, #0
   28c68:	mov	r3, #16
   28c6c:	mov	r5, #1
   28c70:	str	r2, [r4, #4]
   28c74:	strh	r3, [r4, #8]
   28c78:	str	r5, [r4]
   28c7c:	bl	5068 <getpid@plt>
   28c80:	mov	r3, #0
   28c84:	mov	r2, r5
   28c88:	str	r3, [r4, #84]	; 0x54
   28c8c:	add	r1, r4, #56	; 0x38
   28c90:	mov	r3, #4
   28c94:	str	r0, [r4, #88]	; 0x58
   28c98:	add	r0, r4, #48	; 0x30
   28c9c:	bl	3b588 <acl_create_entry@plt+0x36304>
   28ca0:	cmp	r0, #0
   28ca4:	beq	28cd4 <acl_create_entry@plt+0x23a50>
   28ca8:	add	r0, r4, #60	; 0x3c
   28cac:	add	r1, r4, #64	; 0x40
   28cb0:	mov	r2, #16
   28cb4:	mov	r3, r5
   28cb8:	bl	3b588 <acl_create_entry@plt+0x36304>
   28cbc:	cmp	r0, #0
   28cc0:	beq	28cd4 <acl_create_entry@plt+0x23a50>
   28cc4:	str	r5, [r4, #72]	; 0x48
   28cc8:	mov	r0, #0
   28ccc:	str	r4, [r6]
   28cd0:	pop	{r4, r5, r6, pc}
   28cd4:	mov	r0, r4
   28cd8:	bl	28a54 <acl_create_entry@plt+0x237d0>
   28cdc:	mvn	r0, #11
   28ce0:	pop	{r4, r5, r6, pc}
   28ce4:	mvn	r0, #11
   28ce8:	pop	{r4, r5, r6, pc}
   28cec:	ldr	r0, [pc, #52]	; 28d28 <acl_create_entry@plt+0x23aa4>
   28cf0:	mov	r2, #37	; 0x25
   28cf4:	ldr	r1, [pc, #48]	; 28d2c <acl_create_entry@plt+0x23aa8>
   28cf8:	ldr	r3, [pc, #48]	; 28d30 <acl_create_entry@plt+0x23aac>
   28cfc:	add	r0, pc, r0
   28d00:	add	r1, pc, r1
   28d04:	add	r3, pc, r3
   28d08:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28d0c:	mvn	r0, #21
   28d10:	pop	{r4, r5, r6, pc}
   28d14:	mov	r5, r0
   28d18:	mov	r0, r4
   28d1c:	bl	28a54 <acl_create_entry@plt+0x237d0>
   28d20:	mov	r0, r5
   28d24:	bl	51d0 <_Unwind_Resume@plt>
   28d28:	andeq	pc, r1, r4, lsr #15
   28d2c:	strdeq	r1, [r2], -ip
   28d30:	andeq	r1, r2, r0, ror #3
   28d34:	ldr	ip, [pc, #568]	; 28f74 <acl_create_entry@plt+0x23cf0>
   28d38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28d3c:	subs	r8, r0, #0
   28d40:	ldr	r0, [pc, #560]	; 28f78 <acl_create_entry@plt+0x23cf4>
   28d44:	add	ip, pc, ip
   28d48:	sub	sp, sp, #24
   28d4c:	mov	r4, r3
   28d50:	mov	r3, #1
   28d54:	mov	r6, r1
   28d58:	ldr	r7, [ip, r0]
   28d5c:	mov	r5, r2
   28d60:	str	r3, [sp, #16]
   28d64:	mov	r2, ip
   28d68:	mov	r1, #0
   28d6c:	str	r1, [sp, #8]
   28d70:	ldr	r3, [r7]
   28d74:	str	r3, [sp, #20]
   28d78:	beq	28f0c <acl_create_entry@plt+0x23c88>
   28d7c:	cmp	r6, #0
   28d80:	blt	28f30 <acl_create_entry@plt+0x23cac>
   28d84:	add	r0, sp, #8
   28d88:	bl	28c44 <acl_create_entry@plt+0x239c0>
   28d8c:	cmp	r0, #0
   28d90:	blt	28ebc <acl_create_entry@plt+0x23c38>
   28d94:	add	r9, sp, #16
   28d98:	mov	sl, #4
   28d9c:	mov	r0, r6
   28da0:	str	sl, [sp]
   28da4:	mov	r3, r9
   28da8:	mov	r1, #1
   28dac:	mov	r2, #16
   28db0:	bl	51e8 <setsockopt@plt>
   28db4:	cmp	r0, #0
   28db8:	blt	28e84 <acl_create_entry@plt+0x23c00>
   28dbc:	str	sl, [sp]
   28dc0:	mov	r3, r9
   28dc4:	mov	r0, r6
   28dc8:	movw	r1, #270	; 0x10e
   28dcc:	mov	r2, #3
   28dd0:	bl	51e8 <setsockopt@plt>
   28dd4:	cmp	r0, #0
   28dd8:	blt	28e84 <acl_create_entry@plt+0x23c00>
   28ddc:	cmp	r5, #0
   28de0:	ldr	r1, [sp, #8]
   28de4:	beq	28ed8 <acl_create_entry@plt+0x23c54>
   28de8:	ldr	ip, [r4]
   28dec:	cmp	ip, #31
   28df0:	movls	lr, #0
   28df4:	movls	r3, r4
   28df8:	movls	r2, #1
   28dfc:	movls	r4, lr
   28e00:	bls	28e14 <acl_create_entry@plt+0x23b90>
   28e04:	b	28ee0 <acl_create_entry@plt+0x23c5c>
   28e08:	ldr	ip, [r3, #4]!
   28e0c:	cmp	ip, #31
   28e10:	bhi	28ee0 <acl_create_entry@plt+0x23c5c>
   28e14:	cmp	ip, #0
   28e18:	add	lr, lr, #1
   28e1c:	subne	ip, ip, #1
   28e20:	lslne	ip, r2, ip
   28e24:	cmp	lr, r5
   28e28:	orr	r4, r4, ip
   28e2c:	bne	28e08 <acl_create_entry@plt+0x23b84>
   28e30:	mov	r3, #16
   28e34:	str	r4, [r1, #16]
   28e38:	mov	r2, r3
   28e3c:	add	r1, r1, #8
   28e40:	mov	r0, r6
   28e44:	str	r3, [sp, #12]
   28e48:	bl	4e64 <bind@plt>
   28e4c:	cmp	r0, #0
   28e50:	blt	28ec4 <acl_create_entry@plt+0x23c40>
   28e54:	ldr	r1, [sp, #8]
   28e58:	mov	r0, r6
   28e5c:	add	r2, sp, #12
   28e60:	add	r1, r1, #8
   28e64:	bl	4864 <getsockname@plt>
   28e68:	cmp	r0, #0
   28e6c:	blt	28e84 <acl_create_entry@plt+0x23c00>
   28e70:	ldr	r3, [sp, #8]
   28e74:	mov	r4, #0
   28e78:	str	r6, [r3, #4]
   28e7c:	str	r3, [r8]
   28e80:	b	28ea0 <acl_create_entry@plt+0x23c1c>
   28e84:	bl	5248 <__errno_location@plt>
   28e88:	ldr	r4, [r0]
   28e8c:	rsb	r4, r4, #0
   28e90:	ldr	r0, [sp, #8]
   28e94:	cmp	r0, #0
   28e98:	beq	28ea0 <acl_create_entry@plt+0x23c1c>
   28e9c:	bl	28a54 <acl_create_entry@plt+0x237d0>
   28ea0:	ldr	r2, [sp, #20]
   28ea4:	mov	r0, r4
   28ea8:	ldr	r3, [r7]
   28eac:	cmp	r2, r3
   28eb0:	bne	28f08 <acl_create_entry@plt+0x23c84>
   28eb4:	add	sp, sp, #24
   28eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28ebc:	mov	r4, r0
   28ec0:	b	28e90 <acl_create_entry@plt+0x23c0c>
   28ec4:	bl	5248 <__errno_location@plt>
   28ec8:	ldr	r4, [r0]
   28ecc:	cmp	r4, #22
   28ed0:	bne	28e8c <acl_create_entry@plt+0x23c08>
   28ed4:	b	28e54 <acl_create_entry@plt+0x23bd0>
   28ed8:	mov	r4, r5
   28edc:	b	28e30 <acl_create_entry@plt+0x23bac>
   28ee0:	ldr	r0, [pc, #148]	; 28f7c <acl_create_entry@plt+0x23cf8>
   28ee4:	mov	r2, #117	; 0x75
   28ee8:	ldr	r1, [pc, #144]	; 28f80 <acl_create_entry@plt+0x23cfc>
   28eec:	ldr	r3, [pc, #144]	; 28f84 <acl_create_entry@plt+0x23d00>
   28ef0:	add	r0, pc, r0
   28ef4:	add	r1, pc, r1
   28ef8:	add	r3, pc, r3
   28efc:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28f00:	mvn	r4, #21
   28f04:	b	28e90 <acl_create_entry@plt+0x23c0c>
   28f08:	bl	4f6c <__stack_chk_fail@plt>
   28f0c:	ldr	r0, [pc, #116]	; 28f88 <acl_create_entry@plt+0x23d04>
   28f10:	mov	r2, #132	; 0x84
   28f14:	ldr	r1, [pc, #112]	; 28f8c <acl_create_entry@plt+0x23d08>
   28f18:	ldr	r3, [pc, #112]	; 28f90 <acl_create_entry@plt+0x23d0c>
   28f1c:	add	r0, pc, r0
   28f20:	add	r1, pc, r1
   28f24:	add	r3, pc, r3
   28f28:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28f2c:	b	28f00 <acl_create_entry@plt+0x23c7c>
   28f30:	ldr	r0, [pc, #92]	; 28f94 <acl_create_entry@plt+0x23d10>
   28f34:	mov	r2, #133	; 0x85
   28f38:	ldr	r1, [pc, #88]	; 28f98 <acl_create_entry@plt+0x23d14>
   28f3c:	ldr	r3, [pc, #88]	; 28f9c <acl_create_entry@plt+0x23d18>
   28f40:	add	r0, pc, r0
   28f44:	add	r1, pc, r1
   28f48:	add	r3, pc, r3
   28f4c:	bl	33620 <acl_create_entry@plt+0x2e39c>
   28f50:	b	28f00 <acl_create_entry@plt+0x23c7c>
   28f54:	ldr	r3, [sp, #8]
   28f58:	mov	r4, r0
   28f5c:	cmp	r3, #0
   28f60:	beq	28f6c <acl_create_entry@plt+0x23ce8>
   28f64:	mov	r0, r3
   28f68:	bl	28a54 <acl_create_entry@plt+0x237d0>
   28f6c:	mov	r0, r4
   28f70:	bl	51d0 <_Unwind_Resume@plt>
   28f74:			; <UNDEFINED> instruction: 0x00041ebc
   28f78:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   28f7c:	andeq	r1, r2, r8, ror r0
   28f80:	andeq	r1, r2, r8
   28f84:	andeq	r0, r2, ip, ror pc
   28f88:	andeq	pc, r1, r4, lsl #11
   28f8c:	ldrdeq	r0, [r2], -ip
   28f90:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   28f94:	andeq	r3, r2, r0, ror #2
   28f98:			; <UNDEFINED> instruction: 0x00020fb8
   28f9c:	andeq	r0, r2, ip, ror #30
   28fa0:	push	{r1, r2, r3}
   28fa4:	movw	r1, #2051	; 0x803
   28fa8:	ldr	r3, [pc, #160]	; 29050 <acl_create_entry@plt+0x23dcc>
   28fac:	movt	r1, #8
   28fb0:	ldr	ip, [pc, #156]	; 29054 <acl_create_entry@plt+0x23dd0>
   28fb4:	mov	r2, #0
   28fb8:	add	r3, pc, r3
   28fbc:	push	{r4, r5, r6, lr}
   28fc0:	sub	sp, sp, #12
   28fc4:	ldr	r4, [r3, ip]
   28fc8:	mov	r5, r0
   28fcc:	mov	r0, #16
   28fd0:	ldr	r3, [r4]
   28fd4:	str	r3, [sp, #4]
   28fd8:	bl	4c54 <socket@plt>
   28fdc:	subs	r6, r0, #0
   28fe0:	blt	2902c <acl_create_entry@plt+0x23da8>
   28fe4:	add	ip, sp, #32
   28fe8:	mov	r0, r5
   28fec:	mov	r1, r6
   28ff0:	ldr	r2, [sp, #28]
   28ff4:	mov	r3, ip
   28ff8:	str	ip, [sp]
   28ffc:	bl	28d34 <acl_create_entry@plt+0x23ab0>
   29000:	subs	r5, r0, #0
   29004:	movge	r0, #0
   29008:	blt	2903c <acl_create_entry@plt+0x23db8>
   2900c:	ldr	r2, [sp, #4]
   29010:	ldr	r3, [r4]
   29014:	cmp	r2, r3
   29018:	bne	2904c <acl_create_entry@plt+0x23dc8>
   2901c:	add	sp, sp, #12
   29020:	pop	{r4, r5, r6, lr}
   29024:	add	sp, sp, #12
   29028:	bx	lr
   2902c:	bl	5248 <__errno_location@plt>
   29030:	ldr	r0, [r0]
   29034:	rsb	r0, r0, #0
   29038:	b	2900c <acl_create_entry@plt+0x23d88>
   2903c:	mov	r0, r6
   29040:	bl	38998 <acl_create_entry@plt+0x33714>
   29044:	mov	r0, r5
   29048:	b	2900c <acl_create_entry@plt+0x23d88>
   2904c:	bl	4f6c <__stack_chk_fail@plt>
   29050:	andeq	r1, r4, r8, asr #24
   29054:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   29058:	push	{r4, r5, r6, r7, r8, lr}
   2905c:	subs	r4, r0, #0
   29060:	sub	sp, sp, #16
   29064:	mov	r5, r1
   29068:	mov	r6, r2
   2906c:	beq	29264 <acl_create_entry@plt+0x23fe0>
   29070:	bl	28954 <acl_create_entry@plt+0x236d0>
   29074:	cmp	r0, #0
   29078:	bne	2923c <acl_create_entry@plt+0x23fb8>
   2907c:	cmp	r5, #0
   29080:	beq	29214 <acl_create_entry@plt+0x23f90>
   29084:	ldrb	r3, [r5, #468]	; 0x1d4
   29088:	tst	r3, #1
   2908c:	bne	291ec <acl_create_entry@plt+0x23f68>
   29090:	mov	r0, r4
   29094:	bl	28954 <acl_create_entry@plt+0x236d0>
   29098:	cmp	r0, #0
   2909c:	bne	292ac <acl_create_entry@plt+0x24028>
   290a0:	ldr	r3, [r5, #8]
   290a4:	cmp	r3, #0
   290a8:	beq	2928c <acl_create_entry@plt+0x24008>
   290ac:	ldr	r1, [r4, #72]	; 0x48
   290b0:	mov	r0, r5
   290b4:	cmp	r1, #0
   290b8:	addne	r2, r1, #1
   290bc:	moveq	r2, #2
   290c0:	moveq	r1, #1
   290c4:	str	r2, [r4, #72]	; 0x48
   290c8:	str	r1, [r3, #8]
   290cc:	bl	2ab68 <acl_create_entry@plt+0x258e4>
   290d0:	ldr	r2, [r4, #52]	; 0x34
   290d4:	cmp	r2, #0
   290d8:	beq	29100 <acl_create_entry@plt+0x23e7c>
   290dc:	cmp	r2, #1024	; 0x400
   290e0:	bcc	29144 <acl_create_entry@plt+0x23ec0>
   290e4:	bl	342fc <acl_create_entry@plt+0x2f078>
   290e8:	cmp	r0, #6
   290ec:	mvnle	r3, #104	; 0x68
   290f0:	bgt	29180 <acl_create_entry@plt+0x23efc>
   290f4:	mov	r0, r3
   290f8:	add	sp, sp, #16
   290fc:	pop	{r4, r5, r6, r7, r8, pc}
   29100:	mov	r0, r4
   29104:	mov	r1, r5
   29108:	bl	2aa2c <acl_create_entry@plt+0x257a8>
   2910c:	cmp	r0, #0
   29110:	movlt	r3, r0
   29114:	blt	290f4 <acl_create_entry@plt+0x23e70>
   29118:	beq	291c8 <acl_create_entry@plt+0x23f44>
   2911c:	cmp	r6, #0
   29120:	moveq	r3, #1
   29124:	beq	290f4 <acl_create_entry@plt+0x23e70>
   29128:	mov	r0, r5
   2912c:	bl	2a764 <acl_create_entry@plt+0x254e0>
   29130:	mov	r3, #1
   29134:	str	r0, [r6]
   29138:	mov	r0, r3
   2913c:	add	sp, sp, #16
   29140:	pop	{r4, r5, r6, r7, r8, pc}
   29144:	add	r2, r2, #1
   29148:	add	r0, r4, #48	; 0x30
   2914c:	add	r1, r4, #56	; 0x38
   29150:	mov	r3, #4
   29154:	bl	3b588 <acl_create_entry@plt+0x36304>
   29158:	cmp	r0, #0
   2915c:	beq	291e4 <acl_create_entry@plt+0x23f60>
   29160:	ldr	r7, [r4, #52]	; 0x34
   29164:	mov	r0, r5
   29168:	ldr	r8, [r4, #48]	; 0x30
   2916c:	add	r3, r7, #1
   29170:	str	r3, [r4, #52]	; 0x34
   29174:	bl	2a150 <acl_create_entry@plt+0x24ecc>
   29178:	str	r0, [r8, r7, lsl #2]
   2917c:	b	2911c <acl_create_entry@plt+0x23e98>
   29180:	ldr	r2, [pc, #324]	; 292cc <acl_create_entry@plt+0x24048>
   29184:	mov	r1, #1024	; 0x400
   29188:	ldr	r3, [pc, #320]	; 292d0 <acl_create_entry@plt+0x2404c>
   2918c:	mov	r0, #7
   29190:	add	r2, pc, r2
   29194:	str	r2, [sp, #4]
   29198:	ldr	r2, [pc, #308]	; 292d4 <acl_create_entry@plt+0x24050>
   2919c:	add	r3, pc, r3
   291a0:	str	r1, [sp, #8]
   291a4:	mov	r1, #0
   291a8:	str	r3, [sp]
   291ac:	add	r2, pc, r2
   291b0:	movw	r3, #298	; 0x12a
   291b4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   291b8:	mvn	r3, #104	; 0x68
   291bc:	mov	r0, r3
   291c0:	add	sp, sp, #16
   291c4:	pop	{r4, r5, r6, r7, r8, pc}
   291c8:	mov	r0, r5
   291cc:	ldr	r7, [r4, #48]	; 0x30
   291d0:	bl	2a150 <acl_create_entry@plt+0x24ecc>
   291d4:	mov	r3, #1
   291d8:	str	r0, [r7]
   291dc:	str	r3, [r4, #52]	; 0x34
   291e0:	b	2911c <acl_create_entry@plt+0x23e98>
   291e4:	mvn	r3, #11
   291e8:	b	290f4 <acl_create_entry@plt+0x23e70>
   291ec:	ldr	r0, [pc, #228]	; 292d8 <acl_create_entry@plt+0x24054>
   291f0:	mov	r2, #280	; 0x118
   291f4:	ldr	r1, [pc, #224]	; 292dc <acl_create_entry@plt+0x24058>
   291f8:	ldr	r3, [pc, #224]	; 292e0 <acl_create_entry@plt+0x2405c>
   291fc:	add	r0, pc, r0
   29200:	add	r1, pc, r1
   29204:	add	r3, pc, r3
   29208:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2920c:	mvn	r3, #0
   29210:	b	290f4 <acl_create_entry@plt+0x23e70>
   29214:	ldr	r0, [pc, #200]	; 292e4 <acl_create_entry@plt+0x24060>
   29218:	movw	r2, #279	; 0x117
   2921c:	ldr	r1, [pc, #196]	; 292e8 <acl_create_entry@plt+0x24064>
   29220:	ldr	r3, [pc, #196]	; 292ec <acl_create_entry@plt+0x24068>
   29224:	add	r0, pc, r0
   29228:	add	r1, pc, r1
   2922c:	add	r3, pc, r3
   29230:	bl	33620 <acl_create_entry@plt+0x2e39c>
   29234:	mvn	r3, #21
   29238:	b	290f4 <acl_create_entry@plt+0x23e70>
   2923c:	ldr	r0, [pc, #172]	; 292f0 <acl_create_entry@plt+0x2406c>
   29240:	movw	r2, #278	; 0x116
   29244:	ldr	r1, [pc, #168]	; 292f4 <acl_create_entry@plt+0x24070>
   29248:	ldr	r3, [pc, #168]	; 292f8 <acl_create_entry@plt+0x24074>
   2924c:	add	r0, pc, r0
   29250:	add	r1, pc, r1
   29254:	add	r3, pc, r3
   29258:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2925c:	mvn	r3, #9
   29260:	b	290f4 <acl_create_entry@plt+0x23e70>
   29264:	ldr	r0, [pc, #144]	; 292fc <acl_create_entry@plt+0x24078>
   29268:	movw	r2, #277	; 0x115
   2926c:	ldr	r1, [pc, #140]	; 29300 <acl_create_entry@plt+0x2407c>
   29270:	ldr	r3, [pc, #140]	; 29304 <acl_create_entry@plt+0x24080>
   29274:	add	r0, pc, r0
   29278:	add	r1, pc, r1
   2927c:	add	r3, pc, r3
   29280:	bl	33620 <acl_create_entry@plt+0x2e39c>
   29284:	mvn	r3, #21
   29288:	b	290f4 <acl_create_entry@plt+0x23e70>
   2928c:	ldr	r0, [pc, #116]	; 29308 <acl_create_entry@plt+0x24084>
   29290:	movw	r2, #263	; 0x107
   29294:	ldr	r1, [pc, #112]	; 2930c <acl_create_entry@plt+0x24088>
   29298:	ldr	r3, [pc, #112]	; 29310 <acl_create_entry@plt+0x2408c>
   2929c:	add	r0, pc, r0
   292a0:	add	r1, pc, r1
   292a4:	add	r3, pc, r3
   292a8:	bl	33308 <acl_create_entry@plt+0x2e084>
   292ac:	ldr	r0, [pc, #96]	; 29314 <acl_create_entry@plt+0x24090>
   292b0:	movw	r2, #261	; 0x105
   292b4:	ldr	r1, [pc, #92]	; 29318 <acl_create_entry@plt+0x24094>
   292b8:	ldr	r3, [pc, #92]	; 2931c <acl_create_entry@plt+0x24098>
   292bc:	add	r0, pc, r0
   292c0:	add	r1, pc, r1
   292c4:	add	r3, pc, r3
   292c8:	bl	33308 <acl_create_entry@plt+0x2e084>
   292cc:	andeq	r0, r2, r0, lsr #28
   292d0:	andeq	r0, r2, r8, lsl #26
   292d4:	andeq	r0, r2, r0, asr sp
   292d8:	muleq	r2, r8, sp
   292dc:	strdeq	r0, [r2], -ip
   292e0:	andeq	r1, r2, ip, lsr r0
   292e4:	andeq	r0, r2, r8, ror #26
   292e8:	ldrdeq	r0, [r2], -r4
   292ec:	andeq	r1, r2, r4, lsl r0
   292f0:	andeq	r0, r2, r8, lsr #26
   292f4:	andeq	r0, r2, ip, lsr #25
   292f8:	andeq	r0, r2, ip, ror #31
   292fc:	andeq	r1, r2, r0, lsl pc
   29300:	andeq	r0, r2, r4, lsl #25
   29304:	andeq	r0, r2, r4, asr #31
   29308:	andeq	r0, r2, ip, lsl #26
   2930c:	andeq	r0, r2, ip, asr ip
   29310:	andeq	r0, r2, r8, lsl #31
   29314:	andeq	r0, r2, r4, ror #24
   29318:	andeq	r0, r2, ip, lsr ip
   2931c:	andeq	r0, r2, r8, ror #30
   29320:	subs	r1, r0, #0
   29324:	push	{lr}		; (str lr, [sp, #-4]!)
   29328:	sub	sp, sp, #20
   2932c:	beq	293c0 <acl_create_entry@plt+0x2413c>
   29330:	ldr	r2, [r1, #28]
   29334:	cmp	r2, #65536	; 0x10000
   29338:	bcc	29354 <acl_create_entry@plt+0x240d0>
   2933c:	bl	342fc <acl_create_entry@plt+0x2f078>
   29340:	cmp	r0, #6
   29344:	mvnle	r0, #104	; 0x68
   29348:	bgt	2937c <acl_create_entry@plt+0x240f8>
   2934c:	add	sp, sp, #20
   29350:	pop	{pc}		; (ldr pc, [sp], #4)
   29354:	add	r2, r2, #1
   29358:	add	r0, r1, #24
   2935c:	mov	r3, #4
   29360:	add	r1, r1, #32
   29364:	bl	3b588 <acl_create_entry@plt+0x36304>
   29368:	cmp	r0, #0
   2936c:	movne	r0, #0
   29370:	mvneq	r0, #11
   29374:	add	sp, sp, #20
   29378:	pop	{pc}		; (ldr pc, [sp], #4)
   2937c:	ldr	r2, [pc, #92]	; 293e0 <acl_create_entry@plt+0x2415c>
   29380:	mov	r1, #65536	; 0x10000
   29384:	ldr	r3, [pc, #88]	; 293e4 <acl_create_entry@plt+0x24160>
   29388:	mov	r0, #7
   2938c:	add	r2, pc, r2
   29390:	str	r2, [sp, #4]
   29394:	ldr	r2, [pc, #76]	; 293e8 <acl_create_entry@plt+0x24164>
   29398:	add	r3, pc, r3
   2939c:	str	r1, [sp, #8]
   293a0:	mov	r1, #0
   293a4:	str	r3, [sp]
   293a8:	add	r2, pc, r2
   293ac:	movw	r3, #318	; 0x13e
   293b0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   293b4:	mvn	r0, #104	; 0x68
   293b8:	add	sp, sp, #20
   293bc:	pop	{pc}		; (ldr pc, [sp], #4)
   293c0:	ldr	r0, [pc, #36]	; 293ec <acl_create_entry@plt+0x24168>
   293c4:	movw	r2, #315	; 0x13b
   293c8:	ldr	r1, [pc, #32]	; 293f0 <acl_create_entry@plt+0x2416c>
   293cc:	ldr	r3, [pc, #32]	; 293f4 <acl_create_entry@plt+0x24170>
   293d0:	add	r0, pc, r0
   293d4:	add	r1, pc, r1
   293d8:	add	r3, pc, r3
   293dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   293e0:	andeq	r0, r2, r0, asr ip
   293e4:	strdeq	r0, [r2], -r4
   293e8:	andeq	r0, r2, r4, asr fp
   293ec:			; <UNDEFINED> instruction: 0x000206b4
   293f0:	andeq	r0, r2, r8, lsr #22
   293f4:	andeq	r0, r2, r8, ror lr
   293f8:	subs	r1, r0, #0
   293fc:	push	{lr}		; (str lr, [sp, #-4]!)
   29400:	sub	sp, sp, #20
   29404:	beq	29498 <acl_create_entry@plt+0x24214>
   29408:	ldr	r2, [r1, #40]	; 0x28
   2940c:	cmp	r2, #65536	; 0x10000
   29410:	bcc	2942c <acl_create_entry@plt+0x241a8>
   29414:	bl	342fc <acl_create_entry@plt+0x2f078>
   29418:	cmp	r0, #6
   2941c:	mvnle	r0, #104	; 0x68
   29420:	bgt	29454 <acl_create_entry@plt+0x241d0>
   29424:	add	sp, sp, #20
   29428:	pop	{pc}		; (ldr pc, [sp], #4)
   2942c:	add	r2, r2, #1
   29430:	add	r0, r1, #36	; 0x24
   29434:	mov	r3, #4
   29438:	add	r1, r1, #44	; 0x2c
   2943c:	bl	3b588 <acl_create_entry@plt+0x36304>
   29440:	cmp	r0, #0
   29444:	movne	r0, #0
   29448:	mvneq	r0, #11
   2944c:	add	sp, sp, #20
   29450:	pop	{pc}		; (ldr pc, [sp], #4)
   29454:	ldr	r2, [pc, #92]	; 294b8 <acl_create_entry@plt+0x24234>
   29458:	mov	r1, #65536	; 0x10000
   2945c:	ldr	r3, [pc, #88]	; 294bc <acl_create_entry@plt+0x24238>
   29460:	mov	r0, #7
   29464:	add	r2, pc, r2
   29468:	str	r2, [sp, #4]
   2946c:	ldr	r2, [pc, #76]	; 294c0 <acl_create_entry@plt+0x2423c>
   29470:	add	r3, pc, r3
   29474:	str	r1, [sp, #8]
   29478:	mov	r1, #0
   2947c:	str	r3, [sp]
   29480:	add	r2, pc, r2
   29484:	mov	r3, #332	; 0x14c
   29488:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2948c:	mvn	r0, #104	; 0x68
   29490:	add	sp, sp, #20
   29494:	pop	{pc}		; (ldr pc, [sp], #4)
   29498:	ldr	r0, [pc, #36]	; 294c4 <acl_create_entry@plt+0x24240>
   2949c:	movw	r2, #329	; 0x149
   294a0:	ldr	r1, [pc, #32]	; 294c8 <acl_create_entry@plt+0x24244>
   294a4:	ldr	r3, [pc, #32]	; 294cc <acl_create_entry@plt+0x24248>
   294a8:	add	r0, pc, r0
   294ac:	add	r1, pc, r1
   294b0:	add	r3, pc, r3
   294b4:	bl	33308 <acl_create_entry@plt+0x2e084>
   294b8:	andeq	r0, r2, r4, lsr #23
   294bc:	andeq	r0, r2, r4, asr sl
   294c0:	andeq	r0, r2, ip, ror sl
   294c4:	ldrdeq	r0, [r2], -ip
   294c8:	andeq	r0, r2, r0, asr sl
   294cc:	andeq	r0, r2, ip, ror r9
   294d0:	push	{r4, lr}
   294d4:	subs	r4, r0, #0
   294d8:	beq	29504 <acl_create_entry@plt+0x24280>
   294dc:	bl	28954 <acl_create_entry@plt+0x236d0>
   294e0:	cmp	r0, #0
   294e4:	bne	2952c <acl_create_entry@plt+0x242a8>
   294e8:	ldr	r0, [r4, #28]
   294ec:	ldr	r3, [r4, #52]	; 0x34
   294f0:	rsbs	r0, r0, #1
   294f4:	movcc	r0, #0
   294f8:	cmp	r3, #0
   294fc:	orrne	r0, r0, #4
   29500:	pop	{r4, pc}
   29504:	ldr	r0, [pc, #72]	; 29554 <acl_create_entry@plt+0x242d0>
   29508:	movw	r2, #807	; 0x327
   2950c:	ldr	r1, [pc, #68]	; 29558 <acl_create_entry@plt+0x242d4>
   29510:	ldr	r3, [pc, #68]	; 2955c <acl_create_entry@plt+0x242d8>
   29514:	add	r0, pc, r0
   29518:	add	r1, pc, r1
   2951c:	add	r3, pc, r3
   29520:	bl	33620 <acl_create_entry@plt+0x2e39c>
   29524:	mvn	r0, #21
   29528:	pop	{r4, pc}
   2952c:	ldr	r0, [pc, #44]	; 29560 <acl_create_entry@plt+0x242dc>
   29530:	mov	r2, #808	; 0x328
   29534:	ldr	r1, [pc, #40]	; 29564 <acl_create_entry@plt+0x242e0>
   29538:	ldr	r3, [pc, #40]	; 29568 <acl_create_entry@plt+0x242e4>
   2953c:	add	r0, pc, r0
   29540:	add	r1, pc, r1
   29544:	add	r3, pc, r3
   29548:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2954c:	mvn	r0, #9
   29550:	pop	{r4, pc}
   29554:	andeq	r0, r2, r0, ror r5
   29558:	andeq	r0, r2, r4, ror #19
   2955c:	andeq	r0, r2, ip, ror #25
   29560:	andeq	r0, r2, r4, ror #19
   29564:			; <UNDEFINED> instruction: 0x000209bc
   29568:	andeq	r0, r2, r4, asr #25
   2956c:	push	{r3, r4, r5, lr}
   29570:	subs	r5, r0, #0
   29574:	mov	r4, r1
   29578:	beq	29624 <acl_create_entry@plt+0x243a0>
   2957c:	cmp	r1, #0
   29580:	beq	295fc <acl_create_entry@plt+0x24378>
   29584:	bl	28954 <acl_create_entry@plt+0x236d0>
   29588:	cmp	r0, #0
   2958c:	bne	295d4 <acl_create_entry@plt+0x24350>
   29590:	ldr	r3, [r5, #28]
   29594:	cmp	r3, #0
   29598:	bne	295c0 <acl_create_entry@plt+0x2433c>
   2959c:	ldr	r0, [r5, #76]	; 0x4c
   295a0:	bl	35ca4 <acl_create_entry@plt+0x30a20>
   295a4:	cmp	r0, #0
   295a8:	ldrdne	r2, [r0, #8]
   295ac:	mvneq	r2, #0
   295b0:	mvneq	r3, #0
   295b4:	movne	r0, #1
   295b8:	strd	r2, [r4]
   295bc:	pop	{r3, r4, r5, pc}
   295c0:	mov	r2, #0
   295c4:	mov	r3, #0
   295c8:	mov	r0, #1
   295cc:	strd	r2, [r4]
   295d0:	pop	{r3, r4, r5, pc}
   295d4:	ldr	r0, [pc, #112]	; 2964c <acl_create_entry@plt+0x243c8>
   295d8:	movw	r2, #823	; 0x337
   295dc:	ldr	r1, [pc, #108]	; 29650 <acl_create_entry@plt+0x243cc>
   295e0:	ldr	r3, [pc, #108]	; 29654 <acl_create_entry@plt+0x243d0>
   295e4:	add	r0, pc, r0
   295e8:	add	r1, pc, r1
   295ec:	add	r3, pc, r3
   295f0:	bl	33620 <acl_create_entry@plt+0x2e39c>
   295f4:	mvn	r0, #9
   295f8:	pop	{r3, r4, r5, pc}
   295fc:	ldr	r0, [pc, #84]	; 29658 <acl_create_entry@plt+0x243d4>
   29600:	movw	r2, #822	; 0x336
   29604:	ldr	r1, [pc, #80]	; 2965c <acl_create_entry@plt+0x243d8>
   29608:	ldr	r3, [pc, #80]	; 29660 <acl_create_entry@plt+0x243dc>
   2960c:	add	r0, pc, r0
   29610:	add	r1, pc, r1
   29614:	add	r3, pc, r3
   29618:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2961c:	mvn	r0, #21
   29620:	pop	{r3, r4, r5, pc}
   29624:	ldr	r0, [pc, #56]	; 29664 <acl_create_entry@plt+0x243e0>
   29628:	movw	r2, #821	; 0x335
   2962c:	ldr	r1, [pc, #52]	; 29668 <acl_create_entry@plt+0x243e4>
   29630:	ldr	r3, [pc, #52]	; 2966c <acl_create_entry@plt+0x243e8>
   29634:	add	r0, pc, r0
   29638:	add	r1, pc, r1
   2963c:	add	r3, pc, r3
   29640:	bl	33620 <acl_create_entry@plt+0x2e39c>
   29644:	mvn	r0, #21
   29648:	pop	{r3, r4, r5, pc}
   2964c:	andeq	r0, r2, ip, lsr r9
   29650:	andeq	r0, r2, r4, lsl r9
   29654:	andeq	r0, r2, r4, ror r8
   29658:	andeq	pc, r1, r0, lsl #15
   2965c:	andeq	r0, r2, ip, ror #17
   29660:	andeq	r0, r2, ip, asr #16
   29664:	andeq	r0, r2, r0, asr r4
   29668:	andeq	r0, r2, r4, asr #17
   2966c:	andeq	r0, r2, r4, lsr #16
   29670:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29674:	sub	sp, sp, #24
   29678:	ldr	lr, [pc, #408]	; 29818 <acl_create_entry@plt+0x24594>
   2967c:	mov	r5, r3
   29680:	ldr	ip, [pc, #404]	; 2981c <acl_create_entry@plt+0x24598>
   29684:	mov	r3, #0
   29688:	add	lr, pc, lr
   2968c:	subs	r9, r0, #0
   29690:	mov	r4, r2
   29694:	mov	r6, r1
   29698:	ldr	r8, [lr, ip]
   2969c:	mov	r2, lr
   296a0:	str	r3, [sp]
   296a4:	str	r3, [sp, #4]
   296a8:	ldr	r3, [r8]
   296ac:	str	r3, [sp, #20]
   296b0:	beq	297f8 <acl_create_entry@plt+0x24574>
   296b4:	bl	294d0 <acl_create_entry@plt+0x2424c>
   296b8:	subs	sl, r0, #0
   296bc:	movlt	r0, sl
   296c0:	blt	29758 <acl_create_entry@plt+0x244d4>
   296c4:	cmp	r6, #0
   296c8:	beq	29770 <acl_create_entry@plt+0x244ec>
   296cc:	orr	sl, sl, #1
   296d0:	mvn	r2, #0
   296d4:	mvn	r3, #0
   296d8:	mvn	r6, #0
   296dc:	mvn	r7, #0
   296e0:	cmp	r5, r7
   296e4:	cmpeq	r4, r6
   296e8:	beq	297bc <acl_create_entry@plt+0x24538>
   296ec:	cmp	r5, r3
   296f0:	cmpeq	r4, r2
   296f4:	and	r1, r2, r3
   296f8:	strh	sl, [sp, #4]
   296fc:	movcs	r0, #0
   29700:	movcc	r0, #1
   29704:	cmn	r1, #1
   29708:	movne	r1, #0
   2970c:	moveq	r1, #1
   29710:	orrs	r1, r0, r1
   29714:	moveq	r5, r3
   29718:	ldr	r3, [r9, #4]
   2971c:	moveq	r4, r2
   29720:	str	r3, [sp]
   29724:	mov	r2, r4
   29728:	mov	r3, r5
   2972c:	add	r0, sp, #8
   29730:	bl	37750 <acl_create_entry@plt+0x324cc>
   29734:	mov	r2, r0
   29738:	mov	r0, sp
   2973c:	mov	r1, #1
   29740:	mov	r3, #0
   29744:	bl	4af8 <ppoll@plt>
   29748:	cmp	r0, #0
   2974c:	blt	297e4 <acl_create_entry@plt+0x24560>
   29750:	movle	r0, #0
   29754:	movgt	r0, #1
   29758:	ldr	r2, [sp, #20]
   2975c:	ldr	r3, [r8]
   29760:	cmp	r2, r3
   29764:	bne	297f4 <acl_create_entry@plt+0x24570>
   29768:	add	sp, sp, #24
   2976c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29770:	mov	r0, r9
   29774:	add	r1, sp, #8
   29778:	bl	2956c <acl_create_entry@plt+0x242e8>
   2977c:	cmp	r0, #0
   29780:	blt	29758 <acl_create_entry@plt+0x244d4>
   29784:	mvneq	r2, #0
   29788:	mvneq	r3, #0
   2978c:	beq	296d8 <acl_create_entry@plt+0x24454>
   29790:	mov	r0, #1
   29794:	bl	376c4 <acl_create_entry@plt+0x32440>
   29798:	ldrd	r2, [sp, #8]
   2979c:	cmp	r1, r3
   297a0:	cmpeq	r0, r2
   297a4:	movcs	r2, #0
   297a8:	movcs	r3, #0
   297ac:	bcs	296d8 <acl_create_entry@plt+0x24454>
   297b0:	subs	r2, r2, r0
   297b4:	sbc	r3, r3, r1
   297b8:	b	296d8 <acl_create_entry@plt+0x24454>
   297bc:	ldr	r1, [r9, #4]
   297c0:	cmp	r3, r5
   297c4:	cmpeq	r2, r4
   297c8:	strh	sl, [sp, #4]
   297cc:	moveq	r2, #0
   297d0:	str	r1, [sp]
   297d4:	beq	29738 <acl_create_entry@plt+0x244b4>
   297d8:	mov	r4, r2
   297dc:	mov	r5, r3
   297e0:	b	29724 <acl_create_entry@plt+0x244a0>
   297e4:	bl	5248 <__errno_location@plt>
   297e8:	ldr	r0, [r0]
   297ec:	rsb	r0, r0, #0
   297f0:	b	29758 <acl_create_entry@plt+0x244d4>
   297f4:	bl	4f6c <__stack_chk_fail@plt>
   297f8:	ldr	r0, [pc, #32]	; 29820 <acl_create_entry@plt+0x2459c>
   297fc:	movw	r2, #551	; 0x227
   29800:	ldr	r1, [pc, #28]	; 29824 <acl_create_entry@plt+0x245a0>
   29804:	ldr	r3, [pc, #28]	; 29828 <acl_create_entry@plt+0x245a4>
   29808:	add	r0, pc, r0
   2980c:	add	r1, pc, r1
   29810:	add	r3, pc, r3
   29814:	bl	33308 <acl_create_entry@plt+0x2e084>
   29818:	andeq	r1, r4, r8, ror r5
   2981c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   29820:	andeq	r0, r2, ip, ror r2
   29824:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   29828:	andeq	r0, r2, r0, ror #13
   2982c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29830:	mov	r5, r3
   29834:	ldr	lr, [pc, #596]	; 29a90 <acl_create_entry@plt+0x2480c>
   29838:	sub	sp, sp, #12
   2983c:	ldr	ip, [pc, #592]	; 29a94 <acl_create_entry@plt+0x24810>
   29840:	subs	r7, r0, #0
   29844:	add	lr, pc, lr
   29848:	mov	r6, r1
   2984c:	mov	r4, r2
   29850:	ldr	r9, [sp, #48]	; 0x30
   29854:	ldr	r8, [lr, ip]
   29858:	mov	r3, lr
   2985c:	ldr	r3, [r8]
   29860:	str	r3, [sp, #4]
   29864:	beq	29a3c <acl_create_entry@plt+0x247b8>
   29868:	bl	28954 <acl_create_entry@plt+0x236d0>
   2986c:	cmp	r0, #0
   29870:	bne	29a68 <acl_create_entry@plt+0x247e4>
   29874:	cmp	r6, #0
   29878:	beq	29a14 <acl_create_entry@plt+0x24790>
   2987c:	mov	r1, r6
   29880:	mov	r0, r7
   29884:	mov	r2, sp
   29888:	bl	29058 <acl_create_entry@plt+0x23dd4>
   2988c:	cmp	r0, #0
   29890:	blt	29940 <acl_create_entry@plt+0x246bc>
   29894:	mvn	r2, #0
   29898:	mvn	r3, #0
   2989c:	cmp	r5, r3
   298a0:	cmpeq	r4, r2
   298a4:	beq	299e0 <acl_create_entry@plt+0x2475c>
   298a8:	orrs	r3, r4, r5
   298ac:	mov	r0, #1
   298b0:	movweq	r4, #30784	; 0x7840
   298b4:	moveq	r5, #0
   298b8:	movteq	r4, #381	; 0x17d
   298bc:	bl	376c4 <acl_create_entry@plt+0x32440>
   298c0:	adds	r4, r4, r0
   298c4:	adc	r5, r5, r1
   298c8:	mov	r6, #0
   298cc:	ldr	r3, [r7, #28]
   298d0:	cmp	r6, r3
   298d4:	bcc	29958 <acl_create_entry@plt+0x246d4>
   298d8:	mov	r0, r7
   298dc:	bl	2adc0 <acl_create_entry@plt+0x25b3c>
   298e0:	cmp	r0, #0
   298e4:	blt	29940 <acl_create_entry@plt+0x246bc>
   298e8:	bne	298cc <acl_create_entry@plt+0x24648>
   298ec:	orrs	r3, r4, r5
   298f0:	beq	29980 <acl_create_entry@plt+0x246fc>
   298f4:	mov	r0, #1
   298f8:	bl	376c4 <acl_create_entry@plt+0x32440>
   298fc:	cmp	r1, r5
   29900:	cmpeq	r0, r4
   29904:	bcs	299ec <acl_create_entry@plt+0x24768>
   29908:	mov	r2, r4
   2990c:	mov	r3, r5
   29910:	subs	r2, r2, r0
   29914:	sbc	r3, r3, r1
   29918:	mov	r0, r7
   2991c:	mov	r1, #1
   29920:	bl	29670 <acl_create_entry@plt+0x243ec>
   29924:	cmp	r0, #0
   29928:	blt	29940 <acl_create_entry@plt+0x246bc>
   2992c:	beq	299ec <acl_create_entry@plt+0x24768>
   29930:	mov	r0, r7
   29934:	bl	289a0 <acl_create_entry@plt+0x2371c>
   29938:	cmp	r0, #0
   2993c:	bge	298cc <acl_create_entry@plt+0x24648>
   29940:	ldr	r2, [sp, #4]
   29944:	ldr	r3, [r8]
   29948:	cmp	r2, r3
   2994c:	bne	29a64 <acl_create_entry@plt+0x247e0>
   29950:	add	sp, sp, #12
   29954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29958:	ldr	r3, [r7, #24]
   2995c:	lsl	fp, r6, #2
   29960:	ldr	sl, [r3, r6, lsl #2]
   29964:	mov	r0, sl
   29968:	bl	2a764 <acl_create_entry@plt+0x254e0>
   2996c:	ldr	r3, [sp]
   29970:	cmp	r0, r3
   29974:	beq	2998c <acl_create_entry@plt+0x24708>
   29978:	add	r6, r6, #1
   2997c:	b	298cc <acl_create_entry@plt+0x24648>
   29980:	mvn	r2, #0
   29984:	mvn	r3, #0
   29988:	b	29918 <acl_create_entry@plt+0x24694>
   2998c:	ldr	r2, [r7, #28]
   29990:	add	r1, r6, #1
   29994:	ldr	r0, [r7, #24]
   29998:	sub	r2, r2, #-1073741823	; 0xc0000001
   2999c:	rsb	r2, r6, r2
   299a0:	add	r1, r0, r1, lsl #2
   299a4:	add	r0, r0, fp
   299a8:	lsl	r2, r2, #2
   299ac:	bl	5014 <memmove@plt>
   299b0:	ldr	r3, [r7, #28]
   299b4:	mov	r0, sl
   299b8:	sub	r3, r3, #1
   299bc:	str	r3, [r7, #28]
   299c0:	bl	2a870 <acl_create_entry@plt+0x255ec>
   299c4:	subs	r4, r0, #0
   299c8:	blt	299f4 <acl_create_entry@plt+0x24770>
   299cc:	cmp	r9, #0
   299d0:	beq	29a04 <acl_create_entry@plt+0x24780>
   299d4:	str	sl, [r9]
   299d8:	mov	r0, #1
   299dc:	b	29940 <acl_create_entry@plt+0x246bc>
   299e0:	mov	r4, #0
   299e4:	mov	r5, #0
   299e8:	b	298c8 <acl_create_entry@plt+0x24644>
   299ec:	mvn	r0, #109	; 0x6d
   299f0:	b	29940 <acl_create_entry@plt+0x246bc>
   299f4:	mov	r0, sl
   299f8:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   299fc:	mov	r0, r4
   29a00:	b	29940 <acl_create_entry@plt+0x246bc>
   29a04:	mov	r0, sl
   29a08:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   29a0c:	mov	r0, #1
   29a10:	b	29940 <acl_create_entry@plt+0x246bc>
   29a14:	ldr	r0, [pc, #124]	; 29a98 <acl_create_entry@plt+0x24814>
   29a18:	movw	r2, #709	; 0x2c5
   29a1c:	ldr	r1, [pc, #120]	; 29a9c <acl_create_entry@plt+0x24818>
   29a20:	ldr	r3, [pc, #120]	; 29aa0 <acl_create_entry@plt+0x2481c>
   29a24:	add	r0, pc, r0
   29a28:	add	r1, pc, r1
   29a2c:	add	r3, pc, r3
   29a30:	bl	33620 <acl_create_entry@plt+0x2e39c>
   29a34:	mvn	r0, #21
   29a38:	b	29940 <acl_create_entry@plt+0x246bc>
   29a3c:	ldr	r0, [pc, #96]	; 29aa4 <acl_create_entry@plt+0x24820>
   29a40:	movw	r2, #707	; 0x2c3
   29a44:	ldr	r1, [pc, #92]	; 29aa8 <acl_create_entry@plt+0x24824>
   29a48:	ldr	r3, [pc, #92]	; 29aac <acl_create_entry@plt+0x24828>
   29a4c:	add	r0, pc, r0
   29a50:	add	r1, pc, r1
   29a54:	add	r3, pc, r3
   29a58:	bl	33620 <acl_create_entry@plt+0x2e39c>
   29a5c:	mvn	r0, #21
   29a60:	b	29940 <acl_create_entry@plt+0x246bc>
   29a64:	bl	4f6c <__stack_chk_fail@plt>
   29a68:	ldr	r0, [pc, #64]	; 29ab0 <acl_create_entry@plt+0x2482c>
   29a6c:	mov	r2, #708	; 0x2c4
   29a70:	ldr	r1, [pc, #60]	; 29ab4 <acl_create_entry@plt+0x24830>
   29a74:	ldr	r3, [pc, #60]	; 29ab8 <acl_create_entry@plt+0x24834>
   29a78:	add	r0, pc, r0
   29a7c:	add	r1, pc, r1
   29a80:	add	r3, pc, r3
   29a84:	bl	33620 <acl_create_entry@plt+0x2e39c>
   29a88:	mvn	r0, #9
   29a8c:	b	29940 <acl_create_entry@plt+0x246bc>
   29a90:			; <UNDEFINED> instruction: 0x000413bc
   29a94:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   29a98:	andeq	r0, r2, r8, ror #10
   29a9c:	ldrdeq	r0, [r2], -r4
   29aa0:			; <UNDEFINED> instruction: 0x000207bc
   29aa4:	andeq	r0, r2, r8, lsr r0
   29aa8:	andeq	r0, r2, ip, lsr #9
   29aac:	muleq	r2, r4, r7
   29ab0:	andeq	r0, r2, r8, lsr #9
   29ab4:	andeq	r0, r2, r0, lsl #9
   29ab8:	andeq	r0, r2, r8, ror #14
   29abc:	ldr	r3, [pc, #112]	; 29b34 <acl_create_entry@plt+0x248b0>
   29ac0:	push	{r4, r5, lr}
   29ac4:	add	r3, pc, r3
   29ac8:	ldr	lr, [pc, #104]	; 29b38 <acl_create_entry@plt+0x248b4>
   29acc:	mov	r4, r1
   29ad0:	ldr	ip, [r0, #268]	; 0x10c
   29ad4:	mov	r5, r2
   29ad8:	mov	r2, r4
   29adc:	sub	sp, sp, #12
   29ae0:	ldr	r4, [r3, lr]
   29ae4:	add	r0, r0, ip, lsl #2
   29ae8:	mov	r1, sp
   29aec:	ldr	r3, [r4]
   29af0:	ldr	r0, [r0, #12]
   29af4:	str	r3, [sp, #4]
   29af8:	bl	2b408 <acl_create_entry@plt+0x26184>
   29afc:	cmp	r0, #0
   29b00:	blt	29b18 <acl_create_entry@plt+0x24894>
   29b04:	ldr	r3, [sp]
   29b08:	ldrh	r2, [r3]
   29b0c:	cmp	r2, r5
   29b10:	ldreq	r0, [r3, #4]
   29b14:	mvnne	r0, #21
   29b18:	ldr	r2, [sp, #4]
   29b1c:	ldr	r3, [r4]
   29b20:	cmp	r2, r3
   29b24:	bne	29b30 <acl_create_entry@plt+0x248ac>
   29b28:	add	sp, sp, #12
   29b2c:	pop	{r4, r5, pc}
   29b30:	bl	4f6c <__stack_chk_fail@plt>
   29b34:	andeq	r1, r4, ip, lsr r1
   29b38:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   29b3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29b40:	subs	r4, r0, #0
   29b44:	sub	sp, sp, #20
   29b48:	mov	sl, r2
   29b4c:	mov	r9, r3
   29b50:	str	r1, [sp, #12]
   29b54:	beq	29d04 <acl_create_entry@plt+0x24a80>
   29b58:	ldr	r0, [r4, #8]
   29b5c:	cmp	r0, #0
   29b60:	beq	29ce4 <acl_create_entry@plt+0x24a60>
   29b64:	ldrb	r3, [r4, #468]	; 0x1d4
   29b68:	tst	r3, #1
   29b6c:	bne	29cc4 <acl_create_entry@plt+0x24a40>
   29b70:	ldr	r7, [r0]
   29b74:	add	r3, r7, #3
   29b78:	bic	r3, r3, #3
   29b7c:	cmp	r7, r3
   29b80:	bne	29ca4 <acl_create_entry@plt+0x24a20>
   29b84:	adds	fp, r2, #0
   29b88:	movne	fp, #1
   29b8c:	cmp	r9, #0
   29b90:	movne	ip, #0
   29b94:	andeq	ip, fp, #1
   29b98:	cmp	ip, #0
   29b9c:	bne	29c84 <acl_create_entry@plt+0x24a00>
   29ba0:	add	r8, r9, #7
   29ba4:	add	r2, r9, #4
   29ba8:	bic	r8, r8, #3
   29bac:	str	ip, [sp, #4]
   29bb0:	add	r8, r8, r7
   29bb4:	str	r2, [sp, #8]
   29bb8:	mov	r1, r8
   29bbc:	bl	5194 <realloc@plt>
   29bc0:	ldr	ip, [sp, #4]
   29bc4:	cmp	r0, #0
   29bc8:	beq	29c7c <acl_create_entry@plt+0x249f8>
   29bcc:	ldr	lr, [r4, #268]	; 0x10c
   29bd0:	add	r3, r0, r7
   29bd4:	str	r0, [r4, #8]
   29bd8:	cmp	lr, #0
   29bdc:	uxthne	r6, r8
   29be0:	uxthne	r5, r7
   29be4:	movne	r2, r4
   29be8:	beq	29c24 <acl_create_entry@plt+0x249a0>
   29bec:	cmp	lr, ip
   29bf0:	add	ip, ip, #1
   29bf4:	add	r2, r2, #4
   29bf8:	ldrhi	r1, [r2, #136]	; 0x88
   29bfc:	movls	r1, #0
   29c00:	ldrhi	lr, [r4, #8]
   29c04:	addhi	r1, lr, r1
   29c08:	ldrh	lr, [r1]
   29c0c:	rsb	lr, r5, lr
   29c10:	add	lr, r6, lr
   29c14:	strh	lr, [r1]
   29c18:	ldr	lr, [r4, #268]	; 0x10c
   29c1c:	cmp	lr, ip
   29c20:	bhi	29bec <acl_create_entry@plt+0x24968>
   29c24:	ldr	r2, [sp, #12]
   29c28:	cmp	fp, #0
   29c2c:	strh	r2, [r3, #2]
   29c30:	ldr	r2, [sp, #8]
   29c34:	strh	r2, [r0, r7]
   29c38:	beq	29c74 <acl_create_entry@plt+0x249f0>
   29c3c:	add	r0, r3, #4
   29c40:	mov	r1, sl
   29c44:	mov	r2, r9
   29c48:	bl	4cd8 <mempcpy@plt>
   29c4c:	ldr	r2, [r4, #8]
   29c50:	mov	r1, #0
   29c54:	add	r2, r2, r8
   29c58:	rsb	r2, r0, r2
   29c5c:	bl	4a74 <memset@plt>
   29c60:	ldr	r3, [r4, #8]
   29c64:	mov	r0, r7
   29c68:	str	r8, [r3]
   29c6c:	add	sp, sp, #20
   29c70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29c74:	add	r0, r3, #4
   29c78:	b	29c4c <acl_create_entry@plt+0x249c8>
   29c7c:	mvn	r0, #11
   29c80:	b	29c6c <acl_create_entry@plt+0x249e8>
   29c84:	ldr	r0, [pc, #152]	; 29d24 <acl_create_entry@plt+0x24aa0>
   29c88:	movw	r2, #723	; 0x2d3
   29c8c:	ldr	r1, [pc, #148]	; 29d28 <acl_create_entry@plt+0x24aa4>
   29c90:	ldr	r3, [pc, #148]	; 29d2c <acl_create_entry@plt+0x24aa8>
   29c94:	add	r0, pc, r0
   29c98:	add	r1, pc, r1
   29c9c:	add	r3, pc, r3
   29ca0:	bl	33308 <acl_create_entry@plt+0x2e084>
   29ca4:	ldr	r0, [pc, #132]	; 29d30 <acl_create_entry@plt+0x24aac>
   29ca8:	movw	r2, #722	; 0x2d2
   29cac:	ldr	r1, [pc, #128]	; 29d34 <acl_create_entry@plt+0x24ab0>
   29cb0:	ldr	r3, [pc, #128]	; 29d38 <acl_create_entry@plt+0x24ab4>
   29cb4:	add	r0, pc, r0
   29cb8:	add	r1, pc, r1
   29cbc:	add	r3, pc, r3
   29cc0:	bl	33308 <acl_create_entry@plt+0x2e084>
   29cc4:	ldr	r0, [pc, #112]	; 29d3c <acl_create_entry@plt+0x24ab8>
   29cc8:	movw	r2, #721	; 0x2d1
   29ccc:	ldr	r1, [pc, #108]	; 29d40 <acl_create_entry@plt+0x24abc>
   29cd0:	ldr	r3, [pc, #108]	; 29d44 <acl_create_entry@plt+0x24ac0>
   29cd4:	add	r0, pc, r0
   29cd8:	add	r1, pc, r1
   29cdc:	add	r3, pc, r3
   29ce0:	bl	33308 <acl_create_entry@plt+0x2e084>
   29ce4:	ldr	r0, [pc, #92]	; 29d48 <acl_create_entry@plt+0x24ac4>
   29ce8:	mov	r2, #720	; 0x2d0
   29cec:	ldr	r1, [pc, #88]	; 29d4c <acl_create_entry@plt+0x24ac8>
   29cf0:	ldr	r3, [pc, #88]	; 29d50 <acl_create_entry@plt+0x24acc>
   29cf4:	add	r0, pc, r0
   29cf8:	add	r1, pc, r1
   29cfc:	add	r3, pc, r3
   29d00:	bl	33308 <acl_create_entry@plt+0x2e084>
   29d04:	ldr	r0, [pc, #72]	; 29d54 <acl_create_entry@plt+0x24ad0>
   29d08:	movw	r2, #719	; 0x2cf
   29d0c:	ldr	r1, [pc, #68]	; 29d58 <acl_create_entry@plt+0x24ad4>
   29d10:	ldr	r3, [pc, #68]	; 29d5c <acl_create_entry@plt+0x24ad8>
   29d14:	add	r0, pc, r0
   29d18:	add	r1, pc, r1
   29d1c:	add	r3, pc, r3
   29d20:	bl	33308 <acl_create_entry@plt+0x2e084>
   29d24:	andeq	r0, r2, r8, ror #15
   29d28:	andeq	r0, r2, r0, ror r7
   29d2c:			; <UNDEFINED> instruction: 0x000206b0
   29d30:	andeq	r0, r2, r8, lsl #15
   29d34:	andeq	r0, r2, r0, asr r7
   29d38:	muleq	r2, r0, r6
   29d3c:	andeq	r0, r2, ip, asr r7
   29d40:	andeq	r0, r2, r0, lsr r7
   29d44:	andeq	r0, r2, r0, ror r6
   29d48:			; <UNDEFINED> instruction: 0x000202b4
   29d4c:	andeq	r0, r2, r0, lsl r7
   29d50:	andeq	r0, r2, r0, asr r6
   29d54:	strdeq	r8, [r1], -ip
   29d58:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   29d5c:	andeq	r0, r2, r0, lsr r6
   29d60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29d64:	sub	sp, sp, #124	; 0x7c
   29d68:	ldr	lr, [pc, #808]	; 2a098 <acl_create_entry@plt+0x24e14>
   29d6c:	subs	fp, r0, #0
   29d70:	ldr	ip, [pc, #804]	; 2a09c <acl_create_entry@plt+0x24e18>
   29d74:	mov	r5, #0
   29d78:	add	lr, pc, lr
   29d7c:	mov	sl, r2
   29d80:	mov	r7, r3
   29d84:	mov	r2, #1
   29d88:	ldr	ip, [lr, ip]
   29d8c:	mov	r3, lr
   29d90:	str	r2, [sp, #60]	; 0x3c
   29d94:	add	r2, sp, #76	; 0x4c
   29d98:	mov	r3, #40	; 0x28
   29d9c:	str	r1, [sp, #56]	; 0x38
   29da0:	str	ip, [sp, #32]
   29da4:	ldr	ip, [ip]
   29da8:	str	r5, [sp, #48]	; 0x30
   29dac:	str	r5, [sp, #52]	; 0x34
   29db0:	str	r5, [sp, #72]	; 0x48
   29db4:	str	ip, [sp, #116]	; 0x74
   29db8:	str	r2, [sp, #64]	; 0x40
   29dbc:	str	r3, [sp, #68]	; 0x44
   29dc0:	blt	2a078 <acl_create_entry@plt+0x24df4>
   29dc4:	cmp	r1, #0
   29dc8:	beq	2a058 <acl_create_entry@plt+0x24dd4>
   29dcc:	cmp	r7, #0
   29dd0:	add	r8, sp, #48	; 0x30
   29dd4:	moveq	r2, #32
   29dd8:	movne	r2, #34	; 0x22
   29ddc:	mov	r1, r8
   29de0:	bl	50b0 <recvmsg@plt>
   29de4:	subs	r9, r0, #0
   29de8:	blt	29f60 <acl_create_entry@plt+0x24cdc>
   29dec:	ldr	r3, [sp, #68]	; 0x44
   29df0:	cmp	r3, #11
   29df4:	bls	29ea4 <acl_create_entry@plt+0x24c20>
   29df8:	ldr	r4, [sp, #64]	; 0x40
   29dfc:	cmp	r4, #0
   29e00:	beq	29ea4 <acl_create_entry@plt+0x24c20>
   29e04:	ldr	r3, [pc, #660]	; 2a0a0 <acl_create_entry@plt+0x24e1c>
   29e08:	mov	ip, r5
   29e0c:	ldr	r1, [r4]
   29e10:	movw	r6, #270	; 0x10e
   29e14:	add	r3, pc, r3
   29e18:	str	r3, [sp, #36]	; 0x24
   29e1c:	ldr	r3, [pc, #640]	; 2a0a4 <acl_create_entry@plt+0x24e20>
   29e20:	add	r3, pc, r3
   29e24:	str	r3, [sp, #40]	; 0x28
   29e28:	ldr	r3, [pc, #632]	; 2a0a8 <acl_create_entry@plt+0x24e24>
   29e2c:	add	r3, pc, r3
   29e30:	str	r3, [sp, #44]	; 0x2c
   29e34:	ldr	r3, [r4, #4]
   29e38:	cmp	r3, #1
   29e3c:	beq	29ecc <acl_create_entry@plt+0x24c48>
   29e40:	cmp	r3, r6
   29e44:	beq	29f44 <acl_create_entry@plt+0x24cc0>
   29e48:	cmp	r1, #11
   29e4c:	bls	29e8c <acl_create_entry@plt+0x24c08>
   29e50:	add	r1, r1, #3
   29e54:	ldr	r0, [sp, #64]	; 0x40
   29e58:	bic	r1, r1, #3
   29e5c:	ldr	r3, [sp, #68]	; 0x44
   29e60:	add	r4, r4, r1
   29e64:	add	r2, r4, #12
   29e68:	add	r3, r0, r3
   29e6c:	cmp	r3, r2
   29e70:	bcc	29e8c <acl_create_entry@plt+0x24c08>
   29e74:	ldr	r1, [r4]
   29e78:	add	r2, r1, #3
   29e7c:	bic	r2, r2, #3
   29e80:	add	r2, r4, r2
   29e84:	cmp	r3, r2
   29e88:	bcs	29e34 <acl_create_entry@plt+0x24bb0>
   29e8c:	cmp	r5, #0
   29e90:	beq	29ea4 <acl_create_entry@plt+0x24c20>
   29e94:	cmp	ip, #0
   29e98:	mov	r0, r9
   29e9c:	strne	ip, [sl]
   29ea0:	b	29eb0 <acl_create_entry@plt+0x24c2c>
   29ea4:	cmp	r7, #0
   29ea8:	bne	29fd4 <acl_create_entry@plt+0x24d50>
   29eac:	mov	r0, #0
   29eb0:	ldr	r1, [sp, #32]
   29eb4:	ldr	r2, [sp, #116]	; 0x74
   29eb8:	ldr	r3, [r1]
   29ebc:	cmp	r2, r3
   29ec0:	bne	2a054 <acl_create_entry@plt+0x24dd0>
   29ec4:	add	sp, sp, #124	; 0x7c
   29ec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29ecc:	ldr	r2, [r4, #8]
   29ed0:	cmp	r2, #2
   29ed4:	bne	29e48 <acl_create_entry@plt+0x24bc4>
   29ed8:	cmp	r1, #24
   29edc:	bne	29e48 <acl_create_entry@plt+0x24bc4>
   29ee0:	ldr	r2, [r4, #12]
   29ee4:	cmp	r2, #0
   29ee8:	beq	2a008 <acl_create_entry@plt+0x24d84>
   29eec:	str	r1, [sp, #24]
   29ef0:	str	r2, [sp, #28]
   29ef4:	str	ip, [sp, #20]
   29ef8:	bl	342fc <acl_create_entry@plt+0x2f078>
   29efc:	ldr	r1, [sp, #24]
   29f00:	ldr	r2, [sp, #28]
   29f04:	ldr	ip, [sp, #20]
   29f08:	cmp	r0, #6
   29f0c:	ble	29e50 <acl_create_entry@plt+0x24bcc>
   29f10:	ldr	r1, [sp, #44]	; 0x2c
   29f14:	mov	r0, #7
   29f18:	ldr	lr, [sp, #40]	; 0x28
   29f1c:	movw	r3, #1457	; 0x5b1
   29f20:	str	r2, [sp, #8]
   29f24:	str	r1, [sp, #4]
   29f28:	mov	r1, #0
   29f2c:	str	lr, [sp]
   29f30:	ldr	r2, [sp, #36]	; 0x24
   29f34:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   29f38:	ldr	r1, [r4]
   29f3c:	ldr	ip, [sp, #20]
   29f40:	b	29e48 <acl_create_entry@plt+0x24bc4>
   29f44:	ldr	r3, [r4, #8]
   29f48:	cmp	r3, #3
   29f4c:	bne	29e48 <acl_create_entry@plt+0x24bc4>
   29f50:	cmp	r1, #16
   29f54:	ldreq	ip, [r4, #12]
   29f58:	bne	29e48 <acl_create_entry@plt+0x24bc4>
   29f5c:	b	29e50 <acl_create_entry@plt+0x24bcc>
   29f60:	bl	5248 <__errno_location@plt>
   29f64:	ldr	r9, [r0]
   29f68:	mov	r4, r0
   29f6c:	cmp	r9, #105	; 0x69
   29f70:	beq	29f90 <acl_create_entry@plt+0x24d0c>
   29f74:	cmp	r9, #11
   29f78:	beq	2a010 <acl_create_entry@plt+0x24d8c>
   29f7c:	cmp	r9, #4
   29f80:	cmpne	r9, #11
   29f84:	beq	29eac <acl_create_entry@plt+0x24c28>
   29f88:	rsb	r0, r9, #0
   29f8c:	b	29eb0 <acl_create_entry@plt+0x24c2c>
   29f90:	bl	342fc <acl_create_entry@plt+0x2f078>
   29f94:	cmp	r0, #6
   29f98:	ble	29f88 <acl_create_entry@plt+0x24d04>
   29f9c:	ldr	lr, [pc, #264]	; 2a0ac <acl_create_entry@plt+0x24e28>
   29fa0:	mov	r1, r5
   29fa4:	ldr	ip, [pc, #260]	; 2a0b0 <acl_create_entry@plt+0x24e2c>
   29fa8:	mov	r0, #7
   29fac:	ldr	r2, [pc, #256]	; 2a0b4 <acl_create_entry@plt+0x24e30>
   29fb0:	add	lr, pc, lr
   29fb4:	add	ip, pc, ip
   29fb8:	mov	r3, #1440	; 0x5a0
   29fbc:	add	r2, pc, r2
   29fc0:	str	lr, [sp]
   29fc4:	str	ip, [sp, #4]
   29fc8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   29fcc:	ldr	r9, [r4]
   29fd0:	b	29f7c <acl_create_entry@plt+0x24cf8>
   29fd4:	mov	r0, fp
   29fd8:	mov	r1, r8
   29fdc:	mov	r2, #0
   29fe0:	bl	50b0 <recvmsg@plt>
   29fe4:	cmp	r0, #0
   29fe8:	bge	29eac <acl_create_entry@plt+0x24c28>
   29fec:	bl	5248 <__errno_location@plt>
   29ff0:	ldr	r0, [r0]
   29ff4:	cmp	r0, #4
   29ff8:	cmpne	r0, #11
   29ffc:	rsbne	r0, r0, #0
   2a000:	bne	29eb0 <acl_create_entry@plt+0x24c2c>
   2a004:	b	29eac <acl_create_entry@plt+0x24c28>
   2a008:	mov	r5, r3
   2a00c:	b	29e50 <acl_create_entry@plt+0x24bcc>
   2a010:	bl	342fc <acl_create_entry@plt+0x2f078>
   2a014:	cmp	r0, #6
   2a018:	ble	29eac <acl_create_entry@plt+0x24c28>
   2a01c:	ldr	lr, [pc, #148]	; 2a0b8 <acl_create_entry@plt+0x24e34>
   2a020:	mov	r1, r5
   2a024:	ldr	ip, [pc, #144]	; 2a0bc <acl_create_entry@plt+0x24e38>
   2a028:	mov	r0, #7
   2a02c:	ldr	r2, [pc, #140]	; 2a0c0 <acl_create_entry@plt+0x24e3c>
   2a030:	add	lr, pc, lr
   2a034:	add	ip, pc, ip
   2a038:	movw	r3, #1442	; 0x5a2
   2a03c:	add	r2, pc, r2
   2a040:	str	lr, [sp]
   2a044:	str	ip, [sp, #4]
   2a048:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2a04c:	ldr	r9, [r4]
   2a050:	b	29f7c <acl_create_entry@plt+0x24cf8>
   2a054:	bl	4f6c <__stack_chk_fail@plt>
   2a058:	ldr	r0, [pc, #100]	; 2a0c4 <acl_create_entry@plt+0x24e40>
   2a05c:	movw	r2, #1434	; 0x59a
   2a060:	ldr	r1, [pc, #96]	; 2a0c8 <acl_create_entry@plt+0x24e44>
   2a064:	ldr	r3, [pc, #96]	; 2a0cc <acl_create_entry@plt+0x24e48>
   2a068:	add	r0, pc, r0
   2a06c:	add	r1, pc, r1
   2a070:	add	r3, pc, r3
   2a074:	bl	33308 <acl_create_entry@plt+0x2e084>
   2a078:	ldr	r0, [pc, #80]	; 2a0d0 <acl_create_entry@plt+0x24e4c>
   2a07c:	movw	r2, #1433	; 0x599
   2a080:	ldr	r1, [pc, #76]	; 2a0d4 <acl_create_entry@plt+0x24e50>
   2a084:	ldr	r3, [pc, #76]	; 2a0d8 <acl_create_entry@plt+0x24e54>
   2a088:	add	r0, pc, r0
   2a08c:	add	r1, pc, r1
   2a090:	add	r3, pc, r3
   2a094:	bl	33308 <acl_create_entry@plt+0x2e084>
   2a098:	andeq	r0, r4, r8, lsl #29
   2a09c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2a0a0:	strdeq	r0, [r2], -r4
   2a0a4:	muleq	r2, r8, r5
   2a0a8:	andeq	r0, r2, r8, lsr #13
   2a0ac:	andeq	r0, r2, r8, lsl #8
   2a0b0:	andeq	r0, r2, r4, ror #9
   2a0b4:	andeq	r0, r2, ip, asr #8
   2a0b8:	andeq	r0, r2, r8, lsl #7
   2a0bc:	andeq	r0, r2, r8, lsl #9
   2a0c0:	andeq	r0, r2, ip, asr #7
   2a0c4:	andeq	r0, r2, ip, lsr #8
   2a0c8:	muleq	r2, ip, r3
   2a0cc:	andeq	r0, r2, r8, lsr #6
   2a0d0:	andeq	r2, r2, r8, lsl r0
   2a0d4:	andeq	r0, r2, ip, ror r3
   2a0d8:	andeq	r0, r2, r8, lsl #6
   2a0dc:	push	{r4, lr}
   2a0e0:	subs	r4, r0, #0
   2a0e4:	beq	2a11c <acl_create_entry@plt+0x24e98>
   2a0e8:	mov	r1, #476	; 0x1dc
   2a0ec:	mov	r0, #1
   2a0f0:	bl	4a38 <calloc@plt>
   2a0f4:	subs	r3, r0, #0
   2a0f8:	ldrbne	r2, [r3, #468]	; 0x1d4
   2a0fc:	movne	r1, #1
   2a100:	movne	r0, #0
   2a104:	strne	r1, [r3]
   2a108:	bfcne	r2, #0, #1
   2a10c:	mvneq	r0, #11
   2a110:	strbne	r2, [r3, #468]	; 0x1d4
   2a114:	strne	r3, [r4]
   2a118:	pop	{r4, pc}
   2a11c:	ldr	r0, [pc, #32]	; 2a144 <acl_create_entry@plt+0x24ec0>
   2a120:	mov	r2, #44	; 0x2c
   2a124:	ldr	r1, [pc, #28]	; 2a148 <acl_create_entry@plt+0x24ec4>
   2a128:	ldr	r3, [pc, #28]	; 2a14c <acl_create_entry@plt+0x24ec8>
   2a12c:	add	r0, pc, r0
   2a130:	add	r1, pc, r1
   2a134:	add	r3, pc, r3
   2a138:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a13c:	mvn	r0, #21
   2a140:	pop	{r4, pc}
   2a144:	andeq	lr, r1, r4, ror r3
   2a148:	ldrdeq	r0, [r2], -r8
   2a14c:			; <UNDEFINED> instruction: 0x000201bc
   2a150:	cmp	r0, #0
   2a154:	push	{r3, lr}
   2a158:	popeq	{r3, pc}
   2a15c:	dmb	sy
   2a160:	ldrex	r3, [r0]
   2a164:	add	r3, r3, #1
   2a168:	strex	r2, r3, [r0]
   2a16c:	cmp	r2, #0
   2a170:	bne	2a160 <acl_create_entry@plt+0x24edc>
   2a174:	cmp	r3, #1
   2a178:	dmb	sy
   2a17c:	pophi	{r3, pc}
   2a180:	ldr	r0, [pc, #24]	; 2a1a0 <acl_create_entry@plt+0x24f1c>
   2a184:	movw	r2, #581	; 0x245
   2a188:	ldr	r1, [pc, #20]	; 2a1a4 <acl_create_entry@plt+0x24f20>
   2a18c:	ldr	r3, [pc, #20]	; 2a1a8 <acl_create_entry@plt+0x24f24>
   2a190:	add	r0, pc, r0
   2a194:	add	r1, pc, r1
   2a198:	add	r3, pc, r3
   2a19c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2a1a0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   2a1a4:	andeq	r0, r2, r4, ror r2
   2a1a8:	andeq	r0, r2, ip, lsr #18
   2a1ac:	push	{r4, r5, r6, lr}
   2a1b0:	subs	r6, r0, #0
   2a1b4:	beq	2a218 <acl_create_entry@plt+0x24f94>
   2a1b8:	dmb	sy
   2a1bc:	ldrex	r4, [r6]
   2a1c0:	sub	r4, r4, #1
   2a1c4:	strex	r3, r4, [r6]
   2a1c8:	cmp	r3, #0
   2a1cc:	bne	2a1bc <acl_create_entry@plt+0x24f38>
   2a1d0:	cmp	r4, #0
   2a1d4:	dmb	sy
   2a1d8:	bne	2a218 <acl_create_entry@plt+0x24f94>
   2a1dc:	ldr	r0, [r6, #8]
   2a1e0:	add	r5, r6, #272	; 0x110
   2a1e4:	bl	4b7c <free@plt>
   2a1e8:	ldr	r0, [r5, #4]!
   2a1ec:	add	r4, r4, #1
   2a1f0:	bl	4b7c <free@plt>
   2a1f4:	ldr	r3, [r6, #268]	; 0x10c
   2a1f8:	cmp	r3, r4
   2a1fc:	bcs	2a1e8 <acl_create_entry@plt+0x24f64>
   2a200:	ldr	r4, [r6, #472]	; 0x1d8
   2a204:	mov	r0, r6
   2a208:	bl	4b7c <free@plt>
   2a20c:	cmp	r4, #0
   2a210:	movne	r6, r4
   2a214:	bne	2a1b8 <acl_create_entry@plt+0x24f34>
   2a218:	mov	r0, #0
   2a21c:	pop	{r4, r5, r6, pc}
   2a220:	ldr	ip, [pc, #312]	; 2a360 <acl_create_entry@plt+0x250dc>
   2a224:	mov	r3, #0
   2a228:	push	{r4, r5, r6, r7, r8, r9, lr}
   2a22c:	add	ip, pc, ip
   2a230:	ldr	lr, [pc, #300]	; 2a364 <acl_create_entry@plt+0x250e0>
   2a234:	sub	sp, sp, #20
   2a238:	mov	r0, r3
   2a23c:	mov	r5, r1
   2a240:	add	r1, sp, #8
   2a244:	mov	r6, r2
   2a248:	ldr	r4, [ip, lr]
   2a24c:	str	r3, [sp, #4]
   2a250:	ldr	r3, [r4]
   2a254:	str	r3, [sp, #12]
   2a258:	bl	2b408 <acl_create_entry@plt+0x26184>
   2a25c:	subs	r7, r0, #0
   2a260:	blt	2a2f0 <acl_create_entry@plt+0x2506c>
   2a264:	add	r0, sp, #4
   2a268:	bl	2a0dc <acl_create_entry@plt+0x24e58>
   2a26c:	cmp	r0, #0
   2a270:	blt	2a304 <acl_create_entry@plt+0x25080>
   2a274:	ldr	r7, [sp, #8]
   2a278:	ldr	r8, [r7, #4]
   2a27c:	add	r8, r8, #19
   2a280:	bic	r8, r8, #3
   2a284:	cmp	r8, #15
   2a288:	bls	2a320 <acl_create_entry@plt+0x2509c>
   2a28c:	mov	r0, r8
   2a290:	mov	r1, #1
   2a294:	ldr	r9, [sp, #4]
   2a298:	bl	4a38 <calloc@plt>
   2a29c:	cmp	r0, #0
   2a2a0:	str	r0, [r9, #8]
   2a2a4:	beq	2a310 <acl_create_entry@plt+0x2508c>
   2a2a8:	mov	r3, #5
   2a2ac:	strh	r3, [r0, #6]
   2a2b0:	ldr	r2, [r7, #8]
   2a2b4:	mov	r7, #0
   2a2b8:	ldr	r3, [r9, #8]
   2a2bc:	str	r2, [r9, #12]
   2a2c0:	str	r8, [r3]
   2a2c4:	ldr	r3, [sp, #4]
   2a2c8:	ldr	r2, [r3, #8]
   2a2cc:	strh	r6, [r2, #4]
   2a2d0:	str	r3, [r5]
   2a2d4:	ldr	r2, [sp, #12]
   2a2d8:	mov	r0, r7
   2a2dc:	ldr	r3, [r4]
   2a2e0:	cmp	r2, r3
   2a2e4:	bne	2a31c <acl_create_entry@plt+0x25098>
   2a2e8:	add	sp, sp, #20
   2a2ec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2a2f0:	ldr	r0, [sp, #4]
   2a2f4:	cmp	r0, #0
   2a2f8:	beq	2a2d4 <acl_create_entry@plt+0x25050>
   2a2fc:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2a300:	b	2a2d4 <acl_create_entry@plt+0x25050>
   2a304:	mov	r7, r0
   2a308:	ldr	r0, [sp, #4]
   2a30c:	b	2a2f4 <acl_create_entry@plt+0x25070>
   2a310:	mov	r0, r9
   2a314:	mvn	r7, #11
   2a318:	b	2a2fc <acl_create_entry@plt+0x25078>
   2a31c:	bl	4f6c <__stack_chk_fail@plt>
   2a320:	ldr	r0, [pc, #64]	; 2a368 <acl_create_entry@plt+0x250e4>
   2a324:	mov	r2, #80	; 0x50
   2a328:	ldr	r1, [pc, #60]	; 2a36c <acl_create_entry@plt+0x250e8>
   2a32c:	ldr	r3, [pc, #60]	; 2a370 <acl_create_entry@plt+0x250ec>
   2a330:	add	r0, pc, r0
   2a334:	add	r1, pc, r1
   2a338:	add	r3, pc, r3
   2a33c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2a340:	ldr	r3, [sp, #4]
   2a344:	mov	r4, r0
   2a348:	cmp	r3, #0
   2a34c:	beq	2a358 <acl_create_entry@plt+0x250d4>
   2a350:	mov	r0, r3
   2a354:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2a358:	mov	r0, r4
   2a35c:	bl	51d0 <_Unwind_Resume@plt>
   2a360:	ldrdeq	r0, [r4], -r4
   2a364:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2a368:	andeq	r0, r2, ip, ror #6
   2a36c:	ldrdeq	r0, [r2], -r4
   2a370:	andeq	r0, r2, r4, ror r0
   2a374:	push	{r3, r4, r5, r6, r7, lr}
   2a378:	mov	r7, r0
   2a37c:	mov	r0, r2
   2a380:	mov	r4, r2
   2a384:	mov	r5, r1
   2a388:	mov	r6, r3
   2a38c:	bl	274c8 <acl_create_entry@plt+0x22244>
   2a390:	cmp	r0, #0
   2a394:	beq	2a3f8 <acl_create_entry@plt+0x25174>
   2a398:	cmp	r6, #0
   2a39c:	cmple	r4, #17
   2a3a0:	beq	2a448 <acl_create_entry@plt+0x251c4>
   2a3a4:	cmp	r5, #0
   2a3a8:	beq	2a420 <acl_create_entry@plt+0x2519c>
   2a3ac:	mov	r0, r7
   2a3b0:	mov	r1, r5
   2a3b4:	mov	r2, r4
   2a3b8:	bl	2a220 <acl_create_entry@plt+0x24f9c>
   2a3bc:	cmp	r0, #0
   2a3c0:	poplt	{r3, r4, r5, r6, r7, pc}
   2a3c4:	cmp	r4, #16
   2a3c8:	ldreq	r3, [r5]
   2a3cc:	ldreq	r3, [r3, #8]
   2a3d0:	ldrheq	r2, [r3, #6]
   2a3d4:	orreq	r2, r2, #1536	; 0x600
   2a3d8:	strheq	r2, [r3, #6]
   2a3dc:	mov	r2, #0
   2a3e0:	ldr	r3, [r5]
   2a3e4:	mov	r0, r2
   2a3e8:	ldr	r3, [r3, #8]
   2a3ec:	str	r6, [r3, #20]
   2a3f0:	strb	r2, [r3, #16]
   2a3f4:	pop	{r3, r4, r5, r6, r7, pc}
   2a3f8:	ldr	r0, [pc, #112]	; 2a470 <acl_create_entry@plt+0x251ec>
   2a3fc:	movw	r2, #377	; 0x179
   2a400:	ldr	r1, [pc, #108]	; 2a474 <acl_create_entry@plt+0x251f0>
   2a404:	ldr	r3, [pc, #108]	; 2a478 <acl_create_entry@plt+0x251f4>
   2a408:	add	r0, pc, r0
   2a40c:	add	r1, pc, r1
   2a410:	add	r3, pc, r3
   2a414:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a418:	mvn	r0, #21
   2a41c:	pop	{r3, r4, r5, r6, r7, pc}
   2a420:	ldr	r0, [pc, #84]	; 2a47c <acl_create_entry@plt+0x251f8>
   2a424:	movw	r2, #379	; 0x17b
   2a428:	ldr	r1, [pc, #80]	; 2a480 <acl_create_entry@plt+0x251fc>
   2a42c:	ldr	r3, [pc, #80]	; 2a484 <acl_create_entry@plt+0x25200>
   2a430:	add	r0, pc, r0
   2a434:	add	r1, pc, r1
   2a438:	add	r3, pc, r3
   2a43c:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a440:	mvn	r0, #21
   2a444:	pop	{r3, r4, r5, r6, r7, pc}
   2a448:	ldr	r0, [pc, #56]	; 2a488 <acl_create_entry@plt+0x25204>
   2a44c:	movw	r2, #378	; 0x17a
   2a450:	ldr	r1, [pc, #52]	; 2a48c <acl_create_entry@plt+0x25208>
   2a454:	ldr	r3, [pc, #52]	; 2a490 <acl_create_entry@plt+0x2520c>
   2a458:	add	r0, pc, r0
   2a45c:	add	r1, pc, r1
   2a460:	add	r3, pc, r3
   2a464:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a468:	mvn	r0, #21
   2a46c:	pop	{r3, r4, r5, r6, r7, pc}
   2a470:			; <UNDEFINED> instruction: 0x000203bc
   2a474:	strdeq	pc, [r1], -ip
   2a478:	muleq	r1, r4, lr
   2a47c:	andeq	lr, r1, r0, ror r0
   2a480:	ldrdeq	pc, [r1], -r4
   2a484:	andeq	pc, r1, ip, ror #28
   2a488:	muleq	r2, r4, r3
   2a48c:	andeq	pc, r1, ip, lsr #31
   2a490:	andeq	pc, r1, r4, asr #28
   2a494:	push	{r3, r4, r5, r6, r7, lr}
   2a498:	subs	r5, r0, #0
   2a49c:	mov	r4, r2
   2a4a0:	mov	r7, r1
   2a4a4:	beq	2a544 <acl_create_entry@plt+0x252c0>
   2a4a8:	ldrb	r3, [r5, #468]	; 0x1d4
   2a4ac:	tst	r3, #1
   2a4b0:	bne	2a51c <acl_create_entry@plt+0x25298>
   2a4b4:	cmp	r2, #0
   2a4b8:	beq	2a56c <acl_create_entry@plt+0x252e8>
   2a4bc:	mov	r2, #6
   2a4c0:	bl	29abc <acl_create_entry@plt+0x24838>
   2a4c4:	subs	r6, r0, #0
   2a4c8:	blt	2a514 <acl_create_entry@plt+0x25290>
   2a4cc:	mov	r0, r4
   2a4d0:	bne	2a4f8 <acl_create_entry@plt+0x25274>
   2a4d4:	bl	4ce4 <strlen@plt>
   2a4d8:	mov	r3, r0
   2a4dc:	mov	r0, r5
   2a4e0:	mov	r1, r7
   2a4e4:	mov	r2, r4
   2a4e8:	add	r3, r3, #1
   2a4ec:	bl	29b3c <acl_create_entry@plt+0x248b8>
   2a4f0:	and	r0, r0, r0, asr #31
   2a4f4:	pop	{r3, r4, r5, r6, r7, pc}
   2a4f8:	add	r1, r6, #1
   2a4fc:	bl	4fa8 <strnlen@plt>
   2a500:	cmp	r6, r0
   2a504:	mov	r3, r0
   2a508:	bcs	2a4dc <acl_create_entry@plt+0x25258>
   2a50c:	mvn	r0, #21
   2a510:	pop	{r3, r4, r5, r6, r7, pc}
   2a514:	mov	r0, r6
   2a518:	pop	{r3, r4, r5, r6, r7, pc}
   2a51c:	ldr	r0, [pc, #112]	; 2a594 <acl_create_entry@plt+0x25310>
   2a520:	movw	r2, #790	; 0x316
   2a524:	ldr	r1, [pc, #108]	; 2a598 <acl_create_entry@plt+0x25314>
   2a528:	ldr	r3, [pc, #108]	; 2a59c <acl_create_entry@plt+0x25318>
   2a52c:	add	r0, pc, r0
   2a530:	add	r1, pc, r1
   2a534:	add	r3, pc, r3
   2a538:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a53c:	mvn	r0, #0
   2a540:	pop	{r3, r4, r5, r6, r7, pc}
   2a544:	ldr	r0, [pc, #84]	; 2a5a0 <acl_create_entry@plt+0x2531c>
   2a548:	movw	r2, #789	; 0x315
   2a54c:	ldr	r1, [pc, #80]	; 2a5a4 <acl_create_entry@plt+0x25320>
   2a550:	ldr	r3, [pc, #80]	; 2a5a8 <acl_create_entry@plt+0x25324>
   2a554:	add	r0, pc, r0
   2a558:	add	r1, pc, r1
   2a55c:	add	r3, pc, r3
   2a560:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a564:	mvn	r0, #21
   2a568:	pop	{r3, r4, r5, r6, r7, pc}
   2a56c:	ldr	r0, [pc, #56]	; 2a5ac <acl_create_entry@plt+0x25328>
   2a570:	movw	r2, #791	; 0x317
   2a574:	ldr	r1, [pc, #52]	; 2a5b0 <acl_create_entry@plt+0x2532c>
   2a578:	ldr	r3, [pc, #52]	; 2a5b4 <acl_create_entry@plt+0x25330>
   2a57c:	add	r0, pc, r0
   2a580:	add	r1, pc, r1
   2a584:	add	r3, pc, r3
   2a588:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a58c:	mvn	r0, #21
   2a590:	pop	{r3, r4, r5, r6, r7, pc}
   2a594:	andeq	pc, r1, r4, lsl #30
   2a598:	ldrdeq	pc, [r1], -r8
   2a59c:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
   2a5a0:			; <UNDEFINED> instruction: 0x000185bc
   2a5a4:			; <UNDEFINED> instruction: 0x0001feb0
   2a5a8:	andeq	pc, r1, ip, lsl #26
   2a5ac:	andeq	sl, r1, r4, lsr #10
   2a5b0:	andeq	pc, r1, r8, lsl #29
   2a5b4:	andeq	pc, r1, r4, ror #25
   2a5b8:	push	{r4, r5, lr}
   2a5bc:	subs	r4, r0, #0
   2a5c0:	sub	sp, sp, #12
   2a5c4:	mov	r5, r1
   2a5c8:	str	r2, [sp, #4]
   2a5cc:	beq	2a60c <acl_create_entry@plt+0x25388>
   2a5d0:	ldrb	r3, [r4, #468]	; 0x1d4
   2a5d4:	tst	r3, #1
   2a5d8:	bne	2a634 <acl_create_entry@plt+0x253b0>
   2a5dc:	mov	r2, #4
   2a5e0:	bl	29abc <acl_create_entry@plt+0x24838>
   2a5e4:	cmp	r0, #0
   2a5e8:	blt	2a604 <acl_create_entry@plt+0x25380>
   2a5ec:	mov	r0, r4
   2a5f0:	mov	r1, r5
   2a5f4:	add	r2, sp, #4
   2a5f8:	mov	r3, #4
   2a5fc:	bl	29b3c <acl_create_entry@plt+0x248b8>
   2a600:	and	r0, r0, r0, asr #31
   2a604:	add	sp, sp, #12
   2a608:	pop	{r4, r5, pc}
   2a60c:	ldr	r0, [pc, #72]	; 2a65c <acl_create_entry@plt+0x253d8>
   2a610:	movw	r2, #851	; 0x353
   2a614:	ldr	r1, [pc, #68]	; 2a660 <acl_create_entry@plt+0x253dc>
   2a618:	ldr	r3, [pc, #68]	; 2a664 <acl_create_entry@plt+0x253e0>
   2a61c:	add	r0, pc, r0
   2a620:	add	r1, pc, r1
   2a624:	add	r3, pc, r3
   2a628:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a62c:	mvn	r0, #21
   2a630:	b	2a604 <acl_create_entry@plt+0x25380>
   2a634:	ldr	r0, [pc, #44]	; 2a668 <acl_create_entry@plt+0x253e4>
   2a638:	mov	r2, #852	; 0x354
   2a63c:	ldr	r1, [pc, #40]	; 2a66c <acl_create_entry@plt+0x253e8>
   2a640:	ldr	r3, [pc, #40]	; 2a670 <acl_create_entry@plt+0x253ec>
   2a644:	add	r0, pc, r0
   2a648:	add	r1, pc, r1
   2a64c:	add	r3, pc, r3
   2a650:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a654:	mvn	r0, #0
   2a658:	b	2a604 <acl_create_entry@plt+0x25380>
   2a65c:	strdeq	r8, [r1], -r4
   2a660:	andeq	pc, r1, r8, ror #27
   2a664:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
   2a668:	andeq	pc, r1, ip, ror #27
   2a66c:	andeq	pc, r1, r0, asr #27
   2a670:	andeq	pc, r1, ip, lsl #26
   2a674:	push	{r4, r5, r6, lr}
   2a678:	subs	r5, r0, #0
   2a67c:	mov	r4, r2
   2a680:	mov	r6, r1
   2a684:	beq	2a6c8 <acl_create_entry@plt+0x25444>
   2a688:	ldrb	r3, [r5, #468]	; 0x1d4
   2a68c:	tst	r3, #1
   2a690:	bne	2a718 <acl_create_entry@plt+0x25494>
   2a694:	cmp	r2, #0
   2a698:	beq	2a6f0 <acl_create_entry@plt+0x2546c>
   2a69c:	mov	r2, #8
   2a6a0:	bl	29abc <acl_create_entry@plt+0x24838>
   2a6a4:	cmp	r0, #0
   2a6a8:	poplt	{r4, r5, r6, pc}
   2a6ac:	mov	r0, r5
   2a6b0:	mov	r1, r6
   2a6b4:	mov	r2, r4
   2a6b8:	mov	r3, #6
   2a6bc:	bl	29b3c <acl_create_entry@plt+0x248b8>
   2a6c0:	and	r0, r0, r0, asr #31
   2a6c4:	pop	{r4, r5, r6, pc}
   2a6c8:	ldr	r0, [pc, #112]	; 2a740 <acl_create_entry@plt+0x254bc>
   2a6cc:	mov	r2, #904	; 0x388
   2a6d0:	ldr	r1, [pc, #108]	; 2a744 <acl_create_entry@plt+0x254c0>
   2a6d4:	ldr	r3, [pc, #108]	; 2a748 <acl_create_entry@plt+0x254c4>
   2a6d8:	add	r0, pc, r0
   2a6dc:	add	r1, pc, r1
   2a6e0:	add	r3, pc, r3
   2a6e4:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a6e8:	mvn	r0, #21
   2a6ec:	pop	{r4, r5, r6, pc}
   2a6f0:	ldr	r0, [pc, #84]	; 2a74c <acl_create_entry@plt+0x254c8>
   2a6f4:	movw	r2, #906	; 0x38a
   2a6f8:	ldr	r1, [pc, #80]	; 2a750 <acl_create_entry@plt+0x254cc>
   2a6fc:	ldr	r3, [pc, #80]	; 2a754 <acl_create_entry@plt+0x254d0>
   2a700:	add	r0, pc, r0
   2a704:	add	r1, pc, r1
   2a708:	add	r3, pc, r3
   2a70c:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a710:	mvn	r0, #21
   2a714:	pop	{r4, r5, r6, pc}
   2a718:	ldr	r0, [pc, #56]	; 2a758 <acl_create_entry@plt+0x254d4>
   2a71c:	movw	r2, #905	; 0x389
   2a720:	ldr	r1, [pc, #52]	; 2a75c <acl_create_entry@plt+0x254d8>
   2a724:	ldr	r3, [pc, #52]	; 2a760 <acl_create_entry@plt+0x254dc>
   2a728:	add	r0, pc, r0
   2a72c:	add	r1, pc, r1
   2a730:	add	r3, pc, r3
   2a734:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a738:	mvn	r0, #0
   2a73c:	pop	{r4, r5, r6, pc}
   2a740:	andeq	r8, r1, r8, lsr r4
   2a744:	andeq	pc, r1, ip, lsr #26
   2a748:	muleq	r1, r4, ip
   2a74c:	andeq	sl, r1, r0, lsr #7
   2a750:	andeq	pc, r1, r4, lsl #26
   2a754:	andeq	pc, r1, ip, ror #24
   2a758:	andeq	pc, r1, r8, lsl #26
   2a75c:	ldrdeq	pc, [r1], -ip
   2a760:	andeq	pc, r1, r4, asr #24
   2a764:	cmp	r0, #0
   2a768:	push	{r3, lr}
   2a76c:	beq	2a784 <acl_create_entry@plt+0x25500>
   2a770:	ldr	r3, [r0, #8]
   2a774:	cmp	r3, #0
   2a778:	beq	2a7a4 <acl_create_entry@plt+0x25520>
   2a77c:	ldr	r0, [r3, #8]
   2a780:	pop	{r3, pc}
   2a784:	ldr	r0, [pc, #56]	; 2a7c4 <acl_create_entry@plt+0x25540>
   2a788:	movw	r2, #1335	; 0x537
   2a78c:	ldr	r1, [pc, #52]	; 2a7c8 <acl_create_entry@plt+0x25544>
   2a790:	ldr	r3, [pc, #52]	; 2a7cc <acl_create_entry@plt+0x25548>
   2a794:	add	r0, pc, r0
   2a798:	add	r1, pc, r1
   2a79c:	add	r3, pc, r3
   2a7a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2a7a4:	ldr	r0, [pc, #36]	; 2a7d0 <acl_create_entry@plt+0x2554c>
   2a7a8:	movw	r2, #1336	; 0x538
   2a7ac:	ldr	r1, [pc, #32]	; 2a7d4 <acl_create_entry@plt+0x25550>
   2a7b0:	ldr	r3, [pc, #32]	; 2a7d8 <acl_create_entry@plt+0x25554>
   2a7b4:	add	r0, pc, r0
   2a7b8:	add	r1, pc, r1
   2a7bc:	add	r3, pc, r3
   2a7c0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2a7c4:	andeq	r8, r1, ip, ror r3
   2a7c8:	andeq	pc, r1, r0, ror ip	; <UNPREDICTABLE>
   2a7cc:	andeq	pc, r1, ip, lsr fp	; <UNPREDICTABLE>
   2a7d0:	strdeq	pc, [r1], -r4
   2a7d4:	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
   2a7d8:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
   2a7dc:	push	{r4, lr}
   2a7e0:	subs	r4, r0, #0
   2a7e4:	beq	2a808 <acl_create_entry@plt+0x25584>
   2a7e8:	ldr	r4, [r4, #8]
   2a7ec:	cmp	r4, #0
   2a7f0:	beq	2a830 <acl_create_entry@plt+0x255ac>
   2a7f4:	ldrh	r0, [r4, #4]
   2a7f8:	subs	r3, r0, #2
   2a7fc:	rsbs	r0, r3, #0
   2a800:	adcs	r0, r0, r3
   2a804:	pop	{r4, pc}
   2a808:	ldr	r0, [pc, #72]	; 2a858 <acl_create_entry@plt+0x255d4>
   2a80c:	movw	r2, #1342	; 0x53e
   2a810:	ldr	r1, [pc, #68]	; 2a85c <acl_create_entry@plt+0x255d8>
   2a814:	ldr	r3, [pc, #68]	; 2a860 <acl_create_entry@plt+0x255dc>
   2a818:	add	r0, pc, r0
   2a81c:	add	r1, pc, r1
   2a820:	add	r3, pc, r3
   2a824:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a828:	mov	r0, r4
   2a82c:	pop	{r4, pc}
   2a830:	ldr	r0, [pc, #44]	; 2a864 <acl_create_entry@plt+0x255e0>
   2a834:	movw	r2, #1343	; 0x53f
   2a838:	ldr	r1, [pc, #40]	; 2a868 <acl_create_entry@plt+0x255e4>
   2a83c:	ldr	r3, [pc, #40]	; 2a86c <acl_create_entry@plt+0x255e8>
   2a840:	add	r0, pc, r0
   2a844:	add	r1, pc, r1
   2a848:	add	r3, pc, r3
   2a84c:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a850:	mov	r0, r4
   2a854:	pop	{r4, pc}
   2a858:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   2a85c:	andeq	pc, r1, ip, ror #23
   2a860:	andeq	pc, r1, r8, ror #20
   2a864:	andeq	pc, r1, r8, ror #14
   2a868:	andeq	pc, r1, r4, asr #23
   2a86c:	andeq	pc, r1, r0, asr #20
   2a870:	push	{r4, lr}
   2a874:	subs	r4, r0, #0
   2a878:	beq	2a89c <acl_create_entry@plt+0x25618>
   2a87c:	ldr	r3, [r4, #8]
   2a880:	cmp	r3, #0
   2a884:	beq	2a8c4 <acl_create_entry@plt+0x25640>
   2a888:	bl	2a7dc <acl_create_entry@plt+0x25558>
   2a88c:	cmp	r0, #0
   2a890:	ldrne	r3, [r4, #8]
   2a894:	ldrne	r0, [r3, #16]
   2a898:	pop	{r4, pc}
   2a89c:	ldr	r0, [pc, #72]	; 2a8ec <acl_create_entry@plt+0x25668>
   2a8a0:	movw	r2, #1351	; 0x547
   2a8a4:	ldr	r1, [pc, #68]	; 2a8f0 <acl_create_entry@plt+0x2566c>
   2a8a8:	ldr	r3, [pc, #68]	; 2a8f4 <acl_create_entry@plt+0x25670>
   2a8ac:	add	r0, pc, r0
   2a8b0:	add	r1, pc, r1
   2a8b4:	add	r3, pc, r3
   2a8b8:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a8bc:	mvn	r0, #21
   2a8c0:	pop	{r4, pc}
   2a8c4:	ldr	r0, [pc, #44]	; 2a8f8 <acl_create_entry@plt+0x25674>
   2a8c8:	movw	r2, #1352	; 0x548
   2a8cc:	ldr	r1, [pc, #40]	; 2a8fc <acl_create_entry@plt+0x25678>
   2a8d0:	ldr	r3, [pc, #40]	; 2a900 <acl_create_entry@plt+0x2567c>
   2a8d4:	add	r0, pc, r0
   2a8d8:	add	r1, pc, r1
   2a8dc:	add	r3, pc, r3
   2a8e0:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2a8e4:	mvn	r0, #21
   2a8e8:	pop	{r4, pc}
   2a8ec:	andeq	r8, r1, r4, ror #4
   2a8f0:	andeq	pc, r1, r8, asr fp	; <UNPREDICTABLE>
   2a8f4:	andeq	pc, r1, r4, ror #20
   2a8f8:	ldrdeq	pc, [r1], -r4
   2a8fc:	andeq	pc, r1, r0, lsr fp	; <UNPREDICTABLE>
   2a900:	andeq	pc, r1, ip, lsr sl	; <UNPREDICTABLE>
   2a904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a908:	add	r6, r3, #1
   2a90c:	sub	sp, sp, #20
   2a910:	mov	fp, r0
   2a914:	mov	r9, r1
   2a918:	mov	r0, r6
   2a91c:	mov	r1, #4
   2a920:	mov	r7, r3
   2a924:	mov	sl, r2
   2a928:	ldr	r4, [sp, #56]	; 0x38
   2a92c:	ldr	r5, [sp, #60]	; 0x3c
   2a930:	bl	4a38 <calloc@plt>
   2a934:	subs	r8, r0, #0
   2a938:	beq	2aa18 <acl_create_entry@plt+0x25794>
   2a93c:	cmp	r5, #3
   2a940:	strh	r6, [sl]
   2a944:	bls	2aa08 <acl_create_entry@plt+0x25784>
   2a948:	ldrh	r3, [r4]
   2a94c:	cmp	r3, #3
   2a950:	bls	2aa08 <acl_create_entry@plt+0x25784>
   2a954:	cmp	r5, r3
   2a958:	bcc	2aa08 <acl_create_entry@plt+0x25784>
   2a95c:	ldr	r3, [pc, #188]	; 2aa20 <acl_create_entry@plt+0x2579c>
   2a960:	ldr	sl, [pc, #188]	; 2aa24 <acl_create_entry@plt+0x257a0>
   2a964:	add	r3, pc, r3
   2a968:	str	r3, [sp, #8]
   2a96c:	ldr	r3, [pc, #180]	; 2aa28 <acl_create_entry@plt+0x257a4>
   2a970:	add	sl, pc, sl
   2a974:	add	r3, pc, r3
   2a978:	str	r3, [sp, #12]
   2a97c:	b	2a9bc <acl_create_entry@plt+0x25738>
   2a980:	ldr	r3, [fp, #8]
   2a984:	rsb	r3, r3, r4
   2a988:	str	r3, [r8, r6, lsl #2]
   2a98c:	ldrh	r3, [r4]
   2a990:	add	r3, r3, #3
   2a994:	bic	r3, r3, #3
   2a998:	rsb	r5, r3, r5
   2a99c:	add	r4, r4, r3
   2a9a0:	cmp	r5, #3
   2a9a4:	bls	2aa08 <acl_create_entry@plt+0x25784>
   2a9a8:	ldrh	r3, [r4]
   2a9ac:	cmp	r3, #3
   2a9b0:	bls	2aa08 <acl_create_entry@plt+0x25784>
   2a9b4:	cmp	r3, r5
   2a9b8:	bhi	2aa08 <acl_create_entry@plt+0x25784>
   2a9bc:	ldrh	r6, [r4, #2]
   2a9c0:	ubfx	r6, r6, #0, #14
   2a9c4:	cmp	r7, r6
   2a9c8:	blt	2a98c <acl_create_entry@plt+0x25708>
   2a9cc:	ldr	r3, [r8, r6, lsl #2]
   2a9d0:	cmp	r3, #0
   2a9d4:	beq	2a980 <acl_create_entry@plt+0x256fc>
   2a9d8:	bl	342fc <acl_create_entry@plt+0x2f078>
   2a9dc:	cmp	r0, #6
   2a9e0:	ble	2a980 <acl_create_entry@plt+0x256fc>
   2a9e4:	ldr	r3, [sp, #12]
   2a9e8:	mov	r1, #0
   2a9ec:	str	sl, [sp]
   2a9f0:	mov	r0, #7
   2a9f4:	ldr	r2, [sp, #8]
   2a9f8:	str	r3, [sp, #4]
   2a9fc:	movw	r3, #1387	; 0x56b
   2aa00:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2aa04:	b	2a980 <acl_create_entry@plt+0x256fc>
   2aa08:	mov	r0, #0
   2aa0c:	str	r8, [r9]
   2aa10:	add	sp, sp, #20
   2aa14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa18:	mvn	r0, #11
   2aa1c:	b	2aa10 <acl_create_entry@plt+0x2578c>
   2aa20:	andeq	pc, r1, r4, lsr #21
   2aa24:	muleq	r1, r4, r9
   2aa28:	andeq	r0, r2, ip
   2aa2c:	ldr	r3, [pc, #264]	; 2ab3c <acl_create_entry@plt+0x258b8>
   2aa30:	cmp	r0, #0
   2aa34:	ldr	r2, [pc, #260]	; 2ab40 <acl_create_entry@plt+0x258bc>
   2aa38:	mov	ip, #16
   2aa3c:	add	r3, pc, r3
   2aa40:	push	{r4, r5, lr}
   2aa44:	sub	sp, sp, #36	; 0x24
   2aa48:	ldr	r5, [r3, r2]
   2aa4c:	mov	r4, #0
   2aa50:	str	r4, [sp, #12]
   2aa54:	str	r4, [sp, #16]
   2aa58:	ldr	r3, [r5]
   2aa5c:	str	r4, [sp, #20]
   2aa60:	str	r4, [sp, #24]
   2aa64:	str	r3, [sp, #28]
   2aa68:	strh	ip, [sp, #12]
   2aa6c:	beq	2ab1c <acl_create_entry@plt+0x25898>
   2aa70:	cmp	r1, #0
   2aa74:	beq	2aafc <acl_create_entry@plt+0x25878>
   2aa78:	ldr	r3, [r1, #8]
   2aa7c:	cmp	r3, #0
   2aa80:	beq	2aadc <acl_create_entry@plt+0x25858>
   2aa84:	ldr	r2, [r3]
   2aa88:	mov	r1, r3
   2aa8c:	ldr	r0, [r0, #4]
   2aa90:	mov	r3, r4
   2aa94:	str	ip, [sp, #4]
   2aa98:	add	ip, sp, #12
   2aa9c:	str	ip, [sp]
   2aaa0:	bl	4a50 <sendto@plt>
   2aaa4:	cmp	r0, #0
   2aaa8:	bge	2aac0 <acl_create_entry@plt+0x2583c>
   2aaac:	bl	5248 <__errno_location@plt>
   2aab0:	ldr	r0, [r0]
   2aab4:	cmp	r0, #11
   2aab8:	rsbne	r0, r0, #0
   2aabc:	moveq	r0, r4
   2aac0:	ldr	r2, [sp, #28]
   2aac4:	ldr	r3, [r5]
   2aac8:	cmp	r2, r3
   2aacc:	bne	2aad8 <acl_create_entry@plt+0x25854>
   2aad0:	add	sp, sp, #36	; 0x24
   2aad4:	pop	{r4, r5, pc}
   2aad8:	bl	4f6c <__stack_chk_fail@plt>
   2aadc:	ldr	r0, [pc, #96]	; 2ab44 <acl_create_entry@plt+0x258c0>
   2aae0:	movw	r2, #1409	; 0x581
   2aae4:	ldr	r1, [pc, #92]	; 2ab48 <acl_create_entry@plt+0x258c4>
   2aae8:	ldr	r3, [pc, #92]	; 2ab4c <acl_create_entry@plt+0x258c8>
   2aaec:	add	r0, pc, r0
   2aaf0:	add	r1, pc, r1
   2aaf4:	add	r3, pc, r3
   2aaf8:	bl	33308 <acl_create_entry@plt+0x2e084>
   2aafc:	ldr	r0, [pc, #76]	; 2ab50 <acl_create_entry@plt+0x258cc>
   2ab00:	mov	r2, #1408	; 0x580
   2ab04:	ldr	r1, [pc, #72]	; 2ab54 <acl_create_entry@plt+0x258d0>
   2ab08:	ldr	r3, [pc, #72]	; 2ab58 <acl_create_entry@plt+0x258d4>
   2ab0c:	add	r0, pc, r0
   2ab10:	add	r1, pc, r1
   2ab14:	add	r3, pc, r3
   2ab18:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ab1c:	ldr	r0, [pc, #56]	; 2ab5c <acl_create_entry@plt+0x258d8>
   2ab20:	movw	r2, #1407	; 0x57f
   2ab24:	ldr	r1, [pc, #52]	; 2ab60 <acl_create_entry@plt+0x258dc>
   2ab28:	ldr	r3, [pc, #52]	; 2ab64 <acl_create_entry@plt+0x258e0>
   2ab2c:	add	r0, pc, r0
   2ab30:	add	r1, pc, r1
   2ab34:	add	r3, pc, r3
   2ab38:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ab3c:	andeq	r0, r4, r4, asr #3
   2ab40:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2ab44:			; <UNDEFINED> instruction: 0x0001f4bc
   2ab48:	andeq	pc, r1, r8, lsl r9	; <UNPREDICTABLE>
   2ab4c:	andeq	pc, r1, ip, asr #15
   2ab50:	andeq	r8, r1, r4
   2ab54:	strdeq	pc, [r1], -r8
   2ab58:	andeq	pc, r1, ip, lsr #15
   2ab5c:	andeq	r0, r2, r8, asr r6
   2ab60:	ldrdeq	pc, [r1], -r8
   2ab64:	andeq	pc, r1, ip, lsl #15
   2ab68:	cmp	r0, #0
   2ab6c:	push	{r3, lr}
   2ab70:	beq	2aba8 <acl_create_entry@plt+0x25924>
   2ab74:	ldrb	r3, [r0, #468]	; 0x1d4
   2ab78:	tst	r3, #1
   2ab7c:	orreq	r3, r3, #1
   2ab80:	strbeq	r3, [r0, #468]	; 0x1d4
   2ab84:	popeq	{r3, pc}
   2ab88:	ldr	r0, [pc, #56]	; 2abc8 <acl_create_entry@plt+0x25944>
   2ab8c:	movw	r2, #1694	; 0x69e
   2ab90:	ldr	r1, [pc, #52]	; 2abcc <acl_create_entry@plt+0x25948>
   2ab94:	ldr	r3, [pc, #52]	; 2abd0 <acl_create_entry@plt+0x2594c>
   2ab98:	add	r0, pc, r0
   2ab9c:	add	r1, pc, r1
   2aba0:	add	r3, pc, r3
   2aba4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2aba8:	ldr	r0, [pc, #36]	; 2abd4 <acl_create_entry@plt+0x25950>
   2abac:	movw	r2, #1693	; 0x69d
   2abb0:	ldr	r1, [pc, #32]	; 2abd8 <acl_create_entry@plt+0x25954>
   2abb4:	ldr	r3, [pc, #32]	; 2abdc <acl_create_entry@plt+0x25958>
   2abb8:	add	r0, pc, r0
   2abbc:	add	r1, pc, r1
   2abc0:	add	r3, pc, r3
   2abc4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2abc8:	muleq	r1, r8, r8
   2abcc:	andeq	pc, r1, ip, ror #16
   2abd0:	andeq	pc, r1, r0, asr #16
   2abd4:	andeq	r7, r1, r8, asr pc
   2abd8:	andeq	pc, r1, ip, asr #16
   2abdc:	andeq	pc, r1, r0, lsr #16
   2abe0:	ldr	r3, [pc, #428]	; 2ad94 <acl_create_entry@plt+0x25b10>
   2abe4:	ldr	r2, [pc, #428]	; 2ad98 <acl_create_entry@plt+0x25b14>
   2abe8:	add	r3, pc, r3
   2abec:	push	{r4, r5, r6, r7, r8, r9, lr}
   2abf0:	subs	r8, r0, #0
   2abf4:	ldr	r9, [r3, r2]
   2abf8:	sub	sp, sp, #20
   2abfc:	ldr	r3, [r9]
   2ac00:	str	r3, [sp, #12]
   2ac04:	beq	2ad48 <acl_create_entry@plt+0x25ac4>
   2ac08:	ldrb	r3, [r8, #468]	; 0x1d4
   2ac0c:	tst	r3, #1
   2ac10:	beq	2ac88 <acl_create_entry@plt+0x25a04>
   2ac14:	ldr	r3, [r8, #268]	; 0x10c
   2ac18:	cmp	r3, #0
   2ac1c:	addne	r7, r8, #404	; 0x194
   2ac20:	movne	r4, r8
   2ac24:	movne	r6, #1
   2ac28:	movne	r5, #0
   2ac2c:	beq	2ac58 <acl_create_entry@plt+0x259d4>
   2ac30:	ldr	r0, [r4, #280]	; 0x118
   2ac34:	add	r6, r6, #1
   2ac38:	bl	4b7c <free@plt>
   2ac3c:	str	r5, [r4, #280]	; 0x118
   2ac40:	strh	r5, [r7, #2]!
   2ac44:	add	r4, r4, #4
   2ac48:	str	r5, [r4, #12]
   2ac4c:	ldr	r3, [r8, #268]	; 0x10c
   2ac50:	cmp	r3, r6
   2ac54:	bcs	2ac30 <acl_create_entry@plt+0x259ac>
   2ac58:	ldr	r0, [r8, #276]	; 0x114
   2ac5c:	mov	r3, #0
   2ac60:	str	r3, [r8, #268]	; 0x10c
   2ac64:	cmp	r0, r3
   2ac68:	beq	2ac90 <acl_create_entry@plt+0x25a0c>
   2ac6c:	mov	r0, #0
   2ac70:	ldr	r2, [sp, #12]
   2ac74:	ldr	r3, [r9]
   2ac78:	cmp	r2, r3
   2ac7c:	bne	2ad70 <acl_create_entry@plt+0x25aec>
   2ac80:	add	sp, sp, #20
   2ac84:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2ac88:	bl	2ab68 <acl_create_entry@plt+0x258e4>
   2ac8c:	b	2ac14 <acl_create_entry@plt+0x25990>
   2ac90:	ldr	r3, [r8, #8]
   2ac94:	cmp	r3, #0
   2ac98:	beq	2ad74 <acl_create_entry@plt+0x25af0>
   2ac9c:	ldrh	r2, [r3, #4]
   2aca0:	add	r1, sp, #8
   2aca4:	bl	2b408 <acl_create_entry@plt+0x26184>
   2aca8:	cmp	r0, #0
   2acac:	blt	2ac70 <acl_create_entry@plt+0x259ec>
   2acb0:	ldr	r3, [sp, #8]
   2acb4:	ldrh	r2, [r3]
   2acb8:	cmp	r2, #10
   2acbc:	bne	2ac6c <acl_create_entry@plt+0x259e8>
   2acc0:	ldr	r2, [r3, #8]
   2acc4:	cmp	r2, #0
   2acc8:	beq	2ad28 <acl_create_entry@plt+0x25aa4>
   2accc:	str	r2, [r8, #12]
   2acd0:	mov	r0, r8
   2acd4:	ldr	lr, [r3, #4]
   2acd8:	ldr	r1, [r8, #8]
   2acdc:	add	r4, lr, #3
   2ace0:	ldr	ip, [r8, #268]	; 0x10c
   2ace4:	bic	r4, r4, #3
   2ace8:	ldrh	r3, [r2]
   2acec:	add	r2, r4, #16
   2acf0:	add	lr, lr, #19
   2acf4:	add	r2, r1, r2
   2acf8:	str	r2, [sp]
   2acfc:	ldr	r4, [r1]
   2ad00:	bic	lr, lr, #3
   2ad04:	add	r1, r8, ip, lsl #2
   2ad08:	add	r2, r8, ip, lsl #1
   2ad0c:	add	r1, r1, #276	; 0x114
   2ad10:	rsb	ip, lr, r4
   2ad14:	add	r2, r2, #404	; 0x194
   2ad18:	str	ip, [sp, #4]
   2ad1c:	bl	2a904 <acl_create_entry@plt+0x25680>
   2ad20:	and	r0, r0, r0, asr #31
   2ad24:	b	2ac70 <acl_create_entry@plt+0x259ec>
   2ad28:	ldr	r0, [pc, #108]	; 2ad9c <acl_create_entry@plt+0x25b18>
   2ad2c:	movw	r2, #1674	; 0x68a
   2ad30:	ldr	r1, [pc, #104]	; 2ada0 <acl_create_entry@plt+0x25b1c>
   2ad34:	ldr	r3, [pc, #104]	; 2ada4 <acl_create_entry@plt+0x25b20>
   2ad38:	add	r0, pc, r0
   2ad3c:	add	r1, pc, r1
   2ad40:	add	r3, pc, r3
   2ad44:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ad48:	ldr	r0, [pc, #88]	; 2ada8 <acl_create_entry@plt+0x25b24>
   2ad4c:	movw	r2, #1645	; 0x66d
   2ad50:	ldr	r1, [pc, #84]	; 2adac <acl_create_entry@plt+0x25b28>
   2ad54:	ldr	r3, [pc, #84]	; 2adb0 <acl_create_entry@plt+0x25b2c>
   2ad58:	add	r0, pc, r0
   2ad5c:	add	r1, pc, r1
   2ad60:	add	r3, pc, r3
   2ad64:	bl	33620 <acl_create_entry@plt+0x2e39c>
   2ad68:	mvn	r0, #21
   2ad6c:	b	2ac70 <acl_create_entry@plt+0x259ec>
   2ad70:	bl	4f6c <__stack_chk_fail@plt>
   2ad74:	ldr	r0, [pc, #56]	; 2adb4 <acl_create_entry@plt+0x25b30>
   2ad78:	movw	r2, #1665	; 0x681
   2ad7c:	ldr	r1, [pc, #52]	; 2adb8 <acl_create_entry@plt+0x25b34>
   2ad80:	ldr	r3, [pc, #52]	; 2adbc <acl_create_entry@plt+0x25b38>
   2ad84:	add	r0, pc, r0
   2ad88:	add	r1, pc, r1
   2ad8c:	add	r3, pc, r3
   2ad90:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ad94:	andeq	r0, r4, r8, lsl r0
   2ad98:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2ad9c:	andeq	pc, r1, r8, lsr #25
   2ada0:	andeq	pc, r1, ip, asr #13
   2ada4:	strdeq	pc, [r1], -r4
   2ada8:			; <UNDEFINED> instruction: 0x00017db8
   2adac:	andeq	pc, r1, ip, lsr #13
   2adb0:	ldrdeq	pc, [r1], -r4
   2adb4:	andeq	pc, r1, r4, lsr #4
   2adb8:	andeq	pc, r1, r0, lsl #13
   2adbc:	andeq	pc, r1, r8, lsr #11
   2adc0:	ldr	r2, [pc, #1496]	; 2b3a0 <acl_create_entry@plt+0x2611c>
   2adc4:	mov	r3, #0
   2adc8:	ldr	r1, [pc, #1492]	; 2b3a4 <acl_create_entry@plt+0x26120>
   2adcc:	add	r2, pc, r2
   2add0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2add4:	subs	r6, r0, #0
   2add8:	ldr	r9, [r2, r1]
   2addc:	sub	sp, sp, #68	; 0x44
   2ade0:	str	r3, [sp, #52]	; 0x34
   2ade4:	ldr	r2, [r9]
   2ade8:	str	r3, [sp, #56]	; 0x38
   2adec:	str	r3, [sp, #40]	; 0x28
   2adf0:	str	r2, [sp, #60]	; 0x3c
   2adf4:	beq	2b320 <acl_create_entry@plt+0x2609c>
   2adf8:	ldr	r3, [r6, #60]	; 0x3c
   2adfc:	cmp	r3, #0
   2ae00:	beq	2b2f4 <acl_create_entry@plt+0x26070>
   2ae04:	ldr	r3, [r6, #64]	; 0x40
   2ae08:	cmp	r3, #15
   2ae0c:	bls	2b340 <acl_create_entry@plt+0x260bc>
   2ae10:	add	r5, sp, #52	; 0x34
   2ae14:	add	r4, sp, #40	; 0x28
   2ae18:	ldr	r0, [r6, #4]
   2ae1c:	mov	r3, #1
   2ae20:	mov	r1, r5
   2ae24:	mov	r2, r4
   2ae28:	bl	29d60 <acl_create_entry@plt+0x24adc>
   2ae2c:	subs	r2, r0, #0
   2ae30:	ble	2aef4 <acl_create_entry@plt+0x25c70>
   2ae34:	add	r0, r6, #60	; 0x3c
   2ae38:	add	r1, r6, #64	; 0x40
   2ae3c:	mov	r3, #1
   2ae40:	bl	3b588 <acl_create_entry@plt+0x36304>
   2ae44:	cmp	r0, #0
   2ae48:	beq	2b2a8 <acl_create_entry@plt+0x26024>
   2ae4c:	ldr	lr, [r6, #60]	; 0x3c
   2ae50:	mov	r1, r5
   2ae54:	ldr	ip, [r6, #64]	; 0x40
   2ae58:	mov	r2, r4
   2ae5c:	ldr	r0, [r6, #4]
   2ae60:	mov	r3, #0
   2ae64:	str	lr, [sp, #52]	; 0x34
   2ae68:	str	ip, [sp, #56]	; 0x38
   2ae6c:	bl	29d60 <acl_create_entry@plt+0x24adc>
   2ae70:	subs	r7, r0, #0
   2ae74:	ble	2aed8 <acl_create_entry@plt+0x25c54>
   2ae78:	ldr	r3, [r6, #64]	; 0x40
   2ae7c:	mov	r5, r7
   2ae80:	cmp	r7, r3
   2ae84:	bhi	2b294 <acl_create_entry@plt+0x26010>
   2ae88:	cmp	r7, #15
   2ae8c:	bhi	2aefc <acl_create_entry@plt+0x25c78>
   2ae90:	mov	r8, #0
   2ae94:	mov	fp, r8
   2ae98:	mov	r7, r8
   2ae9c:	mov	sl, r8
   2aea0:	bl	342fc <acl_create_entry@plt+0x2f078>
   2aea4:	cmp	r0, #6
   2aea8:	bgt	2b0f4 <acl_create_entry@plt+0x25e70>
   2aeac:	cmp	sl, #0
   2aeb0:	beq	2b0ec <acl_create_entry@plt+0x25e68>
   2aeb4:	eor	r3, fp, #1
   2aeb8:	orr	r7, r7, r3
   2aebc:	ands	r7, r7, #255	; 0xff
   2aec0:	bne	2b048 <acl_create_entry@plt+0x25dc4>
   2aec4:	ldr	r3, [r6, #40]	; 0x28
   2aec8:	cmp	r3, r8
   2aecc:	bls	2b0c0 <acl_create_entry@plt+0x25e3c>
   2aed0:	ldr	r3, [r6, #36]	; 0x24
   2aed4:	str	sl, [r3, r8, lsl #2]
   2aed8:	ldr	r1, [sp, #60]	; 0x3c
   2aedc:	mov	r0, r7
   2aee0:	ldr	r3, [r9]
   2aee4:	cmp	r1, r3
   2aee8:	bne	2b2e8 <acl_create_entry@plt+0x26064>
   2aeec:	add	sp, sp, #68	; 0x44
   2aef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aef4:	mov	r7, r2
   2aef8:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2aefc:	ldr	r4, [r6, #60]	; 0x3c
   2af00:	ldr	r3, [r4]
   2af04:	cmp	r3, #15
   2af08:	bls	2b034 <acl_create_entry@plt+0x25db0>
   2af0c:	cmp	r7, r3
   2af10:	bcs	2b12c <acl_create_entry@plt+0x25ea8>
   2af14:	mov	fp, #0
   2af18:	mov	sl, #0
   2af1c:	mov	r8, sl
   2af20:	cmp	r7, r3
   2af24:	bcc	2b19c <acl_create_entry@plt+0x25f18>
   2af28:	ldr	r3, [pc, #1144]	; 2b3a8 <acl_create_entry@plt+0x26124>
   2af2c:	add	r3, pc, r3
   2af30:	str	r3, [sp, #16]
   2af34:	ldr	r3, [pc, #1136]	; 2b3ac <acl_create_entry@plt+0x26128>
   2af38:	add	r3, pc, r3
   2af3c:	str	r3, [sp, #20]
   2af40:	ldr	r3, [pc, #1128]	; 2b3b0 <acl_create_entry@plt+0x2612c>
   2af44:	add	r3, pc, r3
   2af48:	str	r3, [sp, #24]
   2af4c:	ldr	r3, [pc, #1120]	; 2b3b4 <acl_create_entry@plt+0x26130>
   2af50:	add	r3, pc, r3
   2af54:	str	r3, [sp, #28]
   2af58:	ldr	r3, [pc, #1112]	; 2b3b8 <acl_create_entry@plt+0x26134>
   2af5c:	add	r3, pc, r3
   2af60:	str	r3, [sp, #32]
   2af64:	ldr	r3, [pc, #1104]	; 2b3bc <acl_create_entry@plt+0x26138>
   2af68:	add	r3, pc, r3
   2af6c:	str	r3, [sp, #36]	; 0x24
   2af70:	b	2afbc <acl_create_entry@plt+0x25d38>
   2af74:	ldr	r2, [r4, #12]
   2af78:	ldr	r3, [r6, #12]
   2af7c:	cmp	r2, r3
   2af80:	beq	2afd0 <acl_create_entry@plt+0x25d4c>
   2af84:	ldr	r3, [r4]
   2af88:	add	r3, r3, #3
   2af8c:	bic	r3, r3, #3
   2af90:	rsb	r5, r3, r5
   2af94:	add	r4, r4, r3
   2af98:	cmp	r5, #15
   2af9c:	bls	2b288 <acl_create_entry@plt+0x26004>
   2afa0:	ldr	r3, [r4]
   2afa4:	cmp	r3, #15
   2afa8:	bls	2aea0 <acl_create_entry@plt+0x25c1c>
   2afac:	cmp	r3, r5
   2afb0:	bhi	2aea0 <acl_create_entry@plt+0x25c1c>
   2afb4:	cmp	r7, #0
   2afb8:	bne	2aea0 <acl_create_entry@plt+0x25c1c>
   2afbc:	ldr	r7, [sp, #40]	; 0x28
   2afc0:	mov	r3, #0
   2afc4:	str	r3, [sp, #44]	; 0x2c
   2afc8:	cmp	r7, r3
   2afcc:	beq	2af74 <acl_create_entry@plt+0x25cf0>
   2afd0:	ldrh	r2, [r4, #4]
   2afd4:	cmp	r2, #1
   2afd8:	beq	2b20c <acl_create_entry@plt+0x25f88>
   2afdc:	cmp	r2, #3
   2afe0:	beq	2b214 <acl_create_entry@plt+0x25f90>
   2afe4:	mov	r0, #0
   2afe8:	add	r1, sp, #48	; 0x30
   2afec:	bl	2b408 <acl_create_entry@plt+0x26184>
   2aff0:	cmp	r0, #0
   2aff4:	blt	2b21c <acl_create_entry@plt+0x25f98>
   2aff8:	ldr	r3, [sp, #48]	; 0x30
   2affc:	ldr	r2, [r4]
   2b000:	ldr	r3, [r3, #4]
   2b004:	add	r3, r3, #16
   2b008:	cmp	r2, r3
   2b00c:	bcs	2b1b4 <acl_create_entry@plt+0x25f30>
   2b010:	bl	342fc <acl_create_entry@plt+0x2f078>
   2b014:	cmp	r0, #6
   2b018:	bgt	2b260 <acl_create_entry@plt+0x25fdc>
   2b01c:	ldr	r0, [sp, #44]	; 0x2c
   2b020:	cmp	r0, #0
   2b024:	beq	2b20c <acl_create_entry@plt+0x25f88>
   2b028:	mov	r7, #0
   2b02c:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2b030:	b	2af84 <acl_create_entry@plt+0x25d00>
   2b034:	mov	fp, #0
   2b038:	mov	r8, fp
   2b03c:	mov	sl, fp
   2b040:	mov	r7, fp
   2b044:	b	2aea0 <acl_create_entry@plt+0x25c1c>
   2b048:	mov	r0, r6
   2b04c:	bl	29320 <acl_create_entry@plt+0x2409c>
   2b050:	cmp	r0, #0
   2b054:	blt	2b1a4 <acl_create_entry@plt+0x25f20>
   2b058:	ldr	r3, [r6, #28]
   2b05c:	cmp	fp, #0
   2b060:	ldr	r2, [r6, #24]
   2b064:	add	r1, r3, #1
   2b068:	str	r1, [r6, #28]
   2b06c:	str	sl, [r2, r3, lsl #2]
   2b070:	beq	2b0b8 <acl_create_entry@plt+0x25e34>
   2b074:	ldr	r3, [r6, #40]	; 0x28
   2b078:	cmp	r3, r8
   2b07c:	bls	2b0b8 <acl_create_entry@plt+0x25e34>
   2b080:	sub	r3, r3, #-1073741823	; 0xc0000001
   2b084:	lsl	r0, r8, #2
   2b088:	rsb	r2, r8, r3
   2b08c:	ldr	r3, [r6, #36]	; 0x24
   2b090:	add	r1, r0, #4
   2b094:	mov	r7, #1
   2b098:	add	r1, r3, r1
   2b09c:	add	r0, r3, r0
   2b0a0:	lsl	r2, r2, #2
   2b0a4:	bl	5014 <memmove@plt>
   2b0a8:	ldr	r3, [r6, #40]	; 0x28
   2b0ac:	sub	r3, r3, #1
   2b0b0:	str	r3, [r6, #40]	; 0x28
   2b0b4:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b0b8:	mov	r7, #1
   2b0bc:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b0c0:	mov	r0, r6
   2b0c4:	bl	293f8 <acl_create_entry@plt+0x24174>
   2b0c8:	cmp	r0, #0
   2b0cc:	blt	2b1a4 <acl_create_entry@plt+0x25f20>
   2b0d0:	ldr	r3, [r6, #40]	; 0x28
   2b0d4:	mov	r7, #0
   2b0d8:	ldr	r2, [r6, #36]	; 0x24
   2b0dc:	add	r1, r3, #1
   2b0e0:	str	r1, [r6, #40]	; 0x28
   2b0e4:	str	sl, [r2, r3, lsl #2]
   2b0e8:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b0ec:	mov	r7, sl
   2b0f0:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b0f4:	ldr	r2, [pc, #708]	; 2b3c0 <acl_create_entry@plt+0x2613c>
   2b0f8:	mov	r0, #7
   2b0fc:	ldr	ip, [pc, #704]	; 2b3c4 <acl_create_entry@plt+0x26140>
   2b100:	mov	r1, #0
   2b104:	add	r2, pc, r2
   2b108:	str	r2, [sp, #4]
   2b10c:	ldr	r2, [pc, #692]	; 2b3c8 <acl_create_entry@plt+0x26144>
   2b110:	add	ip, pc, ip
   2b114:	str	r5, [sp, #8]
   2b118:	mov	r3, #1600	; 0x640
   2b11c:	str	ip, [sp]
   2b120:	add	r2, pc, r2
   2b124:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2b128:	b	2aeac <acl_create_entry@plt+0x25c28>
   2b12c:	ldrh	fp, [r4, #6]
   2b130:	and	fp, fp, #2
   2b134:	uxth	fp, fp
   2b138:	cmp	fp, #0
   2b13c:	beq	2af18 <acl_create_entry@plt+0x25c94>
   2b140:	ldr	r2, [r6, #40]	; 0x28
   2b144:	cmp	r2, #0
   2b148:	beq	2b2ec <acl_create_entry@plt+0x26068>
   2b14c:	mov	r8, #0
   2b150:	b	2b164 <acl_create_entry@plt+0x25ee0>
   2b154:	ldr	r3, [r6, #40]	; 0x28
   2b158:	add	r8, r8, #1
   2b15c:	cmp	r3, r8
   2b160:	bls	2b29c <acl_create_entry@plt+0x26018>
   2b164:	ldr	r3, [r6, #36]	; 0x24
   2b168:	lsl	sl, r8, #2
   2b16c:	ldr	r0, [r3, r8, lsl #2]
   2b170:	bl	2a764 <acl_create_entry@plt+0x254e0>
   2b174:	ldr	r4, [r6, #60]	; 0x3c
   2b178:	ldr	r3, [r4, #8]
   2b17c:	cmp	r0, r3
   2b180:	bne	2b154 <acl_create_entry@plt+0x25ed0>
   2b184:	ldr	r2, [r6, #36]	; 0x24
   2b188:	ldr	r3, [r4]
   2b18c:	ldr	sl, [r2, sl]
   2b190:	cmp	r3, #15
   2b194:	mov	fp, #1
   2b198:	bhi	2af20 <acl_create_entry@plt+0x25c9c>
   2b19c:	mov	r7, #0
   2b1a0:	b	2aea0 <acl_create_entry@plt+0x25c1c>
   2b1a4:	mov	r7, r0
   2b1a8:	mov	r0, sl
   2b1ac:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2b1b0:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b1b4:	add	r0, sp, #44	; 0x2c
   2b1b8:	bl	2a0dc <acl_create_entry@plt+0x24e58>
   2b1bc:	cmp	r0, #0
   2b1c0:	blt	2b2dc <acl_create_entry@plt+0x26058>
   2b1c4:	mov	r0, r4
   2b1c8:	ldr	r1, [r4]
   2b1cc:	ldr	r7, [sp, #44]	; 0x2c
   2b1d0:	bl	3adc0 <acl_create_entry@plt+0x35b3c>
   2b1d4:	ldr	r3, [sp, #44]	; 0x2c
   2b1d8:	str	r0, [r7, #8]
   2b1dc:	ldr	r2, [r3, #8]
   2b1e0:	cmp	r2, #0
   2b1e4:	beq	2b2d4 <acl_create_entry@plt+0x26050>
   2b1e8:	mov	r0, r3
   2b1ec:	bl	2abe0 <acl_create_entry@plt+0x2595c>
   2b1f0:	cmp	r0, #0
   2b1f4:	blt	2b2b0 <acl_create_entry@plt+0x2602c>
   2b1f8:	cmp	sl, #0
   2b1fc:	ldrne	r3, [sp, #44]	; 0x2c
   2b200:	ldreq	sl, [sp, #44]	; 0x2c
   2b204:	strne	sl, [r3, #472]	; 0x1d8
   2b208:	movne	sl, r3
   2b20c:	mov	r7, #0
   2b210:	b	2af84 <acl_create_entry@plt+0x25d00>
   2b214:	mov	r7, #1
   2b218:	b	2af84 <acl_create_entry@plt+0x25d00>
   2b21c:	cmn	r0, #95	; 0x5f
   2b220:	bne	2b01c <acl_create_entry@plt+0x25d98>
   2b224:	bl	342fc <acl_create_entry@plt+0x2f078>
   2b228:	cmp	r0, #6
   2b22c:	ble	2b01c <acl_create_entry@plt+0x25d98>
   2b230:	ldr	r3, [sp, #32]
   2b234:	mov	r0, #7
   2b238:	mov	r1, #0
   2b23c:	ldr	r2, [sp, #28]
   2b240:	str	r3, [sp]
   2b244:	ldr	r3, [sp, #36]	; 0x24
   2b248:	str	r3, [sp, #4]
   2b24c:	mov	r3, #1568	; 0x620
   2b250:	ldrh	ip, [r4, #4]
   2b254:	str	ip, [sp, #8]
   2b258:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2b25c:	b	2b01c <acl_create_entry@plt+0x25d98>
   2b260:	ldr	r3, [sp, #20]
   2b264:	mov	r0, #7
   2b268:	mov	r1, #0
   2b26c:	ldr	r2, [sp, #16]
   2b270:	str	r3, [sp]
   2b274:	ldr	r3, [sp, #24]
   2b278:	str	r3, [sp, #4]
   2b27c:	movw	r3, #1575	; 0x627
   2b280:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2b284:	b	2b01c <acl_create_entry@plt+0x25d98>
   2b288:	cmp	r5, #0
   2b28c:	beq	2aeac <acl_create_entry@plt+0x25c28>
   2b290:	b	2aea0 <acl_create_entry@plt+0x25c1c>
   2b294:	mvn	r7, #4
   2b298:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b29c:	ldr	r3, [r4]
   2b2a0:	mov	sl, #0
   2b2a4:	b	2b190 <acl_create_entry@plt+0x25f0c>
   2b2a8:	mvn	r7, #11
   2b2ac:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b2b0:	ldr	r3, [sp, #44]	; 0x2c
   2b2b4:	mov	r7, r0
   2b2b8:	cmp	r3, #0
   2b2bc:	beq	2b2c8 <acl_create_entry@plt+0x26044>
   2b2c0:	mov	r0, r3
   2b2c4:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2b2c8:	cmp	sl, #0
   2b2cc:	bne	2b1a8 <acl_create_entry@plt+0x25f24>
   2b2d0:	b	2aed8 <acl_create_entry@plt+0x25c54>
   2b2d4:	mvn	r7, #11
   2b2d8:	b	2b2c0 <acl_create_entry@plt+0x2603c>
   2b2dc:	ldr	r3, [sp, #44]	; 0x2c
   2b2e0:	mov	r7, r0
   2b2e4:	b	2b2b8 <acl_create_entry@plt+0x26034>
   2b2e8:	bl	4f6c <__stack_chk_fail@plt>
   2b2ec:	mov	fp, #1
   2b2f0:	b	2af18 <acl_create_entry@plt+0x25c94>
   2b2f4:	ldr	r0, [pc, #208]	; 2b3cc <acl_create_entry@plt+0x26148>
   2b2f8:	movw	r2, #1502	; 0x5de
   2b2fc:	ldr	r1, [pc, #204]	; 2b3d0 <acl_create_entry@plt+0x2614c>
   2b300:	ldr	r3, [pc, #204]	; 2b3d4 <acl_create_entry@plt+0x26150>
   2b304:	add	r0, pc, r0
   2b308:	add	r1, pc, r1
   2b30c:	add	r3, pc, r3
   2b310:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b314:	mov	r4, r0
   2b318:	mov	r0, r4
   2b31c:	bl	51d0 <_Unwind_Resume@plt>
   2b320:	ldr	r0, [pc, #176]	; 2b3d8 <acl_create_entry@plt+0x26154>
   2b324:	movw	r2, #1501	; 0x5dd
   2b328:	ldr	r1, [pc, #172]	; 2b3dc <acl_create_entry@plt+0x26158>
   2b32c:	ldr	r3, [pc, #172]	; 2b3e0 <acl_create_entry@plt+0x2615c>
   2b330:	add	r0, pc, r0
   2b334:	add	r1, pc, r1
   2b338:	add	r3, pc, r3
   2b33c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b340:	ldr	r0, [pc, #156]	; 2b3e4 <acl_create_entry@plt+0x26160>
   2b344:	movw	r2, #1503	; 0x5df
   2b348:	ldr	r1, [pc, #152]	; 2b3e8 <acl_create_entry@plt+0x26164>
   2b34c:	ldr	r3, [pc, #152]	; 2b3ec <acl_create_entry@plt+0x26168>
   2b350:	add	r0, pc, r0
   2b354:	add	r1, pc, r1
   2b358:	add	r3, pc, r3
   2b35c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b360:	ldr	r3, [sp, #44]	; 0x2c
   2b364:	mov	r4, r0
   2b368:	cmp	r3, #0
   2b36c:	beq	2b378 <acl_create_entry@plt+0x260f4>
   2b370:	mov	r0, r3
   2b374:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2b378:	cmp	sl, #0
   2b37c:	beq	2b318 <acl_create_entry@plt+0x26094>
   2b380:	mov	r0, sl
   2b384:	bl	2a1ac <acl_create_entry@plt+0x24f28>
   2b388:	b	2b318 <acl_create_entry@plt+0x26094>
   2b38c:	mov	r4, r0
   2b390:	b	2b380 <acl_create_entry@plt+0x260fc>
   2b394:	mov	r4, r0
   2b398:	b	2b378 <acl_create_entry@plt+0x260f4>
   2b39c:	b	2b314 <acl_create_entry@plt+0x26090>
   2b3a0:	andeq	pc, r3, r4, lsr lr	; <UNPREDICTABLE>
   2b3a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2b3a8:	ldrdeq	pc, [r1], -ip
   2b3ac:			; <UNDEFINED> instruction: 0x0001f4bc
   2b3b0:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
   2b3b4:			; <UNDEFINED> instruction: 0x0001f4b8
   2b3b8:	muleq	r1, r8, r4
   2b3bc:	andeq	pc, r1, r8, asr #21
   2b3c0:	andeq	pc, r1, ip, lsl #19
   2b3c4:	andeq	pc, r1, r4, ror #5
   2b3c8:	andeq	pc, r1, r8, ror #5
   2b3cc:	andeq	pc, r1, r8, ror #13
   2b3d0:	andeq	pc, r1, r0, lsl #2
   2b3d4:	andeq	pc, r1, r0, asr #1
   2b3d8:	andeq	lr, r1, r4, asr r7
   2b3dc:	ldrdeq	pc, [r1], -r4
   2b3e0:	muleq	r1, r4, r0
   2b3e4:	andeq	pc, r1, ip, lsr #13
   2b3e8:	strheq	pc, [r1], -r4	; <UNPREDICTABLE>
   2b3ec:	andeq	pc, r1, r4, ror r0	; <UNPREDICTABLE>
   2b3f0:	mov	r2, r0
   2b3f4:	ldr	r0, [pc, #8]	; 2b404 <acl_create_entry@plt+0x26180>
   2b3f8:	mov	r1, #16
   2b3fc:	add	r0, pc, r0
   2b400:	b	3c854 <acl_create_entry@plt+0x375d0>
   2b404:	andeq	lr, r3, r0, ror r0
   2b408:	cmp	r1, #0
   2b40c:	push	{r3, lr}
   2b410:	beq	2b488 <acl_create_entry@plt+0x26204>
   2b414:	cmp	r0, #0
   2b418:	beq	2b454 <acl_create_entry@plt+0x261d0>
   2b41c:	ldr	r3, [r0, #4]
   2b420:	cmp	r3, #0
   2b424:	beq	2b468 <acl_create_entry@plt+0x261e4>
   2b428:	ldrh	r0, [r0]
   2b42c:	cmp	r0, r2
   2b430:	bcc	2b460 <acl_create_entry@plt+0x261dc>
   2b434:	lsl	r2, r2, #4
   2b438:	add	r0, r3, r2
   2b43c:	ldrh	r3, [r3, r2]
   2b440:	cmp	r3, #0
   2b444:	beq	2b460 <acl_create_entry@plt+0x261dc>
   2b448:	str	r0, [r1]
   2b44c:	mov	r0, #0
   2b450:	pop	{r3, pc}
   2b454:	ldr	r0, [pc, #76]	; 2b4a8 <acl_create_entry@plt+0x26224>
   2b458:	add	r0, pc, r0
   2b45c:	b	2b41c <acl_create_entry@plt+0x26198>
   2b460:	mvn	r0, #94	; 0x5e
   2b464:	pop	{r3, pc}
   2b468:	ldr	r0, [pc, #60]	; 2b4ac <acl_create_entry@plt+0x26228>
   2b46c:	mov	r2, #444	; 0x1bc
   2b470:	ldr	r1, [pc, #56]	; 2b4b0 <acl_create_entry@plt+0x2622c>
   2b474:	ldr	r3, [pc, #56]	; 2b4b4 <acl_create_entry@plt+0x26230>
   2b478:	add	r0, pc, r0
   2b47c:	add	r1, pc, r1
   2b480:	add	r3, pc, r3
   2b484:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b488:	ldr	r0, [pc, #40]	; 2b4b8 <acl_create_entry@plt+0x26234>
   2b48c:	movw	r2, #439	; 0x1b7
   2b490:	ldr	r1, [pc, #36]	; 2b4bc <acl_create_entry@plt+0x26238>
   2b494:	ldr	r3, [pc, #36]	; 2b4c0 <acl_create_entry@plt+0x2623c>
   2b498:	add	r0, pc, r0
   2b49c:	add	r1, pc, r1
   2b4a0:	add	r3, pc, r3
   2b4a4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b4a8:	andeq	lr, r3, r4, asr sl
   2b4ac:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
   2b4b0:	strdeq	pc, [r1], -r4
   2b4b4:	strdeq	pc, [r1], -r8
   2b4b8:	andeq	sp, r1, r8
   2b4bc:	ldrdeq	pc, [r1], -r4
   2b4c0:	ldrdeq	pc, [r1], -r8
   2b4c4:	ldr	r2, [pc, #228]	; 2b5b0 <acl_create_entry@plt+0x2632c>
   2b4c8:	mov	r3, #0
   2b4cc:	ldr	r1, [pc, #224]	; 2b5b4 <acl_create_entry@plt+0x26330>
   2b4d0:	add	r2, pc, r2
   2b4d4:	push	{r4, r5, r6, lr}
   2b4d8:	subs	r4, r0, #0
   2b4dc:	ldr	r5, [r2, r1]
   2b4e0:	sub	sp, sp, #24
   2b4e4:	str	r3, [sp]
   2b4e8:	ldr	r2, [r5]
   2b4ec:	str	r3, [sp, #4]
   2b4f0:	str	r3, [sp, #8]
   2b4f4:	str	r3, [sp, #12]
   2b4f8:	str	r2, [sp, #20]
   2b4fc:	beq	2b590 <acl_create_entry@plt+0x2630c>
   2b500:	ldr	r6, [r4, #8]
   2b504:	mov	r2, #2048	; 0x800
   2b508:	add	r1, r4, #192	; 0xc0
   2b50c:	movt	r2, #8
   2b510:	mov	r0, r6
   2b514:	bl	48a0 <signalfd@plt>
   2b518:	subs	r2, r0, #0
   2b51c:	blt	2b57c <acl_create_entry@plt+0x262f8>
   2b520:	cmp	r6, #0
   2b524:	str	r2, [r4, #8]
   2b528:	blt	2b548 <acl_create_entry@plt+0x262c4>
   2b52c:	mov	r0, #0
   2b530:	ldr	r2, [sp, #20]
   2b534:	ldr	r3, [r5]
   2b538:	cmp	r2, r3
   2b53c:	bne	2b58c <acl_create_entry@plt+0x26308>
   2b540:	add	sp, sp, #24
   2b544:	pop	{r4, r5, r6, pc}
   2b548:	mov	ip, #1
   2b54c:	ldr	r0, [r4, #4]
   2b550:	mov	r1, ip
   2b554:	mov	r3, sp
   2b558:	str	ip, [sp]
   2b55c:	mov	ip, #6
   2b560:	str	ip, [sp, #8]
   2b564:	bl	51ac <epoll_ctl@plt>
   2b568:	cmp	r0, #0
   2b56c:	bge	2b52c <acl_create_entry@plt+0x262a8>
   2b570:	ldr	r0, [r4, #8]
   2b574:	bl	38998 <acl_create_entry@plt+0x33714>
   2b578:	str	r0, [r4, #8]
   2b57c:	bl	5248 <__errno_location@plt>
   2b580:	ldr	r0, [r0]
   2b584:	rsb	r0, r0, #0
   2b588:	b	2b530 <acl_create_entry@plt+0x262ac>
   2b58c:	bl	4f6c <__stack_chk_fail@plt>
   2b590:	ldr	r0, [pc, #32]	; 2b5b8 <acl_create_entry@plt+0x26334>
   2b594:	movw	r2, #605	; 0x25d
   2b598:	ldr	r1, [pc, #28]	; 2b5bc <acl_create_entry@plt+0x26338>
   2b59c:	ldr	r3, [pc, #28]	; 2b5c0 <acl_create_entry@plt+0x2633c>
   2b5a0:	add	r0, pc, r0
   2b5a4:	add	r1, pc, r1
   2b5a8:	add	r3, pc, r3
   2b5ac:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b5b0:	andeq	pc, r3, r0, lsr r7	; <UNPREDICTABLE>
   2b5b4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2b5b8:	andeq	fp, r1, r4, lsr pc
   2b5bc:	andeq	r0, r2, ip, lsl #15
   2b5c0:	andeq	r0, r2, r0, ror #13
   2b5c4:	cmp	r0, #0
   2b5c8:	push	{r3, lr}
   2b5cc:	beq	2b61c <acl_create_entry@plt+0x26398>
   2b5d0:	sub	r1, r1, #1
   2b5d4:	cmp	r1, #4
   2b5d8:	addls	pc, pc, r1, lsl #2
   2b5dc:	b	2b63c <acl_create_entry@plt+0x263b8>
   2b5e0:	b	2b5fc <acl_create_entry@plt+0x26378>
   2b5e4:	b	2b604 <acl_create_entry@plt+0x26380>
   2b5e8:	b	2b60c <acl_create_entry@plt+0x26388>
   2b5ec:	b	2b614 <acl_create_entry@plt+0x26390>
   2b5f0:	b	2b5f4 <acl_create_entry@plt+0x26370>
   2b5f4:	add	r0, r0, #152	; 0x98
   2b5f8:	pop	{r3, pc}
   2b5fc:	add	r0, r0, #24
   2b600:	pop	{r3, pc}
   2b604:	add	r0, r0, #56	; 0x38
   2b608:	pop	{r3, pc}
   2b60c:	add	r0, r0, #88	; 0x58
   2b610:	pop	{r3, pc}
   2b614:	add	r0, r0, #120	; 0x78
   2b618:	pop	{r3, pc}
   2b61c:	ldr	r0, [pc, #32]	; 2b644 <acl_create_entry@plt+0x263c0>
   2b620:	mov	r2, #568	; 0x238
   2b624:	ldr	r1, [pc, #28]	; 2b648 <acl_create_entry@plt+0x263c4>
   2b628:	ldr	r3, [pc, #28]	; 2b64c <acl_create_entry@plt+0x263c8>
   2b62c:	add	r0, pc, r0
   2b630:	add	r1, pc, r1
   2b634:	add	r3, pc, r3
   2b638:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b63c:	mov	r0, #0
   2b640:	pop	{r3, pc}
   2b644:	andeq	fp, r1, r8, lsr #29
   2b648:	andeq	r0, r2, r0, lsl #14
   2b64c:	andeq	r0, r2, r0, lsr #13
   2b650:	push	{r4, lr}
   2b654:	subs	r4, r0, #0
   2b658:	beq	2b678 <acl_create_entry@plt+0x263f4>
   2b65c:	ldr	r0, [r4]
   2b660:	bl	38998 <acl_create_entry@plt+0x33714>
   2b664:	ldr	r0, [r4, #4]
   2b668:	bl	35c48 <acl_create_entry@plt+0x309c4>
   2b66c:	ldr	r0, [r4, #8]
   2b670:	pop	{r4, lr}
   2b674:	b	35c48 <acl_create_entry@plt+0x309c4>
   2b678:	ldr	r0, [pc, #24]	; 2b698 <acl_create_entry@plt+0x26414>
   2b67c:	movw	r2, #357	; 0x165
   2b680:	ldr	r1, [pc, #20]	; 2b69c <acl_create_entry@plt+0x26418>
   2b684:	ldr	r3, [pc, #20]	; 2b6a0 <acl_create_entry@plt+0x2641c>
   2b688:	add	r0, pc, r0
   2b68c:	add	r1, pc, r1
   2b690:	add	r3, pc, r3
   2b694:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b698:	andeq	r9, r1, r8, lsr r3
   2b69c:	andeq	r0, r2, r4, lsr #13
   2b6a0:	andeq	r0, r2, r8, ror #11
   2b6a4:	push	{r3, r4, r5, lr}
   2b6a8:	subs	r4, r0, #0
   2b6ac:	beq	2b710 <acl_create_entry@plt+0x2648c>
   2b6b0:	ldrb	r5, [r4, #20]
   2b6b4:	sbfx	r5, r5, #0, #5
   2b6b8:	cmp	r5, #0
   2b6bc:	bne	2b730 <acl_create_entry@plt+0x264ac>
   2b6c0:	ldrb	r0, [r4, #80]	; 0x50
   2b6c4:	ands	r0, r0, #1
   2b6c8:	popeq	{r3, r4, r5, pc}
   2b6cc:	ldr	r0, [r4, #4]
   2b6d0:	mov	r1, #2
   2b6d4:	ldr	r2, [r4, #68]	; 0x44
   2b6d8:	mov	r3, r5
   2b6dc:	ldr	r0, [r0, #4]
   2b6e0:	bl	51ac <epoll_ctl@plt>
   2b6e4:	cmp	r0, #0
   2b6e8:	blt	2b700 <acl_create_entry@plt+0x2647c>
   2b6ec:	ldrb	r3, [r4, #80]	; 0x50
   2b6f0:	mov	r0, r5
   2b6f4:	bfi	r3, r5, #0, #1
   2b6f8:	strb	r3, [r4, #80]	; 0x50
   2b6fc:	pop	{r3, r4, r5, pc}
   2b700:	bl	5248 <__errno_location@plt>
   2b704:	ldr	r0, [r0]
   2b708:	rsb	r0, r0, #0
   2b70c:	pop	{r3, r4, r5, pc}
   2b710:	ldr	r0, [pc, #56]	; 2b750 <acl_create_entry@plt+0x264cc>
   2b714:	movw	r2, #474	; 0x1da
   2b718:	ldr	r1, [pc, #52]	; 2b754 <acl_create_entry@plt+0x264d0>
   2b71c:	ldr	r3, [pc, #52]	; 2b758 <acl_create_entry@plt+0x264d4>
   2b720:	add	r0, pc, r0
   2b724:	add	r1, pc, r1
   2b728:	add	r3, pc, r3
   2b72c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b730:	ldr	r0, [pc, #36]	; 2b75c <acl_create_entry@plt+0x264d8>
   2b734:	movw	r2, #475	; 0x1db
   2b738:	ldr	r1, [pc, #32]	; 2b760 <acl_create_entry@plt+0x264dc>
   2b73c:	ldr	r3, [pc, #32]	; 2b764 <acl_create_entry@plt+0x264e0>
   2b740:	add	r0, pc, r0
   2b744:	add	r1, pc, r1
   2b748:	add	r3, pc, r3
   2b74c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b750:	andeq	r1, r2, r0, asr #23
   2b754:	andeq	r0, r2, ip, lsl #12
   2b758:	andeq	r0, r2, r4, lsl #11
   2b75c:	andeq	r0, r2, r0, asr #16
   2b760:	andeq	r0, r2, ip, ror #11
   2b764:	andeq	r0, r2, r4, ror #10
   2b768:	push	{r4, lr}
   2b76c:	subs	r4, r0, #0
   2b770:	beq	2b7b4 <acl_create_entry@plt+0x26530>
   2b774:	ldr	r3, [r4]
   2b778:	cmp	r3, #0
   2b77c:	beq	2b7c8 <acl_create_entry@plt+0x26544>
   2b780:	sub	r3, r3, #1
   2b784:	str	r3, [r4]
   2b788:	cmp	r3, #0
   2b78c:	bne	2b7b4 <acl_create_entry@plt+0x26530>
   2b790:	ldrb	r3, [r4, #21]
   2b794:	tst	r3, #2
   2b798:	beq	2b7bc <acl_create_entry@plt+0x26538>
   2b79c:	ldrb	r3, [r4, #20]
   2b7a0:	tst	r3, #31
   2b7a4:	bne	2b7ac <acl_create_entry@plt+0x26528>
   2b7a8:	bl	2b6a4 <acl_create_entry@plt+0x26420>
   2b7ac:	mov	r0, r4
   2b7b0:	bl	2b9a4 <acl_create_entry@plt+0x26720>
   2b7b4:	mov	r0, #0
   2b7b8:	pop	{r4, pc}
   2b7bc:	bl	2bdc4 <acl_create_entry@plt+0x26b40>
   2b7c0:	mov	r0, #0
   2b7c4:	pop	{r4, pc}
   2b7c8:	ldr	r0, [pc, #24]	; 2b7e8 <acl_create_entry@plt+0x26564>
   2b7cc:	movw	r2, #1242	; 0x4da
   2b7d0:	ldr	r1, [pc, #20]	; 2b7ec <acl_create_entry@plt+0x26568>
   2b7d4:	ldr	r3, [pc, #20]	; 2b7f0 <acl_create_entry@plt+0x2656c>
   2b7d8:	add	r0, pc, r0
   2b7dc:	add	r1, pc, r1
   2b7e0:	add	r3, pc, r3
   2b7e4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b7e8:	andeq	r0, r2, r0, ror #17
   2b7ec:	andeq	r0, r2, r4, asr r5
   2b7f0:	andeq	r0, r2, ip, lsr #10
   2b7f4:	push	{r3, r4, r5, lr}
   2b7f8:	subs	r5, r0, #0
   2b7fc:	bne	2b820 <acl_create_entry@plt+0x2659c>
   2b800:	b	2b8e0 <acl_create_entry@plt+0x2665c>
   2b804:	ldrb	r3, [r4, #21]
   2b808:	tst	r3, #4
   2b80c:	beq	2b8c0 <acl_create_entry@plt+0x2663c>
   2b810:	mov	r0, r4
   2b814:	bl	2b9a4 <acl_create_entry@plt+0x26720>
   2b818:	mov	r0, r4
   2b81c:	bl	2b768 <acl_create_entry@plt+0x264e4>
   2b820:	ldr	r4, [r5, #420]	; 0x1a4
   2b824:	cmp	r4, #0
   2b828:	bne	2b804 <acl_create_entry@plt+0x26580>
   2b82c:	ldr	r2, [r5, #416]	; 0x1a0
   2b830:	cmp	r2, #0
   2b834:	bne	2b900 <acl_create_entry@plt+0x2667c>
   2b838:	ldr	r3, [r5, #392]	; 0x188
   2b83c:	cmp	r3, #0
   2b840:	strne	r2, [r3]
   2b844:	ldr	r0, [r5, #4]
   2b848:	bl	38998 <acl_create_entry@plt+0x33714>
   2b84c:	ldr	r0, [r5, #8]
   2b850:	bl	38998 <acl_create_entry@plt+0x33714>
   2b854:	ldr	r0, [r5, #12]
   2b858:	bl	38998 <acl_create_entry@plt+0x33714>
   2b85c:	add	r0, r5, #24
   2b860:	bl	2b650 <acl_create_entry@plt+0x263cc>
   2b864:	add	r0, r5, #56	; 0x38
   2b868:	bl	2b650 <acl_create_entry@plt+0x263cc>
   2b86c:	add	r0, r5, #88	; 0x58
   2b870:	bl	2b650 <acl_create_entry@plt+0x263cc>
   2b874:	add	r0, r5, #120	; 0x78
   2b878:	bl	2b650 <acl_create_entry@plt+0x263cc>
   2b87c:	add	r0, r5, #152	; 0x98
   2b880:	bl	2b650 <acl_create_entry@plt+0x263cc>
   2b884:	ldr	r0, [r5, #16]
   2b888:	bl	35c48 <acl_create_entry@plt+0x309c4>
   2b88c:	ldr	r0, [r5, #20]
   2b890:	bl	35c48 <acl_create_entry@plt+0x309c4>
   2b894:	ldr	r0, [r5, #336]	; 0x150
   2b898:	bl	35c48 <acl_create_entry@plt+0x309c4>
   2b89c:	ldr	r0, [r5, #320]	; 0x140
   2b8a0:	bl	4b7c <free@plt>
   2b8a4:	ldr	r0, [r5, #324]	; 0x144
   2b8a8:	bl	3290c <acl_create_entry@plt+0x2d688>
   2b8ac:	ldr	r0, [r5, #332]	; 0x14c
   2b8b0:	bl	3290c <acl_create_entry@plt+0x2d688>
   2b8b4:	mov	r0, r5
   2b8b8:	pop	{r3, r4, r5, lr}
   2b8bc:	b	4b7c <free@plt>
   2b8c0:	ldr	r0, [pc, #88]	; 2b920 <acl_create_entry@plt+0x2669c>
   2b8c4:	movw	r2, #370	; 0x172
   2b8c8:	ldr	r1, [pc, #84]	; 2b924 <acl_create_entry@plt+0x266a0>
   2b8cc:	ldr	r3, [pc, #84]	; 2b928 <acl_create_entry@plt+0x266a4>
   2b8d0:	add	r0, pc, r0
   2b8d4:	add	r1, pc, r1
   2b8d8:	add	r3, pc, r3
   2b8dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b8e0:	ldr	r0, [pc, #68]	; 2b92c <acl_create_entry@plt+0x266a8>
   2b8e4:	movw	r2, #367	; 0x16f
   2b8e8:	ldr	r1, [pc, #64]	; 2b930 <acl_create_entry@plt+0x266ac>
   2b8ec:	ldr	r3, [pc, #64]	; 2b934 <acl_create_entry@plt+0x266b0>
   2b8f0:	add	r0, pc, r0
   2b8f4:	add	r1, pc, r1
   2b8f8:	add	r3, pc, r3
   2b8fc:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b900:	ldr	r0, [pc, #48]	; 2b938 <acl_create_entry@plt+0x266b4>
   2b904:	movw	r2, #375	; 0x177
   2b908:	ldr	r1, [pc, #44]	; 2b93c <acl_create_entry@plt+0x266b8>
   2b90c:	ldr	r3, [pc, #44]	; 2b940 <acl_create_entry@plt+0x266bc>
   2b910:	add	r0, pc, r0
   2b914:	add	r1, pc, r1
   2b918:	add	r3, pc, r3
   2b91c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b920:	strdeq	r0, [r2], -r8
   2b924:	andeq	r0, r2, ip, asr r4
   2b928:	andeq	r0, r2, r8, asr #7
   2b92c:	andeq	fp, r1, r4, ror #23
   2b930:	andeq	r0, r2, ip, lsr r4
   2b934:	andeq	r0, r2, r8, lsr #7
   2b938:	andeq	r0, r2, r4, asr #15
   2b93c:	andeq	r0, r2, ip, lsl r4
   2b940:	andeq	r0, r2, r8, lsl #7
   2b944:	push	{r3, lr}
   2b948:	subs	r3, r0, #0
   2b94c:	beq	2b970 <acl_create_entry@plt+0x266ec>
   2b950:	ldr	r2, [r3]
   2b954:	cmp	r2, #0
   2b958:	beq	2b978 <acl_create_entry@plt+0x266f4>
   2b95c:	sub	r2, r2, #1
   2b960:	str	r2, [r3]
   2b964:	cmp	r2, #0
   2b968:	bne	2b970 <acl_create_entry@plt+0x266ec>
   2b96c:	bl	2b7f4 <acl_create_entry@plt+0x26570>
   2b970:	mov	r0, #0
   2b974:	pop	{r3, pc}
   2b978:	ldr	r0, [pc, #24]	; 2b998 <acl_create_entry@plt+0x26714>
   2b97c:	movw	r2, #453	; 0x1c5
   2b980:	ldr	r1, [pc, #20]	; 2b99c <acl_create_entry@plt+0x26718>
   2b984:	ldr	r3, [pc, #20]	; 2b9a0 <acl_create_entry@plt+0x2671c>
   2b988:	add	r0, pc, r0
   2b98c:	add	r1, pc, r1
   2b990:	add	r3, pc, r3
   2b994:	bl	33308 <acl_create_entry@plt+0x2e084>
   2b998:	andeq	r0, r2, r0, lsr #14
   2b99c:	andeq	r0, r2, r4, lsr #7
   2b9a0:	andeq	r0, r2, r4, lsr r3
   2b9a4:	push	{r3, r4, r5, lr}
   2b9a8:	subs	r4, r0, #0
   2b9ac:	beq	2bca4 <acl_create_entry@plt+0x26a20>
   2b9b0:	ldr	r0, [r4, #4]
   2b9b4:	cmp	r0, #0
   2b9b8:	popeq	{r3, r4, r5, pc}
   2b9bc:	ldr	r3, [r0, #416]	; 0x1a0
   2b9c0:	cmp	r3, #0
   2b9c4:	beq	2bcc4 <acl_create_entry@plt+0x26a40>
   2b9c8:	ldrb	r3, [r4, #20]
   2b9cc:	sbfx	r1, r3, #0, #5
   2b9d0:	cmp	r1, #10
   2b9d4:	addls	pc, pc, r1, lsl #2
   2b9d8:	b	2bc74 <acl_create_entry@plt+0x269f0>
   2b9dc:	b	2bb40 <acl_create_entry@plt+0x268bc>
   2b9e0:	b	2bb5c <acl_create_entry@plt+0x268d8>
   2b9e4:	b	2bb5c <acl_create_entry@plt+0x268d8>
   2b9e8:	b	2bb5c <acl_create_entry@plt+0x268d8>
   2b9ec:	b	2bb5c <acl_create_entry@plt+0x268d8>
   2b9f0:	b	2bb5c <acl_create_entry@plt+0x268d8>
   2b9f4:	b	2ba08 <acl_create_entry@plt+0x26784>
   2b9f8:	b	2bb9c <acl_create_entry@plt+0x26918>
   2b9fc:	b	2ba80 <acl_create_entry@plt+0x267fc>
   2ba00:	b	2bc2c <acl_create_entry@plt+0x269a8>
   2ba04:	b	2bb28 <acl_create_entry@plt+0x268a4>
   2ba08:	ldr	r2, [r4, #200]	; 0xc8
   2ba0c:	cmp	r2, #0
   2ba10:	ble	2ba80 <acl_create_entry@plt+0x267fc>
   2ba14:	ldr	r1, [r0, #320]	; 0x140
   2ba18:	cmp	r1, #0
   2ba1c:	movne	r3, #0
   2ba20:	strne	r3, [r1, r2, lsl #2]
   2ba24:	ldrbne	r3, [r4, #20]
   2ba28:	ldrne	r0, [r4, #4]
   2ba2c:	lsrs	r3, r3, #5
   2ba30:	beq	2ba80 <acl_create_entry@plt+0x267fc>
   2ba34:	ldr	r3, [r0, #320]	; 0x140
   2ba38:	ldr	r1, [r4, #200]	; 0xc8
   2ba3c:	cmp	r3, #0
   2ba40:	beq	2ba5c <acl_create_entry@plt+0x267d8>
   2ba44:	ldr	r3, [r3, r1, lsl #2]
   2ba48:	cmp	r3, #0
   2ba4c:	beq	2ba5c <acl_create_entry@plt+0x267d8>
   2ba50:	ldrb	r3, [r3, #20]
   2ba54:	lsrs	r3, r3, #5
   2ba58:	bne	2ba80 <acl_create_entry@plt+0x267fc>
   2ba5c:	cmp	r1, #17
   2ba60:	beq	2bc94 <acl_create_entry@plt+0x26a10>
   2ba64:	add	r0, r0, #192	; 0xc0
   2ba68:	bl	4f84 <sigdelset@plt>
   2ba6c:	cmp	r0, #0
   2ba70:	bne	2bce4 <acl_create_entry@plt+0x26a60>
   2ba74:	ldr	r0, [r4, #4]
   2ba78:	bl	2b4c4 <acl_create_entry@plt+0x26240>
   2ba7c:	ldr	r0, [r4, #4]
   2ba80:	ldrb	r3, [r4, #21]
   2ba84:	tst	r3, #1
   2ba88:	bne	2bb10 <acl_create_entry@plt+0x2688c>
   2ba8c:	ldr	r3, [r4, #12]
   2ba90:	cmp	r3, #0
   2ba94:	beq	2baac <acl_create_entry@plt+0x26828>
   2ba98:	ldr	r0, [r0, #20]
   2ba9c:	mov	r1, r4
   2baa0:	add	r2, r4, #36	; 0x24
   2baa4:	bl	35c6c <acl_create_entry@plt+0x309e8>
   2baa8:	ldr	r0, [r4, #4]
   2baac:	ldr	r3, [r4, #56]	; 0x38
   2bab0:	mov	r1, #0
   2bab4:	ldrb	r2, [r4, #20]
   2bab8:	cmp	r3, r1
   2babc:	str	r1, [r4, #4]
   2bac0:	orr	r2, r2, #31
   2bac4:	strb	r2, [r4, #20]
   2bac8:	ldrne	r2, [r4, #60]	; 0x3c
   2bacc:	strne	r2, [r3, #60]	; 0x3c
   2bad0:	ldr	r3, [r4, #60]	; 0x3c
   2bad4:	cmp	r3, #0
   2bad8:	beq	2bc40 <acl_create_entry@plt+0x269bc>
   2badc:	ldr	r2, [r4, #56]	; 0x38
   2bae0:	str	r2, [r3, #56]	; 0x38
   2bae4:	mov	r3, #0
   2bae8:	str	r3, [r4, #60]	; 0x3c
   2baec:	str	r3, [r4, #56]	; 0x38
   2baf0:	ldr	r3, [r0, #416]	; 0x1a0
   2baf4:	sub	r3, r3, #1
   2baf8:	str	r3, [r0, #416]	; 0x1a0
   2bafc:	ldrb	r3, [r4, #21]
   2bb00:	tst	r3, #4
   2bb04:	popne	{r3, r4, r5, pc}
   2bb08:	pop	{r3, r4, r5, lr}
   2bb0c:	b	2b944 <acl_create_entry@plt+0x266c0>
   2bb10:	ldr	r0, [r0, #16]
   2bb14:	mov	r1, r4
   2bb18:	add	r2, r4, #32
   2bb1c:	bl	35c6c <acl_create_entry@plt+0x309e8>
   2bb20:	ldr	r0, [r4, #4]
   2bb24:	b	2ba8c <acl_create_entry@plt+0x26808>
   2bb28:	ldr	r0, [r0, #336]	; 0x150
   2bb2c:	mov	r1, r4
   2bb30:	add	r2, r4, #68	; 0x44
   2bb34:	bl	35c6c <acl_create_entry@plt+0x309e8>
   2bb38:	ldr	r0, [r4, #4]
   2bb3c:	b	2ba80 <acl_create_entry@plt+0x267fc>
   2bb40:	ldr	r3, [r4, #68]	; 0x44
   2bb44:	cmp	r3, #0
   2bb48:	blt	2ba80 <acl_create_entry@plt+0x267fc>
   2bb4c:	mov	r0, r4
   2bb50:	bl	2b6a4 <acl_create_entry@plt+0x26420>
   2bb54:	ldr	r0, [r4, #4]
   2bb58:	b	2ba80 <acl_create_entry@plt+0x267fc>
   2bb5c:	bl	2b5c4 <acl_create_entry@plt+0x26340>
   2bb60:	subs	r5, r0, #0
   2bb64:	beq	2bd24 <acl_create_entry@plt+0x26aa0>
   2bb68:	mov	r1, r4
   2bb6c:	add	r2, r4, #88	; 0x58
   2bb70:	ldr	r0, [r5, #4]
   2bb74:	bl	35c6c <acl_create_entry@plt+0x309e8>
   2bb78:	ldr	r0, [r5, #8]
   2bb7c:	mov	r1, r4
   2bb80:	add	r2, r4, #92	; 0x5c
   2bb84:	bl	35c6c <acl_create_entry@plt+0x309e8>
   2bb88:	ldrb	r3, [r5, #24]
   2bb8c:	orr	r3, r3, #1
   2bb90:	strb	r3, [r5, #24]
   2bb94:	ldr	r0, [r4, #4]
   2bb98:	b	2ba80 <acl_create_entry@plt+0x267fc>
   2bb9c:	ldr	r1, [r4, #196]	; 0xc4
   2bba0:	cmp	r1, #0
   2bba4:	ble	2ba80 <acl_create_entry@plt+0x267fc>
   2bba8:	lsrs	r3, r3, #5
   2bbac:	beq	2bc1c <acl_create_entry@plt+0x26998>
   2bbb0:	ldr	r3, [r0, #328]	; 0x148
   2bbb4:	cmp	r3, #0
   2bbb8:	beq	2bd04 <acl_create_entry@plt+0x26a80>
   2bbbc:	sub	r3, r3, #1
   2bbc0:	str	r3, [r0, #328]	; 0x148
   2bbc4:	ldr	r0, [r4, #4]
   2bbc8:	ldr	r3, [r0, #320]	; 0x140
   2bbcc:	cmp	r3, #0
   2bbd0:	beq	2bbec <acl_create_entry@plt+0x26968>
   2bbd4:	ldr	r3, [r3, #68]	; 0x44
   2bbd8:	cmp	r3, #0
   2bbdc:	beq	2bbec <acl_create_entry@plt+0x26968>
   2bbe0:	ldrb	r3, [r3, #20]
   2bbe4:	lsrs	r3, r3, #5
   2bbe8:	bne	2bc18 <acl_create_entry@plt+0x26994>
   2bbec:	ldr	r3, [r0, #328]	; 0x148
   2bbf0:	cmp	r3, #0
   2bbf4:	bne	2bc18 <acl_create_entry@plt+0x26994>
   2bbf8:	add	r0, r0, #192	; 0xc0
   2bbfc:	mov	r1, #17
   2bc00:	bl	4f84 <sigdelset@plt>
   2bc04:	cmp	r0, #0
   2bc08:	bne	2bd44 <acl_create_entry@plt+0x26ac0>
   2bc0c:	ldr	r0, [r4, #4]
   2bc10:	bl	2b4c4 <acl_create_entry@plt+0x26240>
   2bc14:	ldr	r0, [r4, #4]
   2bc18:	ldr	r1, [r4, #196]	; 0xc4
   2bc1c:	ldr	r0, [r0, #324]	; 0x144
   2bc20:	bl	32bcc <acl_create_entry@plt+0x2d948>
   2bc24:	ldr	r0, [r4, #4]
   2bc28:	b	2ba80 <acl_create_entry@plt+0x267fc>
   2bc2c:	ldr	r0, [r0, #332]	; 0x14c
   2bc30:	mov	r1, r4
   2bc34:	bl	32bcc <acl_create_entry@plt+0x2d948>
   2bc38:	ldr	r0, [r4, #4]
   2bc3c:	b	2ba80 <acl_create_entry@plt+0x267fc>
   2bc40:	ldr	r3, [r0, #420]	; 0x1a4
   2bc44:	cmp	r4, r3
   2bc48:	ldreq	r3, [r4, #56]	; 0x38
   2bc4c:	streq	r3, [r0, #420]	; 0x1a4
   2bc50:	beq	2bae4 <acl_create_entry@plt+0x26860>
   2bc54:	ldr	r0, [pc, #264]	; 2bd64 <acl_create_entry@plt+0x26ae0>
   2bc58:	mov	r2, #728	; 0x2d8
   2bc5c:	ldr	r1, [pc, #260]	; 2bd68 <acl_create_entry@plt+0x26ae4>
   2bc60:	ldr	r3, [pc, #260]	; 2bd6c <acl_create_entry@plt+0x26ae8>
   2bc64:	add	r0, pc, r0
   2bc68:	add	r1, pc, r1
   2bc6c:	add	r3, pc, r3
   2bc70:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bc74:	ldr	r0, [pc, #244]	; 2bd70 <acl_create_entry@plt+0x26aec>
   2bc78:	movw	r2, #715	; 0x2cb
   2bc7c:	ldr	r1, [pc, #240]	; 2bd74 <acl_create_entry@plt+0x26af0>
   2bc80:	ldr	r3, [pc, #240]	; 2bd78 <acl_create_entry@plt+0x26af4>
   2bc84:	add	r0, pc, r0
   2bc88:	add	r1, pc, r1
   2bc8c:	add	r3, pc, r3
   2bc90:	bl	335c8 <acl_create_entry@plt+0x2e344>
   2bc94:	ldr	r3, [r0, #328]	; 0x148
   2bc98:	cmp	r3, #0
   2bc9c:	bne	2ba80 <acl_create_entry@plt+0x267fc>
   2bca0:	b	2ba64 <acl_create_entry@plt+0x267e0>
   2bca4:	ldr	r0, [pc, #208]	; 2bd7c <acl_create_entry@plt+0x26af8>
   2bca8:	movw	r2, #633	; 0x279
   2bcac:	ldr	r1, [pc, #204]	; 2bd80 <acl_create_entry@plt+0x26afc>
   2bcb0:	ldr	r3, [pc, #204]	; 2bd84 <acl_create_entry@plt+0x26b00>
   2bcb4:	add	r0, pc, r0
   2bcb8:	add	r1, pc, r1
   2bcbc:	add	r3, pc, r3
   2bcc0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bcc4:	ldr	r0, [pc, #188]	; 2bd88 <acl_create_entry@plt+0x26b04>
   2bcc8:	movw	r2, #638	; 0x27e
   2bccc:	ldr	r1, [pc, #184]	; 2bd8c <acl_create_entry@plt+0x26b08>
   2bcd0:	ldr	r3, [pc, #184]	; 2bd90 <acl_create_entry@plt+0x26b0c>
   2bcd4:	add	r0, pc, r0
   2bcd8:	add	r1, pc, r1
   2bcdc:	add	r3, pc, r3
   2bce0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bce4:	ldr	r0, [pc, #168]	; 2bd94 <acl_create_entry@plt+0x26b10>
   2bce8:	movw	r2, #671	; 0x29f
   2bcec:	ldr	r1, [pc, #164]	; 2bd98 <acl_create_entry@plt+0x26b14>
   2bcf0:	ldr	r3, [pc, #164]	; 2bd9c <acl_create_entry@plt+0x26b18>
   2bcf4:	add	r0, pc, r0
   2bcf8:	add	r1, pc, r1
   2bcfc:	add	r3, pc, r3
   2bd00:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bd04:	ldr	r0, [pc, #148]	; 2bda0 <acl_create_entry@plt+0x26b1c>
   2bd08:	mov	r2, #684	; 0x2ac
   2bd0c:	ldr	r1, [pc, #144]	; 2bda4 <acl_create_entry@plt+0x26b20>
   2bd10:	ldr	r3, [pc, #144]	; 2bda8 <acl_create_entry@plt+0x26b24>
   2bd14:	add	r0, pc, r0
   2bd18:	add	r1, pc, r1
   2bd1c:	add	r3, pc, r3
   2bd20:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bd24:	ldr	r0, [pc, #128]	; 2bdac <acl_create_entry@plt+0x26b28>
   2bd28:	mov	r2, #656	; 0x290
   2bd2c:	ldr	r1, [pc, #124]	; 2bdb0 <acl_create_entry@plt+0x26b2c>
   2bd30:	ldr	r3, [pc, #124]	; 2bdb4 <acl_create_entry@plt+0x26b30>
   2bd34:	add	r0, pc, r0
   2bd38:	add	r1, pc, r1
   2bd3c:	add	r3, pc, r3
   2bd40:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bd44:	ldr	r0, [pc, #108]	; 2bdb8 <acl_create_entry@plt+0x26b34>
   2bd48:	movw	r2, #689	; 0x2b1
   2bd4c:	ldr	r1, [pc, #104]	; 2bdbc <acl_create_entry@plt+0x26b38>
   2bd50:	ldr	r3, [pc, #104]	; 2bdc0 <acl_create_entry@plt+0x26b3c>
   2bd54:	add	r0, pc, r0
   2bd58:	add	r1, pc, r1
   2bd5c:	add	r3, pc, r3
   2bd60:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bd64:	strdeq	lr, [r1], -r4
   2bd68:	andeq	r0, r2, r8, asr #1
   2bd6c:	andeq	r0, r2, r0, lsl #1
   2bd70:	andeq	r0, r2, r4, lsr #10
   2bd74:	andeq	r0, r2, r8, lsr #1
   2bd78:	andeq	r0, r2, r0, rrx
   2bd7c:	andeq	r1, r2, ip, lsr #12
   2bd80:	andeq	r0, r2, r8, ror r0
   2bd84:	andeq	r0, r2, r0, lsr r0
   2bd88:	andeq	r0, r2, r4, lsr r4
   2bd8c:	andeq	r0, r2, r8, asr r0
   2bd90:	andeq	r0, r2, r0, lsl r0
   2bd94:	andeq	r0, r2, ip, lsr #8
   2bd98:	andeq	r0, r2, r8, lsr r0
   2bd9c:	strdeq	pc, [r1], -r0
   2bda0:	andeq	r0, r2, r0, asr #8
   2bda4:	andeq	r0, r2, r8, lsl r0
   2bda8:	ldrdeq	pc, [r1], -r0
   2bdac:	andeq	r8, r1, ip, lsl #25
   2bdb0:	strdeq	pc, [r1], -r8
   2bdb4:			; <UNDEFINED> instruction: 0x0001ffb0
   2bdb8:	andeq	r0, r2, r8, lsr #8
   2bdbc:	ldrdeq	pc, [r1], -r8
   2bdc0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   2bdc4:	push	{r4, lr}
   2bdc8:	subs	r4, r0, #0
   2bdcc:	beq	2bde8 <acl_create_entry@plt+0x26b64>
   2bdd0:	bl	2b9a4 <acl_create_entry@plt+0x26720>
   2bdd4:	ldr	r0, [r4, #16]
   2bdd8:	bl	4b7c <free@plt>
   2bddc:	mov	r0, r4
   2bde0:	pop	{r4, lr}
   2bde4:	b	4b7c <free@plt>
   2bde8:	ldr	r0, [pc, #24]	; 2be08 <acl_create_entry@plt+0x26b84>
   2bdec:	mov	r2, #736	; 0x2e0
   2bdf0:	ldr	r1, [pc, #20]	; 2be0c <acl_create_entry@plt+0x26b88>
   2bdf4:	ldr	r3, [pc, #20]	; 2be10 <acl_create_entry@plt+0x26b8c>
   2bdf8:	add	r0, pc, r0
   2bdfc:	add	r1, pc, r1
   2be00:	add	r3, pc, r3
   2be04:	bl	33308 <acl_create_entry@plt+0x2e084>
   2be08:	andeq	r1, r2, r8, ror #9
   2be0c:	andeq	pc, r1, r4, lsr pc	; <UNPREDICTABLE>
   2be10:	andeq	pc, r1, r0, lsl #30
   2be14:	ldr	r3, [pc, #168]	; 2bec4 <acl_create_entry@plt+0x26c40>
   2be18:	ldr	r2, [pc, #168]	; 2bec8 <acl_create_entry@plt+0x26c44>
   2be1c:	add	r3, pc, r3
   2be20:	push	{r4, r5, r6, r7, lr}
   2be24:	subs	r5, r0, #0
   2be28:	ldr	r7, [r3, r2]
   2be2c:	sub	sp, sp, #28
   2be30:	ldr	r3, [r7]
   2be34:	str	r3, [sp, #20]
   2be38:	beq	2bea4 <acl_create_entry@plt+0x26c20>
   2be3c:	ldr	r6, [pc, #136]	; 2becc <acl_create_entry@plt+0x26c48>
   2be40:	add	r4, sp, #24
   2be44:	mov	ip, sp
   2be48:	add	r6, pc, r6
   2be4c:	ldm	r6!, {r0, r1, r2, r3}
   2be50:	stmia	ip!, {r0, r1, r2, r3}
   2be54:	ldr	r6, [r6]
   2be58:	ldr	r1, [r4, #-24]!	; 0xffffffe8
   2be5c:	str	r6, [ip]
   2be60:	cmp	r1, #0
   2be64:	beq	2be84 <acl_create_entry@plt+0x26c00>
   2be68:	mov	r0, r5
   2be6c:	bl	22b44 <acl_create_entry@plt+0x1d8c0>
   2be70:	cmp	r0, #0
   2be74:	bne	2be88 <acl_create_entry@plt+0x26c04>
   2be78:	ldr	r1, [r4, #4]!
   2be7c:	cmp	r4, #0
   2be80:	bne	2be60 <acl_create_entry@plt+0x26bdc>
   2be84:	mov	r0, #0
   2be88:	ldr	r2, [sp, #20]
   2be8c:	ldr	r3, [r7]
   2be90:	cmp	r2, r3
   2be94:	bne	2bea0 <acl_create_entry@plt+0x26c1c>
   2be98:	add	sp, sp, #28
   2be9c:	pop	{r4, r5, r6, r7, pc}
   2bea0:	bl	4f6c <__stack_chk_fail@plt>
   2bea4:	ldr	r0, [pc, #36]	; 2bed0 <acl_create_entry@plt+0x26c4c>
   2bea8:	mov	r2, #40	; 0x28
   2beac:	ldr	r1, [pc, #32]	; 2bed4 <acl_create_entry@plt+0x26c50>
   2beb0:	ldr	r3, [pc, #32]	; 2bed8 <acl_create_entry@plt+0x26c54>
   2beb4:	add	r0, pc, r0
   2beb8:	add	r1, pc, r1
   2bebc:	add	r3, pc, r3
   2bec0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bec4:	andeq	lr, r3, r4, ror #27
   2bec8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2becc:	andeq	pc, r3, r8, asr #3
   2bed0:			; <UNDEFINED> instruction: 0x0001d4b0
   2bed4:	andeq	r0, r2, ip, ror r8
   2bed8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   2bedc:	ldr	r3, [pc, #220]	; 2bfc0 <acl_create_entry@plt+0x26d3c>
   2bee0:	cmp	r0, #0
   2bee4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2bee8:	add	fp, sp, #28
   2beec:	ldr	r2, [pc, #208]	; 2bfc4 <acl_create_entry@plt+0x26d40>
   2bef0:	sub	sp, sp, #24
   2bef4:	add	r3, pc, r3
   2bef8:	mov	r7, r1
   2befc:	ldr	r6, [r3, r2]
   2bf00:	ldr	r3, [r6]
   2bf04:	str	r3, [fp, #-32]	; 0xffffffe0
   2bf08:	beq	2bfa0 <acl_create_entry@plt+0x26d1c>
   2bf0c:	bl	2be14 <acl_create_entry@plt+0x26b90>
   2bf10:	subs	r9, r0, #0
   2bf14:	beq	2bf94 <acl_create_entry@plt+0x26d10>
   2bf18:	bl	4ce4 <strlen@plt>
   2bf1c:	add	r3, r0, #30
   2bf20:	mov	r4, r0
   2bf24:	bic	r3, r3, #7
   2bf28:	add	r8, r0, #16
   2bf2c:	sub	sp, sp, r3
   2bf30:	mov	r0, sp
   2bf34:	bl	2877c <acl_create_entry@plt+0x234f8>
   2bf38:	cmp	r0, #0
   2bf3c:	blt	2bf7c <acl_create_entry@plt+0x26cf8>
   2bf40:	mov	r1, r9
   2bf44:	mov	r2, r4
   2bf48:	add	r0, sp, #16
   2bf4c:	bl	4d38 <memcpy@plt>
   2bf50:	ldr	r3, [pc, #112]	; 2bfc8 <acl_create_entry@plt+0x26d44>
   2bf54:	sub	ip, fp, #52	; 0x34
   2bf58:	add	r3, pc, r3
   2bf5c:	ldm	r3, {r0, r1, r2, r3}
   2bf60:	stm	ip, {r0, r1, r2, r3}
   2bf64:	mov	r0, r7
   2bf68:	mov	r3, ip
   2bf6c:	mov	r1, sp
   2bf70:	mov	r2, r8
   2bf74:	bl	35cc4 <acl_create_entry@plt+0x30a40>
   2bf78:	mov	r0, #0
   2bf7c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2bf80:	ldr	r3, [r6]
   2bf84:	cmp	r2, r3
   2bf88:	bne	2bf9c <acl_create_entry@plt+0x26d18>
   2bf8c:	sub	sp, fp, #28
   2bf90:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2bf94:	mvn	r0, #1
   2bf98:	b	2bf7c <acl_create_entry@plt+0x26cf8>
   2bf9c:	bl	4f6c <__stack_chk_fail@plt>
   2bfa0:	ldr	r0, [pc, #36]	; 2bfcc <acl_create_entry@plt+0x26d48>
   2bfa4:	mov	r2, #60	; 0x3c
   2bfa8:	ldr	r1, [pc, #32]	; 2bfd0 <acl_create_entry@plt+0x26d4c>
   2bfac:	ldr	r3, [pc, #32]	; 2bfd4 <acl_create_entry@plt+0x26d50>
   2bfb0:	add	r0, pc, r0
   2bfb4:	add	r1, pc, r1
   2bfb8:	add	r3, pc, r3
   2bfbc:	bl	33308 <acl_create_entry@plt+0x2e084>
   2bfc0:	andeq	lr, r3, ip, lsl #26
   2bfc4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2bfc8:	andeq	r0, r2, r8, lsl #14
   2bfcc:			; <UNDEFINED> instruction: 0x0001d3b4
   2bfd0:	andeq	r0, r2, r0, lsl #15
   2bfd4:	andeq	r0, r2, r4, ror #17
   2bfd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bfdc:	sub	sp, sp, #28
   2bfe0:	mov	fp, r3
   2bfe4:	add	r4, sp, #76	; 0x4c
   2bfe8:	ldr	r3, [sp, #64]	; 0x40
   2bfec:	mov	r6, r0
   2bff0:	ldr	ip, [sp, #68]	; 0x44
   2bff4:	mov	r8, r1
   2bff8:	mov	r9, r2
   2bffc:	ldr	sl, [sp, #72]	; 0x48
   2c000:	str	r3, [sp, #12]
   2c004:	cmp	ip, #0
   2c008:	ldr	r3, [sp, #88]	; 0x58
   2c00c:	ldm	r4, {r4, r5, r7}
   2c010:	str	r3, [sp, #4]
   2c014:	ldr	r3, [sp, #96]	; 0x60
   2c018:	str	r3, [sp, #8]
   2c01c:	ldr	r3, [sp, #100]	; 0x64
   2c020:	str	r3, [sp, #16]
   2c024:	ldr	r3, [sp, #104]	; 0x68
   2c028:	str	r3, [sp, #20]
   2c02c:	beq	2c040 <acl_create_entry@plt+0x26dbc>
   2c030:	mov	r0, ip
   2c034:	bl	3ea7c <acl_create_entry@plt+0x397f8>
   2c038:	cmp	r0, #0
   2c03c:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c040:	cmp	sl, #0
   2c044:	beq	2c058 <acl_create_entry@plt+0x26dd4>
   2c048:	mov	r0, sl
   2c04c:	bl	3ea7c <acl_create_entry@plt+0x397f8>
   2c050:	cmp	r0, #0
   2c054:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c058:	cmp	r4, #0
   2c05c:	beq	2c070 <acl_create_entry@plt+0x26dec>
   2c060:	mov	r0, r4
   2c064:	bl	3ea7c <acl_create_entry@plt+0x397f8>
   2c068:	cmp	r0, #0
   2c06c:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c070:	cmp	r5, #0
   2c074:	beq	2c088 <acl_create_entry@plt+0x26e04>
   2c078:	mov	r0, r5
   2c07c:	bl	3ea7c <acl_create_entry@plt+0x397f8>
   2c080:	cmp	r0, #0
   2c084:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c088:	cmp	r6, #0
   2c08c:	beq	2c0b0 <acl_create_entry@plt+0x26e2c>
   2c090:	cmp	r7, #0
   2c094:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c098:	mov	r0, r6
   2c09c:	mov	r1, r7
   2c0a0:	mov	r2, #6
   2c0a4:	bl	48b8 <memcmp@plt>
   2c0a8:	cmp	r0, #0
   2c0ac:	bne	2c198 <acl_create_entry@plt+0x26f14>
   2c0b0:	cmp	r8, #0
   2c0b4:	beq	2c0e8 <acl_create_entry@plt+0x26e64>
   2c0b8:	ldr	r3, [r8]
   2c0bc:	cmp	r3, #0
   2c0c0:	beq	2c0e8 <acl_create_entry@plt+0x26e64>
   2c0c4:	ldr	r3, [sp, #4]
   2c0c8:	cmp	r3, #0
   2c0cc:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c0d0:	mov	r0, r8
   2c0d4:	ldr	r1, [sp, #4]
   2c0d8:	mov	r2, #0
   2c0dc:	bl	37314 <acl_create_entry@plt+0x32090>
   2c0e0:	cmp	r0, #0
   2c0e4:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c0e8:	cmp	r9, #0
   2c0ec:	beq	2c120 <acl_create_entry@plt+0x26e9c>
   2c0f0:	ldr	r3, [r9]
   2c0f4:	cmp	r3, #0
   2c0f8:	beq	2c120 <acl_create_entry@plt+0x26e9c>
   2c0fc:	ldr	r3, [sp, #8]
   2c100:	cmp	r3, #0
   2c104:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c108:	mov	r0, r9
   2c10c:	ldr	r1, [sp, #8]
   2c110:	mov	r2, #0
   2c114:	bl	37314 <acl_create_entry@plt+0x32090>
   2c118:	cmp	r0, #0
   2c11c:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c120:	cmp	fp, #0
   2c124:	beq	2c158 <acl_create_entry@plt+0x26ed4>
   2c128:	ldr	r3, [fp]
   2c12c:	cmp	r3, #0
   2c130:	beq	2c158 <acl_create_entry@plt+0x26ed4>
   2c134:	ldr	r3, [sp, #16]
   2c138:	cmp	r3, #0
   2c13c:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c140:	mov	r0, fp
   2c144:	ldr	r1, [sp, #16]
   2c148:	mov	r2, #0
   2c14c:	bl	37314 <acl_create_entry@plt+0x32090>
   2c150:	cmp	r0, #0
   2c154:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c158:	ldr	r3, [sp, #12]
   2c15c:	cmp	r3, #0
   2c160:	beq	2c1a4 <acl_create_entry@plt+0x26f20>
   2c164:	ldr	r2, [sp, #12]
   2c168:	ldr	r3, [r2]
   2c16c:	cmp	r3, #0
   2c170:	beq	2c1a4 <acl_create_entry@plt+0x26f20>
   2c174:	ldr	r3, [sp, #20]
   2c178:	cmp	r3, #0
   2c17c:	beq	2c198 <acl_create_entry@plt+0x26f14>
   2c180:	ldr	r0, [sp, #12]
   2c184:	mov	r2, #0
   2c188:	ldr	r1, [sp, #20]
   2c18c:	add	sp, sp, #28
   2c190:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c194:	b	37314 <acl_create_entry@plt+0x32090>
   2c198:	mov	r0, #0
   2c19c:	add	sp, sp, #28
   2c1a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c1a4:	mov	r0, #1
   2c1a8:	b	2c19c <acl_create_entry@plt+0x26f18>
   2c1ac:	push	{r4, r5, r6, r7, r8, lr}
   2c1b0:	subs	r7, r1, #0
   2c1b4:	ldr	r6, [sp, #28]
   2c1b8:	ldr	r4, [sp, #36]	; 0x24
   2c1bc:	ldr	r5, [sp, #40]	; 0x28
   2c1c0:	beq	2c310 <acl_create_entry@plt+0x2708c>
   2c1c4:	cmp	r6, #0
   2c1c8:	beq	2c2e4 <acl_create_entry@plt+0x27060>
   2c1cc:	cmp	r4, #0
   2c1d0:	beq	2c2bc <acl_create_entry@plt+0x27038>
   2c1d4:	cmp	r5, #0
   2c1d8:	beq	2c284 <acl_create_entry@plt+0x27000>
   2c1dc:	ldrb	r6, [r4]
   2c1e0:	subs	r3, r6, #33	; 0x21
   2c1e4:	rsbs	r6, r3, #0
   2c1e8:	adcs	r6, r6, r3
   2c1ec:	cmp	r6, #0
   2c1f0:	addne	r4, r4, #1
   2c1f4:	mov	r0, r4
   2c1f8:	bl	51c4 <__strdup@plt>
   2c1fc:	subs	r4, r0, #0
   2c200:	beq	2c248 <acl_create_entry@plt+0x26fc4>
   2c204:	mov	r3, r6
   2c208:	ldr	r0, [sp, #32]
   2c20c:	mov	r1, r4
   2c210:	mov	r2, #0
   2c214:	bl	3e918 <acl_create_entry@plt+0x39694>
   2c218:	subs	r6, r0, #0
   2c21c:	beq	2c268 <acl_create_entry@plt+0x26fe4>
   2c220:	ldr	r0, [r5]
   2c224:	cmp	r0, #0
   2c228:	beq	2c230 <acl_create_entry@plt+0x26fac>
   2c22c:	bl	3ea30 <acl_create_entry@plt+0x397ac>
   2c230:	str	r6, [r5]
   2c234:	mov	r5, #0
   2c238:	mov	r0, r4
   2c23c:	bl	4b7c <free@plt>
   2c240:	mov	r0, r5
   2c244:	pop	{r4, r5, r6, r7, r8, pc}
   2c248:	ldr	r0, [pc, #240]	; 2c340 <acl_create_entry@plt+0x270bc>
   2c24c:	mov	r1, #162	; 0xa2
   2c250:	ldr	r2, [pc, #236]	; 2c344 <acl_create_entry@plt+0x270c0>
   2c254:	add	r0, pc, r0
   2c258:	add	r2, pc, r2
   2c25c:	bl	3369c <acl_create_entry@plt+0x2e418>
   2c260:	mov	r5, r0
   2c264:	b	2c238 <acl_create_entry@plt+0x26fb4>
   2c268:	ldr	r0, [pc, #216]	; 2c348 <acl_create_entry@plt+0x270c4>
   2c26c:	mov	r1, #166	; 0xa6
   2c270:	ldr	r2, [pc, #212]	; 2c34c <acl_create_entry@plt+0x270c8>
   2c274:	add	r0, pc, r0
   2c278:	add	r2, pc, r2
   2c27c:	bl	3369c <acl_create_entry@plt+0x2e418>
   2c280:	b	2c260 <acl_create_entry@plt+0x26fdc>
   2c284:	ldr	r0, [pc, #196]	; 2c350 <acl_create_entry@plt+0x270cc>
   2c288:	mov	r2, #154	; 0x9a
   2c28c:	ldr	r1, [pc, #192]	; 2c354 <acl_create_entry@plt+0x270d0>
   2c290:	ldr	r3, [pc, #192]	; 2c358 <acl_create_entry@plt+0x270d4>
   2c294:	add	r0, pc, r0
   2c298:	add	r1, pc, r1
   2c29c:	add	r3, pc, r3
   2c2a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c2a4:	mov	r8, r0
   2c2a8:	mov	r4, r5
   2c2ac:	mov	r0, r4
   2c2b0:	bl	4b7c <free@plt>
   2c2b4:	mov	r0, r8
   2c2b8:	bl	51d0 <_Unwind_Resume@plt>
   2c2bc:	ldr	r0, [pc, #152]	; 2c35c <acl_create_entry@plt+0x270d8>
   2c2c0:	mov	r2, #153	; 0x99
   2c2c4:	ldr	r1, [pc, #148]	; 2c360 <acl_create_entry@plt+0x270dc>
   2c2c8:	ldr	r3, [pc, #148]	; 2c364 <acl_create_entry@plt+0x270e0>
   2c2cc:	add	r0, pc, r0
   2c2d0:	add	r1, pc, r1
   2c2d4:	add	r3, pc, r3
   2c2d8:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c2dc:	mov	r8, r0
   2c2e0:	b	2c2ac <acl_create_entry@plt+0x27028>
   2c2e4:	ldr	r0, [pc, #124]	; 2c368 <acl_create_entry@plt+0x270e4>
   2c2e8:	mov	r2, #152	; 0x98
   2c2ec:	ldr	r1, [pc, #120]	; 2c36c <acl_create_entry@plt+0x270e8>
   2c2f0:	ldr	r3, [pc, #120]	; 2c370 <acl_create_entry@plt+0x270ec>
   2c2f4:	add	r0, pc, r0
   2c2f8:	add	r1, pc, r1
   2c2fc:	add	r3, pc, r3
   2c300:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c304:	mov	r8, r0
   2c308:	mov	r4, r6
   2c30c:	b	2c2ac <acl_create_entry@plt+0x27028>
   2c310:	ldr	r0, [pc, #92]	; 2c374 <acl_create_entry@plt+0x270f0>
   2c314:	mov	r2, #151	; 0x97
   2c318:	ldr	r1, [pc, #88]	; 2c378 <acl_create_entry@plt+0x270f4>
   2c31c:	ldr	r3, [pc, #88]	; 2c37c <acl_create_entry@plt+0x270f8>
   2c320:	add	r0, pc, r0
   2c324:	add	r1, pc, r1
   2c328:	add	r3, pc, r3
   2c32c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c330:	mov	r8, r0
   2c334:	mov	r4, r7
   2c338:	b	2c2ac <acl_create_entry@plt+0x27028>
   2c33c:	b	2c2dc <acl_create_entry@plt+0x27058>
   2c340:	andeq	r0, r2, r0, ror #9
   2c344:	andeq	r0, r2, ip, ror r6
   2c348:	andeq	r0, r2, r0, asr #9
   2c34c:	andeq	r0, r2, ip, asr r6
   2c350:	andeq	r8, r1, ip, lsl #16
   2c354:	muleq	r2, ip, r4
   2c358:	andeq	r0, r2, r8, ror #8
   2c35c:	andeq	fp, r1, r8, lsr #31
   2c360:	andeq	r0, r2, r4, ror #8
   2c364:	andeq	r0, r2, r0, lsr r4
   2c368:	andeq	fp, r1, r8, ror pc
   2c36c:	andeq	r0, r2, ip, lsr r4
   2c370:	andeq	r0, r2, r8, lsl #8
   2c374:	andeq	fp, r1, ip, lsr sp
   2c378:	andeq	r0, r2, r0, lsl r4
   2c37c:	ldrdeq	r0, [r2], -ip
   2c380:	push	{r4, r5, r6, r7, r8, r9, lr}
   2c384:	subs	r7, r1, #0
   2c388:	sub	sp, sp, #28
   2c38c:	mov	r9, r0
   2c390:	mov	r8, r2
   2c394:	ldr	r5, [sp, #60]	; 0x3c
   2c398:	ldr	r4, [sp, #68]	; 0x44
   2c39c:	ldr	r6, [sp, #72]	; 0x48
   2c3a0:	beq	2c488 <acl_create_entry@plt+0x27204>
   2c3a4:	cmp	r5, #0
   2c3a8:	beq	2c518 <acl_create_entry@plt+0x27294>
   2c3ac:	cmp	r4, #0
   2c3b0:	beq	2c4ec <acl_create_entry@plt+0x27268>
   2c3b4:	cmp	r6, #0
   2c3b8:	beq	2c4c0 <acl_create_entry@plt+0x2723c>
   2c3bc:	mov	r0, r4
   2c3c0:	bl	51c4 <__strdup@plt>
   2c3c4:	subs	r5, r0, #0
   2c3c8:	beq	2c468 <acl_create_entry@plt+0x271e4>
   2c3cc:	bl	37dc0 <acl_create_entry@plt+0x32b3c>
   2c3d0:	cmp	r0, #0
   2c3d4:	beq	2c3e8 <acl_create_entry@plt+0x27164>
   2c3d8:	mov	r0, r5
   2c3dc:	bl	4ce4 <strlen@plt>
   2c3e0:	cmp	r0, #15
   2c3e4:	bls	2c444 <acl_create_entry@plt+0x271c0>
   2c3e8:	mov	r2, #22
   2c3ec:	ldr	lr, [pc, #336]	; 2c544 <acl_create_entry@plt+0x272c0>
   2c3f0:	ldr	ip, [pc, #336]	; 2c548 <acl_create_entry@plt+0x272c4>
   2c3f4:	mov	r0, r9
   2c3f8:	str	r2, [sp, #12]
   2c3fc:	add	lr, pc, lr
   2c400:	ldr	r2, [pc, #324]	; 2c54c <acl_create_entry@plt+0x272c8>
   2c404:	add	ip, pc, ip
   2c408:	str	r7, [sp, #4]
   2c40c:	mov	r1, #3
   2c410:	str	r8, [sp, #8]
   2c414:	mov	r3, #200	; 0xc8
   2c418:	str	r4, [sp, #20]
   2c41c:	add	r2, pc, r2
   2c420:	str	lr, [sp]
   2c424:	str	ip, [sp, #16]
   2c428:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2c42c:	mov	r4, #0
   2c430:	mov	r0, r5
   2c434:	bl	4b7c <free@plt>
   2c438:	mov	r0, r4
   2c43c:	add	sp, sp, #28
   2c440:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2c444:	ldr	r0, [r6]
   2c448:	bl	4b7c <free@plt>
   2c44c:	ldrb	r4, [r5]
   2c450:	cmp	r4, #0
   2c454:	strne	r5, [r6]
   2c458:	streq	r4, [r6]
   2c45c:	movne	r5, #0
   2c460:	movne	r4, r5
   2c464:	b	2c430 <acl_create_entry@plt+0x271ac>
   2c468:	ldr	r0, [pc, #224]	; 2c550 <acl_create_entry@plt+0x272cc>
   2c46c:	mov	r1, #196	; 0xc4
   2c470:	ldr	r2, [pc, #220]	; 2c554 <acl_create_entry@plt+0x272d0>
   2c474:	add	r0, pc, r0
   2c478:	add	r2, pc, r2
   2c47c:	bl	3369c <acl_create_entry@plt+0x2e418>
   2c480:	mov	r4, r0
   2c484:	b	2c430 <acl_create_entry@plt+0x271ac>
   2c488:	ldr	r0, [pc, #200]	; 2c558 <acl_create_entry@plt+0x272d4>
   2c48c:	mov	r2, #189	; 0xbd
   2c490:	ldr	r1, [pc, #196]	; 2c55c <acl_create_entry@plt+0x272d8>
   2c494:	ldr	r3, [pc, #196]	; 2c560 <acl_create_entry@plt+0x272dc>
   2c498:	add	r0, pc, r0
   2c49c:	add	r1, pc, r1
   2c4a0:	add	r3, pc, r3
   2c4a4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c4a8:	mov	r8, r0
   2c4ac:	mov	r5, r7
   2c4b0:	mov	r0, r5
   2c4b4:	bl	4b7c <free@plt>
   2c4b8:	mov	r0, r8
   2c4bc:	bl	51d0 <_Unwind_Resume@plt>
   2c4c0:	ldr	r0, [pc, #156]	; 2c564 <acl_create_entry@plt+0x272e0>
   2c4c4:	mov	r2, #192	; 0xc0
   2c4c8:	ldr	r1, [pc, #152]	; 2c568 <acl_create_entry@plt+0x272e4>
   2c4cc:	ldr	r3, [pc, #152]	; 2c56c <acl_create_entry@plt+0x272e8>
   2c4d0:	add	r0, pc, r0
   2c4d4:	add	r1, pc, r1
   2c4d8:	add	r3, pc, r3
   2c4dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c4e0:	mov	r8, r0
   2c4e4:	mov	r5, r6
   2c4e8:	b	2c4b0 <acl_create_entry@plt+0x2722c>
   2c4ec:	ldr	r0, [pc, #124]	; 2c570 <acl_create_entry@plt+0x272ec>
   2c4f0:	mov	r2, #191	; 0xbf
   2c4f4:	ldr	r1, [pc, #120]	; 2c574 <acl_create_entry@plt+0x272f0>
   2c4f8:	ldr	r3, [pc, #120]	; 2c578 <acl_create_entry@plt+0x272f4>
   2c4fc:	add	r0, pc, r0
   2c500:	add	r1, pc, r1
   2c504:	add	r3, pc, r3
   2c508:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c50c:	mov	r8, r0
   2c510:	mov	r5, r4
   2c514:	b	2c4b0 <acl_create_entry@plt+0x2722c>
   2c518:	ldr	r0, [pc, #92]	; 2c57c <acl_create_entry@plt+0x272f8>
   2c51c:	mov	r2, #190	; 0xbe
   2c520:	ldr	r1, [pc, #88]	; 2c580 <acl_create_entry@plt+0x272fc>
   2c524:	ldr	r3, [pc, #88]	; 2c584 <acl_create_entry@plt+0x27300>
   2c528:	add	r0, pc, r0
   2c52c:	add	r1, pc, r1
   2c530:	add	r3, pc, r3
   2c534:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c538:	mov	r8, r0
   2c53c:	b	2c4b0 <acl_create_entry@plt+0x2722c>
   2c540:	b	2c538 <acl_create_entry@plt+0x272b4>
   2c544:	andeq	r0, r2, r4, ror r2
   2c548:	andeq	r0, r2, ip, asr r3
   2c54c:	andeq	r0, r2, r8, lsl r3
   2c550:	andeq	r0, r2, r0, asr #5
   2c554:	strdeq	r0, [r2], -r8
   2c558:	andeq	fp, r1, r4, asr #23
   2c55c:	muleq	r2, r8, r2
   2c560:	strdeq	r0, [r2], -r8
   2c564:	ldrdeq	r8, [r1], -r0
   2c568:	andeq	r0, r2, r0, ror #4
   2c56c:	andeq	r0, r2, r0, asr #3
   2c570:	andeq	fp, r1, r8, ror sp
   2c574:	andeq	r0, r2, r4, lsr r2
   2c578:	muleq	r2, r4, r1
   2c57c:	andeq	fp, r1, r4, asr #26
   2c580:	andeq	r0, r2, r8, lsl #4
   2c584:	andeq	r0, r2, r8, ror #2
   2c588:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c58c:	sub	sp, sp, #52	; 0x34
   2c590:	ldr	r3, [pc, #524]	; 2c7a4 <acl_create_entry@plt+0x27520>
   2c594:	cmp	r1, #0
   2c598:	str	r1, [sp, #28]
   2c59c:	mov	sl, r2
   2c5a0:	ldr	r1, [pc, #512]	; 2c7a8 <acl_create_entry@plt+0x27524>
   2c5a4:	add	r3, pc, r3
   2c5a8:	mov	fp, r0
   2c5ac:	ldr	r2, [sp, #92]	; 0x5c
   2c5b0:	ldr	r9, [sp, #100]	; 0x64
   2c5b4:	ldr	r1, [r3, r1]
   2c5b8:	ldr	r6, [sp, #104]	; 0x68
   2c5bc:	ldr	r3, [r1]
   2c5c0:	str	r1, [sp, #24]
   2c5c4:	str	r3, [sp, #44]	; 0x2c
   2c5c8:	beq	2c724 <acl_create_entry@plt+0x274a0>
   2c5cc:	cmp	r2, #0
   2c5d0:	beq	2c784 <acl_create_entry@plt+0x27500>
   2c5d4:	cmp	r9, #0
   2c5d8:	beq	2c744 <acl_create_entry@plt+0x274c0>
   2c5dc:	cmp	r6, #0
   2c5e0:	beq	2c764 <acl_create_entry@plt+0x274e0>
   2c5e4:	add	r5, sp, #48	; 0x30
   2c5e8:	add	r7, sp, #40	; 0x28
   2c5ec:	ldr	r2, [pc, #440]	; 2c7ac <acl_create_entry@plt+0x27528>
   2c5f0:	mov	r3, #0
   2c5f4:	str	r9, [r5, #-12]!
   2c5f8:	mov	r1, r7
   2c5fc:	mov	r0, r5
   2c600:	add	r2, pc, r2
   2c604:	bl	39034 <acl_create_entry@plt+0x33db0>
   2c608:	cmp	r0, #0
   2c60c:	beq	2c6e4 <acl_create_entry@plt+0x27460>
   2c610:	ldr	r8, [pc, #408]	; 2c7b0 <acl_create_entry@plt+0x2752c>
   2c614:	add	r8, pc, r8
   2c618:	b	2c668 <acl_create_entry@plt+0x273e4>
   2c61c:	bl	37dc0 <acl_create_entry@plt+0x32b3c>
   2c620:	cmp	r0, #0
   2c624:	beq	2c694 <acl_create_entry@plt+0x27410>
   2c628:	mov	r0, r4
   2c62c:	bl	4ce4 <strlen@plt>
   2c630:	cmp	r0, #15
   2c634:	bhi	2c694 <acl_create_entry@plt+0x27410>
   2c638:	mov	r1, r4
   2c63c:	mov	r0, r6
   2c640:	bl	371f8 <acl_create_entry@plt+0x31f74>
   2c644:	cmp	r0, #0
   2c648:	blt	2c704 <acl_create_entry@plt+0x27480>
   2c64c:	mov	r0, r5
   2c650:	mov	r1, r7
   2c654:	mov	r2, r8
   2c658:	mov	r3, #0
   2c65c:	bl	39034 <acl_create_entry@plt+0x33db0>
   2c660:	cmp	r0, #0
   2c664:	beq	2c6e4 <acl_create_entry@plt+0x27460>
   2c668:	ldr	r1, [sp, #40]	; 0x28
   2c66c:	bl	4ae0 <__strndup@plt>
   2c670:	subs	r4, r0, #0
   2c674:	bne	2c61c <acl_create_entry@plt+0x27398>
   2c678:	ldr	r0, [pc, #308]	; 2c7b4 <acl_create_entry@plt+0x27530>
   2c67c:	mov	r1, #240	; 0xf0
   2c680:	ldr	r2, [pc, #304]	; 2c7b8 <acl_create_entry@plt+0x27534>
   2c684:	add	r0, pc, r0
   2c688:	add	r2, pc, r2
   2c68c:	bl	3369c <acl_create_entry@plt+0x2e418>
   2c690:	b	2c6e8 <acl_create_entry@plt+0x27464>
   2c694:	ldr	r1, [sp, #28]
   2c698:	mov	r2, #22
   2c69c:	ldr	lr, [pc, #280]	; 2c7bc <acl_create_entry@plt+0x27538>
   2c6a0:	mov	r0, fp
   2c6a4:	str	r2, [sp, #12]
   2c6a8:	mov	r3, #244	; 0xf4
   2c6ac:	ldr	ip, [pc, #268]	; 2c7c0 <acl_create_entry@plt+0x2753c>
   2c6b0:	add	lr, pc, lr
   2c6b4:	ldr	r2, [pc, #264]	; 2c7c4 <acl_create_entry@plt+0x27540>
   2c6b8:	add	ip, pc, ip
   2c6bc:	str	r1, [sp, #4]
   2c6c0:	str	sl, [sp, #8]
   2c6c4:	mov	r1, #3
   2c6c8:	str	r9, [sp, #20]
   2c6cc:	add	r2, pc, r2
   2c6d0:	str	lr, [sp]
   2c6d4:	str	ip, [sp, #16]
   2c6d8:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2c6dc:	mov	r0, r4
   2c6e0:	bl	4b7c <free@plt>
   2c6e4:	mov	r0, #0
   2c6e8:	ldr	r1, [sp, #24]
   2c6ec:	ldr	r2, [sp, #44]	; 0x2c
   2c6f0:	ldr	r3, [r1]
   2c6f4:	cmp	r2, r3
   2c6f8:	bne	2c720 <acl_create_entry@plt+0x2749c>
   2c6fc:	add	sp, sp, #52	; 0x34
   2c700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c704:	ldr	r0, [pc, #188]	; 2c7c8 <acl_create_entry@plt+0x27544>
   2c708:	mov	r1, #251	; 0xfb
   2c70c:	ldr	r2, [pc, #184]	; 2c7cc <acl_create_entry@plt+0x27548>
   2c710:	add	r0, pc, r0
   2c714:	add	r2, pc, r2
   2c718:	bl	3369c <acl_create_entry@plt+0x2e418>
   2c71c:	b	2c6e8 <acl_create_entry@plt+0x27464>
   2c720:	bl	4f6c <__stack_chk_fail@plt>
   2c724:	ldr	r0, [pc, #164]	; 2c7d0 <acl_create_entry@plt+0x2754c>
   2c728:	mov	r2, #230	; 0xe6
   2c72c:	ldr	r1, [pc, #160]	; 2c7d4 <acl_create_entry@plt+0x27550>
   2c730:	ldr	r3, [pc, #160]	; 2c7d8 <acl_create_entry@plt+0x27554>
   2c734:	add	r0, pc, r0
   2c738:	add	r1, pc, r1
   2c73c:	add	r3, pc, r3
   2c740:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c744:	ldr	r0, [pc, #144]	; 2c7dc <acl_create_entry@plt+0x27558>
   2c748:	mov	r2, #232	; 0xe8
   2c74c:	ldr	r1, [pc, #140]	; 2c7e0 <acl_create_entry@plt+0x2755c>
   2c750:	ldr	r3, [pc, #140]	; 2c7e4 <acl_create_entry@plt+0x27560>
   2c754:	add	r0, pc, r0
   2c758:	add	r1, pc, r1
   2c75c:	add	r3, pc, r3
   2c760:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c764:	ldr	r0, [pc, #124]	; 2c7e8 <acl_create_entry@plt+0x27564>
   2c768:	mov	r2, #233	; 0xe9
   2c76c:	ldr	r1, [pc, #120]	; 2c7ec <acl_create_entry@plt+0x27568>
   2c770:	ldr	r3, [pc, #120]	; 2c7f0 <acl_create_entry@plt+0x2756c>
   2c774:	add	r0, pc, r0
   2c778:	add	r1, pc, r1
   2c77c:	add	r3, pc, r3
   2c780:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c784:	ldr	r0, [pc, #104]	; 2c7f4 <acl_create_entry@plt+0x27570>
   2c788:	mov	r2, #231	; 0xe7
   2c78c:	ldr	r1, [pc, #100]	; 2c7f8 <acl_create_entry@plt+0x27574>
   2c790:	ldr	r3, [pc, #100]	; 2c7fc <acl_create_entry@plt+0x27578>
   2c794:	add	r0, pc, r0
   2c798:	add	r1, pc, r1
   2c79c:	add	r3, pc, r3
   2c7a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c7a4:	andeq	lr, r3, ip, asr r6
   2c7a8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2c7ac:	andeq	fp, r1, r8, asr #19
   2c7b0:			; <UNDEFINED> instruction: 0x0001b9b4
   2c7b4:	strheq	r0, [r2], -r0	; <UNPREDICTABLE>
   2c7b8:	andeq	r0, r2, r4, rrx
   2c7bc:	andeq	r0, r2, ip, lsr r0
   2c7c0:	andeq	r0, r2, r8, lsr #1
   2c7c4:	andeq	r0, r2, r8, rrx
   2c7c8:	andeq	r0, r2, r4, lsr #32
   2c7cc:	ldrdeq	pc, [r1], -r8
   2c7d0:	andeq	fp, r1, r8, lsr #18
   2c7d4:	strdeq	pc, [r1], -ip
   2c7d8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   2c7dc:	andeq	fp, r1, r0, lsr #22
   2c7e0:	ldrdeq	pc, [r1], -ip
   2c7e4:	andeq	pc, r1, r8, ror pc	; <UNPREDICTABLE>
   2c7e8:	andeq	r8, r1, ip, lsr #6
   2c7ec:			; <UNDEFINED> instruction: 0x0001ffbc
   2c7f0:	andeq	pc, r1, r8, asr pc	; <UNPREDICTABLE>
   2c7f4:	ldrdeq	fp, [r1], -r8
   2c7f8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   2c7fc:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   2c800:	push	{r4, r5, r6, r7, r8, r9, lr}
   2c804:	subs	r7, r1, #0
   2c808:	sub	sp, sp, #28
   2c80c:	mov	r9, r0
   2c810:	mov	r8, r2
   2c814:	ldr	r5, [sp, #60]	; 0x3c
   2c818:	ldr	r4, [sp, #68]	; 0x44
   2c81c:	ldr	r6, [sp, #72]	; 0x48
   2c820:	beq	2c908 <acl_create_entry@plt+0x27684>
   2c824:	cmp	r5, #0
   2c828:	beq	2c998 <acl_create_entry@plt+0x27714>
   2c82c:	cmp	r4, #0
   2c830:	beq	2c96c <acl_create_entry@plt+0x276e8>
   2c834:	cmp	r6, #0
   2c838:	beq	2c940 <acl_create_entry@plt+0x276bc>
   2c83c:	mov	r0, r4
   2c840:	bl	51c4 <__strdup@plt>
   2c844:	subs	r5, r0, #0
   2c848:	beq	2c8e8 <acl_create_entry@plt+0x27664>
   2c84c:	bl	37dc0 <acl_create_entry@plt+0x32b3c>
   2c850:	cmp	r0, #0
   2c854:	beq	2c868 <acl_create_entry@plt+0x275e4>
   2c858:	mov	r0, r5
   2c85c:	bl	4ce4 <strlen@plt>
   2c860:	cmp	r0, #255	; 0xff
   2c864:	bls	2c8c4 <acl_create_entry@plt+0x27640>
   2c868:	mov	r2, #22
   2c86c:	ldr	lr, [pc, #336]	; 2c9c4 <acl_create_entry@plt+0x27740>
   2c870:	ldr	ip, [pc, #336]	; 2c9c8 <acl_create_entry@plt+0x27744>
   2c874:	mov	r0, r9
   2c878:	str	r2, [sp, #12]
   2c87c:	add	lr, pc, lr
   2c880:	ldr	r2, [pc, #324]	; 2c9cc <acl_create_entry@plt+0x27748>
   2c884:	add	ip, pc, ip
   2c888:	str	r7, [sp, #4]
   2c88c:	mov	r1, #3
   2c890:	str	r8, [sp, #8]
   2c894:	movw	r3, #282	; 0x11a
   2c898:	str	r4, [sp, #20]
   2c89c:	add	r2, pc, r2
   2c8a0:	str	lr, [sp]
   2c8a4:	str	ip, [sp, #16]
   2c8a8:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2c8ac:	mov	r4, #0
   2c8b0:	mov	r0, r5
   2c8b4:	bl	4b7c <free@plt>
   2c8b8:	mov	r0, r4
   2c8bc:	add	sp, sp, #28
   2c8c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2c8c4:	ldr	r0, [r6]
   2c8c8:	bl	4b7c <free@plt>
   2c8cc:	ldrb	r4, [r5]
   2c8d0:	cmp	r4, #0
   2c8d4:	strne	r5, [r6]
   2c8d8:	streq	r4, [r6]
   2c8dc:	movne	r5, #0
   2c8e0:	movne	r4, r5
   2c8e4:	b	2c8b0 <acl_create_entry@plt+0x2762c>
   2c8e8:	ldr	r0, [pc, #224]	; 2c9d0 <acl_create_entry@plt+0x2774c>
   2c8ec:	movw	r1, #278	; 0x116
   2c8f0:	ldr	r2, [pc, #220]	; 2c9d4 <acl_create_entry@plt+0x27750>
   2c8f4:	add	r0, pc, r0
   2c8f8:	add	r2, pc, r2
   2c8fc:	bl	3369c <acl_create_entry@plt+0x2e418>
   2c900:	mov	r4, r0
   2c904:	b	2c8b0 <acl_create_entry@plt+0x2762c>
   2c908:	ldr	r0, [pc, #200]	; 2c9d8 <acl_create_entry@plt+0x27754>
   2c90c:	movw	r2, #271	; 0x10f
   2c910:	ldr	r1, [pc, #196]	; 2c9dc <acl_create_entry@plt+0x27758>
   2c914:	ldr	r3, [pc, #196]	; 2c9e0 <acl_create_entry@plt+0x2775c>
   2c918:	add	r0, pc, r0
   2c91c:	add	r1, pc, r1
   2c920:	add	r3, pc, r3
   2c924:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c928:	mov	r8, r0
   2c92c:	mov	r5, r7
   2c930:	mov	r0, r5
   2c934:	bl	4b7c <free@plt>
   2c938:	mov	r0, r8
   2c93c:	bl	51d0 <_Unwind_Resume@plt>
   2c940:	ldr	r0, [pc, #156]	; 2c9e4 <acl_create_entry@plt+0x27760>
   2c944:	movw	r2, #274	; 0x112
   2c948:	ldr	r1, [pc, #152]	; 2c9e8 <acl_create_entry@plt+0x27764>
   2c94c:	ldr	r3, [pc, #152]	; 2c9ec <acl_create_entry@plt+0x27768>
   2c950:	add	r0, pc, r0
   2c954:	add	r1, pc, r1
   2c958:	add	r3, pc, r3
   2c95c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c960:	mov	r8, r0
   2c964:	mov	r5, r6
   2c968:	b	2c930 <acl_create_entry@plt+0x276ac>
   2c96c:	ldr	r0, [pc, #124]	; 2c9f0 <acl_create_entry@plt+0x2776c>
   2c970:	movw	r2, #273	; 0x111
   2c974:	ldr	r1, [pc, #120]	; 2c9f4 <acl_create_entry@plt+0x27770>
   2c978:	ldr	r3, [pc, #120]	; 2c9f8 <acl_create_entry@plt+0x27774>
   2c97c:	add	r0, pc, r0
   2c980:	add	r1, pc, r1
   2c984:	add	r3, pc, r3
   2c988:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c98c:	mov	r8, r0
   2c990:	mov	r5, r4
   2c994:	b	2c930 <acl_create_entry@plt+0x276ac>
   2c998:	ldr	r0, [pc, #92]	; 2c9fc <acl_create_entry@plt+0x27778>
   2c99c:	mov	r2, #272	; 0x110
   2c9a0:	ldr	r1, [pc, #88]	; 2ca00 <acl_create_entry@plt+0x2777c>
   2c9a4:	ldr	r3, [pc, #88]	; 2ca04 <acl_create_entry@plt+0x27780>
   2c9a8:	add	r0, pc, r0
   2c9ac:	add	r1, pc, r1
   2c9b0:	add	r3, pc, r3
   2c9b4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2c9b8:	mov	r8, r0
   2c9bc:	b	2c930 <acl_create_entry@plt+0x276ac>
   2c9c0:	b	2c9b8 <acl_create_entry@plt+0x27734>
   2c9c4:	andeq	r0, r2, r0, asr #32
   2c9c8:	andeq	pc, r1, r8, lsr #30
   2c9cc:	muleq	r1, r8, lr
   2c9d0:	andeq	pc, r1, r0, asr #28
   2c9d4:	andeq	pc, r1, r4, asr #31
   2c9d8:	andeq	fp, r1, r4, asr #14
   2c9dc:	andeq	pc, r1, r8, lsl lr	; <UNPREDICTABLE>
   2c9e0:	muleq	r1, ip, sp
   2c9e4:	andeq	r8, r1, r0, asr r1
   2c9e8:	andeq	pc, r1, r0, ror #27
   2c9ec:	andeq	pc, r1, r4, ror #26
   2c9f0:	strdeq	fp, [r1], -r8
   2c9f4:			; <UNDEFINED> instruction: 0x0001fdb4
   2c9f8:	andeq	pc, r1, r8, lsr sp	; <UNPREDICTABLE>
   2c9fc:	andeq	fp, r1, r4, asr #17
   2ca00:	andeq	pc, r1, r8, lsl #27
   2ca04:	andeq	pc, r1, ip, lsl #26
   2ca08:	push	{r4, r5, r6, r7, r8, r9, lr}
   2ca0c:	subs	r8, r1, #0
   2ca10:	sub	sp, sp, #28
   2ca14:	mov	r9, r0
   2ca18:	mov	r7, r2
   2ca1c:	ldr	r3, [sp, #60]	; 0x3c
   2ca20:	ldr	r5, [sp, #68]	; 0x44
   2ca24:	ldr	r6, [sp, #72]	; 0x48
   2ca28:	beq	2cb28 <acl_create_entry@plt+0x278a4>
   2ca2c:	cmp	r3, #0
   2ca30:	beq	2cb88 <acl_create_entry@plt+0x27904>
   2ca34:	cmp	r5, #0
   2ca38:	beq	2cb68 <acl_create_entry@plt+0x278e4>
   2ca3c:	cmp	r6, #0
   2ca40:	beq	2cb48 <acl_create_entry@plt+0x278c4>
   2ca44:	mov	r0, #1
   2ca48:	mov	r1, #6
   2ca4c:	bl	4a38 <calloc@plt>
   2ca50:	subs	r4, r0, #0
   2ca54:	beq	2cb08 <acl_create_entry@plt+0x27884>
   2ca58:	ldr	r1, [pc, #328]	; 2cba8 <acl_create_entry@plt+0x27924>
   2ca5c:	add	r2, r4, #2
   2ca60:	add	r3, r4, #3
   2ca64:	str	r2, [sp]
   2ca68:	str	r3, [sp, #4]
   2ca6c:	add	r2, r4, #4
   2ca70:	add	r3, r4, #5
   2ca74:	str	r2, [sp, #8]
   2ca78:	str	r3, [sp, #12]
   2ca7c:	mov	r0, r5
   2ca80:	mov	r2, r4
   2ca84:	add	r1, pc, r1
   2ca88:	add	r3, r4, #1
   2ca8c:	bl	4cf0 <sscanf@plt>
   2ca90:	cmp	r0, #6
   2ca94:	beq	2caf0 <acl_create_entry@plt+0x2786c>
   2ca98:	mov	r2, #22
   2ca9c:	ldr	lr, [pc, #264]	; 2cbac <acl_create_entry@plt+0x27928>
   2caa0:	str	r2, [sp, #12]
   2caa4:	mov	r1, #3
   2caa8:	ldr	ip, [pc, #256]	; 2cbb0 <acl_create_entry@plt+0x2792c>
   2caac:	add	lr, pc, lr
   2cab0:	ldr	r2, [pc, #252]	; 2cbb4 <acl_create_entry@plt+0x27930>
   2cab4:	mov	r3, #328	; 0x148
   2cab8:	add	ip, pc, ip
   2cabc:	str	lr, [sp]
   2cac0:	str	ip, [sp, #16]
   2cac4:	add	r2, pc, r2
   2cac8:	mov	r0, r9
   2cacc:	str	r8, [sp, #4]
   2cad0:	str	r7, [sp, #8]
   2cad4:	str	r5, [sp, #20]
   2cad8:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2cadc:	mov	r0, r4
   2cae0:	bl	4b7c <free@plt>
   2cae4:	mov	r0, #0
   2cae8:	add	sp, sp, #28
   2caec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2caf0:	ldr	r0, [r6]
   2caf4:	bl	4b7c <free@plt>
   2caf8:	mov	r0, #0
   2cafc:	str	r4, [r6]
   2cb00:	add	sp, sp, #28
   2cb04:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2cb08:	ldr	r0, [pc, #168]	; 2cbb8 <acl_create_entry@plt+0x27934>
   2cb0c:	movw	r1, #317	; 0x13d
   2cb10:	ldr	r2, [pc, #164]	; 2cbbc <acl_create_entry@plt+0x27938>
   2cb14:	add	r0, pc, r0
   2cb18:	add	r2, pc, r2
   2cb1c:	add	sp, sp, #28
   2cb20:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2cb24:	b	3369c <acl_create_entry@plt+0x2e418>
   2cb28:	ldr	r0, [pc, #144]	; 2cbc0 <acl_create_entry@plt+0x2793c>
   2cb2c:	movw	r2, #310	; 0x136
   2cb30:	ldr	r1, [pc, #140]	; 2cbc4 <acl_create_entry@plt+0x27940>
   2cb34:	ldr	r3, [pc, #140]	; 2cbc8 <acl_create_entry@plt+0x27944>
   2cb38:	add	r0, pc, r0
   2cb3c:	add	r1, pc, r1
   2cb40:	add	r3, pc, r3
   2cb44:	bl	33308 <acl_create_entry@plt+0x2e084>
   2cb48:	ldr	r0, [pc, #124]	; 2cbcc <acl_create_entry@plt+0x27948>
   2cb4c:	movw	r2, #313	; 0x139
   2cb50:	ldr	r1, [pc, #120]	; 2cbd0 <acl_create_entry@plt+0x2794c>
   2cb54:	ldr	r3, [pc, #120]	; 2cbd4 <acl_create_entry@plt+0x27950>
   2cb58:	add	r0, pc, r0
   2cb5c:	add	r1, pc, r1
   2cb60:	add	r3, pc, r3
   2cb64:	bl	33308 <acl_create_entry@plt+0x2e084>
   2cb68:	ldr	r0, [pc, #104]	; 2cbd8 <acl_create_entry@plt+0x27954>
   2cb6c:	mov	r2, #312	; 0x138
   2cb70:	ldr	r1, [pc, #100]	; 2cbdc <acl_create_entry@plt+0x27958>
   2cb74:	ldr	r3, [pc, #100]	; 2cbe0 <acl_create_entry@plt+0x2795c>
   2cb78:	add	r0, pc, r0
   2cb7c:	add	r1, pc, r1
   2cb80:	add	r3, pc, r3
   2cb84:	bl	33308 <acl_create_entry@plt+0x2e084>
   2cb88:	ldr	r0, [pc, #84]	; 2cbe4 <acl_create_entry@plt+0x27960>
   2cb8c:	movw	r2, #311	; 0x137
   2cb90:	ldr	r1, [pc, #80]	; 2cbe8 <acl_create_entry@plt+0x27964>
   2cb94:	ldr	r3, [pc, #80]	; 2cbec <acl_create_entry@plt+0x27968>
   2cb98:	add	r0, pc, r0
   2cb9c:	add	r1, pc, r1
   2cba0:	add	r3, pc, r3
   2cba4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2cba8:	andeq	pc, r1, r4, ror sp	; <UNPREDICTABLE>
   2cbac:	ldrdeq	pc, [r1], -r8
   2cbb0:	andeq	pc, r1, ip, ror #26
   2cbb4:	andeq	pc, r1, r0, ror ip	; <UNPREDICTABLE>
   2cbb8:	andeq	pc, r1, r0, lsr #24
   2cbbc:	andeq	pc, r1, ip, ror #22
   2cbc0:	andeq	fp, r1, r4, lsr #10
   2cbc4:	strdeq	pc, [r1], -r8
   2cbc8:			; <UNDEFINED> instruction: 0x0001fdb0
   2cbcc:	andeq	r7, r1, r8, asr #30
   2cbd0:	ldrdeq	pc, [r1], -r8
   2cbd4:	muleq	r1, r0, sp
   2cbd8:	strdeq	fp, [r1], -ip
   2cbdc:			; <UNDEFINED> instruction: 0x0001fbb8
   2cbe0:	andeq	pc, r1, r0, ror sp	; <UNPREDICTABLE>
   2cbe4:	ldrdeq	fp, [r1], -r4
   2cbe8:	muleq	r1, r8, fp
   2cbec:	andeq	pc, r1, r0, asr sp	; <UNPREDICTABLE>
   2cbf0:	cmp	r1, #3
   2cbf4:	push	{r4, r5}
   2cbf8:	eor	r4, r1, r2
   2cbfc:	ble	2cc48 <acl_create_entry@plt+0x279c4>
   2cc00:	movw	r3, #59797	; 0xe995
   2cc04:	movt	r3, #23505	; 0x5bd1
   2cc08:	mov	r5, r0
   2cc0c:	mov	ip, r1
   2cc10:	ldr	r2, [r5], #4
   2cc14:	sub	ip, ip, #4
   2cc18:	mul	r4, r3, r4
   2cc1c:	cmp	ip, #3
   2cc20:	mul	r2, r3, r2
   2cc24:	eor	r2, r2, r2, lsr #24
   2cc28:	mul	r2, r3, r2
   2cc2c:	eor	r4, r2, r4
   2cc30:	bgt	2cc10 <acl_create_entry@plt+0x2798c>
   2cc34:	sub	r1, r1, #4
   2cc38:	lsr	r3, r1, #2
   2cc3c:	add	r2, r3, #1
   2cc40:	sub	r1, r1, r3, lsl #2
   2cc44:	add	r0, r0, r2, lsl #2
   2cc48:	cmp	r1, #2
   2cc4c:	beq	2cc84 <acl_create_entry@plt+0x27a00>
   2cc50:	cmp	r1, #3
   2cc54:	beq	2cc7c <acl_create_entry@plt+0x279f8>
   2cc58:	cmp	r1, #1
   2cc5c:	beq	2cc8c <acl_create_entry@plt+0x27a08>
   2cc60:	eor	r4, r4, r4, lsr #13
   2cc64:	movw	r3, #59797	; 0xe995
   2cc68:	movt	r3, #23505	; 0x5bd1
   2cc6c:	mul	r0, r3, r4
   2cc70:	pop	{r4, r5}
   2cc74:	eor	r0, r0, r0, lsr #15
   2cc78:	bx	lr
   2cc7c:	ldrb	r3, [r0, #2]
   2cc80:	eor	r4, r4, r3, lsl #16
   2cc84:	ldrb	r3, [r0, #1]
   2cc88:	eor	r4, r4, r3, lsl #8
   2cc8c:	ldrb	r2, [r0]
   2cc90:	movw	r3, #59797	; 0xe995
   2cc94:	movt	r3, #23505	; 0x5bd1
   2cc98:	eor	r4, r4, r2
   2cc9c:	mul	r4, r3, r4
   2cca0:	b	2cc60 <acl_create_entry@plt+0x279dc>
   2cca4:	ldr	r3, [pc, #232]	; 2cd94 <acl_create_entry@plt+0x27b10>
   2cca8:	ldr	r1, [pc, #232]	; 2cd98 <acl_create_entry@plt+0x27b14>
   2ccac:	add	r3, pc, r3
   2ccb0:	ldr	r2, [pc, #228]	; 2cd9c <acl_create_entry@plt+0x27b18>
   2ccb4:	push	{r4, r5, r6, r7, lr}
   2ccb8:	add	r2, pc, r2
   2ccbc:	ldr	r7, [r3, r1]
   2ccc0:	sub	sp, sp, #404	; 0x194
   2ccc4:	ldr	r0, [r2]
   2ccc8:	ldr	r3, [r7]
   2cccc:	cmn	r0, #1
   2ccd0:	str	r3, [sp, #396]	; 0x18c
   2ccd4:	beq	2ccf0 <acl_create_entry@plt+0x27a6c>
   2ccd8:	ldr	r2, [sp, #396]	; 0x18c
   2ccdc:	ldr	r3, [r7]
   2cce0:	cmp	r2, r3
   2cce4:	bne	2cd70 <acl_create_entry@plt+0x27aec>
   2cce8:	add	sp, sp, #404	; 0x194
   2ccec:	pop	{r4, r5, r6, r7, pc}
   2ccf0:	add	r0, sp, #4
   2ccf4:	ldr	r5, [pc, #164]	; 2cda0 <acl_create_entry@plt+0x27b1c>
   2ccf8:	bl	4a80 <uname@plt>
   2ccfc:	add	r6, sp, #264	; 0x108
   2cd00:	add	r5, pc, r5
   2cd04:	mov	r4, #0
   2cd08:	cmp	r0, #0
   2cd0c:	bge	2cd20 <acl_create_entry@plt+0x27a9c>
   2cd10:	b	2cd74 <acl_create_entry@plt+0x27af0>
   2cd14:	add	r4, r4, #1
   2cd18:	cmp	r4, #36	; 0x24
   2cd1c:	beq	2cd50 <acl_create_entry@plt+0x27acc>
   2cd20:	ldr	r0, [r5, r4, lsl #3]
   2cd24:	mov	r1, r6
   2cd28:	bl	520c <strcmp@plt>
   2cd2c:	lsl	r3, r4, #3
   2cd30:	cmp	r0, #0
   2cd34:	bne	2cd14 <acl_create_entry@plt+0x27a90>
   2cd38:	add	r5, r5, r3
   2cd3c:	ldr	r3, [pc, #96]	; 2cda4 <acl_create_entry@plt+0x27b20>
   2cd40:	ldr	r0, [r5, #4]
   2cd44:	add	r3, pc, r3
   2cd48:	str	r0, [r3]
   2cd4c:	b	2ccd8 <acl_create_entry@plt+0x27a54>
   2cd50:	ldr	r0, [pc, #80]	; 2cda8 <acl_create_entry@plt+0x27b24>
   2cd54:	mov	r2, #141	; 0x8d
   2cd58:	ldr	r1, [pc, #76]	; 2cdac <acl_create_entry@plt+0x27b28>
   2cd5c:	ldr	r3, [pc, #76]	; 2cdb0 <acl_create_entry@plt+0x27b2c>
   2cd60:	add	r0, pc, r0
   2cd64:	add	r1, pc, r1
   2cd68:	add	r3, pc, r3
   2cd6c:	bl	335c8 <acl_create_entry@plt+0x2e344>
   2cd70:	bl	4f6c <__stack_chk_fail@plt>
   2cd74:	ldr	r0, [pc, #56]	; 2cdb4 <acl_create_entry@plt+0x27b30>
   2cd78:	mov	r2, #135	; 0x87
   2cd7c:	ldr	r1, [pc, #52]	; 2cdb8 <acl_create_entry@plt+0x27b34>
   2cd80:	ldr	r3, [pc, #52]	; 2cdbc <acl_create_entry@plt+0x27b38>
   2cd84:	add	r0, pc, r0
   2cd88:	add	r1, pc, r1
   2cd8c:	add	r3, pc, r3
   2cd90:	bl	33308 <acl_create_entry@plt+0x2e084>
   2cd94:	andeq	sp, r3, r4, asr pc
   2cd98:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2cd9c:	andeq	lr, r3, ip, ror #6
   2cda0:	andeq	sp, r3, r8, asr #10
   2cda4:	andeq	lr, r3, r0, ror #5
   2cda8:	andeq	pc, r1, r4, ror #23
   2cdac:	andeq	pc, r1, r4, asr #23
   2cdb0:	muleq	r1, ip, fp
   2cdb4:	muleq	r1, r4, fp
   2cdb8:	andeq	pc, r1, r0, lsr #23
   2cdbc:	andeq	pc, r1, r8, ror fp	; <UNPREDICTABLE>
   2cdc0:	cmp	r0, #26
   2cdc4:	bhi	2cdd8 <acl_create_entry@plt+0x27b54>
   2cdc8:	ldr	r3, [pc, #16]	; 2cde0 <acl_create_entry@plt+0x27b5c>
   2cdcc:	add	r3, pc, r3
   2cdd0:	ldr	r0, [r3, r0, lsl #2]
   2cdd4:	bx	lr
   2cdd8:	mov	r0, #0
   2cddc:	bx	lr
   2cde0:	andeq	sp, r3, r0, lsl r4
   2cde4:	mov	r2, r0
   2cde8:	ldr	r0, [pc, #8]	; 2cdf8 <acl_create_entry@plt+0x27b74>
   2cdec:	mov	r1, #27
   2cdf0:	add	r0, pc, r0
   2cdf4:	b	3c854 <acl_create_entry@plt+0x375d0>
   2cdf8:	andeq	sp, r3, ip, ror #7
   2cdfc:	push	{r4, r5, r6, lr}
   2ce00:	mov	r5, r0
   2ce04:	ldr	r6, [pc, #136]	; 2ce94 <acl_create_entry@plt+0x27c10>
   2ce08:	add	r6, pc, r6
   2ce0c:	ldrb	r3, [r5]
   2ce10:	cmp	r3, #47	; 0x2f
   2ce14:	bne	2ce34 <acl_create_entry@plt+0x27bb0>
   2ce18:	add	r2, r5, #1
   2ce1c:	mov	r4, r2
   2ce20:	add	r2, r2, #1
   2ce24:	ldrb	r3, [r4]
   2ce28:	cmp	r3, #47	; 0x2f
   2ce2c:	beq	2ce1c <acl_create_entry@plt+0x27b98>
   2ce30:	b	2ce38 <acl_create_entry@plt+0x27bb4>
   2ce34:	mov	r4, r5
   2ce38:	cmp	r3, #0
   2ce3c:	beq	2ce8c <acl_create_entry@plt+0x27c08>
   2ce40:	add	r3, r4, #1
   2ce44:	mov	ip, #0
   2ce48:	b	2ce54 <acl_create_entry@plt+0x27bd0>
   2ce4c:	cmp	r2, #47	; 0x2f
   2ce50:	beq	2ce68 <acl_create_entry@plt+0x27be4>
   2ce54:	mov	r5, r3
   2ce58:	ldrb	r2, [r3], #1
   2ce5c:	add	ip, ip, #1
   2ce60:	cmp	r2, #0
   2ce64:	bne	2ce4c <acl_create_entry@plt+0x27bc8>
   2ce68:	cmp	ip, #6
   2ce6c:	bls	2ce8c <acl_create_entry@plt+0x27c08>
   2ce70:	sub	r0, ip, #6
   2ce74:	mov	r1, r6
   2ce78:	add	r0, r4, r0
   2ce7c:	mov	r2, #6
   2ce80:	bl	48b8 <memcmp@plt>
   2ce84:	cmp	r0, #0
   2ce88:	beq	2ce0c <acl_create_entry@plt+0x27b88>
   2ce8c:	mov	r0, r4
   2ce90:	pop	{r4, r5, r6, pc}
   2ce94:			; <UNDEFINED> instruction: 0x0001fdb4
   2ce98:	push	{r4, lr}
   2ce9c:	subs	r4, r0, #0
   2cea0:	beq	2cef4 <acl_create_entry@plt+0x27c70>
   2cea4:	ldr	r1, [pc, #104]	; 2cf14 <acl_create_entry@plt+0x27c90>
   2cea8:	add	r1, pc, r1
   2ceac:	bl	520c <strcmp@plt>
   2ceb0:	cmp	r0, #0
   2ceb4:	beq	2cee0 <acl_create_entry@plt+0x27c5c>
   2ceb8:	ldr	r1, [pc, #88]	; 2cf18 <acl_create_entry@plt+0x27c94>
   2cebc:	mov	r0, r4
   2cec0:	mov	r2, #5
   2cec4:	add	r1, pc, r1
   2cec8:	bl	5164 <strncmp@plt>
   2cecc:	cmp	r0, #0
   2ced0:	bne	2ceec <acl_create_entry@plt+0x27c68>
   2ced4:	adds	r0, r4, #5
   2ced8:	moveq	r0, r4
   2cedc:	pop	{r4, pc}
   2cee0:	ldr	r0, [pc, #52]	; 2cf1c <acl_create_entry@plt+0x27c98>
   2cee4:	add	r0, pc, r0
   2cee8:	pop	{r4, pc}
   2ceec:	mov	r0, r4
   2cef0:	pop	{r4, pc}
   2cef4:	ldr	r0, [pc, #36]	; 2cf20 <acl_create_entry@plt+0x27c9c>
   2cef8:	movw	r2, #441	; 0x1b9
   2cefc:	ldr	r1, [pc, #32]	; 2cf24 <acl_create_entry@plt+0x27ca0>
   2cf00:	ldr	r3, [pc, #32]	; 2cf28 <acl_create_entry@plt+0x27ca4>
   2cf04:	add	r0, pc, r0
   2cf08:	add	r1, pc, r1
   2cf0c:	add	r3, pc, r3
   2cf10:	bl	33308 <acl_create_entry@plt+0x2e084>
   2cf14:	andeq	pc, r1, ip, lsr sp	; <UNPREDICTABLE>
   2cf18:	andeq	pc, r1, r0, lsr sp	; <UNPREDICTABLE>
   2cf1c:	andeq	pc, r1, ip, ror #25
   2cf20:	ldrdeq	pc, [r1], -r4
   2cf24:	muleq	r1, r8, ip
   2cf28:	andeq	pc, r1, ip, lsl #24
   2cf2c:	ldr	r3, [pc, #320]	; 2d074 <acl_create_entry@plt+0x27df0>
   2cf30:	cmp	r0, #0
   2cf34:	push	{r4, r5, r6, r7, fp, lr}
   2cf38:	add	fp, sp, #20
   2cf3c:	ldr	r2, [pc, #308]	; 2d078 <acl_create_entry@plt+0x27df4>
   2cf40:	sub	sp, sp, #8
   2cf44:	add	r3, pc, r3
   2cf48:	mov	r5, r1
   2cf4c:	ldr	r6, [r3, r2]
   2cf50:	ldr	r3, [r6]
   2cf54:	str	r3, [fp, #-24]	; 0xffffffe8
   2cf58:	beq	2d050 <acl_create_entry@plt+0x27dcc>
   2cf5c:	bl	2cdfc <acl_create_entry@plt+0x27b78>
   2cf60:	mov	r1, #47	; 0x2f
   2cf64:	mov	r4, r0
   2cf68:	bl	4c48 <strchrnul@plt>
   2cf6c:	cmp	r4, r0
   2cf70:	beq	2d044 <acl_create_entry@plt+0x27dc0>
   2cf74:	rsb	r1, r4, r0
   2cf78:	mov	r0, r4
   2cf7c:	bl	4fa8 <strnlen@plt>
   2cf80:	mov	ip, #0
   2cf84:	mov	r1, r4
   2cf88:	add	r3, r0, #15
   2cf8c:	mov	r2, r0
   2cf90:	bic	r3, r3, #7
   2cf94:	sub	sp, sp, r3
   2cf98:	mov	lr, sp
   2cf9c:	lsr	r3, lr, #3
   2cfa0:	strb	ip, [r0, r3, lsl #3]
   2cfa4:	lsl	r0, r3, #3
   2cfa8:	bl	4d38 <memcpy@plt>
   2cfac:	cmp	r0, #0
   2cfb0:	beq	2d070 <acl_create_entry@plt+0x27dec>
   2cfb4:	ldrb	r3, [r0]
   2cfb8:	mov	r2, #8
   2cfbc:	ldr	r1, [pc, #184]	; 2d07c <acl_create_entry@plt+0x27df8>
   2cfc0:	cmp	r3, #95	; 0x5f
   2cfc4:	addeq	r4, r0, #1
   2cfc8:	add	r1, pc, r1
   2cfcc:	movne	r4, r0
   2cfd0:	mov	r0, r4
   2cfd4:	bl	5164 <strncmp@plt>
   2cfd8:	subs	r7, r0, #0
   2cfdc:	bne	2d044 <acl_create_entry@plt+0x27dc0>
   2cfe0:	adds	r4, r4, #8
   2cfe4:	beq	2d044 <acl_create_entry@plt+0x27dc0>
   2cfe8:	ldr	r1, [pc, #144]	; 2d080 <acl_create_entry@plt+0x27dfc>
   2cfec:	mov	r0, r4
   2cff0:	add	r1, pc, r1
   2cff4:	bl	3869c <acl_create_entry@plt+0x33418>
   2cff8:	cmp	r0, #0
   2cffc:	cmpne	r0, r4
   2d000:	mov	r1, r0
   2d004:	beq	2d044 <acl_create_entry@plt+0x27dc0>
   2d008:	cmp	r5, #0
   2d00c:	beq	2d028 <acl_create_entry@plt+0x27da4>
   2d010:	mov	r0, r4
   2d014:	rsb	r1, r4, r1
   2d018:	bl	4ae0 <__strndup@plt>
   2d01c:	cmp	r0, #0
   2d020:	strne	r0, [r5]
   2d024:	mvneq	r7, #11
   2d028:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2d02c:	mov	r0, r7
   2d030:	ldr	r3, [r6]
   2d034:	cmp	r2, r3
   2d038:	bne	2d04c <acl_create_entry@plt+0x27dc8>
   2d03c:	sub	sp, fp, #20
   2d040:	pop	{r4, r5, r6, r7, fp, pc}
   2d044:	mvn	r7, #1
   2d048:	b	2d028 <acl_create_entry@plt+0x27da4>
   2d04c:	bl	4f6c <__stack_chk_fail@plt>
   2d050:	ldr	r0, [pc, #44]	; 2d084 <acl_create_entry@plt+0x27e00>
   2d054:	movw	r2, #1314	; 0x522
   2d058:	ldr	r1, [pc, #40]	; 2d088 <acl_create_entry@plt+0x27e04>
   2d05c:	ldr	r3, [pc, #40]	; 2d08c <acl_create_entry@plt+0x27e08>
   2d060:	add	r0, pc, r0
   2d064:	add	r1, pc, r1
   2d068:	add	r3, pc, r3
   2d06c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d070:	bl	5408 <acl_create_entry@plt+0x184>
   2d074:			; <UNDEFINED> instruction: 0x0003dcbc
   2d078:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d07c:	andeq	pc, r1, ip, lsr ip	; <UNPREDICTABLE>
   2d080:	andeq	pc, r1, r0, lsr #24
   2d084:	andeq	ip, r1, r0, lsr #15
   2d088:	andeq	pc, r1, ip, lsr fp	; <UNPREDICTABLE>
   2d08c:	strdeq	pc, [r1], -r4
   2d090:	push	{r3, r4, r5, r6, r7, lr}
   2d094:	subs	r6, r0, #0
   2d098:	beq	2d134 <acl_create_entry@plt+0x27eb0>
   2d09c:	cmp	r1, #0
   2d0a0:	bne	2d0f8 <acl_create_entry@plt+0x27e74>
   2d0a4:	ldrb	r1, [r6]
   2d0a8:	cmp	r1, #0
   2d0ac:	cmpne	r1, #95	; 0x5f
   2d0b0:	movne	r7, #0
   2d0b4:	moveq	r7, #1
   2d0b8:	moveq	r7, #0
   2d0bc:	beq	2d0f0 <acl_create_entry@plt+0x27e6c>
   2d0c0:	ldr	r5, [pc, #120]	; 2d140 <acl_create_entry@plt+0x27ebc>
   2d0c4:	add	r4, r6, #1
   2d0c8:	add	r5, pc, r5
   2d0cc:	b	2d0dc <acl_create_entry@plt+0x27e58>
   2d0d0:	ldrb	r1, [r4], #1
   2d0d4:	cmp	r1, #0
   2d0d8:	beq	2d11c <acl_create_entry@plt+0x27e98>
   2d0dc:	mov	r0, r5
   2d0e0:	bl	49e4 <strchr@plt>
   2d0e4:	mov	r3, r4
   2d0e8:	cmp	r0, #0
   2d0ec:	bne	2d0d0 <acl_create_entry@plt+0x27e4c>
   2d0f0:	mov	r0, r7
   2d0f4:	pop	{r3, r4, r5, r6, r7, pc}
   2d0f8:	ldr	r1, [pc, #68]	; 2d144 <acl_create_entry@plt+0x27ec0>
   2d0fc:	mov	r2, #5
   2d100:	add	r1, pc, r1
   2d104:	bl	5164 <strncmp@plt>
   2d108:	cmp	r0, #0
   2d10c:	bne	2d0a4 <acl_create_entry@plt+0x27e20>
   2d110:	adds	r3, r6, #5
   2d114:	movne	r6, r3
   2d118:	b	2d0a4 <acl_create_entry@plt+0x27e20>
   2d11c:	rsb	r3, r6, r3
   2d120:	cmp	r3, #4096	; 0x1000
   2d124:	movgt	r7, #0
   2d128:	movle	r7, #1
   2d12c:	mov	r0, r7
   2d130:	pop	{r3, r4, r5, r6, r7, pc}
   2d134:	mov	r7, r6
   2d138:	mov	r0, r7
   2d13c:	pop	{r3, r4, r5, r6, r7, pc}
   2d140:			; <UNDEFINED> instruction: 0x0001fbb4
   2d144:	strdeq	pc, [r1], -r4
   2d148:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d14c:	add	fp, sp, #32
   2d150:	sub	sp, sp, #2112	; 0x840
   2d154:	ldr	r3, [pc, #784]	; 2d46c <acl_create_entry@plt+0x281e8>
   2d158:	sub	sp, sp, #4
   2d15c:	cmp	r2, #0
   2d160:	str	r2, [fp, #-2136]	; 0xfffff7a8
   2d164:	ldr	r2, [pc, #772]	; 2d470 <acl_create_entry@plt+0x281ec>
   2d168:	add	r3, pc, r3
   2d16c:	mov	r4, r1
   2d170:	mov	r5, r0
   2d174:	ldr	r2, [r3, r2]
   2d178:	ldr	r3, [r2]
   2d17c:	str	r2, [fp, #-2132]	; 0xfffff7ac
   2d180:	str	r3, [fp, #-40]	; 0xffffffd8
   2d184:	beq	2d438 <acl_create_entry@plt+0x281b4>
   2d188:	cmp	r1, #0
   2d18c:	blt	2d418 <acl_create_entry@plt+0x28194>
   2d190:	cmp	r0, #0
   2d194:	beq	2d380 <acl_create_entry@plt+0x280fc>
   2d198:	mov	r1, #1
   2d19c:	bl	2d090 <acl_create_entry@plt+0x27e0c>
   2d1a0:	cmp	r0, #0
   2d1a4:	beq	2d3f8 <acl_create_entry@plt+0x28174>
   2d1a8:	mov	r0, r5
   2d1ac:	bl	2ce98 <acl_create_entry@plt+0x27c14>
   2d1b0:	str	r0, [fp, #-2104]	; 0xfffff7c8
   2d1b4:	ldr	r5, [pc, #696]	; 2d474 <acl_create_entry@plt+0x281f0>
   2d1b8:	cmp	r4, #0
   2d1bc:	add	r5, pc, r5
   2d1c0:	bne	2d390 <acl_create_entry@plt+0x2810c>
   2d1c4:	ldr	r1, [pc, #684]	; 2d478 <acl_create_entry@plt+0x281f4>
   2d1c8:	mov	r0, r5
   2d1cc:	add	r1, pc, r1
   2d1d0:	bl	4d44 <fopen64@plt>
   2d1d4:	cmp	r0, #0
   2d1d8:	str	r0, [fp, #-2120]	; 0xfffff7b8
   2d1dc:	beq	2d3b8 <acl_create_entry@plt+0x28134>
   2d1e0:	ldr	r2, [pc, #660]	; 2d47c <acl_create_entry@plt+0x281f8>
   2d1e4:	sub	r1, fp, #2080	; 0x820
   2d1e8:	ldr	r3, [pc, #656]	; 2d480 <acl_create_entry@plt+0x281fc>
   2d1ec:	sub	r1, r1, #4
   2d1f0:	add	r2, pc, r2
   2d1f4:	ldr	r0, [fp, #-2104]	; 0xfffff7c8
   2d1f8:	str	r2, [fp, #-2128]	; 0xfffff7b0
   2d1fc:	sub	r2, fp, #2080	; 0x820
   2d200:	add	r3, pc, r3
   2d204:	sub	r2, r2, #8
   2d208:	str	r3, [fp, #-2108]	; 0xfffff7c4
   2d20c:	str	r1, [fp, #-2124]	; 0xfffff7b4
   2d210:	str	r2, [fp, #-2112]	; 0xfffff7c0
   2d214:	bl	4ce4 <strlen@plt>
   2d218:	ldr	r8, [pc, #612]	; 2d484 <acl_create_entry@plt+0x28200>
   2d21c:	add	r8, pc, r8
   2d220:	mov	r4, r0
   2d224:	sub	r0, fp, #2080	; 0x820
   2d228:	mov	r1, #2048	; 0x800
   2d22c:	sub	r0, r0, #8
   2d230:	ldr	r2, [fp, #-2120]	; 0xfffff7b8
   2d234:	bl	49a8 <fgets@plt>
   2d238:	cmp	r0, #0
   2d23c:	beq	2d3d8 <acl_create_entry@plt+0x28154>
   2d240:	sub	r0, fp, #2080	; 0x820
   2d244:	sub	r0, r0, #8
   2d248:	bl	391ac <acl_create_entry@plt+0x33f28>
   2d24c:	sub	r0, fp, #2080	; 0x820
   2d250:	mov	r1, #58	; 0x3a
   2d254:	sub	r0, r0, #8
   2d258:	bl	49e4 <strchr@plt>
   2d25c:	cmp	r0, #0
   2d260:	beq	2d224 <acl_create_entry@plt+0x27fa0>
   2d264:	add	r7, r0, #1
   2d268:	mov	r1, #58	; 0x3a
   2d26c:	mov	r0, r7
   2d270:	bl	49e4 <strchr@plt>
   2d274:	cmp	r0, #0
   2d278:	str	r0, [fp, #-2116]	; 0xfffff7bc
   2d27c:	beq	2d224 <acl_create_entry@plt+0x27fa0>
   2d280:	sub	r3, fp, #2080	; 0x820
   2d284:	mov	r2, #0
   2d288:	sub	r3, r3, #4
   2d28c:	strb	r2, [r0]
   2d290:	sub	r6, r3, #8
   2d294:	sub	r5, r3, #12
   2d298:	ldr	r2, [fp, #-2128]	; 0xfffff7b0
   2d29c:	mov	r3, #0
   2d2a0:	mov	r0, r6
   2d2a4:	mov	r1, r5
   2d2a8:	str	r7, [fp, #-2092]	; 0xfffff7d4
   2d2ac:	bl	39034 <acl_create_entry@plt+0x33db0>
   2d2b0:	subs	sl, r0, #0
   2d2b4:	beq	2d224 <acl_create_entry@plt+0x27fa0>
   2d2b8:	add	r7, r4, #5
   2d2bc:	b	2d314 <acl_create_entry@plt+0x28090>
   2d2c0:	cmp	r9, r7
   2d2c4:	bne	2d2f8 <acl_create_entry@plt+0x28074>
   2d2c8:	mov	r0, sl
   2d2cc:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   2d2d0:	mov	r2, #5
   2d2d4:	bl	48b8 <memcmp@plt>
   2d2d8:	cmp	r0, #0
   2d2dc:	bne	2d2f8 <acl_create_entry@plt+0x28074>
   2d2e0:	add	r0, sl, #5
   2d2e4:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   2d2e8:	mov	r2, r4
   2d2ec:	bl	48b8 <memcmp@plt>
   2d2f0:	cmp	r0, #0
   2d2f4:	beq	2d338 <acl_create_entry@plt+0x280b4>
   2d2f8:	mov	r0, r6
   2d2fc:	mov	r1, r5
   2d300:	mov	r2, r8
   2d304:	mov	r3, #0
   2d308:	bl	39034 <acl_create_entry@plt+0x33db0>
   2d30c:	subs	sl, r0, #0
   2d310:	beq	2d224 <acl_create_entry@plt+0x27fa0>
   2d314:	ldr	r9, [fp, #-2096]	; 0xfffff7d0
   2d318:	cmp	r9, r4
   2d31c:	bne	2d2c0 <acl_create_entry@plt+0x2803c>
   2d320:	mov	r0, sl
   2d324:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   2d328:	mov	r2, r4
   2d32c:	bl	48b8 <memcmp@plt>
   2d330:	cmp	r0, #0
   2d334:	bne	2d2c0 <acl_create_entry@plt+0x2803c>
   2d338:	ldr	r2, [fp, #-2116]	; 0xfffff7bc
   2d33c:	add	r0, r2, #1
   2d340:	bl	51c4 <__strdup@plt>
   2d344:	cmp	r0, #0
   2d348:	beq	2d3d0 <acl_create_entry@plt+0x2814c>
   2d34c:	ldr	r3, [fp, #-2136]	; 0xfffff7a8
   2d350:	mov	r4, #0
   2d354:	str	r0, [r3]
   2d358:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   2d35c:	bl	499c <fclose@plt>
   2d360:	ldr	r1, [fp, #-2132]	; 0xfffff7ac
   2d364:	mov	r0, r4
   2d368:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d36c:	ldr	r3, [r1]
   2d370:	cmp	r2, r3
   2d374:	bne	2d400 <acl_create_entry@plt+0x2817c>
   2d378:	sub	sp, fp, #32
   2d37c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d380:	ldr	r1, [pc, #256]	; 2d488 <acl_create_entry@plt+0x28204>
   2d384:	add	r1, pc, r1
   2d388:	str	r1, [fp, #-2104]	; 0xfffff7c8
   2d38c:	b	2d1b4 <acl_create_entry@plt+0x27f30>
   2d390:	sub	sp, sp, #40	; 0x28
   2d394:	ldr	r3, [pc, #240]	; 2d48c <acl_create_entry@plt+0x28208>
   2d398:	add	r5, sp, #8
   2d39c:	mov	r1, #1
   2d3a0:	mov	r2, #26
   2d3a4:	str	r4, [sp]
   2d3a8:	mov	r0, r5
   2d3ac:	add	r3, pc, r3
   2d3b0:	bl	514c <__sprintf_chk@plt>
   2d3b4:	b	2d1c4 <acl_create_entry@plt+0x27f40>
   2d3b8:	bl	5248 <__errno_location@plt>
   2d3bc:	ldr	r4, [r0]
   2d3c0:	cmp	r4, #2
   2d3c4:	rsbne	r4, r4, #0
   2d3c8:	mvneq	r4, #2
   2d3cc:	b	2d360 <acl_create_entry@plt+0x280dc>
   2d3d0:	mvn	r4, #11
   2d3d4:	b	2d358 <acl_create_entry@plt+0x280d4>
   2d3d8:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   2d3dc:	bl	5188 <ferror@plt>
   2d3e0:	cmp	r0, #0
   2d3e4:	beq	2d464 <acl_create_entry@plt+0x281e0>
   2d3e8:	bl	5248 <__errno_location@plt>
   2d3ec:	ldr	r4, [r0]
   2d3f0:	rsb	r4, r4, #0
   2d3f4:	b	2d358 <acl_create_entry@plt+0x280d4>
   2d3f8:	mvn	r4, #21
   2d3fc:	b	2d360 <acl_create_entry@plt+0x280dc>
   2d400:	bl	4f6c <__stack_chk_fail@plt>
   2d404:	mov	r4, r0
   2d408:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   2d40c:	bl	499c <fclose@plt>
   2d410:	mov	r0, r4
   2d414:	bl	51d0 <_Unwind_Resume@plt>
   2d418:	ldr	r0, [pc, #112]	; 2d490 <acl_create_entry@plt+0x2820c>
   2d41c:	movw	r2, #741	; 0x2e5
   2d420:	ldr	r1, [pc, #108]	; 2d494 <acl_create_entry@plt+0x28210>
   2d424:	ldr	r3, [pc, #108]	; 2d498 <acl_create_entry@plt+0x28214>
   2d428:	add	r0, pc, r0
   2d42c:	add	r1, pc, r1
   2d430:	add	r3, pc, r3
   2d434:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d438:	ldr	r0, [pc, #92]	; 2d49c <acl_create_entry@plt+0x28218>
   2d43c:	mov	r2, #740	; 0x2e4
   2d440:	ldr	r1, [pc, #88]	; 2d4a0 <acl_create_entry@plt+0x2821c>
   2d444:	ldr	r3, [pc, #88]	; 2d4a4 <acl_create_entry@plt+0x28220>
   2d448:	add	r0, pc, r0
   2d44c:	add	r1, pc, r1
   2d450:	add	r3, pc, r3
   2d454:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d458:	mov	r4, r0
   2d45c:	b	2d410 <acl_create_entry@plt+0x2818c>
   2d460:	b	2d458 <acl_create_entry@plt+0x281d4>
   2d464:	mvn	r4, #1
   2d468:	b	2d358 <acl_create_entry@plt+0x280d4>
   2d46c:	muleq	r3, r8, sl
   2d470:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d474:	andeq	pc, r1, r0, asr fp	; <UNPREDICTABLE>
   2d478:	ldrdeq	pc, [r1], -r8
   2d47c:	ldrdeq	r2, [r2], -r0
   2d480:	strdeq	pc, [r1], -r4
   2d484:	andeq	r2, r2, r4, lsr #23
   2d488:	andeq	pc, r1, r0, ror #16
   2d48c:	andeq	pc, r1, r4, ror r9	; <UNPREDICTABLE>
   2d490:	andeq	fp, r1, ip, ror #14
   2d494:	andeq	pc, r1, r4, ror r7	; <UNPREDICTABLE>
   2d498:	andeq	pc, r1, r0, asr #14
   2d49c:			; <UNDEFINED> instruction: 0x0001c3b8
   2d4a0:	andeq	pc, r1, r4, asr r7	; <UNPREDICTABLE>
   2d4a4:	andeq	pc, r1, r0, lsr #14
   2d4a8:	ldr	r3, [pc, #164]	; 2d554 <acl_create_entry@plt+0x282d0>
   2d4ac:	ldr	r2, [pc, #164]	; 2d558 <acl_create_entry@plt+0x282d4>
   2d4b0:	add	r3, pc, r3
   2d4b4:	push	{r4, r5, r6, lr}
   2d4b8:	subs	r5, r0, #0
   2d4bc:	ldr	r4, [r3, r2]
   2d4c0:	sub	sp, sp, #8
   2d4c4:	ldr	r3, [r4]
   2d4c8:	str	r3, [sp, #4]
   2d4cc:	beq	2d534 <acl_create_entry@plt+0x282b0>
   2d4d0:	ldr	r0, [pc, #132]	; 2d55c <acl_create_entry@plt+0x282d8>
   2d4d4:	mov	r1, #1
   2d4d8:	mov	r2, sp
   2d4dc:	add	r0, pc, r0
   2d4e0:	bl	2d148 <acl_create_entry@plt+0x27ec4>
   2d4e4:	cmp	r0, #0
   2d4e8:	blt	2d518 <acl_create_entry@plt+0x28294>
   2d4ec:	ldr	r6, [sp]
   2d4f0:	ldr	r1, [pc, #104]	; 2d560 <acl_create_entry@plt+0x282dc>
   2d4f4:	mov	r0, r6
   2d4f8:	add	r1, pc, r1
   2d4fc:	bl	3869c <acl_create_entry@plt+0x33418>
   2d500:	cmp	r0, #0
   2d504:	movne	r3, #0
   2d508:	strbne	r3, [r0]
   2d50c:	ldrne	r6, [sp]
   2d510:	mov	r0, #0
   2d514:	str	r6, [r5]
   2d518:	ldr	r2, [sp, #4]
   2d51c:	ldr	r3, [r4]
   2d520:	cmp	r2, r3
   2d524:	bne	2d530 <acl_create_entry@plt+0x282ac>
   2d528:	add	sp, sp, #8
   2d52c:	pop	{r4, r5, r6, pc}
   2d530:	bl	4f6c <__stack_chk_fail@plt>
   2d534:	ldr	r0, [pc, #40]	; 2d564 <acl_create_entry@plt+0x282e0>
   2d538:	movw	r2, #1068	; 0x42c
   2d53c:	ldr	r1, [pc, #36]	; 2d568 <acl_create_entry@plt+0x282e4>
   2d540:	ldr	r3, [pc, #36]	; 2d56c <acl_create_entry@plt+0x282e8>
   2d544:	add	r0, pc, r0
   2d548:	add	r1, pc, r1
   2d54c:	add	r3, pc, r3
   2d550:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d554:	andeq	sp, r3, r0, asr r7
   2d558:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d55c:	andeq	pc, r1, r8, lsl #14
   2d560:	andeq	pc, r1, r8, lsr r8	; <UNPREDICTABLE>
   2d564:			; <UNDEFINED> instruction: 0x0001c2bc
   2d568:	andeq	pc, r1, r8, asr r6	; <UNPREDICTABLE>
   2d56c:	andeq	pc, r1, r4, ror #11
   2d570:	ldr	r3, [pc, #256]	; 2d678 <acl_create_entry@plt+0x283f4>
   2d574:	push	{r4, r5, r6, r7, r8, lr}
   2d578:	subs	r6, r0, #0
   2d57c:	ldr	r0, [pc, #248]	; 2d67c <acl_create_entry@plt+0x283f8>
   2d580:	add	r3, pc, r3
   2d584:	sub	sp, sp, #8
   2d588:	mov	r5, r2
   2d58c:	mov	r2, #0
   2d590:	ldr	r4, [r3, r0]
   2d594:	str	r2, [sp]
   2d598:	ldr	r3, [r4]
   2d59c:	str	r3, [sp, #4]
   2d5a0:	beq	2d658 <acl_create_entry@plt+0x283d4>
   2d5a4:	cmp	r5, #0
   2d5a8:	beq	2d624 <acl_create_entry@plt+0x283a0>
   2d5ac:	cmp	r1, #0
   2d5b0:	movne	r8, r2
   2d5b4:	beq	2d5fc <acl_create_entry@plt+0x28378>
   2d5b8:	mov	r0, r6
   2d5bc:	bl	349c0 <acl_create_entry@plt+0x2f73c>
   2d5c0:	cmp	r0, #0
   2d5c4:	streq	r6, [r5]
   2d5c8:	subne	r3, r0, #1
   2d5cc:	strne	r3, [r5]
   2d5d0:	movne	r7, #0
   2d5d4:	moveq	r7, r0
   2d5d8:	mov	r0, r8
   2d5dc:	bl	4b7c <free@plt>
   2d5e0:	ldr	r2, [sp, #4]
   2d5e4:	ldr	r3, [r4]
   2d5e8:	mov	r0, r7
   2d5ec:	cmp	r2, r3
   2d5f0:	bne	2d620 <acl_create_entry@plt+0x2839c>
   2d5f4:	add	sp, sp, #8
   2d5f8:	pop	{r4, r5, r6, r7, r8, pc}
   2d5fc:	mov	r0, sp
   2d600:	bl	2d4a8 <acl_create_entry@plt+0x28224>
   2d604:	cmp	r0, #0
   2d608:	ldrge	r1, [sp]
   2d60c:	movge	r8, r1
   2d610:	bge	2d5b8 <acl_create_entry@plt+0x28334>
   2d614:	mov	r7, r0
   2d618:	ldr	r8, [sp]
   2d61c:	b	2d5d8 <acl_create_entry@plt+0x28354>
   2d620:	bl	4f6c <__stack_chk_fail@plt>
   2d624:	ldr	r0, [pc, #84]	; 2d680 <acl_create_entry@plt+0x283fc>
   2d628:	mov	r2, #1088	; 0x440
   2d62c:	ldr	r1, [pc, #80]	; 2d684 <acl_create_entry@plt+0x28400>
   2d630:	ldr	r3, [pc, #80]	; 2d688 <acl_create_entry@plt+0x28404>
   2d634:	add	r0, pc, r0
   2d638:	add	r1, pc, r1
   2d63c:	add	r3, pc, r3
   2d640:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d644:	mov	r4, r0
   2d648:	ldr	r0, [sp]
   2d64c:	bl	4b7c <free@plt>
   2d650:	mov	r0, r4
   2d654:	bl	51d0 <_Unwind_Resume@plt>
   2d658:	ldr	r0, [pc, #44]	; 2d68c <acl_create_entry@plt+0x28408>
   2d65c:	movw	r2, #1087	; 0x43f
   2d660:	ldr	r1, [pc, #40]	; 2d690 <acl_create_entry@plt+0x2840c>
   2d664:	ldr	r3, [pc, #40]	; 2d694 <acl_create_entry@plt+0x28410>
   2d668:	add	r0, pc, r0
   2d66c:	add	r1, pc, r1
   2d670:	add	r3, pc, r3
   2d674:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d678:	andeq	sp, r3, r0, lsl #13
   2d67c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d680:	andeq	pc, r1, ip, lsl #14
   2d684:	andeq	pc, r1, r8, ror #10
   2d688:	andeq	pc, r1, r4, asr #10
   2d68c:	andeq	pc, r1, ip, asr r6	; <UNPREDICTABLE>
   2d690:	andeq	pc, r1, r4, lsr r5	; <UNPREDICTABLE>
   2d694:	andeq	pc, r1, r0, lsl r5	; <UNPREDICTABLE>
   2d698:	ldr	r3, [pc, #296]	; 2d7c8 <acl_create_entry@plt+0x28544>
   2d69c:	cmp	r0, #0
   2d6a0:	ldr	ip, [pc, #292]	; 2d7cc <acl_create_entry@plt+0x28548>
   2d6a4:	add	r3, pc, r3
   2d6a8:	push	{r4, r5, r6, lr}
   2d6ac:	sub	sp, sp, #16
   2d6b0:	ldr	r4, [r3, ip]
   2d6b4:	mov	r5, r2
   2d6b8:	mov	r6, r1
   2d6bc:	mov	r2, #0
   2d6c0:	str	r2, [sp, #4]
   2d6c4:	ldr	r3, [r4]
   2d6c8:	str	r3, [sp, #12]
   2d6cc:	blt	2d774 <acl_create_entry@plt+0x284f0>
   2d6d0:	cmp	r5, #0
   2d6d4:	beq	2d7a8 <acl_create_entry@plt+0x28524>
   2d6d8:	mov	r1, r0
   2d6dc:	ldr	r0, [pc, #236]	; 2d7d0 <acl_create_entry@plt+0x2854c>
   2d6e0:	add	r2, sp, #4
   2d6e4:	add	r0, pc, r0
   2d6e8:	bl	2d148 <acl_create_entry@plt+0x27ec4>
   2d6ec:	cmp	r0, #0
   2d6f0:	blt	2d764 <acl_create_entry@plt+0x284e0>
   2d6f4:	mov	r1, r6
   2d6f8:	ldr	r0, [sp, #4]
   2d6fc:	add	r2, sp, #8
   2d700:	bl	2d570 <acl_create_entry@plt+0x282ec>
   2d704:	cmp	r0, #0
   2d708:	blt	2d764 <acl_create_entry@plt+0x284e0>
   2d70c:	ldr	r3, [sp, #4]
   2d710:	ldr	r0, [sp, #8]
   2d714:	cmp	r0, r3
   2d718:	streq	r0, [r5]
   2d71c:	moveq	r3, #0
   2d720:	moveq	r6, r3
   2d724:	beq	2d740 <acl_create_entry@plt+0x284bc>
   2d728:	bl	51c4 <__strdup@plt>
   2d72c:	ldr	r3, [sp, #4]
   2d730:	cmp	r0, #0
   2d734:	strne	r0, [r5]
   2d738:	mvneq	r6, #11
   2d73c:	movne	r6, #0
   2d740:	mov	r0, r3
   2d744:	bl	4b7c <free@plt>
   2d748:	ldr	r2, [sp, #12]
   2d74c:	ldr	r3, [r4]
   2d750:	mov	r0, r6
   2d754:	cmp	r2, r3
   2d758:	bne	2d770 <acl_create_entry@plt+0x284ec>
   2d75c:	add	sp, sp, #16
   2d760:	pop	{r4, r5, r6, pc}
   2d764:	mov	r6, r0
   2d768:	ldr	r3, [sp, #4]
   2d76c:	b	2d740 <acl_create_entry@plt+0x284bc>
   2d770:	bl	4f6c <__stack_chk_fail@plt>
   2d774:	ldr	r0, [pc, #88]	; 2d7d4 <acl_create_entry@plt+0x28550>
   2d778:	movw	r2, #1115	; 0x45b
   2d77c:	ldr	r1, [pc, #84]	; 2d7d8 <acl_create_entry@plt+0x28554>
   2d780:	ldr	r3, [pc, #84]	; 2d7dc <acl_create_entry@plt+0x28558>
   2d784:	add	r0, pc, r0
   2d788:	add	r1, pc, r1
   2d78c:	add	r3, pc, r3
   2d790:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d794:	mov	r4, r0
   2d798:	ldr	r0, [sp, #4]
   2d79c:	bl	4b7c <free@plt>
   2d7a0:	mov	r0, r4
   2d7a4:	bl	51d0 <_Unwind_Resume@plt>
   2d7a8:	ldr	r0, [pc, #48]	; 2d7e0 <acl_create_entry@plt+0x2855c>
   2d7ac:	movw	r2, #1116	; 0x45c
   2d7b0:	ldr	r1, [pc, #44]	; 2d7e4 <acl_create_entry@plt+0x28560>
   2d7b4:	ldr	r3, [pc, #44]	; 2d7e8 <acl_create_entry@plt+0x28564>
   2d7b8:	add	r0, pc, r0
   2d7bc:	add	r1, pc, r1
   2d7c0:	add	r3, pc, r3
   2d7c4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2d7c8:	andeq	sp, r3, ip, asr r5
   2d7cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d7d0:	andeq	pc, r1, r0, lsl #10
   2d7d4:	andeq	fp, r1, r0, lsl r4
   2d7d8:	andeq	pc, r1, r8, lsl r4	; <UNPREDICTABLE>
   2d7dc:			; <UNDEFINED> instruction: 0x0001f3b8
   2d7e0:	andeq	pc, r1, ip, lsl #10
   2d7e4:	andeq	pc, r1, r4, ror #7
   2d7e8:	andeq	pc, r1, r4, lsl #7
   2d7ec:	ldr	ip, [pc, #136]	; 2d87c <acl_create_entry@plt+0x285f8>
   2d7f0:	mov	r3, #0
   2d7f4:	push	{r4, r5, lr}
   2d7f8:	add	ip, pc, ip
   2d7fc:	ldr	lr, [pc, #124]	; 2d880 <acl_create_entry@plt+0x285fc>
   2d800:	sub	sp, sp, #12
   2d804:	add	r2, sp, #8
   2d808:	mov	r5, r1
   2d80c:	mov	r1, r3
   2d810:	ldr	r4, [ip, lr]
   2d814:	str	r3, [r2, #-8]!
   2d818:	mov	r2, sp
   2d81c:	ldr	r3, [r4]
   2d820:	str	r3, [sp, #4]
   2d824:	bl	2d698 <acl_create_entry@plt+0x28414>
   2d828:	cmp	r0, #0
   2d82c:	blt	2d83c <acl_create_entry@plt+0x285b8>
   2d830:	mov	r1, r5
   2d834:	ldr	r0, [sp]
   2d838:	bl	2cf2c <acl_create_entry@plt+0x27ca8>
   2d83c:	mov	r5, r0
   2d840:	ldr	r0, [sp]
   2d844:	bl	4b7c <free@plt>
   2d848:	ldr	r2, [sp, #4]
   2d84c:	ldr	r3, [r4]
   2d850:	mov	r0, r5
   2d854:	cmp	r2, r3
   2d858:	bne	2d864 <acl_create_entry@plt+0x285e0>
   2d85c:	add	sp, sp, #12
   2d860:	pop	{r4, r5, pc}
   2d864:	bl	4f6c <__stack_chk_fail@plt>
   2d868:	mov	r4, r0
   2d86c:	ldr	r0, [sp]
   2d870:	bl	4b7c <free@plt>
   2d874:	mov	r0, r4
   2d878:	bl	51d0 <_Unwind_Resume@plt>
   2d87c:	andeq	sp, r3, r8, lsl #8
   2d880:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2d884:	push	{r3, r4, r5, lr}
   2d888:	ldr	r0, [r0]
   2d88c:	ldr	r5, [r1]
   2d890:	bl	5254 <basename@plt>
   2d894:	mov	r4, r0
   2d898:	mov	r0, r5
   2d89c:	bl	5254 <basename@plt>
   2d8a0:	mov	r1, r0
   2d8a4:	mov	r0, r4
   2d8a8:	pop	{r3, r4, r5, lr}
   2d8ac:	b	520c <strcmp@plt>
   2d8b0:	ldr	ip, [pc, #684]	; 2db64 <acl_create_entry@plt+0x288e0>
   2d8b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d8b8:	subs	r4, r2, #0
   2d8bc:	add	fp, sp, #32
   2d8c0:	ldr	r2, [pc, #672]	; 2db68 <acl_create_entry@plt+0x288e4>
   2d8c4:	sub	sp, sp, #68	; 0x44
   2d8c8:	add	ip, pc, ip
   2d8cc:	mov	r8, r3
   2d8d0:	mov	r3, ip
   2d8d4:	mov	sl, r0
   2d8d8:	ldr	r2, [ip, r2]
   2d8dc:	ldr	r3, [r2]
   2d8e0:	str	r2, [fp, #-60]	; 0xffffffc4
   2d8e4:	str	r3, [fp, #-40]	; 0xffffffd8
   2d8e8:	beq	2db44 <acl_create_entry@plt+0x288c0>
   2d8ec:	cmp	r8, #0
   2d8f0:	beq	2db24 <acl_create_entry@plt+0x288a0>
   2d8f4:	ldr	r5, [pc, #624]	; 2db6c <acl_create_entry@plt+0x288e8>
   2d8f8:	cmp	r1, #0
   2d8fc:	str	r4, [fp, #-44]	; 0xffffffd4
   2d900:	add	r5, pc, r5
   2d904:	movne	r5, r1
   2d908:	mov	r0, r5
   2d90c:	bl	4ce4 <strlen@plt>
   2d910:	mov	r6, r0
   2d914:	mov	r0, r4
   2d918:	bl	4ce4 <strlen@plt>
   2d91c:	mov	r1, r5
   2d920:	add	r0, r0, r6
   2d924:	add	r3, r0, #15
   2d928:	bic	r3, r3, #7
   2d92c:	sub	sp, sp, r3
   2d930:	add	r9, sp, #16
   2d934:	mov	r0, r9
   2d938:	bl	4a5c <stpcpy@plt>
   2d93c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d940:	cmp	r1, #0
   2d944:	mov	r3, r0
   2d948:	beq	2d954 <acl_create_entry@plt+0x286d0>
   2d94c:	bl	4a5c <stpcpy@plt>
   2d950:	mov	r3, r0
   2d954:	mov	r2, #0
   2d958:	mov	r0, r9
   2d95c:	strb	r2, [r3]
   2d960:	bl	48ac <opendir@plt>
   2d964:	subs	r6, r0, #0
   2d968:	beq	2dadc <acl_create_entry@plt+0x28858>
   2d96c:	bl	5248 <__errno_location@plt>
   2d970:	ldr	r1, [pc, #504]	; 2db70 <acl_create_entry@plt+0x288ec>
   2d974:	ldr	r2, [pc, #504]	; 2db74 <acl_create_entry@plt+0x288f0>
   2d978:	ldr	r3, [pc, #504]	; 2db78 <acl_create_entry@plt+0x288f4>
   2d97c:	add	r1, pc, r1
   2d980:	add	r2, pc, r2
   2d984:	str	r1, [fp, #-56]	; 0xffffffc8
   2d988:	add	r3, pc, r3
   2d98c:	str	r2, [fp, #-64]	; 0xffffffc0
   2d990:	str	r3, [fp, #-68]	; 0xffffffbc
   2d994:	ldr	r1, [pc, #480]	; 2db7c <acl_create_entry@plt+0x288f8>
   2d998:	ldr	r2, [pc, #480]	; 2db80 <acl_create_entry@plt+0x288fc>
   2d99c:	ldr	r3, [pc, #480]	; 2db84 <acl_create_entry@plt+0x28900>
   2d9a0:	add	r1, pc, r1
   2d9a4:	add	r2, pc, r2
   2d9a8:	str	r1, [fp, #-72]	; 0xffffffb8
   2d9ac:	add	r3, pc, r3
   2d9b0:	str	r2, [fp, #-76]	; 0xffffffb4
   2d9b4:	str	r3, [fp, #-80]	; 0xffffffb0
   2d9b8:	mov	r7, r0
   2d9bc:	mov	r4, #0
   2d9c0:	str	r4, [r7]
   2d9c4:	mov	r0, r6
   2d9c8:	bl	50f8 <readdir64@plt>
   2d9cc:	subs	r5, r0, #0
   2d9d0:	beq	2da6c <acl_create_entry@plt+0x287e8>
   2d9d4:	mov	r1, r8
   2d9d8:	bl	3a354 <acl_create_entry@plt+0x350d0>
   2d9dc:	cmp	r0, #0
   2d9e0:	beq	2d9c0 <acl_create_entry@plt+0x2873c>
   2d9e4:	add	r2, r5, #19
   2d9e8:	mov	r0, r9
   2d9ec:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2d9f0:	mov	r3, #0
   2d9f4:	bl	3abb4 <acl_create_entry@plt+0x35930>
   2d9f8:	subs	r4, r0, #0
   2d9fc:	beq	2daf4 <acl_create_entry@plt+0x28870>
   2da00:	bl	5254 <basename@plt>
   2da04:	mov	r2, r4
   2da08:	mov	r1, r0
   2da0c:	mov	r0, sl
   2da10:	bl	329d8 <acl_create_entry@plt+0x2d754>
   2da14:	cmn	r0, #17
   2da18:	mov	r3, r0
   2da1c:	beq	2daa0 <acl_create_entry@plt+0x2881c>
   2da20:	cmp	r0, #0
   2da24:	blt	2dafc <acl_create_entry@plt+0x28878>
   2da28:	bne	2d9bc <acl_create_entry@plt+0x28738>
   2da2c:	bl	342fc <acl_create_entry@plt+0x2f078>
   2da30:	cmp	r0, #6
   2da34:	ble	2da60 <acl_create_entry@plt+0x287dc>
   2da38:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2da3c:	mov	r0, #7
   2da40:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2da44:	mov	r1, #0
   2da48:	str	r4, [sp, #8]
   2da4c:	str	r2, [sp]
   2da50:	str	r3, [sp, #4]
   2da54:	mov	r3, #84	; 0x54
   2da58:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2da5c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2da60:	mov	r0, r4
   2da64:	bl	4b7c <free@plt>
   2da68:	b	2d9bc <acl_create_entry@plt+0x28738>
   2da6c:	ldr	r4, [r7]
   2da70:	cmp	r4, #0
   2da74:	rsbne	r4, r4, #0
   2da78:	mov	r0, r6
   2da7c:	bl	4eac <closedir@plt>
   2da80:	ldr	r1, [fp, #-60]	; 0xffffffc4
   2da84:	mov	r0, r4
   2da88:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2da8c:	ldr	r3, [r1]
   2da90:	cmp	r2, r3
   2da94:	bne	2db20 <acl_create_entry@plt+0x2889c>
   2da98:	sub	sp, fp, #32
   2da9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2daa0:	bl	342fc <acl_create_entry@plt+0x2f078>
   2daa4:	cmp	r0, #6
   2daa8:	ble	2da60 <acl_create_entry@plt+0x287dc>
   2daac:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2dab0:	mov	r0, #7
   2dab4:	ldr	r3, [pc, #204]	; 2db88 <acl_create_entry@plt+0x28904>
   2dab8:	str	r4, [sp, #8]
   2dabc:	add	r3, pc, r3
   2dac0:	str	r1, [sp]
   2dac4:	str	r3, [sp, #4]
   2dac8:	mov	r1, #0
   2dacc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2dad0:	mov	r3, #78	; 0x4e
   2dad4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2dad8:	b	2da60 <acl_create_entry@plt+0x287dc>
   2dadc:	bl	5248 <__errno_location@plt>
   2dae0:	ldr	r4, [r0]
   2dae4:	cmp	r4, #2
   2dae8:	rsbne	r4, r4, #0
   2daec:	moveq	r4, r6
   2daf0:	b	2da80 <acl_create_entry@plt+0x287fc>
   2daf4:	mvn	r4, #11
   2daf8:	b	2da78 <acl_create_entry@plt+0x287f4>
   2dafc:	mov	r0, r4
   2db00:	mov	r4, r3
   2db04:	bl	4b7c <free@plt>
   2db08:	b	2da78 <acl_create_entry@plt+0x287f4>
   2db0c:	mov	r4, r0
   2db10:	mov	r0, r6
   2db14:	bl	4eac <closedir@plt>
   2db18:	mov	r0, r4
   2db1c:	bl	51d0 <_Unwind_Resume@plt>
   2db20:	bl	4f6c <__stack_chk_fail@plt>
   2db24:	ldr	r0, [pc, #96]	; 2db8c <acl_create_entry@plt+0x28908>
   2db28:	mov	r2, #45	; 0x2d
   2db2c:	ldr	r1, [pc, #92]	; 2db90 <acl_create_entry@plt+0x2890c>
   2db30:	ldr	r3, [pc, #92]	; 2db94 <acl_create_entry@plt+0x28910>
   2db34:	add	r0, pc, r0
   2db38:	add	r1, pc, r1
   2db3c:	add	r3, pc, r3
   2db40:	bl	33308 <acl_create_entry@plt+0x2e084>
   2db44:	ldr	r0, [pc, #76]	; 2db98 <acl_create_entry@plt+0x28914>
   2db48:	mov	r2, #44	; 0x2c
   2db4c:	ldr	r1, [pc, #72]	; 2db9c <acl_create_entry@plt+0x28918>
   2db50:	ldr	r3, [pc, #72]	; 2dba0 <acl_create_entry@plt+0x2891c>
   2db54:	add	r0, pc, r0
   2db58:	add	r1, pc, r1
   2db5c:	add	r3, pc, r3
   2db60:	bl	33308 <acl_create_entry@plt+0x2e084>
   2db64:	andeq	sp, r3, r8, lsr r3
   2db68:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2db6c:	andeq	r4, r1, r8, ror #26
   2db70:	andeq	r3, r2, r4, asr pc
   2db74:	andeq	pc, r1, r4, lsr r4	; <UNPREDICTABLE>
   2db78:	strdeq	pc, [r1], -r4
   2db7c:	andeq	pc, r1, r4, asr r4	; <UNPREDICTABLE>
   2db80:	andeq	pc, r1, r0, lsl r4	; <UNPREDICTABLE>
   2db84:	ldrdeq	pc, [r1], -r0
   2db88:	andeq	pc, r1, r8, lsl r3	; <UNPREDICTABLE>
   2db8c:	muleq	r1, r8, r2
   2db90:	andeq	pc, r1, ip, ror r2	; <UNPREDICTABLE>
   2db94:	andeq	pc, r1, ip, ror #4
   2db98:	andeq	fp, r1, ip, lsr #25
   2db9c:	andeq	pc, r1, ip, asr r2	; <UNPREDICTABLE>
   2dba0:	andeq	pc, r1, ip, asr #4
   2dba4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dba8:	cmp	r0, #0
   2dbac:	sub	sp, sp, #28
   2dbb0:	ldr	r4, [pc, #416]	; 2dd58 <acl_create_entry@plt+0x28ad4>
   2dbb4:	mov	r7, r1
   2dbb8:	mov	r8, r2
   2dbbc:	str	r0, [sp, #20]
   2dbc0:	mov	r5, r3
   2dbc4:	add	r4, pc, r4
   2dbc8:	beq	2dd38 <acl_create_entry@plt+0x28ab4>
   2dbcc:	cmp	r1, #0
   2dbd0:	beq	2dd18 <acl_create_entry@plt+0x28a94>
   2dbd4:	mov	r0, r3
   2dbd8:	mov	r1, r2
   2dbdc:	bl	34db0 <acl_create_entry@plt+0x2fb2c>
   2dbe0:	cmp	r0, #0
   2dbe4:	beq	2dcfc <acl_create_entry@plt+0x28a78>
   2dbe8:	ldr	r3, [pc, #364]	; 2dd5c <acl_create_entry@plt+0x28ad8>
   2dbec:	ldr	r0, [r4, r3]
   2dbf0:	bl	3289c <acl_create_entry@plt+0x2d618>
   2dbf4:	subs	r6, r0, #0
   2dbf8:	beq	2dcfc <acl_create_entry@plt+0x28a78>
   2dbfc:	cmp	r5, #0
   2dc00:	beq	2dca0 <acl_create_entry@plt+0x28a1c>
   2dc04:	ldr	r2, [r5]
   2dc08:	cmp	r2, #0
   2dc0c:	beq	2dca0 <acl_create_entry@plt+0x28a1c>
   2dc10:	ldr	r9, [pc, #328]	; 2dd60 <acl_create_entry@plt+0x28adc>
   2dc14:	add	r5, r5, #4
   2dc18:	ldr	sl, [pc, #324]	; 2dd64 <acl_create_entry@plt+0x28ae0>
   2dc1c:	ldr	fp, [pc, #324]	; 2dd68 <acl_create_entry@plt+0x28ae4>
   2dc20:	add	r9, pc, r9
   2dc24:	add	sl, pc, sl
   2dc28:	add	fp, pc, fp
   2dc2c:	b	2dc44 <acl_create_entry@plt+0x289c0>
   2dc30:	cmp	r5, #0
   2dc34:	beq	2dca0 <acl_create_entry@plt+0x28a1c>
   2dc38:	ldr	r2, [r5], #4
   2dc3c:	cmp	r2, #0
   2dc40:	beq	2dca0 <acl_create_entry@plt+0x28a1c>
   2dc44:	mov	r0, r6
   2dc48:	mov	r1, r8
   2dc4c:	mov	r3, r7
   2dc50:	bl	2d8b0 <acl_create_entry@plt+0x2862c>
   2dc54:	cmn	r0, #12
   2dc58:	mov	r4, r0
   2dc5c:	beq	2dcf4 <acl_create_entry@plt+0x28a70>
   2dc60:	cmp	r0, #0
   2dc64:	bge	2dc30 <acl_create_entry@plt+0x289ac>
   2dc68:	bl	342fc <acl_create_entry@plt+0x2f078>
   2dc6c:	cmp	r0, #6
   2dc70:	ble	2dc30 <acl_create_entry@plt+0x289ac>
   2dc74:	str	sl, [sp]
   2dc78:	mov	r1, r4
   2dc7c:	str	fp, [sp, #4]
   2dc80:	mov	r0, #7
   2dc84:	ldr	ip, [r5, #-4]
   2dc88:	mov	r2, r9
   2dc8c:	mov	r3, #122	; 0x7a
   2dc90:	str	ip, [sp, #8]
   2dc94:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2dc98:	cmp	r5, #0
   2dc9c:	bne	2dc38 <acl_create_entry@plt+0x289b4>
   2dca0:	mov	r0, r6
   2dca4:	bl	32c7c <acl_create_entry@plt+0x2d9f8>
   2dca8:	subs	r4, r0, #0
   2dcac:	beq	2dcf4 <acl_create_entry@plt+0x28a70>
   2dcb0:	mov	r0, r6
   2dcb4:	bl	32c60 <acl_create_entry@plt+0x2d9dc>
   2dcb8:	subs	r1, r0, #0
   2dcbc:	beq	2dcd4 <acl_create_entry@plt+0x28a50>
   2dcc0:	ldr	r3, [pc, #164]	; 2dd6c <acl_create_entry@plt+0x28ae8>
   2dcc4:	mov	r0, r4
   2dcc8:	mov	r2, #4
   2dccc:	add	r3, pc, r3
   2dcd0:	bl	47ec <qsort@plt>
   2dcd4:	ldr	r3, [sp, #20]
   2dcd8:	str	r4, [r3]
   2dcdc:	mov	r4, #0
   2dce0:	mov	r0, r6
   2dce4:	bl	3290c <acl_create_entry@plt+0x2d688>
   2dce8:	mov	r0, r4
   2dcec:	add	sp, sp, #28
   2dcf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dcf4:	mvn	r4, #11
   2dcf8:	b	2dce0 <acl_create_entry@plt+0x28a5c>
   2dcfc:	mvn	r4, #11
   2dd00:	b	2dce8 <acl_create_entry@plt+0x28a64>
   2dd04:	mov	r4, r0
   2dd08:	mov	r0, r6
   2dd0c:	bl	3290c <acl_create_entry@plt+0x2d688>
   2dd10:	mov	r0, r4
   2dd14:	bl	51d0 <_Unwind_Resume@plt>
   2dd18:	ldr	r0, [pc, #80]	; 2dd70 <acl_create_entry@plt+0x28aec>
   2dd1c:	mov	r2, #106	; 0x6a
   2dd20:	ldr	r1, [pc, #76]	; 2dd74 <acl_create_entry@plt+0x28af0>
   2dd24:	ldr	r3, [pc, #76]	; 2dd78 <acl_create_entry@plt+0x28af4>
   2dd28:	add	r0, pc, r0
   2dd2c:	add	r1, pc, r1
   2dd30:	add	r3, pc, r3
   2dd34:	bl	33308 <acl_create_entry@plt+0x2e084>
   2dd38:	ldr	r0, [pc, #60]	; 2dd7c <acl_create_entry@plt+0x28af8>
   2dd3c:	mov	r2, #105	; 0x69
   2dd40:	ldr	r1, [pc, #56]	; 2dd80 <acl_create_entry@plt+0x28afc>
   2dd44:	ldr	r3, [pc, #56]	; 2dd84 <acl_create_entry@plt+0x28b00>
   2dd48:	add	r0, pc, r0
   2dd4c:	add	r1, pc, r1
   2dd50:	add	r3, pc, r3
   2dd54:	bl	33308 <acl_create_entry@plt+0x2e084>
   2dd58:	andeq	sp, r3, ip, lsr r0
   2dd5c:	ldrdeq	r0, [r0], -r4
   2dd60:	muleq	r1, r4, r1
   2dd64:	andeq	pc, r1, ip, lsr #4
   2dd68:	andeq	pc, r1, r8, ror #3
   2dd6c:			; <UNDEFINED> instruction: 0xfffffbb0
   2dd70:	andeq	pc, r1, r4, lsr #1
   2dd74:	andeq	pc, r1, r8, lsl #1
   2dd78:	andeq	pc, r1, r8, asr r0	; <UNPREDICTABLE>
   2dd7c:	andeq	pc, r1, r0, asr #1
   2dd80:	andeq	pc, r1, r8, rrx
   2dd84:	andeq	pc, r1, r8, lsr r0	; <UNPREDICTABLE>
   2dd88:	push	{r3, r4, r5, r6, r7, lr}
   2dd8c:	subs	r6, r0, #0
   2dd90:	mov	r4, r1
   2dd94:	mov	r7, r2
   2dd98:	beq	2de04 <acl_create_entry@plt+0x28b80>
   2dd9c:	cmp	r1, #0
   2dda0:	beq	2dde4 <acl_create_entry@plt+0x28b60>
   2dda4:	mov	r0, r3
   2dda8:	bl	36e70 <acl_create_entry@plt+0x31bec>
   2ddac:	subs	r5, r0, #0
   2ddb0:	beq	2dddc <acl_create_entry@plt+0x28b58>
   2ddb4:	mov	r0, r6
   2ddb8:	mov	r1, r4
   2ddbc:	mov	r2, r7
   2ddc0:	mov	r3, r5
   2ddc4:	bl	2dba4 <acl_create_entry@plt+0x28920>
   2ddc8:	mov	r4, r0
   2ddcc:	mov	r0, r5
   2ddd0:	bl	36e58 <acl_create_entry@plt+0x31bd4>
   2ddd4:	mov	r0, r4
   2ddd8:	pop	{r3, r4, r5, r6, r7, pc}
   2dddc:	mvn	r4, #11
   2dde0:	b	2ddd4 <acl_create_entry@plt+0x28b50>
   2dde4:	ldr	r0, [pc, #76]	; 2de38 <acl_create_entry@plt+0x28bb4>
   2dde8:	mov	r2, #140	; 0x8c
   2ddec:	ldr	r1, [pc, #72]	; 2de3c <acl_create_entry@plt+0x28bb8>
   2ddf0:	ldr	r3, [pc, #72]	; 2de40 <acl_create_entry@plt+0x28bbc>
   2ddf4:	add	r0, pc, r0
   2ddf8:	add	r1, pc, r1
   2ddfc:	add	r3, pc, r3
   2de00:	bl	33308 <acl_create_entry@plt+0x2e084>
   2de04:	ldr	r0, [pc, #56]	; 2de44 <acl_create_entry@plt+0x28bc0>
   2de08:	mov	r2, #139	; 0x8b
   2de0c:	ldr	r1, [pc, #52]	; 2de48 <acl_create_entry@plt+0x28bc4>
   2de10:	ldr	r3, [pc, #52]	; 2de4c <acl_create_entry@plt+0x28bc8>
   2de14:	add	r0, pc, r0
   2de18:	add	r1, pc, r1
   2de1c:	add	r3, pc, r3
   2de20:	bl	33308 <acl_create_entry@plt+0x2e084>
   2de24:	mov	r4, r0
   2de28:	mov	r0, r5
   2de2c:	bl	36e58 <acl_create_entry@plt+0x31bd4>
   2de30:	mov	r0, r4
   2de34:	bl	51d0 <_Unwind_Resume@plt>
   2de38:	ldrdeq	lr, [r1], -r8
   2de3c:			; <UNDEFINED> instruction: 0x0001efbc
   2de40:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   2de44:	strdeq	lr, [r1], -r4
   2de48:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   2de4c:	andeq	pc, r1, ip, lsl r0	; <UNPREDICTABLE>
   2de50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2de54:	sub	sp, sp, #148	; 0x94
   2de58:	ldr	lr, [pc, #696]	; 2e118 <acl_create_entry@plt+0x28e94>
   2de5c:	mov	r4, r0
   2de60:	ldr	r5, [pc, #692]	; 2e11c <acl_create_entry@plt+0x28e98>
   2de64:	add	ip, sp, #204	; 0xcc
   2de68:	add	lr, pc, lr
   2de6c:	ldr	r0, [sp, #200]	; 0xc8
   2de70:	mov	r9, r1
   2de74:	mov	r8, r2
   2de78:	ldr	r5, [lr, r5]
   2de7c:	mov	r7, r3
   2de80:	mov	r2, r0
   2de84:	mov	r3, ip
   2de88:	add	r0, sp, #132	; 0x84
   2de8c:	mov	r1, #1
   2de90:	str	r5, [sp, #124]	; 0x7c
   2de94:	mov	lr, #0
   2de98:	ldr	r5, [r5]
   2de9c:	str	ip, [sp, #136]	; 0x88
   2dea0:	str	lr, [sp, #132]	; 0x84
   2dea4:	str	r5, [sp, #140]	; 0x8c
   2dea8:	ldr	r6, [sp, #184]	; 0xb8
   2deac:	ldr	r5, [sp, #188]	; 0xbc
   2deb0:	ldr	sl, [sp, #192]	; 0xc0
   2deb4:	bl	523c <__vasprintf_chk@plt>
   2deb8:	cmp	r0, #0
   2debc:	blt	2dffc <acl_create_entry@plt+0x28d78>
   2dec0:	cmp	r4, #0
   2dec4:	beq	2e018 <acl_create_entry@plt+0x28d94>
   2dec8:	bl	5068 <getpid@plt>
   2decc:	ldr	r1, [pc, #588]	; 2e120 <acl_create_entry@plt+0x28e9c>
   2ded0:	add	r1, pc, r1
   2ded4:	cmp	r0, #1
   2ded8:	ldrne	r1, [pc, #580]	; 2e124 <acl_create_entry@plt+0x28ea0>
   2dedc:	addne	r1, pc, r1
   2dee0:	ldr	ip, [pc, #576]	; 2e128 <acl_create_entry@plt+0x28ea4>
   2dee4:	mov	r0, r9
   2dee8:	ldr	lr, [pc, #572]	; 2e12c <acl_create_entry@plt+0x28ea8>
   2deec:	mov	r2, r8
   2def0:	add	ip, pc, ip
   2def4:	str	ip, [sp, #88]	; 0x58
   2def8:	ldr	ip, [sp, #132]	; 0x84
   2defc:	add	lr, pc, lr
   2df00:	ldr	r9, [pc, #552]	; 2e130 <acl_create_entry@plt+0x28eac>
   2df04:	mov	r3, r7
   2df08:	ldr	r8, [pc, #548]	; 2e134 <acl_create_entry@plt+0x28eb0>
   2df0c:	mov	r7, #199	; 0xc7
   2df10:	add	r9, pc, r9
   2df14:	str	r6, [sp]
   2df18:	add	r8, pc, r8
   2df1c:	mov	r6, #114	; 0x72
   2df20:	str	r1, [sp, #4]
   2df24:	mov	fp, #190	; 0xbe
   2df28:	mov	r1, #154	; 0x9a
   2df2c:	str	r4, [sp, #8]
   2df30:	str	r5, [sp, #84]	; 0x54
   2df34:	mov	r4, #210	; 0xd2
   2df38:	str	sl, [sp, #92]	; 0x5c
   2df3c:	str	r5, [sp, #100]	; 0x64
   2df40:	mov	r5, #78	; 0x4e
   2df44:	str	sl, [sp, #104]	; 0x68
   2df48:	mov	sl, #136	; 0x88
   2df4c:	str	lr, [sp, #12]
   2df50:	mov	lr, #185	; 0xb9
   2df54:	str	r9, [sp, #80]	; 0x50
   2df58:	mov	r9, #76	; 0x4c
   2df5c:	str	r8, [sp, #96]	; 0x60
   2df60:	mov	r8, #108	; 0x6c
   2df64:	str	ip, [sp, #108]	; 0x6c
   2df68:	mov	ip, #234	; 0xea
   2df6c:	str	r7, [sp, #16]
   2df70:	mov	r7, #18
   2df74:	str	r6, [sp, #20]
   2df78:	mov	r6, #98	; 0x62
   2df7c:	str	r4, [sp, #24]
   2df80:	mov	r4, #92	; 0x5c
   2df84:	str	r5, [sp, #28]
   2df88:	mov	r5, #48	; 0x30
   2df8c:	str	r1, [sp, #32]
   2df90:	str	sl, [sp, #36]	; 0x24
   2df94:	mov	sl, #1
   2df98:	str	r9, [sp, #40]	; 0x28
   2df9c:	mov	r9, #0
   2dfa0:	str	fp, [sp, #44]	; 0x2c
   2dfa4:	ldr	r1, [sp, #196]	; 0xc4
   2dfa8:	str	lr, [sp, #48]	; 0x30
   2dfac:	str	ip, [sp, #52]	; 0x34
   2dfb0:	str	r7, [sp, #56]	; 0x38
   2dfb4:	str	r6, [sp, #60]	; 0x3c
   2dfb8:	str	r4, [sp, #64]	; 0x40
   2dfbc:	str	r5, [sp, #68]	; 0x44
   2dfc0:	str	r8, [sp, #72]	; 0x48
   2dfc4:	str	sl, [sp, #76]	; 0x4c
   2dfc8:	str	r9, [sp, #112]	; 0x70
   2dfcc:	bl	336d8 <acl_create_entry@plt+0x2e454>
   2dfd0:	mov	r4, r0
   2dfd4:	ldr	r0, [sp, #132]	; 0x84
   2dfd8:	bl	4b7c <free@plt>
   2dfdc:	ldr	r5, [sp, #124]	; 0x7c
   2dfe0:	ldr	r2, [sp, #140]	; 0x8c
   2dfe4:	mov	r0, r4
   2dfe8:	ldr	r3, [r5]
   2dfec:	cmp	r2, r3
   2dff0:	bne	2e100 <acl_create_entry@plt+0x28e7c>
   2dff4:	add	sp, sp, #148	; 0x94
   2dff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dffc:	ldr	r0, [pc, #308]	; 2e138 <acl_create_entry@plt+0x28eb4>
   2e000:	mov	r1, #62	; 0x3e
   2e004:	ldr	r2, [pc, #304]	; 2e13c <acl_create_entry@plt+0x28eb8>
   2e008:	add	r0, pc, r0
   2e00c:	add	r2, pc, r2
   2e010:	bl	3369c <acl_create_entry@plt+0x2e418>
   2e014:	b	2dfd0 <acl_create_entry@plt+0x28d4c>
   2e018:	ldr	fp, [sp, #132]	; 0x84
   2e01c:	mov	r0, r9
   2e020:	ldr	ip, [pc, #280]	; 2e140 <acl_create_entry@plt+0x28ebc>
   2e024:	mov	r2, r8
   2e028:	ldr	r9, [pc, #276]	; 2e144 <acl_create_entry@plt+0x28ec0>
   2e02c:	mov	r3, r7
   2e030:	ldr	r8, [pc, #272]	; 2e148 <acl_create_entry@plt+0x28ec4>
   2e034:	add	ip, pc, ip
   2e038:	ldr	r7, [pc, #268]	; 2e14c <acl_create_entry@plt+0x28ec8>
   2e03c:	add	r9, pc, r9
   2e040:	add	r8, pc, r8
   2e044:	mov	lr, #199	; 0xc7
   2e048:	add	r7, pc, r7
   2e04c:	mov	r1, #78	; 0x4e
   2e050:	str	r6, [sp]
   2e054:	mov	r6, #114	; 0x72
   2e058:	str	r5, [sp, #76]	; 0x4c
   2e05c:	str	sl, [sp, #84]	; 0x54
   2e060:	str	r5, [sp, #92]	; 0x5c
   2e064:	mov	r5, #210	; 0xd2
   2e068:	str	sl, [sp, #96]	; 0x60
   2e06c:	mov	sl, #136	; 0x88
   2e070:	str	r4, [sp, #104]	; 0x68
   2e074:	mov	r4, #154	; 0x9a
   2e078:	str	ip, [sp, #4]
   2e07c:	mov	ip, #190	; 0xbe
   2e080:	str	r9, [sp, #72]	; 0x48
   2e084:	mov	r9, #76	; 0x4c
   2e088:	str	r8, [sp, #80]	; 0x50
   2e08c:	mov	r8, #234	; 0xea
   2e090:	str	r7, [sp, #88]	; 0x58
   2e094:	mov	r7, #185	; 0xb9
   2e098:	str	fp, [sp, #100]	; 0x64
   2e09c:	mov	fp, #48	; 0x30
   2e0a0:	str	lr, [sp, #8]
   2e0a4:	mov	lr, #18
   2e0a8:	str	r6, [sp, #12]
   2e0ac:	mov	r6, #98	; 0x62
   2e0b0:	str	r5, [sp, #16]
   2e0b4:	mov	r5, #92	; 0x5c
   2e0b8:	str	r1, [sp, #20]
   2e0bc:	str	r4, [sp, #24]
   2e0c0:	mov	r4, #108	; 0x6c
   2e0c4:	str	sl, [sp, #28]
   2e0c8:	mov	sl, #1
   2e0cc:	str	r9, [sp, #32]
   2e0d0:	ldr	r1, [sp, #196]	; 0xc4
   2e0d4:	str	ip, [sp, #36]	; 0x24
   2e0d8:	str	r7, [sp, #40]	; 0x28
   2e0dc:	str	r8, [sp, #44]	; 0x2c
   2e0e0:	str	lr, [sp, #48]	; 0x30
   2e0e4:	str	r6, [sp, #52]	; 0x34
   2e0e8:	str	r5, [sp, #56]	; 0x38
   2e0ec:	str	fp, [sp, #60]	; 0x3c
   2e0f0:	str	r4, [sp, #64]	; 0x40
   2e0f4:	str	sl, [sp, #68]	; 0x44
   2e0f8:	bl	336d8 <acl_create_entry@plt+0x2e454>
   2e0fc:	b	2dfd0 <acl_create_entry@plt+0x28d4c>
   2e100:	bl	4f6c <__stack_chk_fail@plt>
   2e104:	mov	r4, r0
   2e108:	ldr	r0, [sp, #132]	; 0x84
   2e10c:	bl	4b7c <free@plt>
   2e110:	mov	r0, r4
   2e114:	bl	51d0 <_Unwind_Resume@plt>
   2e118:	muleq	r3, r8, sp
   2e11c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2e120:	andeq	pc, r1, r4, lsl r0	; <UNPREDICTABLE>
   2e124:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
   2e128:	andeq	pc, r1, r4, lsl #1
   2e12c:	andeq	pc, r1, ip, lsl r0	; <UNPREDICTABLE>
   2e130:	andeq	pc, r1, r4, asr r0	; <UNPREDICTABLE>
   2e134:	andeq	pc, r1, ip, rrx
   2e138:	strdeq	lr, [r1], -r4
   2e13c:	andeq	pc, r1, r8, lsr #7
   2e140:	andeq	lr, r1, r4, ror #29
   2e144:	andeq	lr, r1, r8, lsr #30
   2e148:	andeq	lr, r1, r4, lsr pc
   2e14c:	andeq	lr, r1, ip, lsr pc
   2e150:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   2e154:	subs	r9, r0, #0
   2e158:	mov	r5, r3
   2e15c:	mov	r4, r2
   2e160:	ldr	r7, [sp, #32]
   2e164:	ldr	r6, [sp, #36]	; 0x24
   2e168:	beq	2e2a8 <acl_create_entry@plt+0x29024>
   2e16c:	cmp	r2, #0
   2e170:	beq	2e288 <acl_create_entry@plt+0x29004>
   2e174:	cmp	r3, #0
   2e178:	beq	2e268 <acl_create_entry@plt+0x28fe4>
   2e17c:	cmp	r7, #0
   2e180:	beq	2e248 <acl_create_entry@plt+0x28fc4>
   2e184:	cmp	r6, #0
   2e188:	beq	2e228 <acl_create_entry@plt+0x28fa4>
   2e18c:	cmp	r1, #0
   2e190:	beq	2e1fc <acl_create_entry@plt+0x28f78>
   2e194:	mov	r0, r1
   2e198:	ldr	r1, [pc, #296]	; 2e2c8 <acl_create_entry@plt+0x29044>
   2e19c:	mov	r3, #0
   2e1a0:	add	r1, pc, r1
   2e1a4:	bl	3abb4 <acl_create_entry@plt+0x35930>
   2e1a8:	subs	r8, r0, #0
   2e1ac:	beq	2e220 <acl_create_entry@plt+0x28f9c>
   2e1b0:	bl	4ce4 <strlen@plt>
   2e1b4:	mov	r1, r0
   2e1b8:	mov	r0, r8
   2e1bc:	blx	r9
   2e1c0:	mov	r4, r0
   2e1c4:	mov	r0, r8
   2e1c8:	bl	4b7c <free@plt>
   2e1cc:	cmp	r4, #0
   2e1d0:	beq	2e218 <acl_create_entry@plt+0x28f94>
   2e1d4:	ldr	r3, [r4, #4]
   2e1d8:	mov	r0, #1
   2e1dc:	ldr	r2, [sp, #40]	; 0x28
   2e1e0:	str	r3, [r5]
   2e1e4:	ldr	r3, [r4, #8]
   2e1e8:	str	r3, [r7]
   2e1ec:	ldr	r3, [r4, #12]
   2e1f0:	add	r3, r2, r3
   2e1f4:	str	r3, [r6]
   2e1f8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2e1fc:	mov	r0, r2
   2e200:	bl	4ce4 <strlen@plt>
   2e204:	mov	r1, r0
   2e208:	mov	r0, r4
   2e20c:	blx	r9
   2e210:	mov	r4, r0
   2e214:	b	2e1cc <acl_create_entry@plt+0x28f48>
   2e218:	mov	r0, r4
   2e21c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2e220:	mvn	r0, #11
   2e224:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2e228:	ldr	r0, [pc, #156]	; 2e2cc <acl_create_entry@plt+0x29048>
   2e22c:	mov	r2, #137	; 0x89
   2e230:	ldr	r1, [pc, #152]	; 2e2d0 <acl_create_entry@plt+0x2904c>
   2e234:	ldr	r3, [pc, #152]	; 2e2d4 <acl_create_entry@plt+0x29050>
   2e238:	add	r0, pc, r0
   2e23c:	add	r1, pc, r1
   2e240:	add	r3, pc, r3
   2e244:	bl	33308 <acl_create_entry@plt+0x2e084>
   2e248:	ldr	r0, [pc, #136]	; 2e2d8 <acl_create_entry@plt+0x29054>
   2e24c:	mov	r2, #136	; 0x88
   2e250:	ldr	r1, [pc, #132]	; 2e2dc <acl_create_entry@plt+0x29058>
   2e254:	ldr	r3, [pc, #132]	; 2e2e0 <acl_create_entry@plt+0x2905c>
   2e258:	add	r0, pc, r0
   2e25c:	add	r1, pc, r1
   2e260:	add	r3, pc, r3
   2e264:	bl	33308 <acl_create_entry@plt+0x2e084>
   2e268:	ldr	r0, [pc, #116]	; 2e2e4 <acl_create_entry@plt+0x29060>
   2e26c:	mov	r2, #135	; 0x87
   2e270:	ldr	r1, [pc, #112]	; 2e2e8 <acl_create_entry@plt+0x29064>
   2e274:	ldr	r3, [pc, #112]	; 2e2ec <acl_create_entry@plt+0x29068>
   2e278:	add	r0, pc, r0
   2e27c:	add	r1, pc, r1
   2e280:	add	r3, pc, r3
   2e284:	bl	33308 <acl_create_entry@plt+0x2e084>
   2e288:	ldr	r0, [pc, #96]	; 2e2f0 <acl_create_entry@plt+0x2906c>
   2e28c:	mov	r2, #134	; 0x86
   2e290:	ldr	r1, [pc, #92]	; 2e2f4 <acl_create_entry@plt+0x29070>
   2e294:	ldr	r3, [pc, #92]	; 2e2f8 <acl_create_entry@plt+0x29074>
   2e298:	add	r0, pc, r0
   2e29c:	add	r1, pc, r1
   2e2a0:	add	r3, pc, r3
   2e2a4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2e2a8:	ldr	r0, [pc, #76]	; 2e2fc <acl_create_entry@plt+0x29078>
   2e2ac:	mov	r2, #133	; 0x85
   2e2b0:	ldr	r1, [pc, #72]	; 2e300 <acl_create_entry@plt+0x2907c>
   2e2b4:	ldr	r3, [pc, #72]	; 2e304 <acl_create_entry@plt+0x29080>
   2e2b8:	add	r0, pc, r0
   2e2bc:	add	r1, pc, r1
   2e2c0:	add	r3, pc, r3
   2e2c4:	bl	33308 <acl_create_entry@plt+0x2e084>
   2e2c8:	strdeq	r1, [r2], -r4
   2e2cc:	andeq	r6, r1, r8, ror #16
   2e2d0:	andeq	lr, r1, r0, asr #25
   2e2d4:	andeq	pc, r1, r4, lsr r1	; <UNPREDICTABLE>
   2e2d8:	andeq	lr, r1, r8, asr #26
   2e2dc:	andeq	lr, r1, r0, lsr #25
   2e2e0:	andeq	pc, r1, r4, lsl r1	; <UNPREDICTABLE>
   2e2e4:	andeq	lr, r1, r0, lsr #26
   2e2e8:	andeq	lr, r1, r0, lsl #25
   2e2ec:	strdeq	pc, [r1], -r4
   2e2f0:	ldrdeq	r9, [r1], -r4
   2e2f4:	andeq	lr, r1, r0, ror #24
   2e2f8:	ldrdeq	pc, [r1], -r4
   2e2fc:	andeq	r2, r2, r0, lsl #28
   2e300:	andeq	lr, r1, r0, asr #24
   2e304:	strheq	pc, [r1], -r4	; <UNPREDICTABLE>
   2e308:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e30c:	sub	sp, sp, #140	; 0x8c
   2e310:	ldr	ip, [pc, #3112]	; 2ef40 <acl_create_entry@plt+0x29cbc>
   2e314:	cmp	r1, #0
   2e318:	ldr	r5, [sp, #176]	; 0xb0
   2e31c:	mov	r8, r2
   2e320:	str	r1, [sp, #44]	; 0x2c
   2e324:	add	ip, pc, ip
   2e328:	ldr	r1, [pc, #3092]	; 2ef44 <acl_create_entry@plt+0x29cc0>
   2e32c:	str	r5, [sp, #60]	; 0x3c
   2e330:	ldr	r5, [sp, #180]	; 0xb4
   2e334:	str	r3, [sp, #72]	; 0x48
   2e338:	mov	r3, ip
   2e33c:	str	r0, [sp, #64]	; 0x40
   2e340:	ldr	r1, [ip, r1]
   2e344:	str	r5, [sp, #92]	; 0x5c
   2e348:	ldrb	r5, [sp, #184]	; 0xb8
   2e34c:	ldr	r3, [r1]
   2e350:	str	r1, [sp, #48]	; 0x30
   2e354:	str	r5, [sp, #76]	; 0x4c
   2e358:	ldrb	r5, [sp, #188]	; 0xbc
   2e35c:	str	r3, [sp, #132]	; 0x84
   2e360:	str	r5, [sp, #96]	; 0x60
   2e364:	ldrb	r5, [sp, #192]	; 0xc0
   2e368:	str	r5, [sp, #68]	; 0x44
   2e36c:	ldr	r5, [sp, #196]	; 0xc4
   2e370:	str	r5, [sp, #84]	; 0x54
   2e374:	beq	2ee18 <acl_create_entry@plt+0x29b94>
   2e378:	ldr	r5, [sp, #60]	; 0x3c
   2e37c:	cmp	r5, #0
   2e380:	beq	2edc4 <acl_create_entry@plt+0x29b40>
   2e384:	cmp	r2, #0
   2e388:	movne	r5, #0
   2e38c:	strne	r5, [sp, #52]	; 0x34
   2e390:	beq	2e760 <acl_create_entry@plt+0x294dc>
   2e394:	mov	r0, r8
   2e398:	bl	4810 <fileno@plt>
   2e39c:	mov	r1, r0
   2e3a0:	ldr	r0, [sp, #44]	; 0x2c
   2e3a4:	bl	3baf8 <acl_create_entry@plt+0x36874>
   2e3a8:	ldr	r5, [pc, #2968]	; 2ef48 <acl_create_entry@plt+0x29cc4>
   2e3ac:	mov	r4, #0
   2e3b0:	add	r9, sp, #116	; 0x74
   2e3b4:	mov	sl, r4
   2e3b8:	add	r5, pc, r5
   2e3bc:	str	r5, [sp, #36]	; 0x24
   2e3c0:	mov	r5, #0
   2e3c4:	str	r5, [sp, #32]
   2e3c8:	ldr	r5, [pc, #2940]	; 2ef4c <acl_create_entry@plt+0x29cc8>
   2e3cc:	mov	r7, #1
   2e3d0:	add	r5, pc, r5
   2e3d4:	str	r5, [sp, #56]	; 0x38
   2e3d8:	ldr	r5, [pc, #2928]	; 2ef50 <acl_create_entry@plt+0x29ccc>
   2e3dc:	add	r5, pc, r5
   2e3e0:	str	r5, [sp, #88]	; 0x58
   2e3e4:	mov	r5, #0
   2e3e8:	str	r5, [sp, #80]	; 0x50
   2e3ec:	ldr	r5, [pc, #2912]	; 2ef54 <acl_create_entry@plt+0x29cd0>
   2e3f0:	add	r5, pc, r5
   2e3f4:	str	r5, [sp, #100]	; 0x64
   2e3f8:	mov	r5, #0
   2e3fc:	str	r5, [sp, #40]	; 0x28
   2e400:	ldr	r5, [pc, #2896]	; 2ef58 <acl_create_entry@plt+0x29cd4>
   2e404:	add	r5, pc, r5
   2e408:	str	r5, [sp, #104]	; 0x68
   2e40c:	ldr	r5, [pc, #2888]	; 2ef5c <acl_create_entry@plt+0x29cd8>
   2e410:	add	r5, pc, r5
   2e414:	str	r5, [sp, #108]	; 0x6c
   2e418:	mov	r0, r8
   2e41c:	mov	r1, #1048576	; 0x100000
   2e420:	mov	r2, r9
   2e424:	mov	r3, #0
   2e428:	str	r3, [sp, #116]	; 0x74
   2e42c:	bl	30c24 <acl_create_entry@plt+0x2b9a0>
   2e430:	cmp	r0, #0
   2e434:	beq	2e704 <acl_create_entry@plt+0x29480>
   2e438:	cmn	r0, #105	; 0x69
   2e43c:	beq	2e738 <acl_create_entry@plt+0x294b4>
   2e440:	cmp	r0, #0
   2e444:	blt	2e714 <acl_create_entry@plt+0x29490>
   2e448:	cmp	r7, #0
   2e44c:	ldr	r5, [sp, #116]	; 0x74
   2e450:	beq	2e520 <acl_create_entry@plt+0x2929c>
   2e454:	mov	r0, r5
   2e458:	ldr	r1, [sp, #36]	; 0x24
   2e45c:	mov	r2, #3
   2e460:	bl	5164 <strncmp@plt>
   2e464:	cmp	r0, #0
   2e468:	bne	2e520 <acl_create_entry@plt+0x2929c>
   2e46c:	adds	r6, r5, #3
   2e470:	beq	2e520 <acl_create_entry@plt+0x2929c>
   2e474:	cmp	r4, #0
   2e478:	mov	r7, r0
   2e47c:	beq	2e52c <acl_create_entry@plt+0x292a8>
   2e480:	mov	r0, r4
   2e484:	bl	4ce4 <strlen@plt>
   2e488:	mov	fp, r0
   2e48c:	mov	r0, r6
   2e490:	bl	4ce4 <strlen@plt>
   2e494:	add	r0, r0, fp
   2e498:	cmp	r0, #1048576	; 0x100000
   2e49c:	bhi	2e7ac <acl_create_entry@plt+0x29528>
   2e4a0:	mov	r0, r4
   2e4a4:	mov	r1, r6
   2e4a8:	bl	393fc <acl_create_entry@plt+0x34178>
   2e4ac:	subs	r5, r0, #0
   2e4b0:	beq	2e7d0 <acl_create_entry@plt+0x2954c>
   2e4b4:	mov	r0, r4
   2e4b8:	mov	r4, r5
   2e4bc:	bl	4b7c <free@plt>
   2e4c0:	ldrb	ip, [r5]
   2e4c4:	cmp	ip, #0
   2e4c8:	beq	2e53c <acl_create_entry@plt+0x292b8>
   2e4cc:	add	r3, r5, #1
   2e4d0:	mov	r2, #0
   2e4d4:	cmp	r2, #0
   2e4d8:	movne	r2, #0
   2e4dc:	bne	2e4ec <acl_create_entry@plt+0x29268>
   2e4e0:	subs	r1, ip, #92	; 0x5c
   2e4e4:	rsbs	r2, r1, #0
   2e4e8:	adcs	r2, r2, r1
   2e4ec:	mov	r1, r3
   2e4f0:	ldrb	ip, [r3], #1
   2e4f4:	cmp	ip, #0
   2e4f8:	bne	2e4d4 <acl_create_entry@plt+0x29250>
   2e4fc:	cmp	r2, #0
   2e500:	beq	2e53c <acl_create_entry@plt+0x292b8>
   2e504:	cmp	r4, #0
   2e508:	mov	r3, #32
   2e50c:	strb	r3, [r1, #-1]
   2e510:	beq	2e588 <acl_create_entry@plt+0x29304>
   2e514:	ldr	r0, [sp, #116]	; 0x74
   2e518:	bl	4b7c <free@plt>
   2e51c:	b	2e418 <acl_create_entry@plt+0x29194>
   2e520:	cmp	r4, #0
   2e524:	mov	r6, r5
   2e528:	bne	2e480 <acl_create_entry@plt+0x291fc>
   2e52c:	mov	r5, r6
   2e530:	ldrb	ip, [r5]
   2e534:	cmp	ip, #0
   2e538:	bne	2e4cc <acl_create_entry@plt+0x29248>
   2e53c:	adds	sl, sl, #1
   2e540:	beq	2ed84 <acl_create_entry@plt+0x29b00>
   2e544:	mov	r0, r5
   2e548:	bl	3943c <acl_create_entry@plt+0x341b8>
   2e54c:	ldrb	r5, [r0]
   2e550:	mov	fp, r0
   2e554:	cmp	r5, #0
   2e558:	beq	2e570 <acl_create_entry@plt+0x292ec>
   2e55c:	ldr	r0, [sp, #56]	; 0x38
   2e560:	mov	r1, r5
   2e564:	bl	49e4 <strchr@plt>
   2e568:	cmp	r0, #0
   2e56c:	beq	2e5f4 <acl_create_entry@plt+0x29370>
   2e570:	mov	r0, r4
   2e574:	bl	4b7c <free@plt>
   2e578:	ldr	r0, [sp, #116]	; 0x74
   2e57c:	mov	r4, #0
   2e580:	bl	4b7c <free@plt>
   2e584:	b	2e418 <acl_create_entry@plt+0x29194>
   2e588:	mov	r0, r6
   2e58c:	bl	51c4 <__strdup@plt>
   2e590:	subs	r4, r0, #0
   2e594:	bne	2e514 <acl_create_entry@plt+0x29290>
   2e598:	ldr	r5, [sp, #68]	; 0x44
   2e59c:	cmp	r5, #0
   2e5a0:	bne	2e9b0 <acl_create_entry@plt+0x2972c>
   2e5a4:	ldr	r0, [sp, #116]	; 0x74
   2e5a8:	mvn	r6, #11
   2e5ac:	bl	4b7c <free@plt>
   2e5b0:	ldr	r5, [sp, #52]	; 0x34
   2e5b4:	cmp	r5, #0
   2e5b8:	beq	2e5c4 <acl_create_entry@plt+0x29340>
   2e5bc:	mov	r0, r5
   2e5c0:	bl	499c <fclose@plt>
   2e5c4:	mov	r0, r4
   2e5c8:	bl	4b7c <free@plt>
   2e5cc:	ldr	r0, [sp, #40]	; 0x28
   2e5d0:	bl	4b7c <free@plt>
   2e5d4:	ldr	r5, [sp, #48]	; 0x30
   2e5d8:	ldr	r2, [sp, #132]	; 0x84
   2e5dc:	mov	r0, r6
   2e5e0:	ldr	r3, [r5]
   2e5e4:	cmp	r2, r3
   2e5e8:	bne	2ee94 <acl_create_entry@plt+0x29c10>
   2e5ec:	add	sp, sp, #140	; 0x8c
   2e5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e5f4:	mov	r0, fp
   2e5f8:	ldr	r1, [sp, #88]	; 0x58
   2e5fc:	mov	r2, #9
   2e600:	bl	5164 <strncmp@plt>
   2e604:	subs	r6, r0, #0
   2e608:	bne	2e7f8 <acl_create_entry@plt+0x29574>
   2e60c:	adds	r0, fp, #9
   2e610:	beq	2e7f8 <acl_create_entry@plt+0x29574>
   2e614:	ldr	r5, [sp, #96]	; 0x60
   2e618:	cmp	r5, #0
   2e61c:	beq	2e6b8 <acl_create_entry@plt+0x29434>
   2e620:	bl	3943c <acl_create_entry@plt+0x341b8>
   2e624:	mov	r1, r0
   2e628:	ldr	r0, [sp, #44]	; 0x2c
   2e62c:	bl	394a8 <acl_create_entry@plt+0x34224>
   2e630:	subs	r5, r0, #0
   2e634:	beq	2e9cc <acl_create_entry@plt+0x29748>
   2e638:	ldr	lr, [sp, #60]	; 0x3c
   2e63c:	mov	ip, #0
   2e640:	ldr	r1, [sp, #92]	; 0x5c
   2e644:	mov	r2, ip
   2e648:	ldr	r3, [sp, #76]	; 0x4c
   2e64c:	str	lr, [sp]
   2e650:	ldr	lr, [sp, #84]	; 0x54
   2e654:	str	r1, [sp, #4]
   2e658:	mov	r1, r5
   2e65c:	str	r3, [sp, #8]
   2e660:	ldr	r0, [sp, #64]	; 0x40
   2e664:	str	lr, [sp, #20]
   2e668:	str	ip, [sp, #12]
   2e66c:	ldr	r3, [sp, #72]	; 0x48
   2e670:	str	ip, [sp, #16]
   2e674:	bl	2e308 <acl_create_entry@plt+0x29084>
   2e678:	mov	r6, r0
   2e67c:	mov	r0, r5
   2e680:	bl	4b7c <free@plt>
   2e684:	mov	r0, r4
   2e688:	bl	4b7c <free@plt>
   2e68c:	cmp	r6, #0
   2e690:	bge	2e578 <acl_create_entry@plt+0x292f4>
   2e694:	ldr	r5, [sp, #68]	; 0x44
   2e698:	cmp	r5, #0
   2e69c:	beq	2e8f8 <acl_create_entry@plt+0x29674>
   2e6a0:	bl	342fc <acl_create_entry@plt+0x2f078>
   2e6a4:	cmp	r0, #3
   2e6a8:	bgt	2eb48 <acl_create_entry@plt+0x298c4>
   2e6ac:	ldr	r0, [sp, #116]	; 0x74
   2e6b0:	mov	r4, #0
   2e6b4:	b	2e5ac <acl_create_entry@plt+0x29328>
   2e6b8:	ldr	r5, [sp, #44]	; 0x2c
   2e6bc:	mov	r2, #74	; 0x4a
   2e6c0:	ldr	r3, [pc, #2200]	; 2ef60 <acl_create_entry@plt+0x29cdc>
   2e6c4:	mov	r1, #3
   2e6c8:	ldr	ip, [pc, #2196]	; 2ef64 <acl_create_entry@plt+0x29ce0>
   2e6cc:	str	r2, [sp, #12]
   2e6d0:	add	r3, pc, r3
   2e6d4:	ldr	r2, [pc, #2188]	; 2ef68 <acl_create_entry@plt+0x29ce4>
   2e6d8:	add	ip, pc, ip
   2e6dc:	str	r3, [sp]
   2e6e0:	mov	r3, #249	; 0xf9
   2e6e4:	ldr	r0, [sp, #64]	; 0x40
   2e6e8:	add	r2, pc, r2
   2e6ec:	str	r5, [sp, #4]
   2e6f0:	str	sl, [sp, #8]
   2e6f4:	str	ip, [sp, #16]
   2e6f8:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2e6fc:	mov	r5, #0
   2e700:	b	2e67c <acl_create_entry@plt+0x293f8>
   2e704:	mov	r6, r0
   2e708:	ldr	r0, [sp, #116]	; 0x74
   2e70c:	bl	4b7c <free@plt>
   2e710:	b	2e5b0 <acl_create_entry@plt+0x2932c>
   2e714:	ldr	r5, [sp, #68]	; 0x44
   2e718:	mov	r6, r0
   2e71c:	cmp	r5, #0
   2e720:	beq	2e730 <acl_create_entry@plt+0x294ac>
   2e724:	bl	342fc <acl_create_entry@plt+0x2f078>
   2e728:	cmp	r0, #2
   2e72c:	bgt	2ea14 <acl_create_entry@plt+0x29790>
   2e730:	ldr	r0, [sp, #116]	; 0x74
   2e734:	b	2e5ac <acl_create_entry@plt+0x29328>
   2e738:	ldr	r5, [sp, #68]	; 0x44
   2e73c:	mov	r6, r0
   2e740:	cmp	r5, #0
   2e744:	beq	2e730 <acl_create_entry@plt+0x294ac>
   2e748:	bl	342fc <acl_create_entry@plt+0x2f078>
   2e74c:	cmp	r0, #2
   2e750:	bgt	2e9d4 <acl_create_entry@plt+0x29750>
   2e754:	ldr	r0, [sp, #116]	; 0x74
   2e758:	mvn	r6, #104	; 0x68
   2e75c:	b	2e5ac <acl_create_entry@plt+0x29328>
   2e760:	ldr	r1, [pc, #2052]	; 2ef6c <acl_create_entry@plt+0x29ce8>
   2e764:	ldr	r0, [sp, #44]	; 0x2c
   2e768:	add	r1, pc, r1
   2e76c:	bl	4d44 <fopen64@plt>
   2e770:	subs	r8, r0, #0
   2e774:	strne	r8, [sp, #52]	; 0x34
   2e778:	bne	2e394 <acl_create_entry@plt+0x29110>
   2e77c:	ldr	r5, [sp, #68]	; 0x44
   2e780:	cmp	r5, #0
   2e784:	bne	2ea54 <acl_create_entry@plt+0x297d0>
   2e788:	bl	5248 <__errno_location@plt>
   2e78c:	ldr	r6, [r0]
   2e790:	cmp	r6, #2
   2e794:	beq	2ee58 <acl_create_entry@plt+0x29bd4>
   2e798:	rsb	r6, r6, #0
   2e79c:	mov	r5, #0
   2e7a0:	str	r5, [sp, #40]	; 0x28
   2e7a4:	mov	r4, r5
   2e7a8:	b	2e5c4 <acl_create_entry@plt+0x29340>
   2e7ac:	ldr	ip, [sp, #68]	; 0x44
   2e7b0:	cmp	ip, #0
   2e7b4:	beq	2e7c4 <acl_create_entry@plt+0x29540>
   2e7b8:	bl	342fc <acl_create_entry@plt+0x2f078>
   2e7bc:	cmp	r0, #2
   2e7c0:	bgt	2ea8c <acl_create_entry@plt+0x29808>
   2e7c4:	mov	r0, r5
   2e7c8:	mvn	r6, #104	; 0x68
   2e7cc:	b	2e5ac <acl_create_entry@plt+0x29328>
   2e7d0:	ldr	r5, [sp, #68]	; 0x44
   2e7d4:	cmp	r5, #0
   2e7d8:	beq	2e5a4 <acl_create_entry@plt+0x29320>
   2e7dc:	ldr	r0, [pc, #1932]	; 2ef70 <acl_create_entry@plt+0x29cec>
   2e7e0:	movw	r1, #406	; 0x196
   2e7e4:	ldr	r2, [pc, #1928]	; 2ef74 <acl_create_entry@plt+0x29cf0>
   2e7e8:	add	r0, pc, r0
   2e7ec:	add	r2, pc, r2
   2e7f0:	bl	3369c <acl_create_entry@plt+0x2e418>
   2e7f4:	b	2e5a4 <acl_create_entry@plt+0x29320>
   2e7f8:	cmp	r5, #91	; 0x5b
   2e7fc:	beq	2e904 <acl_create_entry@plt+0x29680>
   2e800:	ldr	r5, [sp, #72]	; 0x48
   2e804:	cmp	r5, #0
   2e808:	beq	2e818 <acl_create_entry@plt+0x29594>
   2e80c:	ldr	r5, [sp, #40]	; 0x28
   2e810:	cmp	r5, #0
   2e814:	beq	2ec00 <acl_create_entry@plt+0x2997c>
   2e818:	mov	r0, fp
   2e81c:	mov	r1, #61	; 0x3d
   2e820:	bl	49e4 <strchr@plt>
   2e824:	cmp	r0, #0
   2e828:	beq	2eee8 <acl_create_entry@plt+0x29c64>
   2e82c:	mov	r5, r0
   2e830:	mov	r3, #0
   2e834:	mov	r0, fp
   2e838:	strb	r3, [r5], #1
   2e83c:	bl	3943c <acl_create_entry@plt+0x341b8>
   2e840:	mov	r6, r0
   2e844:	mov	r0, r5
   2e848:	bl	3943c <acl_create_entry@plt+0x341b8>
   2e84c:	cmp	r6, #0
   2e850:	mov	r3, #0
   2e854:	mov	r5, r0
   2e858:	str	r3, [sp, #120]	; 0x78
   2e85c:	str	r3, [sp, #124]	; 0x7c
   2e860:	str	r3, [sp, #128]	; 0x80
   2e864:	beq	2ed2c <acl_create_entry@plt+0x29aa8>
   2e868:	cmp	r0, #0
   2e86c:	beq	2ebe0 <acl_create_entry@plt+0x2995c>
   2e870:	ldr	ip, [sp, #84]	; 0x54
   2e874:	add	r3, sp, #124	; 0x7c
   2e878:	ldr	r0, [sp, #92]	; 0x5c
   2e87c:	mov	r2, r6
   2e880:	str	r3, [sp]
   2e884:	add	r3, sp, #128	; 0x80
   2e888:	str	ip, [sp, #8]
   2e88c:	str	r3, [sp, #4]
   2e890:	add	r3, sp, #120	; 0x78
   2e894:	ldr	r1, [sp, #40]	; 0x28
   2e898:	ldr	ip, [sp, #60]	; 0x3c
   2e89c:	blx	ip
   2e8a0:	cmp	r0, #0
   2e8a4:	blt	2e8f0 <acl_create_entry@plt+0x2966c>
   2e8a8:	beq	2eacc <acl_create_entry@plt+0x29848>
   2e8ac:	ldr	ip, [sp, #120]	; 0x78
   2e8b0:	cmp	ip, #0
   2e8b4:	beq	2eb40 <acl_create_entry@plt+0x298bc>
   2e8b8:	ldr	r3, [sp, #124]	; 0x7c
   2e8bc:	mov	r2, sl
   2e8c0:	ldr	r1, [sp, #80]	; 0x50
   2e8c4:	ldr	lr, [sp, #128]	; 0x80
   2e8c8:	str	r5, [sp, #12]
   2e8cc:	ldr	r5, [sp, #84]	; 0x54
   2e8d0:	stm	sp, {r1, r6}
   2e8d4:	str	r3, [sp, #8]
   2e8d8:	ldr	r0, [sp, #64]	; 0x40
   2e8dc:	ldr	r1, [sp, #44]	; 0x2c
   2e8e0:	str	r5, [sp, #20]
   2e8e4:	ldr	r3, [sp, #40]	; 0x28
   2e8e8:	str	lr, [sp, #16]
   2e8ec:	blx	ip
   2e8f0:	mov	r6, r0
   2e8f4:	b	2e684 <acl_create_entry@plt+0x29400>
   2e8f8:	mov	r4, r5
   2e8fc:	ldr	r0, [sp, #116]	; 0x74
   2e900:	b	2e5ac <acl_create_entry@plt+0x29328>
   2e904:	mov	r0, fp
   2e908:	bl	4ce4 <strlen@plt>
   2e90c:	subs	r1, r0, #0
   2e910:	beq	2eca0 <acl_create_entry@plt+0x29a1c>
   2e914:	add	r3, fp, r1
   2e918:	ldrb	r3, [r3, #-1]
   2e91c:	cmp	r3, #93	; 0x5d
   2e920:	bne	2eb88 <acl_create_entry@plt+0x29904>
   2e924:	add	r0, fp, #1
   2e928:	sub	r1, r1, #2
   2e92c:	bl	4ae0 <__strndup@plt>
   2e930:	subs	r5, r0, #0
   2e934:	beq	2ee80 <acl_create_entry@plt+0x29bfc>
   2e938:	ldr	r2, [sp, #72]	; 0x48
   2e93c:	cmp	r2, #0
   2e940:	beq	2ee64 <acl_create_entry@plt+0x29be0>
   2e944:	mov	r0, r2
   2e948:	mov	r1, r5
   2e94c:	bl	3a3d8 <acl_create_entry@plt+0x35154>
   2e950:	cmp	r0, #0
   2e954:	bne	2ee64 <acl_create_entry@plt+0x29be0>
   2e958:	ldr	r3, [sp, #76]	; 0x4c
   2e95c:	cmp	r3, #0
   2e960:	bne	2e988 <acl_create_entry@plt+0x29704>
   2e964:	ldr	r1, [pc, #1548]	; 2ef78 <acl_create_entry@plt+0x29cf4>
   2e968:	mov	r0, r5
   2e96c:	mov	r2, #2
   2e970:	add	r1, pc, r1
   2e974:	bl	5164 <strncmp@plt>
   2e978:	cmp	r0, #0
   2e97c:	bne	2ecd8 <acl_create_entry@plt+0x29a54>
   2e980:	cmn	r5, #2
   2e984:	beq	2ecd8 <acl_create_entry@plt+0x29a54>
   2e988:	mov	r0, r5
   2e98c:	mov	r5, #1
   2e990:	str	r5, [sp, #32]
   2e994:	bl	4b7c <free@plt>
   2e998:	ldr	r0, [sp, #40]	; 0x28
   2e99c:	mov	r5, #0
   2e9a0:	str	r5, [sp, #40]	; 0x28
   2e9a4:	bl	4b7c <free@plt>
   2e9a8:	str	r5, [sp, #80]	; 0x50
   2e9ac:	b	2e570 <acl_create_entry@plt+0x292ec>
   2e9b0:	ldr	r0, [pc, #1476]	; 2ef7c <acl_create_entry@plt+0x29cf8>
   2e9b4:	movw	r1, #431	; 0x1af
   2e9b8:	ldr	r2, [pc, #1472]	; 2ef80 <acl_create_entry@plt+0x29cfc>
   2e9bc:	add	r0, pc, r0
   2e9c0:	add	r2, pc, r2
   2e9c4:	bl	3369c <acl_create_entry@plt+0x2e418>
   2e9c8:	b	2e5a4 <acl_create_entry@plt+0x29320>
   2e9cc:	mvn	r6, #11
   2e9d0:	b	2e67c <acl_create_entry@plt+0x293f8>
   2e9d4:	ldr	r2, [pc, #1448]	; 2ef84 <acl_create_entry@plt+0x29d00>
   2e9d8:	mov	r0, #3
   2e9dc:	ldr	r5, [sp, #44]	; 0x2c
   2e9e0:	mvn	r1, #104	; 0x68
   2e9e4:	add	r2, pc, r2
   2e9e8:	ldr	ip, [pc, #1432]	; 2ef88 <acl_create_entry@plt+0x29d04>
   2e9ec:	str	r2, [sp, #4]
   2e9f0:	movw	r3, #374	; 0x176
   2e9f4:	ldr	r2, [pc, #1424]	; 2ef8c <acl_create_entry@plt+0x29d08>
   2e9f8:	add	ip, pc, ip
   2e9fc:	str	r5, [sp, #8]
   2ea00:	str	sl, [sp, #12]
   2ea04:	add	r2, pc, r2
   2ea08:	str	ip, [sp]
   2ea0c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2ea10:	b	2e754 <acl_create_entry@plt+0x294d0>
   2ea14:	ldr	r2, [pc, #1396]	; 2ef90 <acl_create_entry@plt+0x29d0c>
   2ea18:	mov	r0, #3
   2ea1c:	ldr	r5, [sp, #44]	; 0x2c
   2ea20:	mov	r1, r6
   2ea24:	add	r2, pc, r2
   2ea28:	ldr	ip, [pc, #1380]	; 2ef94 <acl_create_entry@plt+0x29d10>
   2ea2c:	str	r2, [sp, #4]
   2ea30:	mov	r3, #380	; 0x17c
   2ea34:	ldr	r2, [pc, #1372]	; 2ef98 <acl_create_entry@plt+0x29d14>
   2ea38:	add	ip, pc, ip
   2ea3c:	str	r5, [sp, #8]
   2ea40:	str	sl, [sp, #12]
   2ea44:	add	r2, pc, r2
   2ea48:	str	ip, [sp]
   2ea4c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2ea50:	b	2e730 <acl_create_entry@plt+0x294ac>
   2ea54:	bl	5248 <__errno_location@plt>
   2ea58:	ldr	r4, [r0]
   2ea5c:	cmp	r4, #2
   2ea60:	movne	r4, #3
   2ea64:	moveq	r4, #7
   2ea68:	bl	342fc <acl_create_entry@plt+0x2f078>
   2ea6c:	cmp	r4, r0
   2ea70:	ble	2eeac <acl_create_entry@plt+0x29c28>
   2ea74:	bl	5248 <__errno_location@plt>
   2ea78:	ldr	r6, [r0]
   2ea7c:	cmp	r6, #2
   2ea80:	moveq	r6, #0
   2ea84:	bne	2e798 <acl_create_entry@plt+0x29514>
   2ea88:	b	2e79c <acl_create_entry@plt+0x29518>
   2ea8c:	ldr	r2, [pc, #1288]	; 2ef9c <acl_create_entry@plt+0x29d18>
   2ea90:	mov	r0, #3
   2ea94:	ldr	r5, [sp, #44]	; 0x2c
   2ea98:	mov	r1, #0
   2ea9c:	add	r2, pc, r2
   2eaa0:	ldr	ip, [pc, #1272]	; 2efa0 <acl_create_entry@plt+0x29d1c>
   2eaa4:	str	r2, [sp, #4]
   2eaa8:	movw	r3, #399	; 0x18f
   2eaac:	ldr	r2, [pc, #1264]	; 2efa4 <acl_create_entry@plt+0x29d20>
   2eab0:	add	ip, pc, ip
   2eab4:	str	r5, [sp, #8]
   2eab8:	str	sl, [sp, #12]
   2eabc:	add	r2, pc, r2
   2eac0:	str	ip, [sp]
   2eac4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2eac8:	b	2e754 <acl_create_entry@plt+0x294d0>
   2eacc:	ldr	r5, [sp, #76]	; 0x4c
   2ead0:	cmp	r5, #0
   2ead4:	bne	2eb40 <acl_create_entry@plt+0x298bc>
   2ead8:	mov	r0, r6
   2eadc:	ldr	r1, [sp, #100]	; 0x64
   2eae0:	mov	r2, #2
   2eae4:	bl	5164 <strncmp@plt>
   2eae8:	cmp	r0, #0
   2eaec:	bne	2eaf8 <acl_create_entry@plt+0x29874>
   2eaf0:	cmn	r6, #2
   2eaf4:	bne	2eb40 <acl_create_entry@plt+0x298bc>
   2eaf8:	ldr	r5, [sp, #108]	; 0x6c
   2eafc:	mov	ip, #22
   2eb00:	ldr	r3, [pc, #1184]	; 2efa8 <acl_create_entry@plt+0x29d24>
   2eb04:	mov	r1, #4
   2eb08:	ldr	r0, [sp, #64]	; 0x40
   2eb0c:	str	r5, [sp]
   2eb10:	add	r3, pc, r3
   2eb14:	ldr	r5, [sp, #44]	; 0x2c
   2eb18:	str	r3, [sp, #16]
   2eb1c:	mov	r3, #200	; 0xc8
   2eb20:	str	sl, [sp, #8]
   2eb24:	str	r5, [sp, #4]
   2eb28:	ldr	r5, [sp, #40]	; 0x28
   2eb2c:	str	r6, [sp, #20]
   2eb30:	ldr	r2, [sp, #104]	; 0x68
   2eb34:	str	r5, [sp, #24]
   2eb38:	str	ip, [sp, #12]
   2eb3c:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2eb40:	mov	r6, #0
   2eb44:	b	2e684 <acl_create_entry@plt+0x29400>
   2eb48:	ldr	r2, [pc, #1116]	; 2efac <acl_create_entry@plt+0x29d28>
   2eb4c:	mov	r0, #4
   2eb50:	ldr	r5, [sp, #44]	; 0x2c
   2eb54:	mov	r1, r6
   2eb58:	add	r2, pc, r2
   2eb5c:	ldr	ip, [pc, #1100]	; 2efb0 <acl_create_entry@plt+0x29d2c>
   2eb60:	str	r2, [sp, #4]
   2eb64:	mov	r3, #456	; 0x1c8
   2eb68:	ldr	r2, [pc, #1092]	; 2efb4 <acl_create_entry@plt+0x29d30>
   2eb6c:	add	ip, pc, ip
   2eb70:	str	r5, [sp, #8]
   2eb74:	str	sl, [sp, #12]
   2eb78:	add	r2, pc, r2
   2eb7c:	str	ip, [sp]
   2eb80:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2eb84:	b	2e6ac <acl_create_entry@plt+0x29428>
   2eb88:	ldr	r1, [sp, #44]	; 0x2c
   2eb8c:	mov	r2, #74	; 0x4a
   2eb90:	ldr	lr, [pc, #1056]	; 2efb8 <acl_create_entry@plt+0x29d34>
   2eb94:	movw	r3, #269	; 0x10d
   2eb98:	ldr	r5, [pc, #1052]	; 2efbc <acl_create_entry@plt+0x29d38>
   2eb9c:	str	r2, [sp, #12]
   2eba0:	add	lr, pc, lr
   2eba4:	ldr	r2, [pc, #1044]	; 2efc0 <acl_create_entry@plt+0x29d3c>
   2eba8:	add	r5, pc, r5
   2ebac:	str	r1, [sp, #4]
   2ebb0:	mov	r1, #3
   2ebb4:	ldr	r0, [sp, #64]	; 0x40
   2ebb8:	add	r2, pc, r2
   2ebbc:	str	sl, [sp, #8]
   2ebc0:	str	fp, [sp, #20]
   2ebc4:	str	lr, [sp]
   2ebc8:	str	r5, [sp, #16]
   2ebcc:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2ebd0:	mvn	r6, #73	; 0x49
   2ebd4:	mov	r0, r4
   2ebd8:	bl	4b7c <free@plt>
   2ebdc:	b	2e694 <acl_create_entry@plt+0x29410>
   2ebe0:	ldr	r0, [pc, #988]	; 2efc4 <acl_create_entry@plt+0x29d40>
   2ebe4:	mov	r2, #183	; 0xb7
   2ebe8:	ldr	r1, [pc, #984]	; 2efc8 <acl_create_entry@plt+0x29d44>
   2ebec:	ldr	r3, [pc, #984]	; 2efcc <acl_create_entry@plt+0x29d48>
   2ebf0:	add	r0, pc, r0
   2ebf4:	add	r1, pc, r1
   2ebf8:	add	r3, pc, r3
   2ebfc:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ec00:	ldr	r5, [sp, #76]	; 0x4c
   2ec04:	cmp	r5, #0
   2ec08:	bne	2e570 <acl_create_entry@plt+0x292ec>
   2ec0c:	ldr	r5, [sp, #32]
   2ec10:	cmp	r5, #0
   2ec14:	bne	2e570 <acl_create_entry@plt+0x292ec>
   2ec18:	ldr	r5, [sp, #44]	; 0x2c
   2ec1c:	mov	r2, #22
   2ec20:	ldr	r3, [pc, #936]	; 2efd0 <acl_create_entry@plt+0x29d4c>
   2ec24:	mov	r1, #4
   2ec28:	ldr	ip, [pc, #932]	; 2efd4 <acl_create_entry@plt+0x29d50>
   2ec2c:	str	r2, [sp, #12]
   2ec30:	add	r3, pc, r3
   2ec34:	ldr	r2, [pc, #924]	; 2efd8 <acl_create_entry@plt+0x29d54>
   2ec38:	add	ip, pc, ip
   2ec3c:	str	r3, [sp]
   2ec40:	movw	r3, #302	; 0x12e
   2ec44:	ldr	r0, [sp, #64]	; 0x40
   2ec48:	add	r2, pc, r2
   2ec4c:	str	r5, [sp, #4]
   2ec50:	str	sl, [sp, #8]
   2ec54:	str	ip, [sp, #16]
   2ec58:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2ec5c:	b	2e570 <acl_create_entry@plt+0x292ec>
   2ec60:	ldr	r5, [sp, #116]	; 0x74
   2ec64:	mov	r7, r0
   2ec68:	mov	r4, #0
   2ec6c:	mov	r0, r5
   2ec70:	bl	4b7c <free@plt>
   2ec74:	ldr	r5, [sp, #52]	; 0x34
   2ec78:	cmp	r5, #0
   2ec7c:	beq	2ec88 <acl_create_entry@plt+0x29a04>
   2ec80:	mov	r0, r5
   2ec84:	bl	499c <fclose@plt>
   2ec88:	mov	r0, r4
   2ec8c:	bl	4b7c <free@plt>
   2ec90:	ldr	r0, [sp, #40]	; 0x28
   2ec94:	bl	4b7c <free@plt>
   2ec98:	mov	r0, r7
   2ec9c:	bl	51d0 <_Unwind_Resume@plt>
   2eca0:	mov	r5, r1
   2eca4:	ldr	r0, [pc, #816]	; 2efdc <acl_create_entry@plt+0x29d58>
   2eca8:	ldr	r1, [pc, #816]	; 2efe0 <acl_create_entry@plt+0x29d5c>
   2ecac:	movw	r2, #265	; 0x109
   2ecb0:	ldr	r3, [pc, #812]	; 2efe4 <acl_create_entry@plt+0x29d60>
   2ecb4:	add	r0, pc, r0
   2ecb8:	add	r1, pc, r1
   2ecbc:	add	r3, pc, r3
   2ecc0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ecc4:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ecc8:	mov	r4, r5
   2eccc:	mov	r7, r0
   2ecd0:	ldr	r5, [sp, #116]	; 0x74
   2ecd4:	b	2ec6c <acl_create_entry@plt+0x299e8>
   2ecd8:	ldr	lr, [sp, #44]	; 0x2c
   2ecdc:	mov	r2, #22
   2ece0:	ldr	r3, [pc, #768]	; 2efe8 <acl_create_entry@plt+0x29d64>
   2ece4:	mov	r1, #4
   2ece8:	ldr	ip, [pc, #764]	; 2efec <acl_create_entry@plt+0x29d68>
   2ecec:	str	r2, [sp, #12]
   2ecf0:	add	r3, pc, r3
   2ecf4:	ldr	r2, [pc, #756]	; 2eff0 <acl_create_entry@plt+0x29d6c>
   2ecf8:	add	ip, pc, ip
   2ecfc:	str	r3, [sp]
   2ed00:	movw	r3, #281	; 0x119
   2ed04:	ldr	r0, [sp, #64]	; 0x40
   2ed08:	add	r2, pc, r2
   2ed0c:	str	lr, [sp, #4]
   2ed10:	str	sl, [sp, #8]
   2ed14:	str	r5, [sp, #20]
   2ed18:	str	ip, [sp, #16]
   2ed1c:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2ed20:	b	2e988 <acl_create_entry@plt+0x29704>
   2ed24:	b	2ecc8 <acl_create_entry@plt+0x29a44>
   2ed28:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ed2c:	ldr	r0, [pc, #704]	; 2eff4 <acl_create_entry@plt+0x29d70>
   2ed30:	mov	r2, #182	; 0xb6
   2ed34:	ldr	r1, [pc, #700]	; 2eff8 <acl_create_entry@plt+0x29d74>
   2ed38:	ldr	r3, [pc, #700]	; 2effc <acl_create_entry@plt+0x29d78>
   2ed3c:	add	r0, pc, r0
   2ed40:	add	r1, pc, r1
   2ed44:	add	r3, pc, r3
   2ed48:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ed4c:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ed50:	mov	r7, r0
   2ed54:	mov	r4, r6
   2ed58:	ldr	r5, [sp, #116]	; 0x74
   2ed5c:	b	2ec6c <acl_create_entry@plt+0x299e8>
   2ed60:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ed64:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ed68:	mov	r7, r0
   2ed6c:	mov	r5, #0
   2ed70:	mov	r0, r5
   2ed74:	mov	r4, #0
   2ed78:	bl	4b7c <free@plt>
   2ed7c:	ldr	r5, [sp, #116]	; 0x74
   2ed80:	b	2ec6c <acl_create_entry@plt+0x299e8>
   2ed84:	ldr	r0, [pc, #628]	; 2f000 <acl_create_entry@plt+0x29d7c>
   2ed88:	mov	r2, #223	; 0xdf
   2ed8c:	ldr	r1, [pc, #624]	; 2f004 <acl_create_entry@plt+0x29d80>
   2ed90:	ldr	r3, [pc, #624]	; 2f008 <acl_create_entry@plt+0x29d84>
   2ed94:	add	r0, pc, r0
   2ed98:	add	r1, pc, r1
   2ed9c:	add	r3, pc, r3
   2eda0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2eda4:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2eda8:	ldr	r5, [sp, #116]	; 0x74
   2edac:	mov	r7, r0
   2edb0:	b	2ec6c <acl_create_entry@plt+0x299e8>
   2edb4:	mov	r7, r0
   2edb8:	mov	r4, sl
   2edbc:	ldr	r5, [sp, #116]	; 0x74
   2edc0:	b	2ec6c <acl_create_entry@plt+0x299e8>
   2edc4:	ldr	r0, [pc, #576]	; 2f00c <acl_create_entry@plt+0x29d88>
   2edc8:	mov	r2, #348	; 0x15c
   2edcc:	ldr	r1, [pc, #572]	; 2f010 <acl_create_entry@plt+0x29d8c>
   2edd0:	ldr	r3, [pc, #572]	; 2f014 <acl_create_entry@plt+0x29d90>
   2edd4:	add	r0, pc, r0
   2edd8:	add	r1, pc, r1
   2eddc:	add	r3, pc, r3
   2ede0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ede4:	mov	r7, r0
   2ede8:	ldr	r5, [sp, #116]	; 0x74
   2edec:	b	2ec6c <acl_create_entry@plt+0x299e8>
   2edf0:	mov	r5, #0
   2edf4:	mov	r7, r0
   2edf8:	str	r5, [sp, #40]	; 0x28
   2edfc:	mov	r4, r5
   2ee00:	b	2ec88 <acl_create_entry@plt+0x29a04>
   2ee04:	mov	r5, #0
   2ee08:	mov	r7, r0
   2ee0c:	str	r5, [sp, #40]	; 0x28
   2ee10:	mov	r4, r5
   2ee14:	b	2ec74 <acl_create_entry@plt+0x299f0>
   2ee18:	ldr	r0, [pc, #504]	; 2f018 <acl_create_entry@plt+0x29d94>
   2ee1c:	movw	r2, #347	; 0x15b
   2ee20:	ldr	r1, [pc, #500]	; 2f01c <acl_create_entry@plt+0x29d98>
   2ee24:	ldr	r3, [pc, #500]	; 2f020 <acl_create_entry@plt+0x29d9c>
   2ee28:	add	r0, pc, r0
   2ee2c:	add	r1, pc, r1
   2ee30:	add	r3, pc, r3
   2ee34:	bl	33308 <acl_create_entry@plt+0x2e084>
   2ee38:	b	2ed68 <acl_create_entry@plt+0x29ae4>
   2ee3c:	mov	r7, r0
   2ee40:	b	2ed70 <acl_create_entry@plt+0x29aec>
   2ee44:	b	2ed68 <acl_create_entry@plt+0x29ae4>
   2ee48:	b	2ede4 <acl_create_entry@plt+0x29b60>
   2ee4c:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ee50:	mov	r7, r0
   2ee54:	b	2ec88 <acl_create_entry@plt+0x29a04>
   2ee58:	mov	r4, #7
   2ee5c:	b	2ea68 <acl_create_entry@plt+0x297e4>
   2ee60:	b	2ede4 <acl_create_entry@plt+0x29b60>
   2ee64:	ldr	r0, [sp, #40]	; 0x28
   2ee68:	str	sl, [sp, #80]	; 0x50
   2ee6c:	bl	4b7c <free@plt>
   2ee70:	str	r5, [sp, #40]	; 0x28
   2ee74:	mov	r5, #0
   2ee78:	str	r5, [sp, #32]
   2ee7c:	b	2e570 <acl_create_entry@plt+0x292ec>
   2ee80:	mvn	r6, #11
   2ee84:	b	2ebd4 <acl_create_entry@plt+0x29950>
   2ee88:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ee8c:	b	2edac <acl_create_entry@plt+0x29b28>
   2ee90:	b	2ede4 <acl_create_entry@plt+0x29b60>
   2ee94:	bl	4f6c <__stack_chk_fail@plt>
   2ee98:	b	2ede4 <acl_create_entry@plt+0x29b60>
   2ee9c:	b	2ede4 <acl_create_entry@plt+0x29b60>
   2eea0:	b	2edf0 <acl_create_entry@plt+0x29b6c>
   2eea4:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2eea8:	b	2ede4 <acl_create_entry@plt+0x29b60>
   2eeac:	ldr	r2, [pc, #368]	; 2f024 <acl_create_entry@plt+0x29da0>
   2eeb0:	mov	r0, r4
   2eeb4:	ldr	r5, [sp, #44]	; 0x2c
   2eeb8:	mov	r1, #0
   2eebc:	add	r2, pc, r2
   2eec0:	ldr	ip, [pc, #352]	; 2f028 <acl_create_entry@plt+0x29da4>
   2eec4:	str	r2, [sp, #4]
   2eec8:	movw	r3, #357	; 0x165
   2eecc:	ldr	r2, [pc, #344]	; 2f02c <acl_create_entry@plt+0x29da8>
   2eed0:	add	ip, pc, ip
   2eed4:	str	r5, [sp, #8]
   2eed8:	str	ip, [sp]
   2eedc:	add	r2, pc, r2
   2eee0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   2eee4:	b	2ea74 <acl_create_entry@plt+0x297f0>
   2eee8:	ldr	r5, [sp, #44]	; 0x2c
   2eeec:	mov	r2, #22
   2eef0:	ldr	lr, [pc, #312]	; 2f030 <acl_create_entry@plt+0x29dac>
   2eef4:	mov	r1, #4
   2eef8:	ldr	ip, [pc, #308]	; 2f034 <acl_create_entry@plt+0x29db0>
   2eefc:	movw	r3, #309	; 0x135
   2ef00:	str	r2, [sp, #12]
   2ef04:	add	lr, pc, lr
   2ef08:	ldr	r2, [pc, #296]	; 2f038 <acl_create_entry@plt+0x29db4>
   2ef0c:	add	ip, pc, ip
   2ef10:	ldr	r0, [sp, #64]	; 0x40
   2ef14:	str	r5, [sp, #4]
   2ef18:	add	r2, pc, r2
   2ef1c:	str	sl, [sp, #8]
   2ef20:	str	lr, [sp]
   2ef24:	str	ip, [sp, #16]
   2ef28:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2ef2c:	b	2ebd0 <acl_create_entry@plt+0x2994c>
   2ef30:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ef34:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ef38:	b	2ede4 <acl_create_entry@plt+0x29b60>
   2ef3c:	b	2ec60 <acl_create_entry@plt+0x299dc>
   2ef40:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   2ef44:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2ef48:	andeq	lr, r1, r0, ror ip
   2ef4c:	andeq	lr, r1, ip, lsl #25
   2ef50:	andeq	lr, r1, r4, lsl #25
   2ef54:	andeq	lr, r1, r8, asr #25
   2ef58:	strdeq	lr, [r1], -r8
   2ef5c:			; <UNDEFINED> instruction: 0x0001eab8
   2ef60:	andeq	lr, r1, r8, lsl #16
   2ef64:	muleq	r1, r4, r9
   2ef68:	andeq	lr, r1, r4, lsl r8
   2ef6c:	andeq	sp, r1, ip, lsr lr
   2ef70:	andeq	lr, r1, r4, lsl r7
   2ef74:			; <UNDEFINED> instruction: 0x0001ebb8
   2ef78:	andeq	lr, r1, r8, asr #14
   2ef7c:	andeq	lr, r1, r0, asr #10
   2ef80:	andeq	lr, r1, r4, ror #19
   2ef84:	strdeq	lr, [r1], -r8
   2ef88:	andeq	lr, r1, ip, lsr #19
   2ef8c:	strdeq	lr, [r1], -r8
   2ef90:	ldrdeq	lr, [r1], -r0
   2ef94:	andeq	lr, r1, ip, ror #18
   2ef98:			; <UNDEFINED> instruction: 0x0001e4b8
   2ef9c:	muleq	r1, r0, r5
   2efa0:	strdeq	lr, [r1], -r4
   2efa4:	andeq	lr, r1, r0, asr #8
   2efa8:	andeq	lr, r1, r8, lsl #12
   2efac:	andeq	lr, r1, r4, ror #11
   2efb0:	andeq	lr, r1, r8, lsr r8
   2efb4:	andeq	lr, r1, r4, lsl #7
   2efb8:	andeq	lr, r1, r8, lsr r3
   2efbc:	strdeq	lr, [r1], -r4
   2efc0:	andeq	lr, r1, r4, asr #6
   2efc4:	andeq	r9, r1, r4, lsl #13
   2efc8:	andeq	lr, r1, r8, lsl #6
   2efcc:	andeq	lr, r1, r8, ror r2
   2efd0:	andeq	lr, r1, r8, lsr #5
   2efd4:	andeq	lr, r1, r4, lsr #9
   2efd8:			; <UNDEFINED> instruction: 0x0001e2b4
   2efdc:	andeq	lr, r1, r0, ror #7
   2efe0:	andeq	lr, r1, r4, asr #4
   2efe4:	ldrdeq	lr, [r1], -ip
   2efe8:	andeq	lr, r1, r8, ror #3
   2efec:	andeq	lr, r1, r4, asr #7
   2eff0:	strdeq	lr, [r1], -r4
   2eff4:	andeq	r9, r1, r0, lsr r5
   2eff8:			; <UNDEFINED> instruction: 0x0001e1bc
   2effc:	andeq	lr, r1, ip, lsr #2
   2f000:			; <UNDEFINED> instruction: 0x0001e2bc
   2f004:	andeq	lr, r1, r4, ror #2
   2f008:	strdeq	lr, [r1], -ip
   2f00c:	ldrdeq	lr, [r1], -r4
   2f010:	andeq	lr, r1, r4, lsr #2
   2f014:	ldrdeq	lr, [r1], -ip
   2f018:	andeq	r9, r1, r4, lsr r2
   2f01c:	ldrdeq	lr, [r1], -r0
   2f020:	andeq	lr, r1, r8, lsl #1
   2f024:	strdeq	lr, [r1], -r4
   2f028:	ldrdeq	lr, [r1], -r4
   2f02c:	andeq	lr, r1, r0, lsr #32
   2f030:	ldrdeq	sp, [r1], -r4
   2f034:	strdeq	lr, [r1], -ip
   2f038:	andeq	sp, r1, r4, ror #31
   2f03c:	ldr	r3, [pc, #376]	; 2f1bc <acl_create_entry@plt+0x29f38>
   2f040:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f044:	subs	sl, r1, #0
   2f048:	ldr	r1, [pc, #368]	; 2f1c0 <acl_create_entry@plt+0x29f3c>
   2f04c:	add	r3, pc, r3
   2f050:	sub	sp, sp, #44	; 0x2c
   2f054:	mov	r9, r2
   2f058:	mov	fp, r0
   2f05c:	ldr	r7, [r3, r1]
   2f060:	ldr	r2, [sp, #84]	; 0x54
   2f064:	ldr	r6, [sp, #92]	; 0x5c
   2f068:	ldr	r3, [r7]
   2f06c:	ldr	r8, [sp, #96]	; 0x60
   2f070:	str	r3, [sp, #36]	; 0x24
   2f074:	beq	2f19c <acl_create_entry@plt+0x29f18>
   2f078:	cmp	r2, #0
   2f07c:	beq	2f17c <acl_create_entry@plt+0x29ef8>
   2f080:	cmp	r6, #0
   2f084:	beq	2f15c <acl_create_entry@plt+0x29ed8>
   2f088:	cmp	r8, #0
   2f08c:	beq	2f13c <acl_create_entry@plt+0x29eb8>
   2f090:	add	r3, sp, #24
   2f094:	mov	r0, r6
   2f098:	str	r3, [sp]
   2f09c:	mov	r2, #1024	; 0x400
   2f0a0:	mov	r3, #0
   2f0a4:	bl	39ab0 <acl_create_entry@plt+0x3482c>
   2f0a8:	cmp	r0, #0
   2f0ac:	blt	2f128 <acl_create_entry@plt+0x29ea4>
   2f0b0:	ldrd	r4, [sp, #24]
   2f0b4:	mov	r3, #0
   2f0b8:	mov	r2, r4
   2f0bc:	cmp	r5, r3
   2f0c0:	cmpeq	r4, r2
   2f0c4:	movne	r2, #34	; 0x22
   2f0c8:	beq	2f130 <acl_create_entry@plt+0x29eac>
   2f0cc:	ldr	r4, [pc, #240]	; 2f1c4 <acl_create_entry@plt+0x29f40>
   2f0d0:	mov	r0, fp
   2f0d4:	ldr	lr, [pc, #236]	; 2f1c8 <acl_create_entry@plt+0x29f44>
   2f0d8:	mov	r1, #3
   2f0dc:	str	r2, [sp, #12]
   2f0e0:	add	r4, pc, r4
   2f0e4:	ldr	r2, [pc, #224]	; 2f1cc <acl_create_entry@plt+0x29f48>
   2f0e8:	add	lr, pc, lr
   2f0ec:	str	sl, [sp, #4]
   2f0f0:	movw	r3, #554	; 0x22a
   2f0f4:	str	r9, [sp, #8]
   2f0f8:	add	r2, pc, r2
   2f0fc:	str	r6, [sp, #20]
   2f100:	str	r4, [sp]
   2f104:	str	lr, [sp, #16]
   2f108:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2f10c:	ldr	r2, [sp, #36]	; 0x24
   2f110:	mov	r0, #0
   2f114:	ldr	r3, [r7]
   2f118:	cmp	r2, r3
   2f11c:	bne	2f138 <acl_create_entry@plt+0x29eb4>
   2f120:	add	sp, sp, #44	; 0x2c
   2f124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f128:	rsb	r2, r0, #0
   2f12c:	b	2f0cc <acl_create_entry@plt+0x29e48>
   2f130:	str	r4, [r8]
   2f134:	b	2f10c <acl_create_entry@plt+0x29e88>
   2f138:	bl	4f6c <__stack_chk_fail@plt>
   2f13c:	ldr	r0, [pc, #140]	; 2f1d0 <acl_create_entry@plt+0x29f4c>
   2f140:	movw	r2, #550	; 0x226
   2f144:	ldr	r1, [pc, #136]	; 2f1d4 <acl_create_entry@plt+0x29f50>
   2f148:	ldr	r3, [pc, #136]	; 2f1d8 <acl_create_entry@plt+0x29f54>
   2f14c:	add	r0, pc, r0
   2f150:	add	r1, pc, r1
   2f154:	add	r3, pc, r3
   2f158:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f15c:	ldr	r0, [pc, #120]	; 2f1dc <acl_create_entry@plt+0x29f58>
   2f160:	movw	r2, #549	; 0x225
   2f164:	ldr	r1, [pc, #116]	; 2f1e0 <acl_create_entry@plt+0x29f5c>
   2f168:	ldr	r3, [pc, #116]	; 2f1e4 <acl_create_entry@plt+0x29f60>
   2f16c:	add	r0, pc, r0
   2f170:	add	r1, pc, r1
   2f174:	add	r3, pc, r3
   2f178:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f17c:	ldr	r0, [pc, #100]	; 2f1e8 <acl_create_entry@plt+0x29f64>
   2f180:	mov	r2, #548	; 0x224
   2f184:	ldr	r1, [pc, #96]	; 2f1ec <acl_create_entry@plt+0x29f68>
   2f188:	ldr	r3, [pc, #96]	; 2f1f0 <acl_create_entry@plt+0x29f6c>
   2f18c:	add	r0, pc, r0
   2f190:	add	r1, pc, r1
   2f194:	add	r3, pc, r3
   2f198:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f19c:	ldr	r0, [pc, #80]	; 2f1f4 <acl_create_entry@plt+0x29f70>
   2f1a0:	movw	r2, #547	; 0x223
   2f1a4:	ldr	r1, [pc, #76]	; 2f1f8 <acl_create_entry@plt+0x29f74>
   2f1a8:	ldr	r3, [pc, #76]	; 2f1fc <acl_create_entry@plt+0x29f78>
   2f1ac:	add	r0, pc, r0
   2f1b0:	add	r1, pc, r1
   2f1b4:	add	r3, pc, r3
   2f1b8:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f1bc:			; <UNDEFINED> instruction: 0x0003bbb4
   2f1c0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2f1c4:	andeq	lr, r1, ip, lsr #5
   2f1c8:	ldrdeq	lr, [r1], -r8
   2f1cc:	andeq	sp, r1, r4, lsl #28
   2f1d0:	andeq	r5, r1, r4, asr r9
   2f1d4:	andeq	sp, r1, ip, lsr #27
   2f1d8:	andeq	lr, r1, ip, lsl #5
   2f1dc:	andeq	r9, r1, r8, lsl #2
   2f1e0:	andeq	sp, r1, ip, lsl #27
   2f1e4:	andeq	lr, r1, ip, ror #4
   2f1e8:	andeq	r9, r1, r0, ror #1
   2f1ec:	andeq	sp, r1, ip, ror #26
   2f1f0:	andeq	lr, r1, ip, asr #4
   2f1f4:			; <UNDEFINED> instruction: 0x00018eb0
   2f1f8:	andeq	sp, r1, ip, asr #26
   2f1fc:	andeq	lr, r1, ip, lsr #4
   2f200:	ldr	r3, [pc, #376]	; 2f380 <acl_create_entry@plt+0x2a0fc>
   2f204:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f208:	subs	sl, r1, #0
   2f20c:	ldr	r1, [pc, #368]	; 2f384 <acl_create_entry@plt+0x2a100>
   2f210:	add	r3, pc, r3
   2f214:	sub	sp, sp, #44	; 0x2c
   2f218:	mov	r9, r2
   2f21c:	mov	fp, r0
   2f220:	ldr	r7, [r3, r1]
   2f224:	ldr	r2, [sp, #84]	; 0x54
   2f228:	ldr	r6, [sp, #92]	; 0x5c
   2f22c:	ldr	r3, [r7]
   2f230:	ldr	r8, [sp, #96]	; 0x60
   2f234:	str	r3, [sp, #36]	; 0x24
   2f238:	beq	2f360 <acl_create_entry@plt+0x2a0dc>
   2f23c:	cmp	r2, #0
   2f240:	beq	2f340 <acl_create_entry@plt+0x2a0bc>
   2f244:	cmp	r6, #0
   2f248:	beq	2f320 <acl_create_entry@plt+0x2a09c>
   2f24c:	cmp	r8, #0
   2f250:	beq	2f300 <acl_create_entry@plt+0x2a07c>
   2f254:	add	r3, sp, #24
   2f258:	mov	r0, r6
   2f25c:	str	r3, [sp]
   2f260:	mov	r2, #1000	; 0x3e8
   2f264:	mov	r3, #0
   2f268:	bl	39ab0 <acl_create_entry@plt+0x3482c>
   2f26c:	cmp	r0, #0
   2f270:	blt	2f2ec <acl_create_entry@plt+0x2a068>
   2f274:	ldrd	r4, [sp, #24]
   2f278:	mov	r3, #0
   2f27c:	mov	r2, r4
   2f280:	cmp	r5, r3
   2f284:	cmpeq	r4, r2
   2f288:	movne	r2, #34	; 0x22
   2f28c:	beq	2f2f4 <acl_create_entry@plt+0x2a070>
   2f290:	ldr	r4, [pc, #240]	; 2f388 <acl_create_entry@plt+0x2a104>
   2f294:	mov	r0, fp
   2f298:	ldr	lr, [pc, #236]	; 2f38c <acl_create_entry@plt+0x2a108>
   2f29c:	mov	r1, #3
   2f2a0:	str	r2, [sp, #12]
   2f2a4:	add	r4, pc, r4
   2f2a8:	ldr	r2, [pc, #224]	; 2f390 <acl_create_entry@plt+0x2a10c>
   2f2ac:	add	lr, pc, lr
   2f2b0:	str	sl, [sp, #4]
   2f2b4:	mov	r3, #584	; 0x248
   2f2b8:	str	r9, [sp, #8]
   2f2bc:	add	r2, pc, r2
   2f2c0:	str	r6, [sp, #20]
   2f2c4:	str	r4, [sp]
   2f2c8:	str	lr, [sp, #16]
   2f2cc:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2f2d0:	ldr	r2, [sp, #36]	; 0x24
   2f2d4:	mov	r0, #0
   2f2d8:	ldr	r3, [r7]
   2f2dc:	cmp	r2, r3
   2f2e0:	bne	2f2fc <acl_create_entry@plt+0x2a078>
   2f2e4:	add	sp, sp, #44	; 0x2c
   2f2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f2ec:	rsb	r2, r0, #0
   2f2f0:	b	2f290 <acl_create_entry@plt+0x2a00c>
   2f2f4:	str	r4, [r8]
   2f2f8:	b	2f2d0 <acl_create_entry@plt+0x2a04c>
   2f2fc:	bl	4f6c <__stack_chk_fail@plt>
   2f300:	ldr	r0, [pc, #140]	; 2f394 <acl_create_entry@plt+0x2a110>
   2f304:	mov	r2, #580	; 0x244
   2f308:	ldr	r1, [pc, #136]	; 2f398 <acl_create_entry@plt+0x2a114>
   2f30c:	ldr	r3, [pc, #136]	; 2f39c <acl_create_entry@plt+0x2a118>
   2f310:	add	r0, pc, r0
   2f314:	add	r1, pc, r1
   2f318:	add	r3, pc, r3
   2f31c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f320:	ldr	r0, [pc, #120]	; 2f3a0 <acl_create_entry@plt+0x2a11c>
   2f324:	movw	r2, #579	; 0x243
   2f328:	ldr	r1, [pc, #116]	; 2f3a4 <acl_create_entry@plt+0x2a120>
   2f32c:	ldr	r3, [pc, #116]	; 2f3a8 <acl_create_entry@plt+0x2a124>
   2f330:	add	r0, pc, r0
   2f334:	add	r1, pc, r1
   2f338:	add	r3, pc, r3
   2f33c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f340:	ldr	r0, [pc, #100]	; 2f3ac <acl_create_entry@plt+0x2a128>
   2f344:	movw	r2, #578	; 0x242
   2f348:	ldr	r1, [pc, #96]	; 2f3b0 <acl_create_entry@plt+0x2a12c>
   2f34c:	ldr	r3, [pc, #96]	; 2f3b4 <acl_create_entry@plt+0x2a130>
   2f350:	add	r0, pc, r0
   2f354:	add	r1, pc, r1
   2f358:	add	r3, pc, r3
   2f35c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f360:	ldr	r0, [pc, #80]	; 2f3b8 <acl_create_entry@plt+0x2a134>
   2f364:	movw	r2, #577	; 0x241
   2f368:	ldr	r1, [pc, #76]	; 2f3bc <acl_create_entry@plt+0x2a138>
   2f36c:	ldr	r3, [pc, #76]	; 2f3c0 <acl_create_entry@plt+0x2a13c>
   2f370:	add	r0, pc, r0
   2f374:	add	r1, pc, r1
   2f378:	add	r3, pc, r3
   2f37c:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f380:	strdeq	fp, [r3], -r0
   2f384:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2f388:	andeq	lr, r1, r4, lsr #2
   2f38c:	andeq	sp, r1, r4, lsl pc
   2f390:	andeq	sp, r1, r0, asr #24
   2f394:	muleq	r1, r0, r7
   2f398:	andeq	sp, r1, r8, ror #23
   2f39c:	andeq	sp, r1, r8, ror #22
   2f3a0:	andeq	r8, r1, r4, asr #30
   2f3a4:	andeq	sp, r1, r8, asr #23
   2f3a8:	andeq	sp, r1, r8, asr #22
   2f3ac:	andeq	r8, r1, ip, lsl pc
   2f3b0:	andeq	sp, r1, r8, lsr #23
   2f3b4:	andeq	sp, r1, r8, lsr #22
   2f3b8:	andeq	r8, r1, ip, ror #25
   2f3bc:	andeq	sp, r1, r8, lsl #23
   2f3c0:	andeq	sp, r1, r8, lsl #22
   2f3c4:	push	{r4, r5, r6, r7, r8, lr}
   2f3c8:	subs	r7, r1, #0
   2f3cc:	sub	sp, sp, #24
   2f3d0:	mov	r8, r0
   2f3d4:	mov	r6, r2
   2f3d8:	ldr	r3, [sp, #52]	; 0x34
   2f3dc:	ldr	r4, [sp, #60]	; 0x3c
   2f3e0:	ldr	r5, [sp, #64]	; 0x40
   2f3e4:	beq	2f534 <acl_create_entry@plt+0x2a2b0>
   2f3e8:	cmp	r3, #0
   2f3ec:	beq	2f514 <acl_create_entry@plt+0x2a290>
   2f3f0:	cmp	r4, #0
   2f3f4:	beq	2f4f4 <acl_create_entry@plt+0x2a270>
   2f3f8:	cmp	r5, #0
   2f3fc:	beq	2f4d4 <acl_create_entry@plt+0x2a250>
   2f400:	mov	r0, r4
   2f404:	bl	38148 <acl_create_entry@plt+0x32ec4>
   2f408:	cmp	r0, #0
   2f40c:	beq	2f44c <acl_create_entry@plt+0x2a1c8>
   2f410:	ldrb	r0, [r4]
   2f414:	cmp	r0, #0
   2f418:	beq	2f444 <acl_create_entry@plt+0x2a1c0>
   2f41c:	mov	r0, r4
   2f420:	bl	51c4 <__strdup@plt>
   2f424:	subs	r4, r0, #0
   2f428:	beq	2f4b4 <acl_create_entry@plt+0x2a230>
   2f42c:	ldr	r0, [r5]
   2f430:	bl	4b7c <free@plt>
   2f434:	str	r4, [r5]
   2f438:	mov	r0, #0
   2f43c:	add	sp, sp, #24
   2f440:	pop	{r4, r5, r6, r7, r8, pc}
   2f444:	mov	r4, r0
   2f448:	b	2f42c <acl_create_entry@plt+0x2a1a8>
   2f44c:	mov	r0, r4
   2f450:	ldr	r5, [pc, #272]	; 2f568 <acl_create_entry@plt+0x2a2e4>
   2f454:	bl	381c0 <acl_create_entry@plt+0x32f3c>
   2f458:	mov	r2, #22
   2f45c:	ldr	lr, [pc, #264]	; 2f56c <acl_create_entry@plt+0x2a2e8>
   2f460:	add	r5, pc, r5
   2f464:	ldr	ip, [pc, #260]	; 2f570 <acl_create_entry@plt+0x2a2ec>
   2f468:	mov	r1, #3
   2f46c:	str	r2, [sp, #12]
   2f470:	add	lr, pc, lr
   2f474:	ldr	r2, [pc, #248]	; 2f574 <acl_create_entry@plt+0x2a2f0>
   2f478:	add	ip, pc, ip
   2f47c:	str	r7, [sp, #4]
   2f480:	movw	r3, #670	; 0x29e
   2f484:	str	r6, [sp, #8]
   2f488:	add	r2, pc, r2
   2f48c:	str	lr, [sp]
   2f490:	str	ip, [sp, #16]
   2f494:	subs	r4, r0, #0
   2f498:	mov	r0, r8
   2f49c:	movne	r5, r4
   2f4a0:	str	r5, [sp, #20]
   2f4a4:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2f4a8:	mov	r0, r4
   2f4ac:	bl	4b7c <free@plt>
   2f4b0:	b	2f438 <acl_create_entry@plt+0x2a1b4>
   2f4b4:	ldr	r0, [pc, #188]	; 2f578 <acl_create_entry@plt+0x2a2f4>
   2f4b8:	movw	r1, #679	; 0x2a7
   2f4bc:	ldr	r2, [pc, #184]	; 2f57c <acl_create_entry@plt+0x2a2f8>
   2f4c0:	add	r0, pc, r0
   2f4c4:	add	r2, pc, r2
   2f4c8:	add	sp, sp, #24
   2f4cc:	pop	{r4, r5, r6, r7, r8, lr}
   2f4d0:	b	3369c <acl_create_entry@plt+0x2e418>
   2f4d4:	ldr	r0, [pc, #164]	; 2f580 <acl_create_entry@plt+0x2a2fc>
   2f4d8:	movw	r2, #667	; 0x29b
   2f4dc:	ldr	r1, [pc, #160]	; 2f584 <acl_create_entry@plt+0x2a300>
   2f4e0:	ldr	r3, [pc, #160]	; 2f588 <acl_create_entry@plt+0x2a304>
   2f4e4:	add	r0, pc, r0
   2f4e8:	add	r1, pc, r1
   2f4ec:	add	r3, pc, r3
   2f4f0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f4f4:	ldr	r0, [pc, #144]	; 2f58c <acl_create_entry@plt+0x2a308>
   2f4f8:	movw	r2, #666	; 0x29a
   2f4fc:	ldr	r1, [pc, #140]	; 2f590 <acl_create_entry@plt+0x2a30c>
   2f500:	ldr	r3, [pc, #140]	; 2f594 <acl_create_entry@plt+0x2a310>
   2f504:	add	r0, pc, r0
   2f508:	add	r1, pc, r1
   2f50c:	add	r3, pc, r3
   2f510:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f514:	ldr	r0, [pc, #124]	; 2f598 <acl_create_entry@plt+0x2a314>
   2f518:	movw	r2, #665	; 0x299
   2f51c:	ldr	r1, [pc, #120]	; 2f59c <acl_create_entry@plt+0x2a318>
   2f520:	ldr	r3, [pc, #120]	; 2f5a0 <acl_create_entry@plt+0x2a31c>
   2f524:	add	r0, pc, r0
   2f528:	add	r1, pc, r1
   2f52c:	add	r3, pc, r3
   2f530:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f534:	ldr	r0, [pc, #104]	; 2f5a4 <acl_create_entry@plt+0x2a320>
   2f538:	mov	r2, #664	; 0x298
   2f53c:	ldr	r1, [pc, #100]	; 2f5a8 <acl_create_entry@plt+0x2a324>
   2f540:	ldr	r3, [pc, #100]	; 2f5ac <acl_create_entry@plt+0x2a328>
   2f544:	add	r0, pc, r0
   2f548:	add	r1, pc, r1
   2f54c:	add	r3, pc, r3
   2f550:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f554:	mov	r5, r0
   2f558:	mov	r0, r4
   2f55c:	bl	4b7c <free@plt>
   2f560:	mov	r0, r5
   2f564:	bl	51d0 <_Unwind_Resume@plt>
   2f568:			; <UNDEFINED> instruction: 0x0001ddb8
   2f56c:	ldrdeq	sp, [r1], -ip
   2f570:	andeq	sp, r1, r4, lsr #27
   2f574:	andeq	sp, r1, r4, ror sl
   2f578:	andeq	sp, r1, ip, lsr sl
   2f57c:	andeq	sp, r1, r8, lsl #29
   2f580:			; <UNDEFINED> instruction: 0x000155bc
   2f584:	andeq	sp, r1, r4, lsl sl
   2f588:	andeq	sp, r1, r4, ror lr
   2f58c:	andeq	r8, r1, r0, ror sp
   2f590:	strdeq	sp, [r1], -r4
   2f594:	andeq	sp, r1, r4, asr lr
   2f598:	andeq	r8, r1, r8, asr #26
   2f59c:	ldrdeq	sp, [r1], -r4
   2f5a0:	andeq	sp, r1, r4, lsr lr
   2f5a4:	andeq	r8, r1, r8, lsl fp
   2f5a8:			; <UNDEFINED> instruction: 0x0001d9b4
   2f5ac:	andeq	sp, r1, r4, lsl lr
   2f5b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f5b4:	sub	sp, sp, #76	; 0x4c
   2f5b8:	ldr	r3, [pc, #776]	; 2f8c8 <acl_create_entry@plt+0x2a644>
   2f5bc:	cmp	r1, #0
   2f5c0:	str	r1, [sp, #32]
   2f5c4:	mov	fp, r0
   2f5c8:	ldr	r1, [pc, #764]	; 2f8cc <acl_create_entry@plt+0x2a648>
   2f5cc:	add	r3, pc, r3
   2f5d0:	str	r2, [sp, #36]	; 0x24
   2f5d4:	ldr	r2, [sp, #116]	; 0x74
   2f5d8:	ldr	r1, [r3, r1]
   2f5dc:	ldr	sl, [sp, #124]	; 0x7c
   2f5e0:	ldr	r5, [sp, #128]	; 0x80
   2f5e4:	ldr	r3, [r1]
   2f5e8:	str	r1, [sp, #28]
   2f5ec:	str	r3, [sp, #68]	; 0x44
   2f5f0:	beq	2f894 <acl_create_entry@plt+0x2a610>
   2f5f4:	cmp	r2, #0
   2f5f8:	beq	2f874 <acl_create_entry@plt+0x2a5f0>
   2f5fc:	cmp	sl, #0
   2f600:	beq	2f854 <acl_create_entry@plt+0x2a5d0>
   2f604:	cmp	r5, #0
   2f608:	beq	2f834 <acl_create_entry@plt+0x2a5b0>
   2f60c:	ldrb	r4, [sl]
   2f610:	cmp	r4, #0
   2f614:	beq	2f734 <acl_create_entry@plt+0x2a4b0>
   2f618:	add	r6, sp, #72	; 0x48
   2f61c:	add	r7, sp, #64	; 0x40
   2f620:	ldr	r2, [pc, #680]	; 2f8d0 <acl_create_entry@plt+0x2a64c>
   2f624:	mov	r3, #1
   2f628:	str	sl, [r6, #-12]!
   2f62c:	mov	r1, r7
   2f630:	mov	r0, r6
   2f634:	add	r2, pc, r2
   2f638:	bl	39034 <acl_create_entry@plt+0x33db0>
   2f63c:	cmp	r0, #0
   2f640:	beq	2f790 <acl_create_entry@plt+0x2a50c>
   2f644:	ldr	r2, [pc, #648]	; 2f8d4 <acl_create_entry@plt+0x2a650>
   2f648:	ldr	r3, [pc, #648]	; 2f8d8 <acl_create_entry@plt+0x2a654>
   2f64c:	add	r2, pc, r2
   2f650:	ldr	r1, [pc, #644]	; 2f8dc <acl_create_entry@plt+0x2a658>
   2f654:	str	r2, [sp, #40]	; 0x28
   2f658:	add	r3, pc, r3
   2f65c:	ldr	r2, [pc, #636]	; 2f8e0 <acl_create_entry@plt+0x2a65c>
   2f660:	add	r1, pc, r1
   2f664:	ldr	r8, [pc, #632]	; 2f8e4 <acl_create_entry@plt+0x2a660>
   2f668:	add	r2, pc, r2
   2f66c:	str	r3, [sp, #44]	; 0x2c
   2f670:	str	r1, [sp, #48]	; 0x30
   2f674:	add	r8, pc, r8
   2f678:	str	r2, [sp, #52]	; 0x34
   2f67c:	b	2f6b0 <acl_create_entry@plt+0x2a42c>
   2f680:	mov	r1, r4
   2f684:	mov	r0, r5
   2f688:	bl	371f8 <acl_create_entry@plt+0x31f74>
   2f68c:	cmp	r0, #0
   2f690:	blt	2f814 <acl_create_entry@plt+0x2a590>
   2f694:	mov	r0, r6
   2f698:	mov	r1, r7
   2f69c:	mov	r2, r8
   2f6a0:	mov	r3, #1
   2f6a4:	bl	39034 <acl_create_entry@plt+0x33db0>
   2f6a8:	cmp	r0, #0
   2f6ac:	beq	2f790 <acl_create_entry@plt+0x2a50c>
   2f6b0:	ldr	r1, [sp, #64]	; 0x40
   2f6b4:	bl	4ae0 <__strndup@plt>
   2f6b8:	subs	r4, r0, #0
   2f6bc:	beq	2f7f8 <acl_create_entry@plt+0x2a574>
   2f6c0:	bl	38148 <acl_create_entry@plt+0x32ec4>
   2f6c4:	cmp	r0, #0
   2f6c8:	bne	2f680 <acl_create_entry@plt+0x2a3fc>
   2f6cc:	mov	r0, sl
   2f6d0:	bl	381c0 <acl_create_entry@plt+0x32f3c>
   2f6d4:	ldr	r2, [sp, #32]
   2f6d8:	ldr	r3, [sp, #36]	; 0x24
   2f6dc:	ldr	r1, [sp, #44]	; 0x2c
   2f6e0:	str	r2, [sp, #4]
   2f6e4:	str	r3, [sp, #8]
   2f6e8:	ldr	r2, [sp, #48]	; 0x30
   2f6ec:	ldr	r3, [sp, #52]	; 0x34
   2f6f0:	str	r1, [sp]
   2f6f4:	mov	r1, #22
   2f6f8:	str	r2, [sp, #16]
   2f6fc:	str	r1, [sp, #12]
   2f700:	mov	r1, #3
   2f704:	ldr	r2, [sp, #40]	; 0x28
   2f708:	subs	r9, r0, #0
   2f70c:	mov	r0, fp
   2f710:	movne	r3, r9
   2f714:	str	r3, [sp, #20]
   2f718:	movw	r3, #774	; 0x306
   2f71c:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2f720:	mov	r0, r9
   2f724:	bl	4b7c <free@plt>
   2f728:	mov	r0, r4
   2f72c:	bl	4b7c <free@plt>
   2f730:	b	2f694 <acl_create_entry@plt+0x2a410>
   2f734:	mov	r0, r4
   2f738:	mov	r1, r4
   2f73c:	bl	370d0 <acl_create_entry@plt+0x31e4c>
   2f740:	subs	r6, r0, #0
   2f744:	beq	2f774 <acl_create_entry@plt+0x2a4f0>
   2f748:	ldr	r0, [r5]
   2f74c:	bl	36e58 <acl_create_entry@plt+0x31bd4>
   2f750:	mov	r0, r4
   2f754:	str	r6, [r5]
   2f758:	ldr	r1, [sp, #28]
   2f75c:	ldr	r2, [sp, #68]	; 0x44
   2f760:	ldr	r3, [r1]
   2f764:	cmp	r2, r3
   2f768:	bne	2f830 <acl_create_entry@plt+0x2a5ac>
   2f76c:	add	sp, sp, #76	; 0x4c
   2f770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f774:	ldr	r0, [pc, #364]	; 2f8e8 <acl_create_entry@plt+0x2a664>
   2f778:	movw	r1, #759	; 0x2f7
   2f77c:	ldr	r2, [pc, #360]	; 2f8ec <acl_create_entry@plt+0x2a668>
   2f780:	add	r0, pc, r0
   2f784:	add	r2, pc, r2
   2f788:	bl	3369c <acl_create_entry@plt+0x2e418>
   2f78c:	b	2f758 <acl_create_entry@plt+0x2a4d4>
   2f790:	ldr	r0, [sp, #60]	; 0x3c
   2f794:	cmp	r0, #0
   2f798:	beq	2f758 <acl_create_entry@plt+0x2a4d4>
   2f79c:	ldrb	r0, [r0]
   2f7a0:	cmp	r0, #0
   2f7a4:	beq	2f758 <acl_create_entry@plt+0x2a4d4>
   2f7a8:	ldr	r3, [sp, #32]
   2f7ac:	mov	r2, #22
   2f7b0:	ldr	lr, [pc, #312]	; 2f8f0 <acl_create_entry@plt+0x2a66c>
   2f7b4:	mov	r0, fp
   2f7b8:	str	r2, [sp, #12]
   2f7bc:	mov	r1, #3
   2f7c0:	str	r3, [sp, #4]
   2f7c4:	add	lr, pc, lr
   2f7c8:	ldr	r3, [sp, #36]	; 0x24
   2f7cc:	ldr	ip, [pc, #288]	; 2f8f4 <acl_create_entry@plt+0x2a670>
   2f7d0:	ldr	r2, [pc, #288]	; 2f8f8 <acl_create_entry@plt+0x2a674>
   2f7d4:	add	ip, pc, ip
   2f7d8:	str	r3, [sp, #8]
   2f7dc:	str	lr, [sp]
   2f7e0:	movw	r3, #785	; 0x311
   2f7e4:	str	ip, [sp, #16]
   2f7e8:	add	r2, pc, r2
   2f7ec:	bl	2de50 <acl_create_entry@plt+0x28bcc>
   2f7f0:	mov	r0, #0
   2f7f4:	b	2f758 <acl_create_entry@plt+0x2a4d4>
   2f7f8:	ldr	r0, [pc, #252]	; 2f8fc <acl_create_entry@plt+0x2a678>
   2f7fc:	movw	r1, #771	; 0x303
   2f800:	ldr	r2, [pc, #248]	; 2f900 <acl_create_entry@plt+0x2a67c>
   2f804:	add	r0, pc, r0
   2f808:	add	r2, pc, r2
   2f80c:	bl	3369c <acl_create_entry@plt+0x2e418>
   2f810:	b	2f758 <acl_create_entry@plt+0x2a4d4>
   2f814:	ldr	r0, [pc, #232]	; 2f904 <acl_create_entry@plt+0x2a680>
   2f818:	movw	r1, #781	; 0x30d
   2f81c:	ldr	r2, [pc, #228]	; 2f908 <acl_create_entry@plt+0x2a684>
   2f820:	add	r0, pc, r0
   2f824:	add	r2, pc, r2
   2f828:	bl	3369c <acl_create_entry@plt+0x2e418>
   2f82c:	b	2f758 <acl_create_entry@plt+0x2a4d4>
   2f830:	bl	4f6c <__stack_chk_fail@plt>
   2f834:	ldr	r0, [pc, #208]	; 2f90c <acl_create_entry@plt+0x2a688>
   2f838:	mov	r2, #748	; 0x2ec
   2f83c:	ldr	r1, [pc, #204]	; 2f910 <acl_create_entry@plt+0x2a68c>
   2f840:	ldr	r3, [pc, #204]	; 2f914 <acl_create_entry@plt+0x2a690>
   2f844:	add	r0, pc, r0
   2f848:	add	r1, pc, r1
   2f84c:	add	r3, pc, r3
   2f850:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f854:	ldr	r0, [pc, #188]	; 2f918 <acl_create_entry@plt+0x2a694>
   2f858:	movw	r2, #747	; 0x2eb
   2f85c:	ldr	r1, [pc, #184]	; 2f91c <acl_create_entry@plt+0x2a698>
   2f860:	ldr	r3, [pc, #184]	; 2f920 <acl_create_entry@plt+0x2a69c>
   2f864:	add	r0, pc, r0
   2f868:	add	r1, pc, r1
   2f86c:	add	r3, pc, r3
   2f870:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f874:	ldr	r0, [pc, #168]	; 2f924 <acl_create_entry@plt+0x2a6a0>
   2f878:	movw	r2, #746	; 0x2ea
   2f87c:	ldr	r1, [pc, #164]	; 2f928 <acl_create_entry@plt+0x2a6a4>
   2f880:	ldr	r3, [pc, #164]	; 2f92c <acl_create_entry@plt+0x2a6a8>
   2f884:	add	r0, pc, r0
   2f888:	add	r1, pc, r1
   2f88c:	add	r3, pc, r3
   2f890:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f894:	ldr	r0, [pc, #148]	; 2f930 <acl_create_entry@plt+0x2a6ac>
   2f898:	movw	r2, #745	; 0x2e9
   2f89c:	ldr	r1, [pc, #144]	; 2f934 <acl_create_entry@plt+0x2a6b0>
   2f8a0:	ldr	r3, [pc, #144]	; 2f938 <acl_create_entry@plt+0x2a6b4>
   2f8a4:	add	r0, pc, r0
   2f8a8:	add	r1, pc, r1
   2f8ac:	add	r3, pc, r3
   2f8b0:	bl	33308 <acl_create_entry@plt+0x2e084>
   2f8b4:	mov	r4, r0
   2f8b8:	mov	r0, r9
   2f8bc:	bl	4b7c <free@plt>
   2f8c0:	mov	r0, r4
   2f8c4:	bl	51d0 <_Unwind_Resume@plt>
   2f8c8:	andeq	fp, r3, r4, lsr r6
   2f8cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2f8d0:	muleq	r1, r4, r9
   2f8d4:			; <UNDEFINED> instruction: 0x0001d8b0
   2f8d8:	andeq	sp, r1, ip, asr #16
   2f8dc:			; <UNDEFINED> instruction: 0x0001dbbc
   2f8e0:			; <UNDEFINED> instruction: 0x0001dbb0
   2f8e4:	andeq	r8, r1, r4, asr r9
   2f8e8:	andeq	sp, r1, ip, ror r7
   2f8ec:	andeq	sp, r1, r0, lsr #14
   2f8f0:	andeq	sp, r1, r0, ror #13
   2f8f4:	andeq	sp, r1, r0, lsr #21
   2f8f8:	andeq	sp, r1, r4, lsl r7
   2f8fc:	strdeq	sp, [r1], -r8
   2f900:	muleq	r1, ip, r6
   2f904:	ldrdeq	sp, [r1], -ip
   2f908:	andeq	sp, r1, r0, lsl #13
   2f90c:	andeq	r5, r1, ip, asr r2
   2f910:			; <UNDEFINED> instruction: 0x0001d6b4
   2f914:	andeq	sp, r1, ip, ror #21
   2f918:	andeq	r8, r1, r0, lsl sl
   2f91c:	muleq	r1, r4, r6
   2f920:	andeq	sp, r1, ip, asr #21
   2f924:	andeq	r8, r1, r8, ror #19
   2f928:	andeq	sp, r1, r4, ror r6
   2f92c:	andeq	sp, r1, ip, lsr #21
   2f930:			; <UNDEFINED> instruction: 0x000187b8
   2f934:	andeq	sp, r1, r4, asr r6
   2f938:	andeq	sp, r1, ip, lsl #21
   2f93c:	bic	r2, r0, #32
   2f940:	push	{r3, r4, r5, lr}
   2f944:	sub	r2, r2, #65	; 0x41
   2f948:	sub	r3, r0, #48	; 0x30
   2f94c:	mov	r4, r0
   2f950:	cmp	r3, #9
   2f954:	cmphi	r2, #25
   2f958:	mov	r5, r1
   2f95c:	bls	2f978 <acl_create_entry@plt+0x2a6f4>
   2f960:	ldr	r0, [pc, #56]	; 2f9a0 <acl_create_entry@plt+0x2a71c>
   2f964:	mov	r1, r4
   2f968:	add	r0, pc, r0
   2f96c:	bl	49e4 <strchr@plt>
   2f970:	cmp	r0, #0
   2f974:	beq	2f980 <acl_create_entry@plt+0x2a6fc>
   2f978:	mov	r0, #1
   2f97c:	pop	{r3, r4, r5, pc}
   2f980:	subs	r0, r5, #0
   2f984:	beq	2f99c <acl_create_entry@plt+0x2a718>
   2f988:	mov	r1, r4
   2f98c:	bl	49e4 <strchr@plt>
   2f990:	adds	r0, r0, #0
   2f994:	movne	r0, #1
   2f998:	pop	{r3, r4, r5, pc}
   2f99c:	pop	{r3, r4, r5, pc}
   2f9a0:	muleq	r1, r0, sl
   2f9a4:	cmp	r1, #0
   2f9a8:	cmpne	r0, #0
   2f9ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f9b0:	mov	r8, r0
   2f9b4:	sub	sp, sp, #12
   2f9b8:	mov	r9, r1
   2f9bc:	movne	r6, #0
   2f9c0:	moveq	r6, #1
   2f9c4:	mov	sl, r2
   2f9c8:	beq	2fa9c <acl_create_entry@plt+0x2a818>
   2f9cc:	ldrb	r3, [r0]
   2f9d0:	cmp	r3, #0
   2f9d4:	beq	2faa8 <acl_create_entry@plt+0x2a824>
   2f9d8:	ldr	fp, [pc, #228]	; 2fac4 <acl_create_entry@plt+0x2a840>
   2f9dc:	mov	r4, r6
   2f9e0:	mov	r7, r0
   2f9e4:	add	fp, pc, fp
   2f9e8:	b	2fa18 <acl_create_entry@plt+0x2a794>
   2f9ec:	cmp	r3, r5
   2f9f0:	add	r6, r6, r5
   2f9f4:	bcc	2fa9c <acl_create_entry@plt+0x2a818>
   2f9f8:	bl	4d38 <memcpy@plt>
   2f9fc:	sub	r4, r4, #1
   2fa00:	add	r4, r4, r5
   2fa04:	add	r4, r4, #1
   2fa08:	add	r7, r8, r4
   2fa0c:	ldrb	r3, [r8, r4]
   2fa10:	cmp	r3, #0
   2fa14:	beq	2faac <acl_create_entry@plt+0x2a828>
   2fa18:	mov	r0, r7
   2fa1c:	bl	38024 <acl_create_entry@plt+0x32da0>
   2fa20:	mov	r1, r7
   2fa24:	rsb	r3, r6, sl
   2fa28:	mov	r5, r0
   2fa2c:	cmp	r5, #1
   2fa30:	add	r0, r9, r6
   2fa34:	mov	r2, r5
   2fa38:	bgt	2f9ec <acl_create_entry@plt+0x2a768>
   2fa3c:	ldrb	r5, [r7]
   2fa40:	mov	r1, #0
   2fa44:	cmp	r5, #92	; 0x5c
   2fa48:	mov	r0, r5
   2fa4c:	beq	2fa70 <acl_create_entry@plt+0x2a7ec>
   2fa50:	bl	2f93c <acl_create_entry@plt+0x2a6b8>
   2fa54:	cmp	r0, #0
   2fa58:	beq	2fa70 <acl_create_entry@plt+0x2a7ec>
   2fa5c:	cmp	sl, r6
   2fa60:	beq	2fa9c <acl_create_entry@plt+0x2a818>
   2fa64:	strb	r5, [r9, r6]
   2fa68:	add	r6, r6, #1
   2fa6c:	b	2fa04 <acl_create_entry@plt+0x2a780>
   2fa70:	rsb	ip, r6, sl
   2fa74:	add	r0, r9, r6
   2fa78:	cmp	ip, #3
   2fa7c:	mov	r1, #1
   2fa80:	mvn	r2, #0
   2fa84:	mov	r3, fp
   2fa88:	add	r6, r6, #4
   2fa8c:	bls	2fa9c <acl_create_entry@plt+0x2a818>
   2fa90:	str	r5, [sp]
   2fa94:	bl	514c <__sprintf_chk@plt>
   2fa98:	b	2fa04 <acl_create_entry@plt+0x2a780>
   2fa9c:	mvn	r0, #21
   2faa0:	add	sp, sp, #12
   2faa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2faa8:	mov	r6, r3
   2faac:	cmp	sl, r6
   2fab0:	beq	2fa9c <acl_create_entry@plt+0x2a818>
   2fab4:	mov	r0, #0
   2fab8:	strb	r0, [r9, r6]
   2fabc:	add	sp, sp, #12
   2fac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fac4:	andeq	sp, r1, r0, lsr #20
   2fac8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2facc:	sub	sp, sp, #212	; 0xd4
   2fad0:	ldr	lr, [pc, #740]	; 2fdbc <acl_create_entry@plt+0x2ab38>
   2fad4:	add	ip, sp, #72	; 0x48
   2fad8:	ldr	r5, [pc, #736]	; 2fdc0 <acl_create_entry@plt+0x2ab3c>
   2fadc:	mov	r4, #0
   2fae0:	add	lr, pc, lr
   2fae4:	ldr	r8, [sp, #252]	; 0xfc
   2fae8:	stm	ip, {r0, r1, r2, r3}
   2faec:	ldr	r5, [lr, r5]
   2faf0:	ldr	r3, [sp, #248]	; 0xf8
   2faf4:	str	r4, [sp, #88]	; 0x58
   2faf8:	ldr	r2, [r5]
   2fafc:	cmp	r3, r4
   2fb00:	str	r5, [sp, #68]	; 0x44
   2fb04:	ldr	r4, [sp, #260]	; 0x104
   2fb08:	ldr	r5, [sp, #256]	; 0x100
   2fb0c:	str	r2, [sp, #204]	; 0xcc
   2fb10:	beq	2fd28 <acl_create_entry@plt+0x2aaa4>
   2fb14:	cmp	r5, #0
   2fb18:	beq	2fd8c <acl_create_entry@plt+0x2ab08>
   2fb1c:	cmp	r4, #0
   2fb20:	beq	2fd68 <acl_create_entry@plt+0x2aae4>
   2fb24:	ldrb	r2, [sp, #79]	; 0x4f
   2fb28:	add	r0, sp, #88	; 0x58
   2fb2c:	ldrb	fp, [sp, #72]	; 0x48
   2fb30:	mov	r1, #1
   2fb34:	ldrb	sl, [sp, #73]	; 0x49
   2fb38:	ldrb	r9, [sp, #74]	; 0x4a
   2fb3c:	ldrb	r7, [sp, #75]	; 0x4b
   2fb40:	ldrb	r6, [sp, #76]	; 0x4c
   2fb44:	ldrb	lr, [sp, #77]	; 0x4d
   2fb48:	ldrb	ip, [sp, #78]	; 0x4e
   2fb4c:	str	r2, [sp, #28]
   2fb50:	ldrb	r2, [sp, #87]	; 0x57
   2fb54:	str	fp, [sp]
   2fb58:	str	sl, [sp, #4]
   2fb5c:	ldrb	fp, [sp, #80]	; 0x50
   2fb60:	ldrb	sl, [sp, #81]	; 0x51
   2fb64:	str	r9, [sp, #8]
   2fb68:	str	r7, [sp, #12]
   2fb6c:	ldrb	r9, [sp, #82]	; 0x52
   2fb70:	ldrb	r7, [sp, #83]	; 0x53
   2fb74:	str	r6, [sp, #16]
   2fb78:	str	lr, [sp, #20]
   2fb7c:	ldrb	r6, [sp, #84]	; 0x54
   2fb80:	ldrb	lr, [sp, #85]	; 0x55
   2fb84:	str	ip, [sp, #24]
   2fb88:	ldrb	ip, [sp, #86]	; 0x56
   2fb8c:	str	r2, [sp, #60]	; 0x3c
   2fb90:	ldr	r2, [pc, #556]	; 2fdc4 <acl_create_entry@plt+0x2ab40>
   2fb94:	str	fp, [sp, #32]
   2fb98:	str	sl, [sp, #36]	; 0x24
   2fb9c:	add	r2, pc, r2
   2fba0:	str	r9, [sp, #40]	; 0x28
   2fba4:	str	r7, [sp, #44]	; 0x2c
   2fba8:	str	r6, [sp, #48]	; 0x30
   2fbac:	str	lr, [sp, #52]	; 0x34
   2fbb0:	str	ip, [sp, #56]	; 0x38
   2fbb4:	bl	4bf4 <__asprintf_chk@plt>
   2fbb8:	cmp	r0, #0
   2fbbc:	blt	2fd00 <acl_create_entry@plt+0x2aa7c>
   2fbc0:	mov	r1, #256	; 0x100
   2fbc4:	ldr	r0, [sp, #88]	; 0x58
   2fbc8:	movt	r1, #8
   2fbcc:	bl	4df8 <open64@plt>
   2fbd0:	subs	r6, r0, #0
   2fbd4:	blt	2fcac <acl_create_entry@plt+0x2aa28>
   2fbd8:	mov	r0, #3
   2fbdc:	mov	r1, r6
   2fbe0:	add	r2, sp, #96	; 0x60
   2fbe4:	bl	4b04 <__fxstat64@plt>
   2fbe8:	cmp	r0, #0
   2fbec:	blt	2fcac <acl_create_entry@plt+0x2aa28>
   2fbf0:	ldrd	r2, [sp, #144]	; 0x90
   2fbf4:	cmp	r2, #4
   2fbf8:	sbcs	ip, r3, #0
   2fbfc:	blt	2fce8 <acl_create_entry@plt+0x2aa64>
   2fc00:	mov	r0, #4
   2fc04:	movt	r0, #64	; 0x40
   2fc08:	mov	r1, #0
   2fc0c:	cmp	r0, r2
   2fc10:	sbcs	ip, r1, r3
   2fc14:	blt	2fcf0 <acl_create_entry@plt+0x2aa6c>
   2fc18:	mov	r0, r6
   2fc1c:	add	r1, sp, #92	; 0x5c
   2fc20:	mov	r2, #4
   2fc24:	bl	4b94 <read@plt>
   2fc28:	cmp	r0, #0
   2fc2c:	blt	2fcac <acl_create_entry@plt+0x2aa28>
   2fc30:	cmp	r0, #4
   2fc34:	bne	2fce8 <acl_create_entry@plt+0x2aa64>
   2fc38:	ldr	r9, [sp, #144]	; 0x90
   2fc3c:	sub	r0, r9, #2
   2fc40:	bl	4f24 <malloc@plt>
   2fc44:	subs	r7, r0, #0
   2fc48:	beq	2fd1c <acl_create_entry@plt+0x2aa98>
   2fc4c:	sub	r2, r9, #4
   2fc50:	mov	r0, r6
   2fc54:	mov	r1, r7
   2fc58:	bl	4b94 <read@plt>
   2fc5c:	cmp	r0, #0
   2fc60:	blt	2fca4 <acl_create_entry@plt+0x2aa20>
   2fc64:	ldr	r3, [sp, #144]	; 0x90
   2fc68:	sub	r2, r3, #4
   2fc6c:	cmp	r2, r0
   2fc70:	bne	2fd0c <acl_create_entry@plt+0x2aa88>
   2fc74:	add	r1, r7, r3
   2fc78:	cmp	r8, #0
   2fc7c:	mov	r3, #0
   2fc80:	strb	r3, [r1, #-4]
   2fc84:	strb	r3, [r1, #-3]
   2fc88:	str	r7, [r5]
   2fc8c:	str	r2, [r4]
   2fc90:	beq	2fcf8 <acl_create_entry@plt+0x2aa74>
   2fc94:	ldr	r2, [sp, #92]	; 0x5c
   2fc98:	mov	r4, r3
   2fc9c:	str	r2, [r8]
   2fca0:	b	2fcb8 <acl_create_entry@plt+0x2aa34>
   2fca4:	mov	r0, r7
   2fca8:	bl	4b7c <free@plt>
   2fcac:	bl	5248 <__errno_location@plt>
   2fcb0:	ldr	r4, [r0]
   2fcb4:	rsb	r4, r4, #0
   2fcb8:	ldr	r0, [sp, #88]	; 0x58
   2fcbc:	bl	4b7c <free@plt>
   2fcc0:	mov	r0, r6
   2fcc4:	bl	38998 <acl_create_entry@plt+0x33714>
   2fcc8:	ldr	r1, [sp, #68]	; 0x44
   2fccc:	ldr	r2, [sp, #204]	; 0xcc
   2fcd0:	mov	r0, r4
   2fcd4:	ldr	r3, [r1]
   2fcd8:	cmp	r2, r3
   2fcdc:	bne	2fd24 <acl_create_entry@plt+0x2aaa0>
   2fce0:	add	sp, sp, #212	; 0xd4
   2fce4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fce8:	mvn	r4, #4
   2fcec:	b	2fcb8 <acl_create_entry@plt+0x2aa34>
   2fcf0:	mvn	r4, #6
   2fcf4:	b	2fcb8 <acl_create_entry@plt+0x2aa34>
   2fcf8:	mov	r4, r8
   2fcfc:	b	2fcb8 <acl_create_entry@plt+0x2aa34>
   2fd00:	mvn	r6, #0
   2fd04:	mvn	r4, #11
   2fd08:	b	2fcb8 <acl_create_entry@plt+0x2aa34>
   2fd0c:	mov	r0, r7
   2fd10:	mvn	r4, #4
   2fd14:	bl	4b7c <free@plt>
   2fd18:	b	2fcb8 <acl_create_entry@plt+0x2aa34>
   2fd1c:	mvn	r4, #11
   2fd20:	b	2fcb8 <acl_create_entry@plt+0x2aa34>
   2fd24:	bl	4f6c <__stack_chk_fail@plt>
   2fd28:	ldr	r0, [pc, #152]	; 2fdc8 <acl_create_entry@plt+0x2ab44>
   2fd2c:	mov	r2, #78	; 0x4e
   2fd30:	ldr	r1, [pc, #148]	; 2fdcc <acl_create_entry@plt+0x2ab48>
   2fd34:	ldr	r3, [pc, #148]	; 2fdd0 <acl_create_entry@plt+0x2ab4c>
   2fd38:	add	r0, pc, r0
   2fd3c:	add	r1, pc, r1
   2fd40:	add	r3, pc, r3
   2fd44:	bl	33308 <acl_create_entry@plt+0x2e084>
   2fd48:	mov	r4, r0
   2fd4c:	mvn	r6, #0
   2fd50:	ldr	r0, [sp, #88]	; 0x58
   2fd54:	bl	4b7c <free@plt>
   2fd58:	mov	r0, r6
   2fd5c:	bl	38998 <acl_create_entry@plt+0x33714>
   2fd60:	mov	r0, r4
   2fd64:	bl	51d0 <_Unwind_Resume@plt>
   2fd68:	ldr	r0, [pc, #100]	; 2fdd4 <acl_create_entry@plt+0x2ab50>
   2fd6c:	mov	r2, #80	; 0x50
   2fd70:	ldr	r1, [pc, #96]	; 2fdd8 <acl_create_entry@plt+0x2ab54>
   2fd74:	ldr	r3, [pc, #96]	; 2fddc <acl_create_entry@plt+0x2ab58>
   2fd78:	add	r0, pc, r0
   2fd7c:	add	r1, pc, r1
   2fd80:	add	r3, pc, r3
   2fd84:	bl	33308 <acl_create_entry@plt+0x2e084>
   2fd88:	b	2fd48 <acl_create_entry@plt+0x2aac4>
   2fd8c:	ldr	r0, [pc, #76]	; 2fde0 <acl_create_entry@plt+0x2ab5c>
   2fd90:	mov	r2, #79	; 0x4f
   2fd94:	ldr	r1, [pc, #72]	; 2fde4 <acl_create_entry@plt+0x2ab60>
   2fd98:	ldr	r3, [pc, #72]	; 2fde8 <acl_create_entry@plt+0x2ab64>
   2fd9c:	add	r0, pc, r0
   2fda0:	add	r1, pc, r1
   2fda4:	add	r3, pc, r3
   2fda8:	bl	33308 <acl_create_entry@plt+0x2e084>
   2fdac:	b	2fd48 <acl_create_entry@plt+0x2aac4>
   2fdb0:	b	2fd48 <acl_create_entry@plt+0x2aac4>
   2fdb4:	mov	r4, r0
   2fdb8:	b	2fd50 <acl_create_entry@plt+0x2aacc>
   2fdbc:	andeq	fp, r3, r0, lsr #2
   2fdc0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2fdc4:	andeq	sp, r1, r4, asr #17
   2fdc8:	andeq	r8, r1, r8, lsr #6
   2fdcc:	andeq	sp, r1, ip, lsl #14
   2fdd0:	andeq	sp, r1, r0, ror #13
   2fdd4:	andeq	ip, r1, ip, lsl #22
   2fdd8:	andeq	sp, r1, ip, asr #13
   2fddc:	andeq	sp, r1, r0, lsr #13
   2fde0:	andeq	r8, r1, r0, lsr #28
   2fde4:	andeq	sp, r1, r8, lsr #13
   2fde8:	andeq	sp, r1, ip, ror r6
   2fdec:	push	{r4, r5, r6, lr}
   2fdf0:	sub	sp, sp, #48	; 0x30
   2fdf4:	ldr	r5, [pc, #188]	; 2feb8 <acl_create_entry@plt+0x2ac34>
   2fdf8:	add	ip, sp, #16
   2fdfc:	ldr	r4, [pc, #184]	; 2febc <acl_create_entry@plt+0x2ac38>
   2fe00:	mov	lr, #0
   2fe04:	add	r5, pc, r5
   2fe08:	ldr	r6, [sp, #68]	; 0x44
   2fe0c:	stm	ip, {r0, r1, r2, r3}
   2fe10:	mov	r3, r5
   2fe14:	ldr	r4, [r5, r4]
   2fe18:	ldr	r5, [sp, #64]	; 0x40
   2fe1c:	ldm	ip, {r0, r1, r2, r3}
   2fe20:	ldr	ip, [r4]
   2fe24:	stm	sp, {r5, lr}
   2fe28:	add	r5, sp, #36	; 0x24
   2fe2c:	str	r5, [sp, #8]
   2fe30:	add	r5, sp, #40	; 0x28
   2fe34:	str	r5, [sp, #12]
   2fe38:	str	ip, [sp, #44]	; 0x2c
   2fe3c:	str	lr, [sp, #36]	; 0x24
   2fe40:	str	lr, [sp, #40]	; 0x28
   2fe44:	bl	2fac8 <acl_create_entry@plt+0x2a844>
   2fe48:	cmp	r0, #0
   2fe4c:	blt	2fe90 <acl_create_entry@plt+0x2ac0c>
   2fe50:	ldr	r0, [sp, #36]	; 0x24
   2fe54:	ldr	r1, [sp, #40]	; 0x28
   2fe58:	bl	37f54 <acl_create_entry@plt+0x32cd0>
   2fe5c:	cmp	r0, #0
   2fe60:	beq	2fe98 <acl_create_entry@plt+0x2ac14>
   2fe64:	mov	r5, #0
   2fe68:	str	r0, [r6]
   2fe6c:	ldr	r0, [sp, #36]	; 0x24
   2fe70:	bl	4b7c <free@plt>
   2fe74:	ldr	r2, [sp, #44]	; 0x2c
   2fe78:	ldr	r3, [r4]
   2fe7c:	mov	r0, r5
   2fe80:	cmp	r2, r3
   2fe84:	bne	2fea0 <acl_create_entry@plt+0x2ac1c>
   2fe88:	add	sp, sp, #48	; 0x30
   2fe8c:	pop	{r4, r5, r6, pc}
   2fe90:	mov	r5, r0
   2fe94:	b	2fe6c <acl_create_entry@plt+0x2abe8>
   2fe98:	mvn	r5, #11
   2fe9c:	b	2fe6c <acl_create_entry@plt+0x2abe8>
   2fea0:	bl	4f6c <__stack_chk_fail@plt>
   2fea4:	mov	r4, r0
   2fea8:	ldr	r0, [sp, #36]	; 0x24
   2feac:	bl	4b7c <free@plt>
   2feb0:	mov	r0, r4
   2feb4:	bl	51d0 <_Unwind_Resume@plt>
   2feb8:	strdeq	sl, [r3], -ip
   2febc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2fec0:	ldr	r3, [pc, #332]	; 30014 <acl_create_entry@plt+0x2ad90>
   2fec4:	ldr	r1, [pc, #332]	; 30018 <acl_create_entry@plt+0x2ad94>
   2fec8:	add	r3, pc, r3
   2fecc:	ldr	r2, [pc, #328]	; 3001c <acl_create_entry@plt+0x2ad98>
   2fed0:	push	{r4, r5, r6, r7, lr}
   2fed4:	sub	sp, sp, #132	; 0x84
   2fed8:	ldr	r6, [r3, r1]
   2fedc:	add	r5, sp, #128	; 0x80
   2fee0:	add	r2, pc, r2
   2fee4:	ldr	lr, [pc, #308]	; 30020 <acl_create_entry@plt+0x2ad9c>
   2fee8:	mov	r7, r0
   2feec:	mov	r4, #0
   2fef0:	ldr	ip, [r6]
   2fef4:	add	lr, pc, lr
   2fef8:	str	r4, [r5, #-72]!	; 0xffffffb8
   2fefc:	ldm	r2, {r0, r1, r2, r3}
   2ff00:	str	lr, [sp]
   2ff04:	str	r5, [sp, #4]
   2ff08:	str	ip, [sp, #124]	; 0x7c
   2ff0c:	bl	2fdec <acl_create_entry@plt+0x2ab68>
   2ff10:	cmp	r0, #0
   2ff14:	movlt	r4, r0
   2ff18:	blt	2ffd0 <acl_create_entry@plt+0x2ad4c>
   2ff1c:	ldr	r1, [pc, #256]	; 30024 <acl_create_entry@plt+0x2ada0>
   2ff20:	add	r3, sp, #68	; 0x44
   2ff24:	ldr	r0, [sp, #56]	; 0x38
   2ff28:	add	r4, sp, #120	; 0x78
   2ff2c:	str	r3, [sp]
   2ff30:	add	r2, sp, #60	; 0x3c
   2ff34:	add	r3, sp, #72	; 0x48
   2ff38:	str	r4, [sp, #52]	; 0x34
   2ff3c:	str	r3, [sp, #4]
   2ff40:	add	r1, pc, r1
   2ff44:	add	r3, sp, #76	; 0x4c
   2ff48:	str	r3, [sp, #8]
   2ff4c:	add	r3, sp, #80	; 0x50
   2ff50:	str	r3, [sp, #12]
   2ff54:	add	r3, sp, #84	; 0x54
   2ff58:	str	r3, [sp, #16]
   2ff5c:	add	r3, sp, #88	; 0x58
   2ff60:	str	r3, [sp, #20]
   2ff64:	add	r3, sp, #92	; 0x5c
   2ff68:	str	r3, [sp, #24]
   2ff6c:	add	r3, sp, #96	; 0x60
   2ff70:	str	r3, [sp, #28]
   2ff74:	add	r3, sp, #100	; 0x64
   2ff78:	str	r3, [sp, #32]
   2ff7c:	add	r3, sp, #104	; 0x68
   2ff80:	str	r3, [sp, #36]	; 0x24
   2ff84:	add	r3, sp, #108	; 0x6c
   2ff88:	str	r3, [sp, #40]	; 0x28
   2ff8c:	add	r3, sp, #112	; 0x70
   2ff90:	str	r3, [sp, #44]	; 0x2c
   2ff94:	add	r3, sp, #116	; 0x74
   2ff98:	str	r3, [sp, #48]	; 0x30
   2ff9c:	add	r3, sp, #64	; 0x40
   2ffa0:	bl	4cf0 <sscanf@plt>
   2ffa4:	cmp	r0, #16
   2ffa8:	bne	2fff4 <acl_create_entry@plt+0x2ad70>
   2ffac:	cmp	r7, #0
   2ffb0:	subne	r0, r7, #1
   2ffb4:	movne	r3, r5
   2ffb8:	beq	2ffcc <acl_create_entry@plt+0x2ad48>
   2ffbc:	ldr	r2, [r3, #4]!
   2ffc0:	cmp	r3, r4
   2ffc4:	strb	r2, [r0, #1]!
   2ffc8:	bne	2ffbc <acl_create_entry@plt+0x2ad38>
   2ffcc:	mov	r4, #0
   2ffd0:	ldr	r0, [sp, #56]	; 0x38
   2ffd4:	bl	4b7c <free@plt>
   2ffd8:	ldr	r2, [sp, #124]	; 0x7c
   2ffdc:	ldr	r3, [r6]
   2ffe0:	mov	r0, r4
   2ffe4:	cmp	r2, r3
   2ffe8:	bne	2fffc <acl_create_entry@plt+0x2ad78>
   2ffec:	add	sp, sp, #132	; 0x84
   2fff0:	pop	{r4, r5, r6, r7, pc}
   2fff4:	mvn	r4, #4
   2fff8:	b	2ffd0 <acl_create_entry@plt+0x2ad4c>
   2fffc:	bl	4f6c <__stack_chk_fail@plt>
   30000:	mov	r4, r0
   30004:	ldr	r0, [sp, #56]	; 0x38
   30008:	bl	4b7c <free@plt>
   3000c:	mov	r0, r4
   30010:	bl	51d0 <_Unwind_Resume@plt>
   30014:	andeq	sl, r3, r8, lsr sp
   30018:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3001c:	andeq	sp, r1, r0, lsr r5
   30020:	andeq	sp, r1, r4, lsr #13
   30024:	andeq	sp, r1, r0, ror r6
   30028:	ldr	ip, [pc, #552]	; 30258 <acl_create_entry@plt+0x2afd4>
   3002c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30030:	mov	r6, r2
   30034:	ldr	r2, [pc, #544]	; 3025c <acl_create_entry@plt+0x2afd8>
   30038:	add	ip, pc, ip
   3003c:	mov	r7, r3
   30040:	sub	sp, sp, #40	; 0x28
   30044:	mov	r3, ip
   30048:	mov	r4, r0
   3004c:	ldr	r8, [ip, r2]
   30050:	mov	r0, r6
   30054:	mov	r5, r1
   30058:	ldr	sl, [sp, #72]	; 0x48
   3005c:	ldr	r9, [sp, #76]	; 0x4c
   30060:	ldr	r3, [r8]
   30064:	str	r3, [sp, #36]	; 0x24
   30068:	bl	38148 <acl_create_entry@plt+0x32ec4>
   3006c:	cmp	r0, #0
   30070:	beq	30120 <acl_create_entry@plt+0x2ae9c>
   30074:	cmp	r7, #0
   30078:	beq	3008c <acl_create_entry@plt+0x2ae08>
   3007c:	mov	r0, r7
   30080:	bl	38148 <acl_create_entry@plt+0x32ec4>
   30084:	cmp	r0, #0
   30088:	beq	3018c <acl_create_entry@plt+0x2af08>
   3008c:	ldr	r5, [sl]
   30090:	add	r4, r5, #8
   30094:	b	300b8 <acl_create_entry@plt+0x2ae34>
   30098:	mov	r0, r6
   3009c:	str	r4, [sp, #32]
   300a0:	bl	520c <strcmp@plt>
   300a4:	add	r4, r4, #8
   300a8:	ldr	sl, [r5, #4]
   300ac:	add	r5, r5, #8
   300b0:	cmp	r0, #0
   300b4:	beq	300f8 <acl_create_entry@plt+0x2ae74>
   300b8:	sub	r1, r4, #4
   300bc:	str	r1, [sp, #32]
   300c0:	ldr	r1, [r4, #-8]
   300c4:	cmp	r1, #0
   300c8:	bne	30098 <acl_create_entry@plt+0x2ae14>
   300cc:	mov	r0, r7
   300d0:	str	r1, [sp, #28]
   300d4:	bl	4b7c <free@plt>
   300d8:	ldr	r1, [sp, #28]
   300dc:	mov	r0, r1
   300e0:	ldr	r2, [sp, #36]	; 0x24
   300e4:	ldr	r3, [r8]
   300e8:	cmp	r2, r3
   300ec:	bne	30214 <acl_create_entry@plt+0x2af90>
   300f0:	add	sp, sp, #40	; 0x28
   300f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   300f8:	ldr	r0, [sl]
   300fc:	bl	4b7c <free@plt>
   30100:	cmp	r9, #0
   30104:	str	r7, [sl]
   30108:	moveq	r0, #1
   3010c:	ldrne	r3, [r9]
   30110:	movne	r0, #1
   30114:	addne	r3, r3, r0
   30118:	strne	r3, [r9]
   3011c:	b	300e0 <acl_create_entry@plt+0x2ae5c>
   30120:	mov	r0, r6
   30124:	bl	381c0 <acl_create_entry@plt+0x32f3c>
   30128:	mov	r6, r0
   3012c:	bl	342fc <acl_create_entry@plt+0x2f078>
   30130:	cmp	r0, #2
   30134:	ble	3017c <acl_create_entry@plt+0x2aef8>
   30138:	cmp	r4, #0
   3013c:	beq	301fc <acl_create_entry@plt+0x2af78>
   30140:	ldr	r2, [pc, #280]	; 30260 <acl_create_entry@plt+0x2afdc>
   30144:	mov	r0, #3
   30148:	ldr	ip, [pc, #276]	; 30264 <acl_create_entry@plt+0x2afe0>
   3014c:	mov	r1, #0
   30150:	add	r2, pc, r2
   30154:	str	r2, [sp, #4]
   30158:	ldr	r2, [pc, #264]	; 30268 <acl_create_entry@plt+0x2afe4>
   3015c:	add	ip, pc, ip
   30160:	str	r4, [sp, #8]
   30164:	movw	r3, #502	; 0x1f6
   30168:	str	r5, [sp, #12]
   3016c:	add	r2, pc, r2
   30170:	str	r6, [sp, #16]
   30174:	str	ip, [sp]
   30178:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   3017c:	mov	r0, r6
   30180:	bl	4b7c <free@plt>
   30184:	mvn	r0, #21
   30188:	b	300e0 <acl_create_entry@plt+0x2ae5c>
   3018c:	mov	r0, r7
   30190:	bl	381c0 <acl_create_entry@plt+0x32f3c>
   30194:	mov	r7, r0
   30198:	bl	342fc <acl_create_entry@plt+0x2f078>
   3019c:	cmp	r0, #2
   301a0:	ble	301ec <acl_create_entry@plt+0x2af68>
   301a4:	cmp	r4, #0
   301a8:	beq	30208 <acl_create_entry@plt+0x2af84>
   301ac:	ldr	r2, [pc, #184]	; 3026c <acl_create_entry@plt+0x2afe8>
   301b0:	mov	r0, #3
   301b4:	ldr	ip, [pc, #180]	; 30270 <acl_create_entry@plt+0x2afec>
   301b8:	mov	r1, #0
   301bc:	add	r2, pc, r2
   301c0:	str	r2, [sp, #4]
   301c4:	ldr	r2, [pc, #168]	; 30274 <acl_create_entry@plt+0x2aff0>
   301c8:	add	ip, pc, ip
   301cc:	str	r4, [sp, #8]
   301d0:	movw	r3, #510	; 0x1fe
   301d4:	str	r5, [sp, #12]
   301d8:	add	r2, pc, r2
   301dc:	str	r6, [sp, #16]
   301e0:	str	r7, [sp, #20]
   301e4:	str	ip, [sp]
   301e8:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   301ec:	mov	r0, r7
   301f0:	bl	4b7c <free@plt>
   301f4:	mvn	r0, #21
   301f8:	b	300e0 <acl_create_entry@plt+0x2ae5c>
   301fc:	ldr	r4, [pc, #116]	; 30278 <acl_create_entry@plt+0x2aff4>
   30200:	add	r4, pc, r4
   30204:	b	30140 <acl_create_entry@plt+0x2aebc>
   30208:	ldr	r4, [pc, #108]	; 3027c <acl_create_entry@plt+0x2aff8>
   3020c:	add	r4, pc, r4
   30210:	b	301ac <acl_create_entry@plt+0x2af28>
   30214:	bl	4f6c <__stack_chk_fail@plt>
   30218:	mov	r4, r0
   3021c:	mov	r0, r6
   30220:	bl	4b7c <free@plt>
   30224:	mov	r0, r4
   30228:	bl	51d0 <_Unwind_Resume@plt>
   3022c:	mov	r4, r0
   30230:	mov	r6, #0
   30234:	b	3021c <acl_create_entry@plt+0x2af98>
   30238:	mov	r4, r0
   3023c:	mov	r0, r7
   30240:	bl	4b7c <free@plt>
   30244:	mov	r0, r4
   30248:	bl	51d0 <_Unwind_Resume@plt>
   3024c:	mov	r4, r0
   30250:	mov	r7, #0
   30254:	b	3023c <acl_create_entry@plt+0x2afb8>
   30258:	andeq	sl, r3, r8, asr #23
   3025c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   30260:	andeq	sp, r1, r4, ror #9
   30264:			; <UNDEFINED> instruction: 0x0001d4b0
   30268:			; <UNDEFINED> instruction: 0x0001d4b4
   3026c:	andeq	sp, r1, r4, lsr #9
   30270:	andeq	sp, r1, r4, asr #8
   30274:	andeq	sp, r1, r8, asr #8
   30278:	andeq	sp, r1, r8, lsl r0
   3027c:	andeq	sp, r1, ip
   30280:	ldr	r3, [pc, #484]	; 3046c <acl_create_entry@plt+0x2b1e8>
   30284:	ldr	ip, [pc, #484]	; 30470 <acl_create_entry@plt+0x2b1ec>
   30288:	add	r3, pc, r3
   3028c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30290:	subs	r8, r0, #0
   30294:	ldr	r9, [r3, ip]
   30298:	sub	sp, sp, #116	; 0x74
   3029c:	mov	sl, r1
   302a0:	mov	fp, r2
   302a4:	ldr	r3, [r9]
   302a8:	str	r3, [sp, #108]	; 0x6c
   302ac:	beq	30420 <acl_create_entry@plt+0x2b19c>
   302b0:	cmp	r1, #0
   302b4:	beq	30400 <acl_create_entry@plt+0x2b17c>
   302b8:	bl	4810 <fileno@plt>
   302bc:	mov	r2, sp
   302c0:	mov	r1, r0
   302c4:	mov	r0, #3
   302c8:	bl	4b04 <__fxstat64@plt>
   302cc:	cmp	r0, #0
   302d0:	blt	303d4 <acl_create_entry@plt+0x2b150>
   302d4:	ldr	r3, [sp, #16]
   302d8:	and	r3, r3, #61440	; 0xf000
   302dc:	cmp	r3, #32768	; 0x8000
   302e0:	movne	r4, #2048	; 0x800
   302e4:	beq	3039c <acl_create_entry@plt+0x2b118>
   302e8:	mov	r7, #0
   302ec:	mov	r5, r7
   302f0:	b	30328 <acl_create_entry@plt+0x2b0a4>
   302f4:	add	r7, r6, r5
   302f8:	mov	r1, #1
   302fc:	rsb	r2, r5, r4
   30300:	mov	r3, r8
   30304:	mov	r0, r7
   30308:	bl	5158 <fread@plt>
   3030c:	cmp	r0, #0
   30310:	beq	30368 <acl_create_entry@plt+0x2b0e4>
   30314:	lsl	r4, r4, #1
   30318:	add	r5, r5, r0
   3031c:	cmp	r4, #4194304	; 0x400000
   30320:	bhi	30394 <acl_create_entry@plt+0x2b110>
   30324:	mov	r7, r6
   30328:	mov	r0, r7
   3032c:	add	r1, r4, #1
   30330:	bl	5194 <realloc@plt>
   30334:	subs	r6, r0, #0
   30338:	bne	302f4 <acl_create_entry@plt+0x2b070>
   3033c:	mov	r6, r7
   30340:	mvn	r4, #11
   30344:	mov	r0, r6
   30348:	bl	4b7c <free@plt>
   3034c:	ldr	r2, [sp, #108]	; 0x6c
   30350:	ldr	r3, [r9]
   30354:	mov	r0, r4
   30358:	cmp	r2, r3
   3035c:	bne	303fc <acl_create_entry@plt+0x2b178>
   30360:	add	sp, sp, #116	; 0x74
   30364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30368:	mov	r0, r8
   3036c:	bl	5188 <ferror@plt>
   30370:	subs	r4, r0, #0
   30374:	bne	303c4 <acl_create_entry@plt+0x2b140>
   30378:	cmp	fp, #0
   3037c:	strb	r4, [r7]
   30380:	str	r6, [sl]
   30384:	beq	303e8 <acl_create_entry@plt+0x2b164>
   30388:	str	r5, [fp]
   3038c:	mov	r6, r4
   30390:	b	30344 <acl_create_entry@plt+0x2b0c0>
   30394:	mvn	r4, #6
   30398:	b	30344 <acl_create_entry@plt+0x2b0c0>
   3039c:	ldrd	r4, [sp, #48]	; 0x30
   303a0:	mov	r6, #4194304	; 0x400000
   303a4:	mov	r7, #0
   303a8:	cmp	r6, r4
   303ac:	sbcs	r3, r7, r5
   303b0:	blt	303f0 <acl_create_entry@plt+0x2b16c>
   303b4:	cmp	r4, #1
   303b8:	sbcs	r3, r5, #0
   303bc:	movlt	r4, #2048	; 0x800
   303c0:	b	302e8 <acl_create_entry@plt+0x2b064>
   303c4:	bl	5248 <__errno_location@plt>
   303c8:	ldr	r4, [r0]
   303cc:	rsb	r4, r4, #0
   303d0:	b	30344 <acl_create_entry@plt+0x2b0c0>
   303d4:	bl	5248 <__errno_location@plt>
   303d8:	mov	r6, #0
   303dc:	ldr	r4, [r0]
   303e0:	rsb	r4, r4, #0
   303e4:	b	30344 <acl_create_entry@plt+0x2b0c0>
   303e8:	mov	r6, r4
   303ec:	b	30344 <acl_create_entry@plt+0x2b0c0>
   303f0:	mov	r6, #0
   303f4:	mvn	r4, #6
   303f8:	b	30344 <acl_create_entry@plt+0x2b0c0>
   303fc:	bl	4f6c <__stack_chk_fail@plt>
   30400:	ldr	r0, [pc, #108]	; 30474 <acl_create_entry@plt+0x2b1f0>
   30404:	mov	r2, #131	; 0x83
   30408:	ldr	r1, [pc, #104]	; 30478 <acl_create_entry@plt+0x2b1f4>
   3040c:	ldr	r3, [pc, #104]	; 3047c <acl_create_entry@plt+0x2b1f8>
   30410:	add	r0, pc, r0
   30414:	add	r1, pc, r1
   30418:	add	r3, pc, r3
   3041c:	bl	33308 <acl_create_entry@plt+0x2e084>
   30420:	ldr	r0, [pc, #88]	; 30480 <acl_create_entry@plt+0x2b1fc>
   30424:	mov	r2, #130	; 0x82
   30428:	ldr	r1, [pc, #84]	; 30484 <acl_create_entry@plt+0x2b200>
   3042c:	ldr	r3, [pc, #84]	; 30488 <acl_create_entry@plt+0x2b204>
   30430:	add	r0, pc, r0
   30434:	add	r1, pc, r1
   30438:	add	r3, pc, r3
   3043c:	bl	33308 <acl_create_entry@plt+0x2e084>
   30440:	mov	r4, r0
   30444:	mov	r0, r6
   30448:	bl	4b7c <free@plt>
   3044c:	mov	r0, r4
   30450:	bl	51d0 <_Unwind_Resume@plt>
   30454:	mov	r4, r0
   30458:	mov	r6, sl
   3045c:	b	30444 <acl_create_entry@plt+0x2b1c0>
   30460:	mov	r4, r0
   30464:	mov	r6, r8
   30468:	b	30444 <acl_create_entry@plt+0x2b1c0>
   3046c:	andeq	sl, r3, r8, ror r9
   30470:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   30474:			; <UNDEFINED> instruction: 0x0001d2b8
   30478:	andeq	sp, r1, ip, lsl #4
   3047c:	andeq	sp, r1, r0, lsl #6
   30480:	andeq	r4, r1, ip, ror #19
   30484:	andeq	sp, r1, ip, ror #3
   30488:	andeq	sp, r1, r0, ror #5
   3048c:	cmp	r0, #0
   30490:	push	{r4, r5, r6, lr}
   30494:	mov	r4, r1
   30498:	mov	r6, r2
   3049c:	beq	30510 <acl_create_entry@plt+0x2b28c>
   304a0:	cmp	r1, #0
   304a4:	beq	304f0 <acl_create_entry@plt+0x2b26c>
   304a8:	ldr	r1, [pc, #148]	; 30544 <acl_create_entry@plt+0x2b2c0>
   304ac:	add	r1, pc, r1
   304b0:	bl	4d44 <fopen64@plt>
   304b4:	subs	r5, r0, #0
   304b8:	beq	304dc <acl_create_entry@plt+0x2b258>
   304bc:	mov	r1, r4
   304c0:	mov	r2, r6
   304c4:	bl	30280 <acl_create_entry@plt+0x2affc>
   304c8:	mov	r4, r0
   304cc:	mov	r0, r5
   304d0:	bl	499c <fclose@plt>
   304d4:	mov	r0, r4
   304d8:	pop	{r4, r5, r6, pc}
   304dc:	bl	5248 <__errno_location@plt>
   304e0:	ldr	r4, [r0]
   304e4:	rsb	r4, r4, #0
   304e8:	mov	r0, r4
   304ec:	pop	{r4, r5, r6, pc}
   304f0:	ldr	r0, [pc, #80]	; 30548 <acl_create_entry@plt+0x2b2c4>
   304f4:	mov	r2, #192	; 0xc0
   304f8:	ldr	r1, [pc, #76]	; 3054c <acl_create_entry@plt+0x2b2c8>
   304fc:	ldr	r3, [pc, #76]	; 30550 <acl_create_entry@plt+0x2b2cc>
   30500:	add	r0, pc, r0
   30504:	add	r1, pc, r1
   30508:	add	r3, pc, r3
   3050c:	bl	33308 <acl_create_entry@plt+0x2e084>
   30510:	ldr	r0, [pc, #60]	; 30554 <acl_create_entry@plt+0x2b2d0>
   30514:	mov	r2, #191	; 0xbf
   30518:	ldr	r1, [pc, #56]	; 30558 <acl_create_entry@plt+0x2b2d4>
   3051c:	ldr	r3, [pc, #56]	; 3055c <acl_create_entry@plt+0x2b2d8>
   30520:	add	r0, pc, r0
   30524:	add	r1, pc, r1
   30528:	add	r3, pc, r3
   3052c:	bl	33308 <acl_create_entry@plt+0x2e084>
   30530:	mov	r4, r0
   30534:	mov	r0, r5
   30538:	bl	499c <fclose@plt>
   3053c:	mov	r0, r4
   30540:	bl	51d0 <_Unwind_Resume@plt>
   30544:	strdeq	ip, [r1], -r8
   30548:	andeq	sp, r1, r8, asr #3
   3054c:	andeq	sp, r1, ip, lsl r1
   30550:	andeq	sp, r1, ip, lsr r2
   30554:	andeq	r4, r1, r4, lsr #20
   30558:	strdeq	sp, [r1], -ip
   3055c:	andeq	sp, r1, ip, lsl r2
   30560:	ldr	ip, [pc, #1512]	; 30b50 <acl_create_entry@plt+0x2b8cc>
   30564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30568:	add	ip, pc, ip
   3056c:	sub	sp, sp, #84	; 0x54
   30570:	ldr	lr, [pc, #1500]	; 30b54 <acl_create_entry@plt+0x2b8d0>
   30574:	subs	r8, r2, #0
   30578:	mov	r2, #0
   3057c:	str	r3, [sp, #20]
   30580:	mov	r3, ip
   30584:	ldr	ip, [sp, #120]	; 0x78
   30588:	str	r1, [sp, #16]
   3058c:	str	ip, [sp, #24]
   30590:	ldr	lr, [r3, lr]
   30594:	ldr	r3, [sp, #124]	; 0x7c
   30598:	str	r2, [sp, #56]	; 0x38
   3059c:	str	lr, [sp, #36]	; 0x24
   305a0:	str	r3, [sp, #28]
   305a4:	ldr	r3, [lr]
   305a8:	str	r2, [sp, #60]	; 0x3c
   305ac:	str	r2, [sp, #64]	; 0x40
   305b0:	str	r3, [sp, #76]	; 0x4c
   305b4:	str	r2, [sp, #68]	; 0x44
   305b8:	str	r2, [sp, #72]	; 0x48
   305bc:	beq	30b2c <acl_create_entry@plt+0x2b8a8>
   305c0:	cmp	r0, #0
   305c4:	beq	30ad8 <acl_create_entry@plt+0x2b854>
   305c8:	add	r1, sp, #56	; 0x38
   305cc:	bl	30280 <acl_create_entry@plt+0x2affc>
   305d0:	cmp	r0, #0
   305d4:	blt	30b08 <acl_create_entry@plt+0x2b884>
   305d8:	ldr	r6, [sp, #56]	; 0x38
   305dc:	ldrb	r4, [r6]
   305e0:	cmp	r4, #0
   305e4:	beq	30700 <acl_create_entry@plt+0x2b47c>
   305e8:	ldr	r1, [pc, #1384]	; 30b58 <acl_create_entry@plt+0x2b8d4>
   305ec:	mov	r5, #0
   305f0:	ldr	r2, [pc, #1380]	; 30b5c <acl_create_entry@plt+0x2b8d8>
   305f4:	mov	r7, r5
   305f8:	add	r1, pc, r1
   305fc:	ldr	r3, [pc, #1372]	; 30b60 <acl_create_entry@plt+0x2b8dc>
   30600:	str	r1, [sp, #40]	; 0x28
   30604:	mov	sl, r5
   30608:	ldr	ip, [pc, #1364]	; 30b64 <acl_create_entry@plt+0x2b8e0>
   3060c:	mov	r9, #1
   30610:	ldr	r1, [pc, #1360]	; 30b68 <acl_create_entry@plt+0x2b8e4>
   30614:	add	r2, pc, r2
   30618:	mvn	fp, #0
   3061c:	add	r3, pc, r3
   30620:	add	ip, pc, ip
   30624:	add	r1, pc, r1
   30628:	str	r2, [sp, #48]	; 0x30
   3062c:	str	r3, [sp, #44]	; 0x2c
   30630:	str	ip, [sp, #32]
   30634:	str	r1, [sp, #52]	; 0x34
   30638:	str	fp, [sp, #12]
   3063c:	cmp	r5, #10
   30640:	addls	pc, pc, r5, lsl #2
   30644:	b	3068c <acl_create_entry@plt+0x2b408>
   30648:	b	30674 <acl_create_entry@plt+0x2b3f0>
   3064c:	b	307c4 <acl_create_entry@plt+0x2b540>
   30650:	b	30888 <acl_create_entry@plt+0x2b604>
   30654:	b	307e8 <acl_create_entry@plt+0x2b564>
   30658:	b	308bc <acl_create_entry@plt+0x2b638>
   3065c:	b	307ac <acl_create_entry@plt+0x2b528>
   30660:	b	30774 <acl_create_entry@plt+0x2b4f0>
   30664:	b	3075c <acl_create_entry@plt+0x2b4d8>
   30668:	b	30790 <acl_create_entry@plt+0x2b50c>
   3066c:	b	30734 <acl_create_entry@plt+0x2b4b0>
   30670:	b	30688 <acl_create_entry@plt+0x2b404>
   30674:	ldr	r0, [sp, #32]
   30678:	mov	r1, r4
   3067c:	bl	49e4 <strchr@plt>
   30680:	cmp	r0, #0
   30684:	beq	30a48 <acl_create_entry@plt+0x2b7c4>
   30688:	mov	r5, #9
   3068c:	ldrb	r4, [r6, #1]!
   30690:	cmp	r4, #0
   30694:	bne	3063c <acl_create_entry@plt+0x2b3b8>
   30698:	sub	r3, r5, #2
   3069c:	cmp	r3, #6
   306a0:	bhi	30700 <acl_create_entry@plt+0x2b47c>
   306a4:	ldr	r3, [sp, #60]	; 0x3c
   306a8:	strb	r4, [r3, sl]
   306ac:	ldr	r3, [sp, #72]	; 0x48
   306b0:	cmp	r3, #0
   306b4:	strbne	r4, [r3, r7]
   306b8:	cmp	r5, #3
   306bc:	beq	30aec <acl_create_entry@plt+0x2b868>
   306c0:	cmn	fp, #1
   306c4:	ldr	ip, [sp, #24]
   306c8:	ldr	r0, [sp, #16]
   306cc:	mov	r1, r9
   306d0:	ldrne	r3, [sp, #60]	; 0x3c
   306d4:	movne	r2, #0
   306d8:	strbne	r2, [r3, fp]
   306dc:	str	ip, [sp]
   306e0:	ldr	ip, [sp, #28]
   306e4:	ldr	r2, [sp, #60]	; 0x3c
   306e8:	ldr	r3, [sp, #72]	; 0x48
   306ec:	str	ip, [sp, #4]
   306f0:	ldr	ip, [sp, #20]
   306f4:	blx	ip
   306f8:	subs	r3, r0, #0
   306fc:	blt	30a94 <acl_create_entry@plt+0x2b810>
   30700:	mov	r4, #0
   30704:	ldr	r0, [sp, #60]	; 0x3c
   30708:	bl	4b7c <free@plt>
   3070c:	ldr	r0, [sp, #56]	; 0x38
   30710:	bl	4b7c <free@plt>
   30714:	ldr	r1, [sp, #36]	; 0x24
   30718:	ldr	r2, [sp, #76]	; 0x4c
   3071c:	mov	r0, r4
   30720:	ldr	r3, [r1]
   30724:	cmp	r2, r3
   30728:	bne	30b4c <acl_create_entry@plt+0x2b8c8>
   3072c:	add	sp, sp, #84	; 0x54
   30730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30734:	cmp	r4, #92	; 0x5c
   30738:	moveq	r5, #10
   3073c:	beq	3068c <acl_create_entry@plt+0x2b408>
   30740:	mov	r1, r4
   30744:	mov	r0, r8
   30748:	bl	49e4 <strchr@plt>
   3074c:	cmp	r0, #0
   30750:	addne	r9, r9, #1
   30754:	movne	r5, #0
   30758:	b	3068c <acl_create_entry@plt+0x2b408>
   3075c:	cmp	r4, #34	; 0x22
   30760:	beq	3095c <acl_create_entry@plt+0x2b6d8>
   30764:	cmp	r4, #92	; 0x5c
   30768:	bne	30930 <acl_create_entry@plt+0x2b6ac>
   3076c:	mov	r5, #8
   30770:	b	3068c <acl_create_entry@plt+0x2b408>
   30774:	mov	r0, r8
   30778:	mov	r1, r4
   3077c:	bl	49e4 <strchr@plt>
   30780:	cmp	r0, #0
   30784:	beq	309e8 <acl_create_entry@plt+0x2b764>
   30788:	mov	r5, #5
   3078c:	b	3068c <acl_create_entry@plt+0x2b408>
   30790:	mov	r0, r8
   30794:	mov	r1, r4
   30798:	bl	49e4 <strchr@plt>
   3079c:	cmp	r0, #0
   307a0:	beq	30a18 <acl_create_entry@plt+0x2b794>
   307a4:	mov	r5, #7
   307a8:	b	3068c <acl_create_entry@plt+0x2b408>
   307ac:	cmp	r4, #39	; 0x27
   307b0:	beq	3095c <acl_create_entry@plt+0x2b6d8>
   307b4:	cmp	r4, #92	; 0x5c
   307b8:	bne	30930 <acl_create_entry@plt+0x2b6ac>
   307bc:	mov	r5, #6
   307c0:	b	3068c <acl_create_entry@plt+0x2b408>
   307c4:	mov	r0, r8
   307c8:	mov	r1, r4
   307cc:	bl	49e4 <strchr@plt>
   307d0:	cmp	r0, #0
   307d4:	beq	30964 <acl_create_entry@plt+0x2b6e0>
   307d8:	mov	r5, #0
   307dc:	add	r9, r9, #1
   307e0:	mov	sl, r5
   307e4:	b	3068c <acl_create_entry@plt+0x2b408>
   307e8:	mov	r0, r8
   307ec:	mov	r1, r4
   307f0:	bl	49e4 <strchr@plt>
   307f4:	cmp	r0, #0
   307f8:	beq	30904 <acl_create_entry@plt+0x2b680>
   307fc:	ldr	r3, [sp, #60]	; 0x3c
   30800:	mov	r2, #0
   30804:	ldr	r1, [sp, #12]
   30808:	add	r9, r9, #1
   3080c:	strb	r2, [r3, sl]
   30810:	ldr	r3, [sp, #72]	; 0x48
   30814:	cmp	r3, r2
   30818:	strbne	r2, [r3, r7]
   3081c:	cmn	r1, #1
   30820:	ldrne	r3, [sp, #72]	; 0x48
   30824:	movne	r2, #0
   30828:	strbne	r2, [r3, r1]
   3082c:	cmn	fp, #1
   30830:	mov	r1, r9
   30834:	ldrne	r3, [sp, #60]	; 0x3c
   30838:	movne	r2, #0
   3083c:	strbne	r2, [r3, fp]
   30840:	ldr	ip, [sp, #24]
   30844:	ldr	r2, [sp, #60]	; 0x3c
   30848:	ldr	r0, [sp, #16]
   3084c:	str	ip, [sp]
   30850:	ldr	ip, [sp, #28]
   30854:	ldr	r3, [sp, #72]	; 0x48
   30858:	str	ip, [sp, #4]
   3085c:	ldr	ip, [sp, #20]
   30860:	blx	ip
   30864:	subs	r3, r0, #0
   30868:	blt	30a94 <acl_create_entry@plt+0x2b810>
   3086c:	mov	r3, #0
   30870:	str	r3, [sp, #72]	; 0x48
   30874:	mov	r5, r3
   30878:	str	r3, [sp, #68]	; 0x44
   3087c:	mov	r7, r3
   30880:	mov	sl, r3
   30884:	b	3068c <acl_create_entry@plt+0x2b408>
   30888:	mov	r0, r8
   3088c:	mov	r1, r4
   30890:	bl	49e4 <strchr@plt>
   30894:	cmp	r0, #0
   30898:	beq	309b8 <acl_create_entry@plt+0x2b734>
   3089c:	ldr	r3, [sp, #60]	; 0x3c
   308a0:	mov	r2, #0
   308a4:	add	r9, r9, #1
   308a8:	strb	r2, [r3, sl]
   308ac:	ldr	r3, [sp, #72]	; 0x48
   308b0:	cmp	r3, r2
   308b4:	strbne	r2, [r3, r7]
   308b8:	b	3082c <acl_create_entry@plt+0x2b5a8>
   308bc:	mov	r0, r8
   308c0:	mov	r1, r4
   308c4:	bl	49e4 <strchr@plt>
   308c8:	cmp	r0, #0
   308cc:	movne	r5, #3
   308d0:	bne	3068c <acl_create_entry@plt+0x2b408>
   308d4:	add	r0, sp, #72	; 0x48
   308d8:	add	r1, sp, #68	; 0x44
   308dc:	add	r2, r7, #2
   308e0:	mov	r3, #1
   308e4:	bl	3b588 <acl_create_entry@plt+0x36304>
   308e8:	cmp	r0, #0
   308ec:	beq	30a90 <acl_create_entry@plt+0x2b80c>
   308f0:	ldr	r3, [sp, #72]	; 0x48
   308f4:	mov	r5, #3
   308f8:	strb	r4, [r3, r7]
   308fc:	add	r7, r7, #1
   30900:	b	3068c <acl_create_entry@plt+0x2b408>
   30904:	cmp	r4, #92	; 0x5c
   30908:	beq	30aa4 <acl_create_entry@plt+0x2b820>
   3090c:	ldr	r0, [sp, #40]	; 0x28
   30910:	mov	r1, r4
   30914:	bl	49e4 <strchr@plt>
   30918:	cmp	r0, #0
   3091c:	beq	30acc <acl_create_entry@plt+0x2b848>
   30920:	ldr	r1, [sp, #12]
   30924:	cmn	r1, #1
   30928:	moveq	r1, r7
   3092c:	str	r1, [sp, #12]
   30930:	add	r0, sp, #72	; 0x48
   30934:	add	r1, sp, #68	; 0x44
   30938:	add	r2, r7, #2
   3093c:	mov	r3, #1
   30940:	bl	3b588 <acl_create_entry@plt+0x36304>
   30944:	cmp	r0, #0
   30948:	beq	30a90 <acl_create_entry@plt+0x2b80c>
   3094c:	ldr	r3, [sp, #72]	; 0x48
   30950:	strb	r4, [r3, r7]
   30954:	add	r7, r7, #1
   30958:	b	3068c <acl_create_entry@plt+0x2b408>
   3095c:	mov	r5, #2
   30960:	b	3068c <acl_create_entry@plt+0x2b408>
   30964:	cmp	r4, #61	; 0x3d
   30968:	beq	30ab4 <acl_create_entry@plt+0x2b830>
   3096c:	ldr	r0, [sp, #44]	; 0x2c
   30970:	mov	r1, r4
   30974:	bl	49e4 <strchr@plt>
   30978:	cmp	r0, #0
   3097c:	mvneq	fp, #0
   30980:	beq	3098c <acl_create_entry@plt+0x2b708>
   30984:	cmn	fp, #1
   30988:	moveq	fp, sl
   3098c:	add	r0, sp, #60	; 0x3c
   30990:	add	r1, sp, #64	; 0x40
   30994:	add	r2, sl, #2
   30998:	mov	r3, #1
   3099c:	bl	3b588 <acl_create_entry@plt+0x36304>
   309a0:	cmp	r0, #0
   309a4:	beq	30a90 <acl_create_entry@plt+0x2b80c>
   309a8:	ldr	r3, [sp, #60]	; 0x3c
   309ac:	strb	r4, [r3, sl]
   309b0:	add	sl, sl, #1
   309b4:	b	3068c <acl_create_entry@plt+0x2b408>
   309b8:	cmp	r4, #39	; 0x27
   309bc:	beq	30788 <acl_create_entry@plt+0x2b504>
   309c0:	cmp	r4, #34	; 0x22
   309c4:	beq	307a4 <acl_create_entry@plt+0x2b520>
   309c8:	cmp	r4, #92	; 0x5c
   309cc:	beq	30ac4 <acl_create_entry@plt+0x2b840>
   309d0:	ldr	r0, [sp, #48]	; 0x30
   309d4:	mov	r1, r4
   309d8:	bl	49e4 <strchr@plt>
   309dc:	cmp	r0, #0
   309e0:	bne	3068c <acl_create_entry@plt+0x2b408>
   309e4:	b	308d4 <acl_create_entry@plt+0x2b650>
   309e8:	add	r0, sp, #72	; 0x48
   309ec:	add	r1, sp, #68	; 0x44
   309f0:	add	r2, r7, #2
   309f4:	mov	r3, #1
   309f8:	bl	3b588 <acl_create_entry@plt+0x36304>
   309fc:	cmp	r0, #0
   30a00:	beq	30a90 <acl_create_entry@plt+0x2b80c>
   30a04:	ldr	r3, [sp, #72]	; 0x48
   30a08:	mov	r5, #5
   30a0c:	strb	r4, [r3, r7]
   30a10:	add	r7, r7, #1
   30a14:	b	3068c <acl_create_entry@plt+0x2b408>
   30a18:	add	r0, sp, #72	; 0x48
   30a1c:	add	r1, sp, #68	; 0x44
   30a20:	add	r2, r7, #2
   30a24:	mov	r3, #1
   30a28:	bl	3b588 <acl_create_entry@plt+0x36304>
   30a2c:	cmp	r0, #0
   30a30:	beq	30a90 <acl_create_entry@plt+0x2b80c>
   30a34:	ldr	r3, [sp, #72]	; 0x48
   30a38:	mov	r5, #7
   30a3c:	strb	r4, [r3, r7]
   30a40:	add	r7, r7, #1
   30a44:	b	3068c <acl_create_entry@plt+0x2b408>
   30a48:	ldr	r0, [sp, #52]	; 0x34
   30a4c:	mov	r1, r4
   30a50:	bl	49e4 <strchr@plt>
   30a54:	cmp	r0, #0
   30a58:	bne	3068c <acl_create_entry@plt+0x2b408>
   30a5c:	add	r0, sp, #60	; 0x3c
   30a60:	add	r1, sp, #64	; 0x40
   30a64:	add	r2, sl, #2
   30a68:	mov	r3, #1
   30a6c:	bl	3b588 <acl_create_entry@plt+0x36304>
   30a70:	cmp	r0, #0
   30a74:	beq	30a90 <acl_create_entry@plt+0x2b80c>
   30a78:	ldr	r3, [sp, #60]	; 0x3c
   30a7c:	mov	r5, #1
   30a80:	mvn	fp, #0
   30a84:	strb	r4, [r3, sl]
   30a88:	add	sl, sl, r5
   30a8c:	b	3068c <acl_create_entry@plt+0x2b408>
   30a90:	mvn	r3, #11
   30a94:	ldr	r0, [sp, #72]	; 0x48
   30a98:	mov	r4, r3
   30a9c:	bl	4b7c <free@plt>
   30aa0:	b	30704 <acl_create_entry@plt+0x2b480>
   30aa4:	mvn	r1, #0
   30aa8:	mov	r5, #4
   30aac:	str	r1, [sp, #12]
   30ab0:	b	3068c <acl_create_entry@plt+0x2b408>
   30ab4:	mvn	ip, #0
   30ab8:	mov	r5, #2
   30abc:	str	ip, [sp, #12]
   30ac0:	b	3068c <acl_create_entry@plt+0x2b408>
   30ac4:	mov	r5, #4
   30ac8:	b	3068c <acl_create_entry@plt+0x2b408>
   30acc:	mvn	r3, #0
   30ad0:	str	r3, [sp, #12]
   30ad4:	b	30930 <acl_create_entry@plt+0x2b6ac>
   30ad8:	mov	r2, r0
   30adc:	add	r1, sp, #56	; 0x38
   30ae0:	ldr	r0, [sp, #16]
   30ae4:	bl	3048c <acl_create_entry@plt+0x2b208>
   30ae8:	b	305d0 <acl_create_entry@plt+0x2b34c>
   30aec:	ldr	r2, [sp, #12]
   30af0:	cmn	r2, #1
   30af4:	ldrne	r3, [sp, #72]	; 0x48
   30af8:	movne	r2, #0
   30afc:	ldrne	ip, [sp, #12]
   30b00:	strbne	r2, [r3, ip]
   30b04:	b	306c0 <acl_create_entry@plt+0x2b43c>
   30b08:	mov	r4, r0
   30b0c:	b	30704 <acl_create_entry@plt+0x2b480>
   30b10:	mov	r4, r0
   30b14:	ldr	r0, [sp, #60]	; 0x3c
   30b18:	bl	4b7c <free@plt>
   30b1c:	ldr	r0, [sp, #56]	; 0x38
   30b20:	bl	4b7c <free@plt>
   30b24:	mov	r0, r4
   30b28:	bl	51d0 <_Unwind_Resume@plt>
   30b2c:	ldr	r0, [pc, #56]	; 30b6c <acl_create_entry@plt+0x2b8e8>
   30b30:	mov	r2, #230	; 0xe6
   30b34:	ldr	r1, [pc, #52]	; 30b70 <acl_create_entry@plt+0x2b8ec>
   30b38:	ldr	r3, [pc, #52]	; 30b74 <acl_create_entry@plt+0x2b8f0>
   30b3c:	add	r0, pc, r0
   30b40:	add	r1, pc, r1
   30b44:	add	r3, pc, r3
   30b48:	bl	33308 <acl_create_entry@plt+0x2e084>
   30b4c:	bl	4f6c <__stack_chk_fail@plt>
   30b50:	muleq	r3, r8, r6
   30b54:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   30b58:	ldrdeq	r7, [r1], -r0
   30b5c:			; <UNDEFINED> instruction: 0x000179b4
   30b60:	andeq	r7, r1, ip, lsr #19
   30b64:	strheq	sp, [r1], -ip
   30b68:	andeq	r7, r1, r4, lsr #19
   30b6c:	muleq	r1, r8, fp
   30b70:	andeq	ip, r1, r0, ror #21
   30b74:	andeq	ip, r1, r8, ror #23
   30b78:	push	{r1, r2, r3}
   30b7c:	mov	r1, r0
   30b80:	ldr	r3, [pc, #140]	; 30c14 <acl_create_entry@plt+0x2b990>
   30b84:	mov	r0, #0
   30b88:	ldr	ip, [pc, #136]	; 30c18 <acl_create_entry@plt+0x2b994>
   30b8c:	add	r3, pc, r3
   30b90:	push	{r4, lr}
   30b94:	sub	sp, sp, #28
   30b98:	ldr	r4, [r3, ip]
   30b9c:	ldr	r2, [sp, #36]	; 0x24
   30ba0:	str	r0, [sp, #16]
   30ba4:	ldr	r3, [r4]
   30ba8:	cmp	r2, r0
   30bac:	str	r3, [sp, #20]
   30bb0:	beq	30c04 <acl_create_entry@plt+0x2b980>
   30bb4:	add	r3, sp, #24
   30bb8:	add	r0, sp, #40	; 0x28
   30bbc:	str	r0, [r3, #-12]!
   30bc0:	add	r0, sp, #16
   30bc4:	str	r3, [sp]
   30bc8:	ldr	r3, [pc, #76]	; 30c1c <acl_create_entry@plt+0x2b998>
   30bcc:	str	r0, [sp, #4]
   30bd0:	mov	r0, #0
   30bd4:	add	r3, pc, r3
   30bd8:	bl	30560 <acl_create_entry@plt+0x2b2dc>
   30bdc:	ldr	r2, [sp, #20]
   30be0:	ldr	r3, [r4]
   30be4:	cmp	r0, #0
   30be8:	ldrge	r0, [sp, #16]
   30bec:	cmp	r2, r3
   30bf0:	bne	30c10 <acl_create_entry@plt+0x2b98c>
   30bf4:	add	sp, sp, #28
   30bf8:	pop	{r4, lr}
   30bfc:	add	sp, sp, #12
   30c00:	bx	lr
   30c04:	ldr	r2, [pc, #20]	; 30c20 <acl_create_entry@plt+0x2b99c>
   30c08:	add	r2, pc, r2
   30c0c:	b	30bb4 <acl_create_entry@plt+0x2b930>
   30c10:	bl	4f6c <__stack_chk_fail@plt>
   30c14:	andeq	sl, r3, r4, ror r0
   30c18:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   30c1c:			; <UNDEFINED> instruction: 0xfffff44c
   30c20:	muleq	r1, ip, r7
   30c24:	ldr	r3, [pc, #512]	; 30e2c <acl_create_entry@plt+0x2bba8>
   30c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30c2c:	add	r3, pc, r3
   30c30:	subs	r6, r0, #0
   30c34:	ldr	r0, [pc, #500]	; 30e30 <acl_create_entry@plt+0x2bbac>
   30c38:	mov	r8, r2
   30c3c:	mov	r2, r3
   30c40:	sub	sp, sp, #36	; 0x24
   30c44:	mov	r3, #0
   30c48:	ldr	r0, [r2, r0]
   30c4c:	mov	r9, r1
   30c50:	str	r3, [sp, #20]
   30c54:	str	r3, [sp, #24]
   30c58:	ldr	r3, [r0]
   30c5c:	str	r0, [sp, #12]
   30c60:	str	r3, [sp, #28]
   30c64:	beq	30df8 <acl_create_entry@plt+0x2bb74>
   30c68:	cmp	r8, #0
   30c6c:	beq	30c94 <acl_create_entry@plt+0x2ba10>
   30c70:	mov	r2, #1
   30c74:	add	r0, sp, #20
   30c78:	mov	r3, r2
   30c7c:	add	r1, sp, #24
   30c80:	bl	3b588 <acl_create_entry@plt+0x36304>
   30c84:	cmp	r0, #0
   30c88:	ldreq	r0, [sp, #20]
   30c8c:	mvneq	r7, #11
   30c90:	beq	30d5c <acl_create_entry@plt+0x2bad8>
   30c94:	mov	r0, r6
   30c98:	bl	4ccc <flockfile@plt>
   30c9c:	cmp	r9, #0
   30ca0:	beq	30d80 <acl_create_entry@plt+0x2bafc>
   30ca4:	add	r2, sp, #20
   30ca8:	add	r3, sp, #24
   30cac:	str	r2, [sp, #4]
   30cb0:	mov	r5, #0
   30cb4:	str	r3, [sp, #8]
   30cb8:	bl	5248 <__errno_location@plt>
   30cbc:	mov	fp, r5
   30cc0:	mov	sl, r0
   30cc4:	b	30d08 <acl_create_entry@plt+0x2ba84>
   30cc8:	cmp	r4, #0
   30ccc:	beq	30d34 <acl_create_entry@plt+0x2bab0>
   30cd0:	cmp	r8, #0
   30cd4:	beq	30cfc <acl_create_entry@plt+0x2ba78>
   30cd8:	add	r0, sp, #20
   30cdc:	add	r1, sp, #24
   30ce0:	add	r2, r5, #2
   30ce4:	mov	r3, #1
   30ce8:	bl	3b588 <acl_create_entry@plt+0x36304>
   30cec:	cmp	r0, #0
   30cf0:	beq	30d94 <acl_create_entry@plt+0x2bb10>
   30cf4:	ldr	r3, [sp, #20]
   30cf8:	strb	r4, [r3, r5]
   30cfc:	cmp	r7, r9
   30d00:	beq	30d80 <acl_create_entry@plt+0x2bafc>
   30d04:	mov	r5, r7
   30d08:	str	fp, [sl]
   30d0c:	ldr	r3, [r6, #4]
   30d10:	ldr	r2, [r6, #8]
   30d14:	cmp	r3, r2
   30d18:	bcs	30d9c <acl_create_entry@plt+0x2bb18>
   30d1c:	add	r2, r3, #1
   30d20:	str	r2, [r6, #4]
   30d24:	ldrb	r4, [r3]
   30d28:	cmp	r4, #10
   30d2c:	add	r7, r5, #1
   30d30:	bne	30cc8 <acl_create_entry@plt+0x2ba44>
   30d34:	mov	r0, r6
   30d38:	bl	4b40 <funlockfile@plt>
   30d3c:	cmp	r8, #0
   30d40:	beq	30d8c <acl_create_entry@plt+0x2bb08>
   30d44:	ldr	r2, [sp, #20]
   30d48:	mov	r3, #0
   30d4c:	mov	r0, r3
   30d50:	strb	r3, [r2, r5]
   30d54:	ldr	r3, [sp, #20]
   30d58:	str	r3, [r8]
   30d5c:	bl	4b7c <free@plt>
   30d60:	ldr	r1, [sp, #12]
   30d64:	ldr	r2, [sp, #28]
   30d68:	mov	r0, r7
   30d6c:	ldr	r3, [r1]
   30d70:	cmp	r2, r3
   30d74:	bne	30e28 <acl_create_entry@plt+0x2bba4>
   30d78:	add	sp, sp, #36	; 0x24
   30d7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30d80:	mvn	r7, #104	; 0x68
   30d84:	mov	r0, r6
   30d88:	bl	4b40 <funlockfile@plt>
   30d8c:	ldr	r0, [sp, #20]
   30d90:	b	30d5c <acl_create_entry@plt+0x2bad8>
   30d94:	mvn	r7, #11
   30d98:	b	30d84 <acl_create_entry@plt+0x2bb00>
   30d9c:	mov	r0, r6
   30da0:	bl	4a44 <__uflow@plt>
   30da4:	cmn	r0, #1
   30da8:	bne	30ddc <acl_create_entry@plt+0x2bb58>
   30dac:	ldr	r3, [r6]
   30db0:	tst	r3, #32
   30db4:	beq	30dd4 <acl_create_entry@plt+0x2bb50>
   30db8:	cmp	r5, #0
   30dbc:	bne	30dd4 <acl_create_entry@plt+0x2bb50>
   30dc0:	ldr	r7, [sl]
   30dc4:	cmp	r7, #0
   30dc8:	rsbgt	r7, r7, #0
   30dcc:	mvnle	r7, #4
   30dd0:	b	30d84 <acl_create_entry@plt+0x2bb00>
   30dd4:	mov	r7, r5
   30dd8:	b	30d34 <acl_create_entry@plt+0x2bab0>
   30ddc:	mov	r4, r0
   30de0:	b	30d28 <acl_create_entry@plt+0x2baa4>
   30de4:	mov	r4, r0
   30de8:	ldr	r0, [sp, #20]
   30dec:	bl	4b7c <free@plt>
   30df0:	mov	r0, r4
   30df4:	bl	51d0 <_Unwind_Resume@plt>
   30df8:	ldr	r0, [pc, #52]	; 30e34 <acl_create_entry@plt+0x2bbb0>
   30dfc:	movw	r2, #815	; 0x32f
   30e00:	ldr	r1, [pc, #48]	; 30e38 <acl_create_entry@plt+0x2bbb4>
   30e04:	ldr	r3, [pc, #48]	; 30e3c <acl_create_entry@plt+0x2bbb8>
   30e08:	add	r0, pc, r0
   30e0c:	add	r1, pc, r1
   30e10:	add	r3, pc, r3
   30e14:	bl	33308 <acl_create_entry@plt+0x2e084>
   30e18:	mov	r4, r0
   30e1c:	mov	r0, r6
   30e20:	bl	4b40 <funlockfile@plt>
   30e24:	b	30de8 <acl_create_entry@plt+0x2bb64>
   30e28:	bl	4f6c <__stack_chk_fail@plt>
   30e2c:	ldrdeq	r9, [r3], -r4
   30e30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   30e34:	andeq	r4, r1, r4, lsl r0
   30e38:	andeq	ip, r1, r4, lsl r8
   30e3c:	andeq	ip, r1, r4, asr #18
   30e40:	cmp	r0, #0
   30e44:	push	{r3, r4, r5, lr}
   30e48:	mov	r4, r1
   30e4c:	beq	30ec0 <acl_create_entry@plt+0x2bc3c>
   30e50:	cmp	r1, #0
   30e54:	beq	30ea0 <acl_create_entry@plt+0x2bc1c>
   30e58:	ldr	r1, [pc, #148]	; 30ef4 <acl_create_entry@plt+0x2bc70>
   30e5c:	add	r1, pc, r1
   30e60:	bl	4d44 <fopen64@plt>
   30e64:	subs	r5, r0, #0
   30e68:	beq	30e8c <acl_create_entry@plt+0x2bc08>
   30e6c:	mov	r2, r4
   30e70:	mov	r1, #1048576	; 0x100000
   30e74:	bl	30c24 <acl_create_entry@plt+0x2b9a0>
   30e78:	and	r4, r0, r0, asr #31
   30e7c:	mov	r0, r5
   30e80:	bl	499c <fclose@plt>
   30e84:	mov	r0, r4
   30e88:	pop	{r3, r4, r5, pc}
   30e8c:	bl	5248 <__errno_location@plt>
   30e90:	ldr	r4, [r0]
   30e94:	rsb	r4, r4, #0
   30e98:	mov	r0, r4
   30e9c:	pop	{r3, r4, r5, pc}
   30ea0:	ldr	r0, [pc, #80]	; 30ef8 <acl_create_entry@plt+0x2bc74>
   30ea4:	mov	r2, #115	; 0x73
   30ea8:	ldr	r1, [pc, #76]	; 30efc <acl_create_entry@plt+0x2bc78>
   30eac:	ldr	r3, [pc, #76]	; 30f00 <acl_create_entry@plt+0x2bc7c>
   30eb0:	add	r0, pc, r0
   30eb4:	add	r1, pc, r1
   30eb8:	add	r3, pc, r3
   30ebc:	bl	33308 <acl_create_entry@plt+0x2e084>
   30ec0:	ldr	r0, [pc, #60]	; 30f04 <acl_create_entry@plt+0x2bc80>
   30ec4:	mov	r2, #114	; 0x72
   30ec8:	ldr	r1, [pc, #56]	; 30f08 <acl_create_entry@plt+0x2bc84>
   30ecc:	ldr	r3, [pc, #56]	; 30f0c <acl_create_entry@plt+0x2bc88>
   30ed0:	add	r0, pc, r0
   30ed4:	add	r1, pc, r1
   30ed8:	add	r3, pc, r3
   30edc:	bl	33308 <acl_create_entry@plt+0x2e084>
   30ee0:	mov	r4, r0
   30ee4:	mov	r0, r5
   30ee8:	bl	499c <fclose@plt>
   30eec:	mov	r0, r4
   30ef0:	bl	51d0 <_Unwind_Resume@plt>
   30ef4:	andeq	fp, r1, r8, asr #14
   30ef8:	andeq	r4, r1, r8, lsr #5
   30efc:	andeq	ip, r1, ip, ror #14
   30f00:	andeq	ip, r1, r0, asr #14
   30f04:	andeq	r4, r1, r4, ror r0
   30f08:	andeq	ip, r1, ip, asr #14
   30f0c:	andeq	ip, r1, r0, lsr #14
   30f10:	cmp	r0, r1
   30f14:	bcc	30f24 <acl_create_entry@plt+0x2bca0>
   30f18:	movls	r0, #0
   30f1c:	movhi	r0, #1
   30f20:	bx	lr
   30f24:	mvn	r0, #0
   30f28:	bx	lr
   30f2c:	push	{r4, lr}
   30f30:	mov	r4, r0
   30f34:	ldrb	r2, [r0, #39]	; 0x27
   30f38:	ldr	r3, [r0]
   30f3c:	tst	r2, #4
   30f40:	addne	r2, r0, #8
   30f44:	ldr	r3, [r3]
   30f48:	ldreq	r2, [pc, #64]	; 30f90 <acl_create_entry@plt+0x2bd0c>
   30f4c:	addeq	r2, pc, r2
   30f50:	mov	r0, r1
   30f54:	mov	r1, r2
   30f58:	blx	r3
   30f5c:	ldrb	r3, [r4, #39]	; 0x27
   30f60:	tst	r3, #4
   30f64:	bne	30f88 <acl_create_entry@plt+0x2bd04>
   30f68:	ldr	r2, [pc, #36]	; 30f94 <acl_create_entry@plt+0x2bd10>
   30f6c:	and	r3, r3, #3
   30f70:	add	r2, pc, r2
   30f74:	add	r3, r2, r3, lsl #4
   30f78:	ldr	r1, [r3, #12]
   30f7c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   30f80:	mov	r0, r1
   30f84:	pop	{r4, pc}
   30f88:	ldr	r1, [r4, #28]
   30f8c:	b	30f7c <acl_create_entry@plt+0x2bcf8>
   30f90:	andeq	sl, r3, r0, asr r1
   30f94:	andeq	r9, r3, r8, lsl fp
   30f98:	push	{r4, r5, r6}
   30f9c:	ldrb	r3, [r0, #39]	; 0x27
   30fa0:	ubfx	r2, r3, #2, #1
   30fa4:	and	r3, r3, #3
   30fa8:	cmp	r2, #0
   30fac:	beq	31010 <acl_create_entry@plt+0x2bd8c>
   30fb0:	ldr	ip, [pc, #132]	; 3103c <acl_create_entry@plt+0x2bdb8>
   30fb4:	lsl	r3, r3, #4
   30fb8:	ldr	r5, [r0, #4]
   30fbc:	add	ip, pc, ip
   30fc0:	ldr	r6, [r0, #28]
   30fc4:	add	ip, ip, r3
   30fc8:	ldr	ip, [ip, #4]
   30fcc:	ldr	r4, [pc, #108]	; 31040 <acl_create_entry@plt+0x2bdbc>
   30fd0:	mla	ip, r6, ip, r5
   30fd4:	add	r4, pc, r4
   30fd8:	add	r4, r4, r3
   30fdc:	b	30ff0 <acl_create_entry@plt+0x2bd6c>
   30fe0:	ldrb	r3, [ip, r1]
   30fe4:	cmp	r3, #255	; 0xff
   30fe8:	bne	31030 <acl_create_entry@plt+0x2bdac>
   30fec:	add	r1, r1, #1
   30ff0:	cmp	r2, #0
   30ff4:	ldrne	r3, [r0, #28]
   30ff8:	ldreq	r3, [r4, #12]
   30ffc:	cmp	r1, r3
   31000:	bcc	30fe0 <acl_create_entry@plt+0x2bd5c>
   31004:	mvn	r0, #0
   31008:	pop	{r4, r5, r6}
   3100c:	bx	lr
   31010:	ldr	r4, [pc, #44]	; 31044 <acl_create_entry@plt+0x2bdc0>
   31014:	lsl	r3, r3, #4
   31018:	add	r5, r0, #4
   3101c:	add	r4, pc, r4
   31020:	add	r4, r4, r3
   31024:	ldr	ip, [r4, #4]
   31028:	ldr	r6, [r4, #12]
   3102c:	b	30fcc <acl_create_entry@plt+0x2bd48>
   31030:	mov	r0, r1
   31034:	pop	{r4, r5, r6}
   31038:	bx	lr
   3103c:	andeq	r9, r3, ip, asr #21
   31040:			; <UNDEFINED> instruction: 0x00039ab4
   31044:	andeq	r9, r3, ip, ror #20
   31048:	ldr	r2, [pc, #88]	; 310a8 <acl_create_entry@plt+0x2be24>
   3104c:	ldr	r3, [pc, #88]	; 310ac <acl_create_entry@plt+0x2be28>
   31050:	add	r2, pc, r2
   31054:	push	{r4, r5, r6, lr}
   31058:	sub	sp, sp, #16
   3105c:	ldr	r4, [r2, r3]
   31060:	mov	r5, r1
   31064:	mov	r6, r0
   31068:	ldr	r3, [r4]
   3106c:	str	r3, [sp, #12]
   31070:	bl	4ce4 <strlen@plt>
   31074:	mov	r3, r5
   31078:	mov	r1, r6
   3107c:	mov	r2, r0
   31080:	mov	r0, sp
   31084:	bl	35cc4 <acl_create_entry@plt+0x30a40>
   31088:	ldr	r2, [sp, #12]
   3108c:	ldr	r3, [r4]
   31090:	ldr	r0, [sp]
   31094:	cmp	r2, r3
   31098:	bne	310a4 <acl_create_entry@plt+0x2be20>
   3109c:	add	sp, sp, #16
   310a0:	pop	{r4, r5, r6, pc}
   310a4:	bl	4f6c <__stack_chk_fail@plt>
   310a8:			; <UNDEFINED> instruction: 0x00039bb0
   310ac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   310b0:	ldr	ip, [pc, #80]	; 31108 <acl_create_entry@plt+0x2be84>
   310b4:	mov	r3, r1
   310b8:	push	{r4, lr}
   310bc:	add	ip, pc, ip
   310c0:	ldr	lr, [pc, #68]	; 3110c <acl_create_entry@plt+0x2be88>
   310c4:	sub	sp, sp, #24
   310c8:	mov	r2, #4
   310cc:	add	r1, sp, #4
   310d0:	str	r0, [sp, #4]
   310d4:	add	r0, sp, #8
   310d8:	ldr	r4, [ip, lr]
   310dc:	ldr	ip, [r4]
   310e0:	str	ip, [sp, #20]
   310e4:	bl	35cc4 <acl_create_entry@plt+0x30a40>
   310e8:	ldr	r2, [sp, #20]
   310ec:	ldr	r3, [r4]
   310f0:	ldr	r0, [sp, #8]
   310f4:	cmp	r2, r3
   310f8:	bne	31104 <acl_create_entry@plt+0x2be80>
   310fc:	add	sp, sp, #24
   31100:	pop	{r4, pc}
   31104:	bl	4f6c <__stack_chk_fail@plt>
   31108:	andeq	r9, r3, r4, asr #22
   3110c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   31110:	b	520c <strcmp@plt>
   31114:	push	{r4, r5, r6, r7, r8, lr}
   31118:	subs	r6, r0, #0
   3111c:	mov	r5, r1
   31120:	beq	31234 <acl_create_entry@plt+0x2bfb0>
   31124:	ldrb	r3, [r6, #39]	; 0x27
   31128:	and	r2, r3, #3
   3112c:	cmp	r2, #1
   31130:	beq	31244 <acl_create_entry@plt+0x2bfc0>
   31134:	cmp	r1, #0
   31138:	beq	3136c <acl_create_entry@plt+0x2c0e8>
   3113c:	ldr	r4, [r1]
   31140:	cmn	r4, #1
   31144:	beq	31234 <acl_create_entry@plt+0x2bfb0>
   31148:	cmn	r4, #2
   3114c:	beq	31214 <acl_create_entry@plt+0x2bf90>
   31150:	cmp	r4, #0
   31154:	beq	3138c <acl_create_entry@plt+0x2c108>
   31158:	tst	r3, #4
   3115c:	ldr	r3, [pc, #648]	; 313ec <acl_create_entry@plt+0x2c168>
   31160:	addeq	r0, r6, #4
   31164:	ldr	r1, [r1, #4]
   31168:	add	r3, pc, r3
   3116c:	ldrne	r0, [r6, #4]
   31170:	add	r2, r3, r2, lsl #4
   31174:	ldr	r3, [r2, #4]
   31178:	mul	r3, r3, r4
   3117c:	ldr	r3, [r0, r3]
   31180:	cmp	r3, r1
   31184:	beq	311c4 <acl_create_entry@plt+0x2bf40>
   31188:	sub	r4, r4, #1
   3118c:	str	r4, [r5]
   31190:	ldrb	r3, [r6, #39]	; 0x27
   31194:	ldr	r2, [pc, #596]	; 313f0 <acl_create_entry@plt+0x2c16c>
   31198:	tst	r3, #4
   3119c:	and	r3, r3, #3
   311a0:	add	r2, pc, r2
   311a4:	addeq	r0, r6, #4
   311a8:	add	r3, r2, r3, lsl #4
   311ac:	ldrne	r0, [r6, #4]
   311b0:	ldr	r3, [r3, #4]
   311b4:	mul	r3, r3, r4
   311b8:	ldr	r3, [r0, r3]
   311bc:	cmp	r1, r3
   311c0:	bne	3132c <acl_create_entry@plt+0x2c0a8>
   311c4:	mov	r0, r6
   311c8:	add	r1, r4, #1
   311cc:	bl	30f98 <acl_create_entry@plt+0x2bd14>
   311d0:	cmn	r0, #1
   311d4:	str	r0, [r5]
   311d8:	beq	3123c <acl_create_entry@plt+0x2bfb8>
   311dc:	ldrb	r3, [r6, #39]	; 0x27
   311e0:	ldr	r2, [pc, #524]	; 313f4 <acl_create_entry@plt+0x2c170>
   311e4:	tst	r3, #4
   311e8:	and	r3, r3, #3
   311ec:	add	r2, pc, r2
   311f0:	addeq	r6, r6, #4
   311f4:	add	r3, r2, r3, lsl #4
   311f8:	ldrne	r6, [r6, #4]
   311fc:	ldr	r3, [r3, #4]
   31200:	mul	r0, r3, r0
   31204:	ldr	r3, [r6, r0]
   31208:	mov	r0, r4
   3120c:	str	r3, [r5, #4]
   31210:	pop	{r4, r5, r6, r7, r8, pc}
   31214:	ubfx	r1, r3, #2, #1
   31218:	cmp	r1, #0
   3121c:	bne	312e0 <acl_create_entry@plt+0x2c05c>
   31220:	bl	30f98 <acl_create_entry@plt+0x2bd14>
   31224:	mov	r4, r0
   31228:	str	r0, [r5]
   3122c:	cmn	r4, #1
   31230:	bne	311c4 <acl_create_entry@plt+0x2bf40>
   31234:	mvn	r4, #0
   31238:	str	r4, [r5]
   3123c:	mov	r0, r4
   31240:	pop	{r4, r5, r6, r7, r8, pc}
   31244:	cmp	r1, #0
   31248:	beq	313ac <acl_create_entry@plt+0x2c128>
   3124c:	ldr	r4, [r1]
   31250:	cmn	r4, #1
   31254:	beq	31234 <acl_create_entry@plt+0x2bfb0>
   31258:	cmn	r4, #2
   3125c:	beq	3134c <acl_create_entry@plt+0x2c0c8>
   31260:	tst	r3, #4
   31264:	bne	312f8 <acl_create_entry@plt+0x2c074>
   31268:	add	r2, r6, #4
   3126c:	ldr	r7, [r1, #4]
   31270:	add	r3, r2, r4, lsl #4
   31274:	ldr	r1, [r2, r4, lsl #4]
   31278:	cmp	r1, r7
   3127c:	addne	r4, r4, #1
   31280:	movne	r3, r2
   31284:	andne	r4, r4, #1
   31288:	beq	3129c <acl_create_entry@plt+0x2c018>
   3128c:	ldr	r2, [r3, r4, lsl #4]
   31290:	add	r3, r3, r4, lsl #4
   31294:	cmp	r2, r7
   31298:	bne	313cc <acl_create_entry@plt+0x2c148>
   3129c:	ldr	r2, [r3, #8]
   312a0:	cmn	r2, #1
   312a4:	str	r2, [r5]
   312a8:	beq	3123c <acl_create_entry@plt+0x2bfb8>
   312ac:	ldrb	r3, [r6, #39]	; 0x27
   312b0:	ldr	r1, [pc, #320]	; 313f8 <acl_create_entry@plt+0x2c174>
   312b4:	and	r0, r3, #3
   312b8:	tst	r3, #4
   312bc:	add	r1, pc, r1
   312c0:	addeq	r6, r6, #4
   312c4:	add	r3, r1, r0, lsl #4
   312c8:	ldrne	r6, [r6, #4]
   312cc:	ldr	r3, [r3, #4]
   312d0:	mul	r2, r3, r2
   312d4:	ldr	r3, [r6, r2]
   312d8:	str	r3, [r5, #4]
   312dc:	b	3123c <acl_create_entry@plt+0x2bfb8>
   312e0:	ldr	r1, [r6, #32]
   312e4:	bl	30f98 <acl_create_entry@plt+0x2bd14>
   312e8:	str	r0, [r5]
   312ec:	str	r0, [r6, #32]
   312f0:	ldr	r4, [r5]
   312f4:	b	3122c <acl_create_entry@plt+0x2bfa8>
   312f8:	ldr	r8, [r6, #4]
   312fc:	ldr	r7, [r1, #4]
   31300:	add	r3, r8, r4, lsl #4
   31304:	ldr	r2, [r8, r4, lsl #4]
   31308:	cmp	r2, r7
   3130c:	beq	3129c <acl_create_entry@plt+0x2c018>
   31310:	ldr	r1, [r6, #28]
   31314:	add	r0, r4, r1
   31318:	sub	r0, r0, #1
   3131c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   31320:	mov	r3, r8
   31324:	mov	r4, r1
   31328:	b	3128c <acl_create_entry@plt+0x2c008>
   3132c:	ldr	r0, [pc, #200]	; 313fc <acl_create_entry@plt+0x2c178>
   31330:	movw	r2, #687	; 0x2af
   31334:	ldr	r1, [pc, #196]	; 31400 <acl_create_entry@plt+0x2c17c>
   31338:	ldr	r3, [pc, #196]	; 31404 <acl_create_entry@plt+0x2c180>
   3133c:	add	r0, pc, r0
   31340:	add	r1, pc, r1
   31344:	add	r3, pc, r3
   31348:	bl	33308 <acl_create_entry@plt+0x2e084>
   3134c:	ldr	r4, [r6, #40]	; 0x28
   31350:	cmn	r4, #1
   31354:	beq	31234 <acl_create_entry@plt+0x2bfb0>
   31358:	tst	r3, #4
   3135c:	addeq	r3, r6, #4
   31360:	ldrne	r3, [r6, #4]
   31364:	add	r3, r3, r4, lsl #4
   31368:	b	3129c <acl_create_entry@plt+0x2c018>
   3136c:	ldr	r0, [pc, #148]	; 31408 <acl_create_entry@plt+0x2c184>
   31370:	movw	r2, #657	; 0x291
   31374:	ldr	r1, [pc, #144]	; 3140c <acl_create_entry@plt+0x2c188>
   31378:	ldr	r3, [pc, #144]	; 31410 <acl_create_entry@plt+0x2c18c>
   3137c:	add	r0, pc, r0
   31380:	add	r1, pc, r1
   31384:	add	r3, pc, r3
   31388:	bl	33308 <acl_create_entry@plt+0x2e084>
   3138c:	ldr	r0, [pc, #128]	; 31414 <acl_create_entry@plt+0x2c190>
   31390:	movw	r2, #675	; 0x2a3
   31394:	ldr	r1, [pc, #124]	; 31418 <acl_create_entry@plt+0x2c194>
   31398:	ldr	r3, [pc, #124]	; 3141c <acl_create_entry@plt+0x2c198>
   3139c:	add	r0, pc, r0
   313a0:	add	r1, pc, r1
   313a4:	add	r3, pc, r3
   313a8:	bl	33308 <acl_create_entry@plt+0x2e084>
   313ac:	ldr	r0, [pc, #108]	; 31420 <acl_create_entry@plt+0x2c19c>
   313b0:	movw	r2, #607	; 0x25f
   313b4:	ldr	r1, [pc, #104]	; 31424 <acl_create_entry@plt+0x2c1a0>
   313b8:	ldr	r3, [pc, #104]	; 31428 <acl_create_entry@plt+0x2c1a4>
   313bc:	add	r0, pc, r0
   313c0:	add	r1, pc, r1
   313c4:	add	r3, pc, r3
   313c8:	bl	33308 <acl_create_entry@plt+0x2e084>
   313cc:	ldr	r0, [pc, #88]	; 3142c <acl_create_entry@plt+0x2c1a8>
   313d0:	movw	r2, #631	; 0x277
   313d4:	ldr	r1, [pc, #84]	; 31430 <acl_create_entry@plt+0x2c1ac>
   313d8:	ldr	r3, [pc, #84]	; 31434 <acl_create_entry@plt+0x2c1b0>
   313dc:	add	r0, pc, r0
   313e0:	add	r1, pc, r1
   313e4:	add	r3, pc, r3
   313e8:	bl	33308 <acl_create_entry@plt+0x2e084>
   313ec:	andeq	r9, r3, r0, lsr #18
   313f0:	andeq	r9, r3, r8, ror #17
   313f4:	muleq	r3, ip, r8
   313f8:	andeq	r9, r3, ip, asr #15
   313fc:	strdeq	ip, [r1], -r8
   31400:			; <UNDEFINED> instruction: 0x0001c4b4
   31404:	ldrdeq	ip, [r1], -r4
   31408:	strdeq	sp, [r1], -r0
   3140c:	andeq	ip, r1, r4, ror r4
   31410:	muleq	r1, r4, r8
   31414:	andeq	ip, r1, ip, lsl #9
   31418:	andeq	ip, r1, r4, asr r4
   3141c:	andeq	ip, r1, r4, ror r8
   31420:			; <UNDEFINED> instruction: 0x0001dbb0
   31424:	andeq	ip, r1, r4, lsr r4
   31428:	andeq	ip, r1, r0, lsr r8
   3142c:	andeq	ip, r1, r0, lsr r4
   31430:	andeq	ip, r1, r4, lsl r4
   31434:	andeq	ip, r1, r0, lsl r8
   31438:	push	{r4, r5, r6, lr}
   3143c:	mov	r5, r1
   31440:	ldrb	r3, [r0, #39]	; 0x27
   31444:	mov	r4, r0
   31448:	ldr	r6, [pc, #88]	; 314a8 <acl_create_entry@plt+0x2c224>
   3144c:	tst	r3, #4
   31450:	and	r3, r3, #3
   31454:	add	r6, pc, r6
   31458:	addeq	r2, r0, #4
   3145c:	add	r3, r6, r3, lsl #4
   31460:	ldrne	r2, [r0, #4]
   31464:	ldr	r3, [r3, #4]
   31468:	mul	r3, r3, r1
   3146c:	ldr	r1, [r2, r3]
   31470:	bl	30f2c <acl_create_entry@plt+0x2bca8>
   31474:	cmp	r5, r0
   31478:	bcc	31484 <acl_create_entry@plt+0x2c200>
   3147c:	rsb	r0, r0, r5
   31480:	pop	{r4, r5, r6, pc}
   31484:	ldrb	r3, [r4, #39]	; 0x27
   31488:	rsb	r0, r0, r5
   3148c:	tst	r3, #4
   31490:	andeq	r3, r3, #3
   31494:	ldrne	r3, [r4, #28]
   31498:	addeq	r6, r6, r3, lsl #4
   3149c:	ldreq	r3, [r6, #12]
   314a0:	add	r0, r0, r3
   314a4:	pop	{r4, r5, r6, pc}
   314a8:	andeq	r9, r3, r4, lsr r6
   314ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   314b0:	mov	r6, r0
   314b4:	ldrb	r3, [r0, #39]	; 0x27
   314b8:	mov	r4, r1
   314bc:	mov	r9, r2
   314c0:	tst	r3, #4
   314c4:	and	r3, r3, #3
   314c8:	beq	315b8 <acl_create_entry@plt+0x2c334>
   314cc:	ldr	r1, [pc, #312]	; 3160c <acl_create_entry@plt+0x2c388>
   314d0:	ldr	r2, [r0, #28]
   314d4:	add	r1, pc, r1
   314d8:	add	r3, r1, r3, lsl #4
   314dc:	ldr	r1, [r0, #4]
   314e0:	ldr	r7, [r3, #4]
   314e4:	mov	r3, r2
   314e8:	mla	r7, r7, r2, r1
   314ec:	cmp	r4, r3
   314f0:	bcs	315ec <acl_create_entry@plt+0x2c368>
   314f4:	ldrb	r3, [r7, r4]
   314f8:	cmp	r3, #255	; 0xff
   314fc:	beq	315b0 <acl_create_entry@plt+0x2c32c>
   31500:	ldr	sl, [pc, #264]	; 31610 <acl_create_entry@plt+0x2c38c>
   31504:	mov	r5, #0
   31508:	ldr	r8, [pc, #260]	; 31614 <acl_create_entry@plt+0x2c390>
   3150c:	add	sl, pc, sl
   31510:	add	r8, pc, r8
   31514:	b	31534 <acl_create_entry@plt+0x2c2b0>
   31518:	ldr	r1, [r6, #28]
   3151c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   31520:	add	r5, r5, #1
   31524:	ldrb	r3, [r7, r1]
   31528:	mov	r4, r1
   3152c:	cmp	r3, #255	; 0xff
   31530:	beq	315b0 <acl_create_entry@plt+0x2c32c>
   31534:	cmp	r3, #252	; 0xfc
   31538:	bhi	315dc <acl_create_entry@plt+0x2c358>
   3153c:	mov	r0, r3
   31540:	cmp	r5, r0
   31544:	bhi	315b0 <acl_create_entry@plt+0x2c32c>
   31548:	beq	3156c <acl_create_entry@plt+0x2c2e8>
   3154c:	ldrb	r3, [r6, #39]	; 0x27
   31550:	add	r0, r4, #1
   31554:	tst	r3, #4
   31558:	bne	31518 <acl_create_entry@plt+0x2c294>
   3155c:	and	r3, r3, #3
   31560:	add	r3, r8, r3, lsl #4
   31564:	ldr	r1, [r3, #12]
   31568:	b	3151c <acl_create_entry@plt+0x2c298>
   3156c:	ldrb	r3, [r6, #39]	; 0x27
   31570:	mov	r1, r9
   31574:	ldr	r2, [r6]
   31578:	tst	r3, #4
   3157c:	and	r3, r3, #3
   31580:	addeq	r0, r6, #4
   31584:	add	r3, sl, r3, lsl #4
   31588:	ldrne	r0, [r6, #4]
   3158c:	ldr	r2, [r2, #4]
   31590:	ldr	r3, [r3, #4]
   31594:	mul	r3, r3, r4
   31598:	ldr	r0, [r0, r3]
   3159c:	blx	r2
   315a0:	cmp	r0, #0
   315a4:	bne	3154c <acl_create_entry@plt+0x2c2c8>
   315a8:	mov	r0, r4
   315ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   315b0:	mvn	r0, #0
   315b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   315b8:	ldr	r2, [pc, #88]	; 31618 <acl_create_entry@plt+0x2c394>
   315bc:	add	r7, r0, #4
   315c0:	add	r2, pc, r2
   315c4:	add	r3, r2, r3, lsl #4
   315c8:	ldr	r2, [r3, #12]
   315cc:	ldr	r1, [r3, #4]
   315d0:	mov	r3, r2
   315d4:	mla	r7, r1, r2, r7
   315d8:	b	314ec <acl_create_entry@plt+0x2c268>
   315dc:	mov	r0, r6
   315e0:	mov	r1, r4
   315e4:	bl	31438 <acl_create_entry@plt+0x2c1b4>
   315e8:	b	31540 <acl_create_entry@plt+0x2c2bc>
   315ec:	ldr	r0, [pc, #40]	; 3161c <acl_create_entry@plt+0x2c398>
   315f0:	mov	r2, #1216	; 0x4c0
   315f4:	ldr	r1, [pc, #36]	; 31620 <acl_create_entry@plt+0x2c39c>
   315f8:	ldr	r3, [pc, #36]	; 31624 <acl_create_entry@plt+0x2c3a0>
   315fc:	add	r0, pc, r0
   31600:	add	r1, pc, r1
   31604:	add	r3, pc, r3
   31608:	bl	33308 <acl_create_entry@plt+0x2e084>
   3160c:			; <UNDEFINED> instruction: 0x000395b4
   31610:	andeq	r9, r3, ip, ror r5
   31614:	andeq	r9, r3, r8, ror r5
   31618:	andeq	r9, r3, r8, asr #9
   3161c:	andeq	ip, r1, r0, asr r2
   31620:	strdeq	ip, [r1], -r4
   31624:	andeq	ip, r1, ip, asr r1
   31628:	push	{r3, lr}
   3162c:	mov	r2, #544	; 0x220
   31630:	ldr	r0, [pc, #20]	; 3164c <acl_create_entry@plt+0x2c3c8>
   31634:	ldr	r1, [pc, #20]	; 31650 <acl_create_entry@plt+0x2c3cc>
   31638:	ldr	r3, [pc, #20]	; 31654 <acl_create_entry@plt+0x2c3d0>
   3163c:	add	r0, pc, r0
   31640:	add	r1, pc, r1
   31644:	add	r3, pc, r3
   31648:	bl	335c8 <acl_create_entry@plt+0x2e344>
   3164c:	andeq	ip, r1, r4, lsr #4
   31650:			; <UNDEFINED> instruction: 0x0001c1b4
   31654:	strdeq	ip, [r1], -r8
   31658:	cmn	r2, #5
   3165c:	push	{r3, lr}
   31660:	bhi	31690 <acl_create_entry@plt+0x2c40c>
   31664:	ldrb	r3, [r0, #39]	; 0x27
   31668:	ldr	r1, [pc, #84]	; 316c4 <acl_create_entry@plt+0x2c440>
   3166c:	tst	r3, #4
   31670:	and	r3, r3, #3
   31674:	add	r1, pc, r1
   31678:	addeq	r0, r0, #4
   3167c:	add	r3, r1, r3, lsl #4
   31680:	ldrne	r0, [r0, #4]
   31684:	ldr	r3, [r3, #4]
   31688:	mla	r0, r3, r2, r0
   3168c:	pop	{r3, pc}
   31690:	cmn	r2, #3
   31694:	bhi	316a4 <acl_create_entry@plt+0x2c420>
   31698:	add	r2, r2, #4
   3169c:	add	r0, r1, r2, lsl #4
   316a0:	pop	{r3, pc}
   316a4:	ldr	r0, [pc, #28]	; 316c8 <acl_create_entry@plt+0x2c444>
   316a8:	mov	r2, #432	; 0x1b0
   316ac:	ldr	r1, [pc, #24]	; 316cc <acl_create_entry@plt+0x2c448>
   316b0:	ldr	r3, [pc, #24]	; 316d0 <acl_create_entry@plt+0x2c44c>
   316b4:	add	r0, pc, r0
   316b8:	add	r1, pc, r1
   316bc:	add	r3, pc, r3
   316c0:	bl	335c8 <acl_create_entry@plt+0x2e344>
   316c4:	andeq	r9, r3, r4, lsl r4
   316c8:	andeq	ip, r1, r4, asr #3
   316cc:	andeq	ip, r1, ip, lsr r1
   316d0:	andeq	ip, r1, ip, ror #1
   316d4:	cmp	r2, r3
   316d8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   316dc:	mov	r5, r3
   316e0:	mov	r6, r2
   316e4:	mov	r4, r0
   316e8:	mov	r7, r1
   316ec:	beq	31790 <acl_create_entry@plt+0x2c50c>
   316f0:	bl	31658 <acl_create_entry@plt+0x2c3d4>
   316f4:	mov	r1, r7
   316f8:	mov	r2, r5
   316fc:	mov	r8, r0
   31700:	mov	r0, r4
   31704:	bl	31658 <acl_create_entry@plt+0x2c3d4>
   31708:	ldrb	r2, [r4, #39]	; 0x27
   3170c:	ldr	r3, [pc, #156]	; 317b0 <acl_create_entry@plt+0x2c52c>
   31710:	mov	r1, r8
   31714:	and	r2, r2, #3
   31718:	add	r3, pc, r3
   3171c:	add	r3, r3, r2, lsl #4
   31720:	ldr	r2, [r3, #4]
   31724:	mov	r9, r0
   31728:	bl	4d38 <memcpy@plt>
   3172c:	ldrb	r3, [r4, #39]	; 0x27
   31730:	and	r3, r3, #3
   31734:	cmp	r3, #1
   31738:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   3173c:	ldr	r2, [r9, #8]
   31740:	cmn	r2, #1
   31744:	beq	31758 <acl_create_entry@plt+0x2c4d4>
   31748:	mov	r0, r4
   3174c:	mov	r1, r7
   31750:	bl	31658 <acl_create_entry@plt+0x2c3d4>
   31754:	str	r5, [r0, #12]
   31758:	ldr	r2, [r9, #12]
   3175c:	cmn	r2, #1
   31760:	beq	31774 <acl_create_entry@plt+0x2c4f0>
   31764:	mov	r1, r7
   31768:	mov	r0, r4
   3176c:	bl	31658 <acl_create_entry@plt+0x2c3d4>
   31770:	str	r5, [r0, #8]
   31774:	ldr	r3, [r4, #40]	; 0x28
   31778:	cmp	r3, r6
   3177c:	ldr	r3, [r4, #44]	; 0x2c
   31780:	streq	r5, [r4, #40]	; 0x28
   31784:	cmp	r3, r6
   31788:	streq	r5, [r4, #44]	; 0x2c
   3178c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   31790:	ldr	r0, [pc, #28]	; 317b4 <acl_create_entry@plt+0x2c530>
   31794:	movw	r2, #493	; 0x1ed
   31798:	ldr	r1, [pc, #24]	; 317b8 <acl_create_entry@plt+0x2c534>
   3179c:	ldr	r3, [pc, #24]	; 317bc <acl_create_entry@plt+0x2c538>
   317a0:	add	r0, pc, r0
   317a4:	add	r1, pc, r1
   317a8:	add	r3, pc, r3
   317ac:	bl	33308 <acl_create_entry@plt+0x2e084>
   317b0:	andeq	r9, r3, r0, ror r3
   317b4:	andeq	ip, r1, r8, ror #1
   317b8:	andeq	ip, r1, r0, asr r0
   317bc:	andeq	ip, r1, r8, lsr r4
   317c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   317c4:	mov	r5, r0
   317c8:	ldrb	fp, [r0, #39]	; 0x27
   317cc:	sub	sp, sp, #20
   317d0:	mov	r4, r1
   317d4:	mov	r8, r2
   317d8:	tst	fp, #4
   317dc:	beq	319d4 <acl_create_entry@plt+0x2c750>
   317e0:	ldr	r0, [pc, #624]	; 31a58 <acl_create_entry@plt+0x2c7d4>
   317e4:	and	r1, fp, #3
   317e8:	ldr	r2, [r5, #4]
   317ec:	add	r0, pc, r0
   317f0:	ldr	r9, [r5, #28]
   317f4:	add	r1, r0, r1, lsl #4
   317f8:	ldr	r1, [r1, #4]
   317fc:	mla	r9, r9, r1, r2
   31800:	ldrb	r6, [r9, r4]
   31804:	add	r2, r6, #2
   31808:	uxtb	r2, r2
   3180c:	cmp	r2, #1
   31810:	bls	3192c <acl_create_entry@plt+0x2c6a8>
   31814:	ldr	r0, [pc, #576]	; 31a5c <acl_create_entry@plt+0x2c7d8>
   31818:	mov	ip, #0
   3181c:	ldr	r1, [pc, #572]	; 31a60 <acl_create_entry@plt+0x2c7dc>
   31820:	ldr	sl, [pc, #572]	; 31a64 <acl_create_entry@plt+0x2c7e0>
   31824:	add	r0, pc, r0
   31828:	add	r1, pc, r1
   3182c:	str	r0, [sp, #8]
   31830:	str	r1, [sp, #12]
   31834:	add	sl, pc, sl
   31838:	b	318f0 <acl_create_entry@plt+0x2c66c>
   3183c:	and	r1, fp, #3
   31840:	ldr	r0, [sp, #12]
   31844:	ldr	r2, [r5, #4]
   31848:	add	r1, r0, r1, lsl #4
   3184c:	ldr	r3, [r5, #28]
   31850:	ldr	r1, [r1, #4]
   31854:	mla	r3, r3, r1, r2
   31858:	cmn	ip, #1
   3185c:	moveq	ip, #255	; 0xff
   31860:	add	r3, r3, r4
   31864:	beq	31874 <acl_create_entry@plt+0x2c5f0>
   31868:	cmp	ip, #253	; 0xfd
   3186c:	movcs	ip, #253	; 0xfd
   31870:	uxtb	ip, ip
   31874:	strb	ip, [r3]
   31878:	mov	r0, r5
   3187c:	mov	r1, r8
   31880:	mov	r2, r4
   31884:	mvn	r3, #2
   31888:	bl	316d4 <acl_create_entry@plt+0x2c450>
   3188c:	mov	r0, r5
   31890:	mov	r1, r8
   31894:	mvn	r2, #3
   31898:	mov	r3, r4
   3189c:	bl	316d4 <acl_create_entry@plt+0x2c450>
   318a0:	mov	r0, r5
   318a4:	mov	r1, r8
   318a8:	mvn	r2, #2
   318ac:	mvn	r3, #3
   318b0:	bl	316d4 <acl_create_entry@plt+0x2c450>
   318b4:	ldrb	fp, [r5, #39]	; 0x27
   318b8:	tst	fp, #4
   318bc:	add	r0, r4, #1
   318c0:	andeq	r2, fp, #3
   318c4:	ldrne	r1, [r5, #28]
   318c8:	addeq	r2, sl, r2, lsl #4
   318cc:	ldreq	r1, [r2, #12]
   318d0:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   318d4:	add	ip, r7, #1
   318d8:	ldrb	r6, [r9, r1]
   318dc:	mov	r4, r1
   318e0:	add	r2, r6, #2
   318e4:	uxtb	r2, r2
   318e8:	cmp	r2, #1
   318ec:	bls	31930 <acl_create_entry@plt+0x2c6ac>
   318f0:	cmp	r6, #253	; 0xfd
   318f4:	beq	31a38 <acl_create_entry@plt+0x2c7b4>
   318f8:	mov	r7, r6
   318fc:	cmp	r7, ip
   31900:	movcs	r7, ip
   31904:	bcs	318b8 <acl_create_entry@plt+0x2c634>
   31908:	tst	fp, #4
   3190c:	bne	3183c <acl_create_entry@plt+0x2c5b8>
   31910:	ldr	r1, [sp, #8]
   31914:	and	r3, fp, #3
   31918:	add	r2, r5, #4
   3191c:	add	r3, r1, r3, lsl #4
   31920:	ldr	r1, [r3, #4]
   31924:	ldr	r3, [r3, #12]
   31928:	b	31854 <acl_create_entry@plt+0x2c5d0>
   3192c:	mov	ip, #0
   31930:	cmp	r6, #254	; 0xfe
   31934:	beq	319f4 <acl_create_entry@plt+0x2c770>
   31938:	tst	fp, #4
   3193c:	beq	319b4 <acl_create_entry@plt+0x2c730>
   31940:	ldr	r2, [r5, #32]
   31944:	and	r1, fp, #3
   31948:	ldr	r0, [r5, #4]
   3194c:	cmp	r2, r4
   31950:	ldr	r2, [pc, #272]	; 31a68 <acl_create_entry@plt+0x2c7e4>
   31954:	strhi	r4, [r5, #32]
   31958:	add	r2, pc, r2
   3195c:	add	r3, r2, r1, lsl #4
   31960:	ldr	r2, [r5, #28]
   31964:	ldr	r1, [r3, #4]
   31968:	mla	r2, r2, r1, r0
   3196c:	cmn	ip, #1
   31970:	moveq	ip, #255	; 0xff
   31974:	add	r2, r2, r4
   31978:	beq	31988 <acl_create_entry@plt+0x2c704>
   3197c:	cmp	ip, #253	; 0xfd
   31980:	movcs	ip, #253	; 0xfd
   31984:	uxtb	ip, ip
   31988:	strb	ip, [r2]
   3198c:	mov	r0, r5
   31990:	mov	r3, r4
   31994:	mov	r1, r8
   31998:	mvn	r2, #3
   3199c:	bl	316d4 <acl_create_entry@plt+0x2c450>
   319a0:	cmp	r6, #254	; 0xfe
   319a4:	movne	r0, #0
   319a8:	beq	31a18 <acl_create_entry@plt+0x2c794>
   319ac:	add	sp, sp, #20
   319b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   319b4:	ldr	r2, [pc, #176]	; 31a6c <acl_create_entry@plt+0x2c7e8>
   319b8:	and	r1, fp, #3
   319bc:	add	r0, r5, #4
   319c0:	add	r2, pc, r2
   319c4:	add	r3, r2, r1, lsl #4
   319c8:	ldr	r1, [r3, #4]
   319cc:	ldr	r2, [r3, #12]
   319d0:	b	31968 <acl_create_entry@plt+0x2c6e4>
   319d4:	ldr	r1, [pc, #148]	; 31a70 <acl_create_entry@plt+0x2c7ec>
   319d8:	and	ip, fp, #3
   319dc:	add	r2, r0, #4
   319e0:	add	r1, pc, r1
   319e4:	add	r0, r1, ip, lsl #4
   319e8:	ldr	r1, [r0, #4]
   319ec:	ldr	r9, [r0, #12]
   319f0:	b	317fc <acl_create_entry@plt+0x2c578>
   319f4:	mov	r0, r5
   319f8:	mov	r1, r8
   319fc:	mov	r2, r4
   31a00:	mvn	r3, #2
   31a04:	str	ip, [sp, #4]
   31a08:	bl	316d4 <acl_create_entry@plt+0x2c450>
   31a0c:	ldrb	fp, [r5, #39]	; 0x27
   31a10:	ldr	ip, [sp, #4]
   31a14:	b	31938 <acl_create_entry@plt+0x2c6b4>
   31a18:	mov	r0, r5
   31a1c:	mov	r1, r8
   31a20:	mvn	r2, #2
   31a24:	mvn	r3, #3
   31a28:	bl	316d4 <acl_create_entry@plt+0x2c450>
   31a2c:	mov	r0, #1
   31a30:	add	sp, sp, #20
   31a34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31a38:	mov	r0, r5
   31a3c:	mov	r1, r4
   31a40:	str	ip, [sp, #4]
   31a44:	bl	31438 <acl_create_entry@plt+0x2c1b4>
   31a48:	ldrb	fp, [r5, #39]	; 0x27
   31a4c:	ldr	ip, [sp, #4]
   31a50:	mov	r7, r0
   31a54:	b	318fc <acl_create_entry@plt+0x2c678>
   31a58:	muleq	r3, ip, r2
   31a5c:	andeq	r9, r3, r4, ror #4
   31a60:	andeq	r9, r3, r0, ror #4
   31a64:	andeq	r9, r3, r4, asr r2
   31a68:	andeq	r9, r3, r0, lsr r1
   31a6c:	andeq	r9, r3, r8, asr #1
   31a70:	andeq	r9, r3, r8, lsr #1
   31a74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31a78:	sub	sp, sp, #12
   31a7c:	ldrb	r8, [r0, #39]	; 0x27
   31a80:	mov	r4, r0
   31a84:	mov	r6, r1
   31a88:	ubfx	r7, r8, #2, #1
   31a8c:	and	r2, r8, #3
   31a90:	cmp	r7, #0
   31a94:	str	r2, [sp]
   31a98:	beq	31c84 <acl_create_entry@plt+0x2ca00>
   31a9c:	ldr	r3, [r0, #4]
   31aa0:	ldr	r0, [sp]
   31aa4:	ldr	r2, [pc, #932]	; 31e50 <acl_create_entry@plt+0x2cbcc>
   31aa8:	ldr	r9, [r4, #28]
   31aac:	add	r2, pc, r2
   31ab0:	lsl	sl, r0, #4
   31ab4:	add	r2, r2, sl
   31ab8:	ldr	r2, [r2, #4]
   31abc:	str	r2, [sp, #4]
   31ac0:	ldr	r2, [sp, #4]
   31ac4:	mla	r9, r9, r2, r3
   31ac8:	ldrb	r3, [r9, r6]
   31acc:	cmp	r3, #255	; 0xff
   31ad0:	beq	31e30 <acl_create_entry@plt+0x2cbac>
   31ad4:	cmp	r7, #0
   31ad8:	add	fp, r6, #1
   31adc:	beq	31c70 <acl_create_entry@plt+0x2c9ec>
   31ae0:	ldr	r1, [r4, #28]
   31ae4:	mov	r0, fp
   31ae8:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   31aec:	ldrb	r3, [r9, r1]
   31af0:	mov	r5, r1
   31af4:	sub	r3, r3, #1
   31af8:	uxtb	r3, r3
   31afc:	cmp	r3, #253	; 0xfd
   31b00:	bhi	31b50 <acl_create_entry@plt+0x2c8cc>
   31b04:	ldr	r3, [pc, #840]	; 31e54 <acl_create_entry@plt+0x2cbd0>
   31b08:	cmp	r6, r1
   31b0c:	add	r3, pc, r3
   31b10:	add	sl, r3, sl
   31b14:	bne	31b24 <acl_create_entry@plt+0x2c8a0>
   31b18:	b	31de0 <acl_create_entry@plt+0x2cb5c>
   31b1c:	cmp	r6, r5
   31b20:	beq	31de0 <acl_create_entry@plt+0x2cb5c>
   31b24:	cmp	r7, #0
   31b28:	add	r0, r5, #1
   31b2c:	ldrne	r1, [r4, #28]
   31b30:	ldreq	r1, [sl, #12]
   31b34:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   31b38:	ldrb	r3, [r9, r1]
   31b3c:	mov	r5, r1
   31b40:	sub	r3, r3, #1
   31b44:	uxtb	r3, r3
   31b48:	cmp	r3, #253	; 0xfd
   31b4c:	bls	31b1c <acl_create_entry@plt+0x2c898>
   31b50:	ldr	r3, [sp]
   31b54:	cmp	r3, #1
   31b58:	beq	31d54 <acl_create_entry@plt+0x2cad0>
   31b5c:	cmp	r7, #0
   31b60:	bne	31cac <acl_create_entry@plt+0x2ca28>
   31b64:	ldr	r3, [pc, #748]	; 31e58 <acl_create_entry@plt+0x2cbd4>
   31b68:	and	r2, r8, #3
   31b6c:	add	r3, pc, r3
   31b70:	add	r3, r3, r2, lsl #4
   31b74:	ldr	r1, [r3, #12]
   31b78:	mov	r0, fp
   31b7c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   31b80:	cmp	r1, r5
   31b84:	mov	sl, r1
   31b88:	beq	31cbc <acl_create_entry@plt+0x2ca38>
   31b8c:	ldr	fp, [pc, #712]	; 31e5c <acl_create_entry@plt+0x2cbd8>
   31b90:	ldr	r1, [pc, #712]	; 31e60 <acl_create_entry@plt+0x2cbdc>
   31b94:	ldr	r2, [pc, #712]	; 31e64 <acl_create_entry@plt+0x2cbe0>
   31b98:	add	fp, pc, fp
   31b9c:	add	r1, pc, r1
   31ba0:	str	r1, [sp]
   31ba4:	add	r2, pc, r2
   31ba8:	str	r2, [sp, #4]
   31bac:	b	31c08 <acl_create_entry@plt+0x2c984>
   31bb0:	and	r1, r3, #3
   31bb4:	ldr	r0, [sp]
   31bb8:	ldr	r2, [r4, #4]
   31bbc:	add	r1, r0, r1, lsl #4
   31bc0:	ldr	r3, [r4, #28]
   31bc4:	ldr	r1, [r1, #4]
   31bc8:	mla	r3, r3, r1, r2
   31bcc:	add	r0, sl, #1
   31bd0:	strb	r7, [r3, r6]
   31bd4:	ldrb	r8, [r4, #39]	; 0x27
   31bd8:	ubfx	r7, r8, #2, #1
   31bdc:	cmp	r7, #0
   31be0:	andeq	r3, r8, #3
   31be4:	ldreq	r1, [sp, #4]
   31be8:	ldrne	r1, [r4, #28]
   31bec:	addeq	r3, r1, r3, lsl #4
   31bf0:	ldreq	r1, [r3, #12]
   31bf4:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   31bf8:	cmp	r1, r5
   31bfc:	beq	31cc0 <acl_create_entry@plt+0x2ca3c>
   31c00:	mov	r6, sl
   31c04:	mov	sl, r1
   31c08:	ldrb	r3, [r9, sl]
   31c0c:	cmp	r3, #255	; 0xff
   31c10:	beq	31cb4 <acl_create_entry@plt+0x2ca30>
   31c14:	cmp	r3, #252	; 0xfc
   31c18:	bhi	31e20 <acl_create_entry@plt+0x2cb9c>
   31c1c:	mov	r0, r3
   31c20:	cmp	r0, #0
   31c24:	beq	31e00 <acl_create_entry@plt+0x2cb7c>
   31c28:	sub	r7, r0, #1
   31c2c:	cmp	r7, #253	; 0xfd
   31c30:	movcs	r7, #253	; 0xfd
   31c34:	uxtb	r7, r7
   31c38:	mov	r3, r6
   31c3c:	mov	r0, r4
   31c40:	mov	r1, #0
   31c44:	mov	r2, sl
   31c48:	bl	316d4 <acl_create_entry@plt+0x2c450>
   31c4c:	ldrb	r3, [r4, #39]	; 0x27
   31c50:	tst	r3, #4
   31c54:	bne	31bb0 <acl_create_entry@plt+0x2c92c>
   31c58:	and	r3, r3, #3
   31c5c:	add	r2, r4, #4
   31c60:	add	r3, fp, r3, lsl #4
   31c64:	ldr	r1, [r3, #4]
   31c68:	ldr	r3, [r3, #12]
   31c6c:	b	31bc8 <acl_create_entry@plt+0x2c944>
   31c70:	ldr	r3, [pc, #496]	; 31e68 <acl_create_entry@plt+0x2cbe4>
   31c74:	add	r3, pc, r3
   31c78:	add	r3, r3, sl
   31c7c:	ldr	r1, [r3, #12]
   31c80:	b	31ae4 <acl_create_entry@plt+0x2c860>
   31c84:	add	r3, r0, #4
   31c88:	ldr	r0, [sp]
   31c8c:	ldr	r2, [pc, #472]	; 31e6c <acl_create_entry@plt+0x2cbe8>
   31c90:	lsl	sl, r0, #4
   31c94:	add	r2, pc, r2
   31c98:	add	r2, r2, sl
   31c9c:	ldr	r1, [r2, #4]
   31ca0:	ldr	r9, [r2, #12]
   31ca4:	str	r1, [sp, #4]
   31ca8:	b	31ac0 <acl_create_entry@plt+0x2c83c>
   31cac:	ldr	r1, [r4, #28]
   31cb0:	b	31b78 <acl_create_entry@plt+0x2c8f4>
   31cb4:	mov	r7, #253	; 0xfd
   31cb8:	b	31c38 <acl_create_entry@plt+0x2c9b4>
   31cbc:	mov	sl, r6
   31cc0:	ldr	r5, [pc, #424]	; 31e70 <acl_create_entry@plt+0x2cbec>
   31cc4:	and	r8, r8, #3
   31cc8:	cmp	r7, #0
   31ccc:	mov	r1, #0
   31cd0:	add	r5, pc, r5
   31cd4:	addeq	r0, r4, #4
   31cd8:	add	r8, r5, r8, lsl #4
   31cdc:	ldrne	r0, [r4, #4]
   31ce0:	ldr	r2, [r8, #4]
   31ce4:	mla	r0, r2, sl, r0
   31ce8:	bl	4a74 <memset@plt>
   31cec:	ldrb	r3, [r4, #39]	; 0x27
   31cf0:	tst	r3, #4
   31cf4:	andne	r1, r3, #3
   31cf8:	andeq	r3, r3, #3
   31cfc:	ldrne	r2, [r4, #4]
   31d00:	addeq	r2, r4, #4
   31d04:	addeq	r5, r5, r3, lsl #4
   31d08:	ldrne	r3, [r4, #28]
   31d0c:	ldreq	r1, [r5, #4]
   31d10:	ldreq	r3, [r5, #12]
   31d14:	addne	r5, r5, r1, lsl #4
   31d18:	ldrne	r1, [r5, #4]
   31d1c:	mla	r3, r3, r1, r2
   31d20:	mvn	r2, #0
   31d24:	strb	r2, [r3, sl]
   31d28:	ldrb	r3, [r4, #39]	; 0x27
   31d2c:	tst	r3, #4
   31d30:	ubfxeq	r2, r3, #3, #3
   31d34:	ldrne	r3, [r4, #24]
   31d38:	addeq	r2, r2, #7
   31d3c:	bfieq	r3, r2, #3, #3
   31d40:	strbeq	r3, [r4, #39]	; 0x27
   31d44:	addne	r3, r3, r2
   31d48:	strne	r3, [r4, #24]
   31d4c:	add	sp, sp, #12
   31d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31d54:	cmp	r7, #0
   31d58:	ldr	r2, [sp, #4]
   31d5c:	addeq	r1, r4, #4
   31d60:	ldrne	r1, [r4, #4]
   31d64:	mla	r3, r6, r2, r1
   31d68:	ldr	r2, [r3, #8]
   31d6c:	cmn	r2, #1
   31d70:	ldrne	r0, [sp, #4]
   31d74:	ldreq	r2, [r3, #12]
   31d78:	mlane	r2, r0, r2, r1
   31d7c:	ldrne	r1, [r3, #12]
   31d80:	streq	r2, [r4, #44]	; 0x2c
   31d84:	strne	r1, [r2, #12]
   31d88:	ldrbne	r8, [r4, #39]	; 0x27
   31d8c:	ldr	r2, [r3, #12]
   31d90:	ubfxne	r7, r8, #2, #1
   31d94:	cmn	r2, #1
   31d98:	beq	31dd4 <acl_create_entry@plt+0x2cb50>
   31d9c:	ldr	r1, [pc, #208]	; 31e74 <acl_create_entry@plt+0x2cbf0>
   31da0:	and	r8, r8, #3
   31da4:	cmp	r7, #0
   31da8:	ldr	r3, [r3, #8]
   31dac:	add	r1, pc, r1
   31db0:	addeq	r0, r4, #4
   31db4:	add	r1, r1, r8, lsl #4
   31db8:	ldrne	r0, [r4, #4]
   31dbc:	ldr	r1, [r1, #4]
   31dc0:	mla	r2, r1, r2, r0
   31dc4:	str	r3, [r2, #8]
   31dc8:	ldrb	r8, [r4, #39]	; 0x27
   31dcc:	ubfx	r7, r8, #2, #1
   31dd0:	b	31b5c <acl_create_entry@plt+0x2c8d8>
   31dd4:	ldr	r3, [r3, #8]
   31dd8:	str	r3, [r4, #40]	; 0x28
   31ddc:	b	31b5c <acl_create_entry@plt+0x2c8d8>
   31de0:	ldr	r0, [pc, #144]	; 31e78 <acl_create_entry@plt+0x2cbf4>
   31de4:	movw	r2, #570	; 0x23a
   31de8:	ldr	r1, [pc, #140]	; 31e7c <acl_create_entry@plt+0x2cbf8>
   31dec:	ldr	r3, [pc, #140]	; 31e80 <acl_create_entry@plt+0x2cbfc>
   31df0:	add	r0, pc, r0
   31df4:	add	r1, pc, r1
   31df8:	add	r3, pc, r3
   31dfc:	bl	33308 <acl_create_entry@plt+0x2e084>
   31e00:	ldr	r0, [pc, #124]	; 31e84 <acl_create_entry@plt+0x2cc00>
   31e04:	mov	r2, #592	; 0x250
   31e08:	ldr	r1, [pc, #120]	; 31e88 <acl_create_entry@plt+0x2cc04>
   31e0c:	ldr	r3, [pc, #120]	; 31e8c <acl_create_entry@plt+0x2cc08>
   31e10:	add	r0, pc, r0
   31e14:	add	r1, pc, r1
   31e18:	add	r3, pc, r3
   31e1c:	bl	33308 <acl_create_entry@plt+0x2e084>
   31e20:	mov	r0, r4
   31e24:	mov	r1, sl
   31e28:	bl	31438 <acl_create_entry@plt+0x2c1b4>
   31e2c:	b	31c20 <acl_create_entry@plt+0x2c99c>
   31e30:	ldr	r0, [pc, #88]	; 31e90 <acl_create_entry@plt+0x2cc0c>
   31e34:	movw	r2, #553	; 0x229
   31e38:	ldr	r1, [pc, #84]	; 31e94 <acl_create_entry@plt+0x2cc10>
   31e3c:	ldr	r3, [pc, #84]	; 31e98 <acl_create_entry@plt+0x2cc14>
   31e40:	add	r0, pc, r0
   31e44:	add	r1, pc, r1
   31e48:	add	r3, pc, r3
   31e4c:	bl	33308 <acl_create_entry@plt+0x2e084>
   31e50:	ldrdeq	r8, [r3], -ip
   31e54:	andeq	r8, r3, ip, ror pc
   31e58:	andeq	r8, r3, ip, lsl pc
   31e5c:	strdeq	r8, [r3], -r0
   31e60:	andeq	r8, r3, ip, ror #29
   31e64:	andeq	r8, r3, r4, ror #29
   31e68:	andeq	r8, r3, r4, lsl lr
   31e6c:	strdeq	r8, [r3], -r4
   31e70:			; <UNDEFINED> instruction: 0x00038db8
   31e74:	ldrdeq	r8, [r3], -ip
   31e78:	andeq	fp, r1, r4, asr #21
   31e7c:	andeq	fp, r1, r0, lsl #20
   31e80:	ldrdeq	fp, [r1], -r4
   31e84:			; <UNDEFINED> instruction: 0x0001bab4
   31e88:	andeq	fp, r1, r0, ror #19
   31e8c:			; <UNDEFINED> instruction: 0x0001bdb4
   31e90:	andeq	fp, r1, r4, asr sl
   31e94:			; <UNDEFINED> instruction: 0x0001b9b0
   31e98:	andeq	fp, r1, r4, lsl #27
   31e9c:	ldr	r3, [pc, #1164]	; 32330 <acl_create_entry@plt+0x2d0ac>
   31ea0:	ldr	r2, [pc, #1164]	; 32334 <acl_create_entry@plt+0x2d0b0>
   31ea4:	add	r3, pc, r3
   31ea8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31eac:	subs	r5, r0, #0
   31eb0:	ldr	r4, [r3, r2]
   31eb4:	sub	sp, sp, #60	; 0x3c
   31eb8:	ldr	r3, [r4]
   31ebc:	str	r3, [sp, #52]	; 0x34
   31ec0:	beq	31f84 <acl_create_entry@plt+0x2cd00>
   31ec4:	ldrb	r3, [r5, #39]	; 0x27
   31ec8:	ldr	r6, [pc, #1128]	; 32338 <acl_create_entry@plt+0x2d0b4>
   31ecc:	and	r7, r3, #3
   31ed0:	ubfx	r9, r3, #2, #1
   31ed4:	cmp	r9, #0
   31ed8:	add	r6, pc, r6
   31edc:	lsl	r7, r7, #4
   31ee0:	add	r6, r6, r7
   31ee4:	bne	31f58 <acl_create_entry@plt+0x2ccd4>
   31ee8:	ubfx	r3, r3, #3, #3
   31eec:	adds	r1, r1, r3
   31ef0:	bcs	31f64 <acl_create_entry@plt+0x2cce0>
   31ef4:	ldr	r3, [r6, #12]
   31ef8:	cmp	r1, r3
   31efc:	bls	31f3c <acl_create_entry@plt+0x2ccb8>
   31f00:	add	r8, r1, r1, lsr #2
   31f04:	cmp	r8, r1
   31f08:	bcc	31f64 <acl_create_entry@plt+0x2cce0>
   31f0c:	ldr	sl, [r6, #4]
   31f10:	mvn	r0, #0
   31f14:	add	sl, sl, #1
   31f18:	mov	r1, sl
   31f1c:	bl	3eebc <acl_create_entry@plt+0x39c38>
   31f20:	cmp	r8, r0
   31f24:	bhi	31f64 <acl_create_entry@plt+0x2cce0>
   31f28:	cmp	r9, #0
   31f2c:	beq	31f6c <acl_create_entry@plt+0x2cce8>
   31f30:	ldr	r7, [r5, #28]
   31f34:	cmp	r8, r7
   31f38:	bhi	31fa4 <acl_create_entry@plt+0x2cd20>
   31f3c:	mov	r0, #0
   31f40:	ldr	r2, [sp, #52]	; 0x34
   31f44:	ldr	r3, [r4]
   31f48:	cmp	r2, r3
   31f4c:	bne	31f80 <acl_create_entry@plt+0x2ccfc>
   31f50:	add	sp, sp, #60	; 0x3c
   31f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31f58:	ldr	r3, [r5, #24]
   31f5c:	adds	r1, r1, r3
   31f60:	bcc	31f00 <acl_create_entry@plt+0x2cc7c>
   31f64:	mvn	r0, #11
   31f68:	b	31f40 <acl_create_entry@plt+0x2ccbc>
   31f6c:	ldr	r3, [pc, #968]	; 3233c <acl_create_entry@plt+0x2d0b8>
   31f70:	add	r3, pc, r3
   31f74:	add	r7, r3, r7
   31f78:	ldr	r7, [r7, #12]
   31f7c:	b	31f34 <acl_create_entry@plt+0x2ccb0>
   31f80:	bl	4f6c <__stack_chk_fail@plt>
   31f84:	ldr	r0, [pc, #948]	; 32340 <acl_create_entry@plt+0x2d0bc>
   31f88:	movw	r2, #1083	; 0x43b
   31f8c:	ldr	r1, [pc, #944]	; 32344 <acl_create_entry@plt+0x2d0c0>
   31f90:	ldr	r3, [pc, #944]	; 32348 <acl_create_entry@plt+0x2d0c4>
   31f94:	add	r0, pc, r0
   31f98:	add	r1, pc, r1
   31f9c:	add	r3, pc, r3
   31fa0:	bl	33308 <acl_create_entry@plt+0x2e084>
   31fa4:	mul	r8, sl, r8
   31fa8:	mov	sl, #1
   31fac:	cmp	r8, #70	; 0x46
   31fb0:	movcc	r8, #70	; 0x46
   31fb4:	cmp	r9, #0
   31fb8:	sub	r3, r8, #1
   31fbc:	clz	r3, r3
   31fc0:	ldrne	r0, [r5, #4]
   31fc4:	rsb	r3, r3, #32
   31fc8:	moveq	r0, r9
   31fcc:	uxtb	r3, r3
   31fd0:	lsl	sl, sl, r3
   31fd4:	mov	r1, sl
   31fd8:	bl	5194 <realloc@plt>
   31fdc:	subs	r9, r0, #0
   31fe0:	beq	31f64 <acl_create_entry@plt+0x2cce0>
   31fe4:	ldrb	fp, [r5, #39]	; 0x27
   31fe8:	ubfx	fp, fp, #2, #1
   31fec:	cmp	fp, #0
   31ff0:	addne	r8, r5, #8
   31ff4:	beq	322ac <acl_create_entry@plt+0x2d028>
   31ff8:	ldr	r0, [pc, #844]	; 3234c <acl_create_entry@plt+0x2d0c8>
   31ffc:	mov	r1, #16
   32000:	add	r0, pc, r0
   32004:	bl	3a6e0 <acl_create_entry@plt+0x3545c>
   32008:	ldr	r3, [pc, #832]	; 32350 <acl_create_entry@plt+0x2d0cc>
   3200c:	mov	r2, #1
   32010:	add	r3, pc, r3
   32014:	strb	r2, [r3]
   32018:	ldr	ip, [pc, #820]	; 32354 <acl_create_entry@plt+0x2d0d0>
   3201c:	add	ip, pc, ip
   32020:	ldm	ip!, {r0, r1, r2, r3}
   32024:	str	r0, [r8]
   32028:	mov	r0, sl
   3202c:	str	r2, [r8, #8]
   32030:	str	r1, [r8, #4]
   32034:	str	r3, [r8, #12]
   32038:	ldrb	r3, [r5, #39]	; 0x27
   3203c:	str	r9, [r5, #4]
   32040:	orr	r3, r3, #4
   32044:	strb	r3, [r5, #39]	; 0x27
   32048:	ldr	r1, [r6, #4]
   3204c:	add	r1, r1, #1
   32050:	bl	3eebc <acl_create_entry@plt+0x39c38>
   32054:	ldrb	r3, [r5, #39]	; 0x27
   32058:	ldr	r1, [pc, #760]	; 32358 <acl_create_entry@plt+0x2d0d4>
   3205c:	cmp	r7, #0
   32060:	and	ip, r3, #3
   32064:	add	r1, pc, r1
   32068:	add	r1, r1, ip, lsl #4
   3206c:	ldr	sl, [r1, #4]
   32070:	str	r0, [r5, #28]
   32074:	ldr	r2, [r6, #4]
   32078:	mla	sl, sl, r0, r9
   3207c:	mul	ip, r2, r7
   32080:	add	r1, r9, ip
   32084:	beq	32300 <acl_create_entry@plt+0x2d07c>
   32088:	ldrb	r3, [r9, ip]
   3208c:	cmp	r3, #254	; 0xfe
   32090:	addne	r8, r7, sl
   32094:	movne	r2, sl
   32098:	bne	320ac <acl_create_entry@plt+0x2ce28>
   3209c:	b	32310 <acl_create_entry@plt+0x2d08c>
   320a0:	ldrb	r3, [r1, #1]!
   320a4:	cmp	r3, #254	; 0xfe
   320a8:	beq	32310 <acl_create_entry@plt+0x2d08c>
   320ac:	cmp	r3, #255	; 0xff
   320b0:	movne	r3, #254	; 0xfe
   320b4:	moveq	r3, #255	; 0xff
   320b8:	strb	r3, [r2], #1
   320bc:	cmp	r2, r8
   320c0:	bne	320a0 <acl_create_entry@plt+0x2ce1c>
   320c4:	ldrb	r3, [r5, #39]	; 0x27
   320c8:	ldr	r2, [r6, #4]
   320cc:	tst	r3, #4
   320d0:	beq	32288 <acl_create_entry@plt+0x2d004>
   320d4:	ldr	r0, [pc, #640]	; 3235c <acl_create_entry@plt+0x2d0d8>
   320d8:	and	r3, r3, #3
   320dc:	ldr	r1, [r5, #4]
   320e0:	add	r0, pc, r0
   320e4:	add	r0, r0, r3, lsl #4
   320e8:	ldr	r3, [r5, #28]
   320ec:	ldr	r0, [r0, #4]
   320f0:	mla	r0, r0, r7, r1
   320f4:	rsb	r3, r7, r3
   320f8:	mov	r1, #0
   320fc:	mul	r2, r2, r3
   32100:	bl	4a74 <memset@plt>
   32104:	ldrb	r3, [r5, #39]	; 0x27
   32108:	tst	r3, #4
   3210c:	ldrne	r2, [r5, #28]
   32110:	bne	32128 <acl_create_entry@plt+0x2cea4>
   32114:	ldr	r2, [pc, #580]	; 32360 <acl_create_entry@plt+0x2d0dc>
   32118:	and	r3, r3, #3
   3211c:	add	r2, pc, r2
   32120:	add	r3, r2, r3, lsl #4
   32124:	ldr	r2, [r3, #12]
   32128:	mov	r0, r8
   3212c:	rsb	r2, r7, r2
   32130:	mov	r1, #255	; 0xff
   32134:	bl	4a74 <memset@plt>
   32138:	cmp	r7, #0
   3213c:	beq	32308 <acl_create_entry@plt+0x2d084>
   32140:	ldr	ip, [pc, #540]	; 32364 <acl_create_entry@plt+0x2d0e0>
   32144:	mov	r8, #0
   32148:	add	fp, sp, #20
   3214c:	mov	r9, r8
   32150:	add	ip, pc, ip
   32154:	str	ip, [sp, #4]
   32158:	ldr	ip, [pc, #520]	; 32368 <acl_create_entry@plt+0x2d0e4>
   3215c:	str	r4, [sp, #12]
   32160:	add	ip, pc, ip
   32164:	str	ip, [sp, #8]
   32168:	b	32178 <acl_create_entry@plt+0x2cef4>
   3216c:	add	r9, r9, #1
   32170:	cmp	r9, r7
   32174:	beq	32248 <acl_create_entry@plt+0x2cfc4>
   32178:	ldrb	r3, [sl], #1
   3217c:	cmp	r3, #254	; 0xfe
   32180:	bne	3216c <acl_create_entry@plt+0x2cee8>
   32184:	ldrb	r3, [r5, #39]	; 0x27
   32188:	mov	r0, r5
   3218c:	ldr	ip, [sp, #4]
   32190:	tst	r3, #4
   32194:	and	r3, r3, #3
   32198:	addeq	r2, r5, #4
   3219c:	add	r3, ip, r3, lsl #4
   321a0:	ldrne	r2, [r5, #4]
   321a4:	ldr	r3, [r3, #4]
   321a8:	mul	r3, r3, r9
   321ac:	ldr	r1, [r2, r3]
   321b0:	bl	30f2c <acl_create_entry@plt+0x2bca8>
   321b4:	cmp	r9, r0
   321b8:	mov	r4, r0
   321bc:	moveq	r1, #0
   321c0:	addeq	r8, r8, #1
   321c4:	strbeq	r1, [sl, #-1]
   321c8:	beq	3216c <acl_create_entry@plt+0x2cee8>
   321cc:	mov	r0, r5
   321d0:	mvn	r3, #0
   321d4:	mov	r1, fp
   321d8:	strb	r3, [sl, #-1]
   321dc:	mov	r2, r9
   321e0:	mvn	r3, #3
   321e4:	bl	316d4 <acl_create_entry@plt+0x2c450>
   321e8:	ldrb	r3, [r5, #39]	; 0x27
   321ec:	ldr	ip, [sp, #8]
   321f0:	mov	r1, #0
   321f4:	tst	r3, #4
   321f8:	and	r3, r3, #3
   321fc:	addeq	r0, r5, #4
   32200:	ldr	r2, [r6, #4]
   32204:	add	r3, ip, r3, lsl #4
   32208:	ldrne	r0, [r5, #4]
   3220c:	ldr	r3, [r3, #4]
   32210:	mla	r0, r3, r9, r0
   32214:	bl	4a74 <memset@plt>
   32218:	mov	r1, r4
   3221c:	mov	r0, r5
   32220:	mov	r2, fp
   32224:	bl	317c0 <acl_create_entry@plt+0x2c53c>
   32228:	add	r8, r8, #1
   3222c:	cmp	r0, #0
   32230:	beq	3216c <acl_create_entry@plt+0x2cee8>
   32234:	ldr	r1, [sp, #20]
   32238:	mov	r0, r5
   3223c:	bl	30f2c <acl_create_entry@plt+0x2bca8>
   32240:	mov	r1, r0
   32244:	b	3221c <acl_create_entry@plt+0x2cf98>
   32248:	ldr	r4, [sp, #12]
   3224c:	ldrb	r3, [r5, #39]	; 0x27
   32250:	tst	r3, #4
   32254:	ubfxeq	r3, r3, #3, #3
   32258:	ldrne	r3, [r5, #24]
   3225c:	cmp	r8, r3
   32260:	moveq	r0, #1
   32264:	beq	31f40 <acl_create_entry@plt+0x2ccbc>
   32268:	ldr	r0, [pc, #252]	; 3236c <acl_create_entry@plt+0x2d0e8>
   3226c:	movw	r2, #1202	; 0x4b2
   32270:	ldr	r1, [pc, #248]	; 32370 <acl_create_entry@plt+0x2d0ec>
   32274:	ldr	r3, [pc, #248]	; 32374 <acl_create_entry@plt+0x2d0f0>
   32278:	add	r0, pc, r0
   3227c:	add	r1, pc, r1
   32280:	add	r3, pc, r3
   32284:	bl	33308 <acl_create_entry@plt+0x2e084>
   32288:	ldr	r0, [pc, #232]	; 32378 <acl_create_entry@plt+0x2d0f4>
   3228c:	and	r3, r3, #3
   32290:	add	r1, r5, #4
   32294:	add	r0, pc, r0
   32298:	add	r3, r0, r3, lsl #4
   3229c:	ldr	r0, [r3, #4]
   322a0:	ldr	r3, [r3, #12]
   322a4:	mla	r0, r0, r7, r1
   322a8:	b	320f4 <acl_create_entry@plt+0x2ce70>
   322ac:	ldr	r2, [r6, #4]
   322b0:	add	r1, r5, #4
   322b4:	add	r8, r5, #8
   322b8:	add	r2, r2, #1
   322bc:	mul	r2, r2, r7
   322c0:	bl	4d38 <memcpy@plt>
   322c4:	ldr	r2, [pc, #176]	; 3237c <acl_create_entry@plt+0x2d0f8>
   322c8:	ldrb	r3, [r5, #39]	; 0x27
   322cc:	add	r2, pc, r2
   322d0:	str	fp, [r5, #32]
   322d4:	ldrb	r1, [r2]
   322d8:	ubfx	r2, r3, #3, #3
   322dc:	bfi	r3, fp, #3, #3
   322e0:	str	r2, [r5, #24]
   322e4:	cmp	r1, #0
   322e8:	strb	r3, [r5, #39]	; 0x27
   322ec:	ubfx	r3, r3, #2, #1
   322f0:	beq	31ff8 <acl_create_entry@plt+0x2cd74>
   322f4:	cmp	r3, #0
   322f8:	bne	31ff8 <acl_create_entry@plt+0x2cd74>
   322fc:	b	32018 <acl_create_entry@plt+0x2cd94>
   32300:	mov	r8, sl
   32304:	b	320cc <acl_create_entry@plt+0x2ce48>
   32308:	mov	r8, r7
   3230c:	b	3224c <acl_create_entry@plt+0x2cfc8>
   32310:	ldr	r0, [pc, #104]	; 32380 <acl_create_entry@plt+0x2d0fc>
   32314:	mov	r2, #1152	; 0x480
   32318:	ldr	r1, [pc, #100]	; 32384 <acl_create_entry@plt+0x2d100>
   3231c:	ldr	r3, [pc, #100]	; 32388 <acl_create_entry@plt+0x2d104>
   32320:	add	r0, pc, r0
   32324:	add	r1, pc, r1
   32328:	add	r3, pc, r3
   3232c:	bl	33308 <acl_create_entry@plt+0x2e084>
   32330:	andeq	r8, r3, ip, asr sp
   32334:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   32338:			; <UNDEFINED> instruction: 0x00038bb0
   3233c:	andeq	r8, r3, r8, lsl fp
   32340:	andeq	fp, r1, r4, asr #11
   32344:	andeq	fp, r1, ip, asr r8
   32348:	strdeq	fp, [r1], -r0
   3234c:	andeq	r9, r3, ip, lsr #1
   32350:	andeq	r9, r3, r9, lsl #1
   32354:	muleq	r3, r0, r0
   32358:	andeq	r8, r3, r4, lsr #20
   3235c:	andeq	r8, r3, r8, lsr #19
   32360:	andeq	r8, r3, ip, ror #18
   32364:	andeq	r8, r3, r8, lsr r9
   32368:	andeq	r8, r3, r8, lsr #18
   3236c:	andeq	fp, r1, ip, ror r6
   32370:	andeq	fp, r1, r8, ror r5
   32374:	andeq	fp, r1, ip, lsl #10
   32378:	strdeq	r8, [r3], -r4
   3237c:	andeq	r8, r3, sp, asr #27
   32380:			; <UNDEFINED> instruction: 0x0001b5b0
   32384:	ldrdeq	fp, [r1], -r0
   32388:	andeq	fp, r1, r4, ror #8
   3238c:	push	{r4, r5, r6, lr}
   32390:	mov	r4, r0
   32394:	ldrb	ip, [r0, #39]	; 0x27
   32398:	mov	r5, r1
   3239c:	mov	r6, r2
   323a0:	ubfx	lr, ip, #2, #1
   323a4:	cmp	lr, #0
   323a8:	beq	324a8 <acl_create_entry@plt+0x2d224>
   323ac:	ldr	r2, [r0, #28]
   323b0:	cmp	r5, r2
   323b4:	bcs	32520 <acl_create_entry@plt+0x2d29c>
   323b8:	cmp	r3, #0
   323bc:	bne	324cc <acl_create_entry@plt+0x2d248>
   323c0:	cmp	lr, #0
   323c4:	bne	324c0 <acl_create_entry@plt+0x2d23c>
   323c8:	ldr	r1, [pc, #432]	; 32580 <acl_create_entry@plt+0x2d2fc>
   323cc:	and	r3, ip, #3
   323d0:	ubfx	r2, ip, #3, #3
   323d4:	add	r1, pc, r1
   323d8:	add	r3, r1, r3, lsl #4
   323dc:	ldr	r3, [r3, #12]
   323e0:	cmp	r2, r3
   323e4:	bcs	32540 <acl_create_entry@plt+0x2d2bc>
   323e8:	and	ip, ip, #3
   323ec:	cmp	ip, #1
   323f0:	bne	32460 <acl_create_entry@plt+0x2d1dc>
   323f4:	mvn	r3, #0
   323f8:	str	r3, [r6, #8]
   323fc:	ldr	r3, [r4, #44]	; 0x2c
   32400:	str	r3, [r6, #12]
   32404:	ldr	r3, [r4, #44]	; 0x2c
   32408:	cmn	r3, #1
   3240c:	beq	3244c <acl_create_entry@plt+0x2d1c8>
   32410:	ldrb	ip, [r4, #39]	; 0x27
   32414:	ldr	r2, [pc, #360]	; 32584 <acl_create_entry@plt+0x2d300>
   32418:	tst	ip, #4
   3241c:	and	ip, ip, #3
   32420:	add	r2, pc, r2
   32424:	addeq	r1, r4, #4
   32428:	add	ip, r2, ip, lsl #4
   3242c:	ldrne	r1, [r4, #4]
   32430:	ldr	r2, [ip, #4]
   32434:	mla	r3, r2, r3, r1
   32438:	ldr	r2, [r3, #8]
   3243c:	cmn	r2, #1
   32440:	mvneq	r2, #3
   32444:	streq	r2, [r3, #8]
   32448:	bne	32560 <acl_create_entry@plt+0x2d2dc>
   3244c:	ldr	r2, [r4, #40]	; 0x28
   32450:	mvn	r3, #3
   32454:	str	r3, [r4, #44]	; 0x2c
   32458:	cmn	r2, #1
   3245c:	streq	r3, [r4, #40]	; 0x28
   32460:	mov	r1, r5
   32464:	mov	r2, r6
   32468:	mov	r0, r4
   3246c:	bl	317c0 <acl_create_entry@plt+0x2c53c>
   32470:	cmp	r0, #0
   32474:	bne	32500 <acl_create_entry@plt+0x2d27c>
   32478:	ldrb	r3, [r4, #39]	; 0x27
   3247c:	tst	r3, #4
   32480:	ubfxeq	r2, r3, #3, #3
   32484:	ldrne	r3, [r4, #24]
   32488:	addeq	r2, r2, #1
   3248c:	movne	r0, #1
   32490:	bfieq	r3, r2, #3, #3
   32494:	addne	r3, r3, r0
   32498:	strbeq	r3, [r4, #39]	; 0x27
   3249c:	strne	r3, [r4, #24]
   324a0:	moveq	r0, #1
   324a4:	pop	{r4, r5, r6, pc}
   324a8:	ldr	r2, [pc, #216]	; 32588 <acl_create_entry@plt+0x2d304>
   324ac:	and	r1, ip, #3
   324b0:	add	r2, pc, r2
   324b4:	add	r2, r2, r1, lsl #4
   324b8:	ldr	r2, [r2, #12]
   324bc:	b	323b0 <acl_create_entry@plt+0x2d12c>
   324c0:	ldr	r2, [r4, #24]
   324c4:	ldr	r3, [r4, #28]
   324c8:	b	323e0 <acl_create_entry@plt+0x2d15c>
   324cc:	mov	r0, r4
   324d0:	mov	r1, #1
   324d4:	bl	31e9c <acl_create_entry@plt+0x2cc18>
   324d8:	cmp	r0, #0
   324dc:	poplt	{r4, r5, r6, pc}
   324e0:	beq	324f4 <acl_create_entry@plt+0x2d270>
   324e4:	mov	r0, r4
   324e8:	ldr	r1, [r6]
   324ec:	bl	30f2c <acl_create_entry@plt+0x2bca8>
   324f0:	mov	r5, r0
   324f4:	ldrb	ip, [r4, #39]	; 0x27
   324f8:	ubfx	lr, ip, #2, #1
   324fc:	b	323c0 <acl_create_entry@plt+0x2d13c>
   32500:	ldr	r0, [pc, #132]	; 3258c <acl_create_entry@plt+0x2d308>
   32504:	mov	r2, #1056	; 0x420
   32508:	ldr	r1, [pc, #128]	; 32590 <acl_create_entry@plt+0x2d30c>
   3250c:	ldr	r3, [pc, #128]	; 32594 <acl_create_entry@plt+0x2d310>
   32510:	add	r0, pc, r0
   32514:	add	r1, pc, r1
   32518:	add	r3, pc, r3
   3251c:	bl	33308 <acl_create_entry@plt+0x2e084>
   32520:	ldr	r0, [pc, #112]	; 32598 <acl_create_entry@plt+0x2d314>
   32524:	mov	r2, #1024	; 0x400
   32528:	ldr	r1, [pc, #108]	; 3259c <acl_create_entry@plt+0x2d318>
   3252c:	ldr	r3, [pc, #108]	; 325a0 <acl_create_entry@plt+0x2d31c>
   32530:	add	r0, pc, r0
   32534:	add	r1, pc, r1
   32538:	add	r3, pc, r3
   3253c:	bl	33308 <acl_create_entry@plt+0x2e084>
   32540:	ldr	r0, [pc, #92]	; 325a4 <acl_create_entry@plt+0x2d320>
   32544:	movw	r2, #1035	; 0x40b
   32548:	ldr	r1, [pc, #88]	; 325a8 <acl_create_entry@plt+0x2d324>
   3254c:	ldr	r3, [pc, #88]	; 325ac <acl_create_entry@plt+0x2d328>
   32550:	add	r0, pc, r0
   32554:	add	r1, pc, r1
   32558:	add	r3, pc, r3
   3255c:	bl	33308 <acl_create_entry@plt+0x2e084>
   32560:	ldr	r0, [pc, #72]	; 325b0 <acl_create_entry@plt+0x2d32c>
   32564:	movw	r2, #1047	; 0x417
   32568:	ldr	r1, [pc, #68]	; 325b4 <acl_create_entry@plt+0x2d330>
   3256c:	ldr	r3, [pc, #68]	; 325b8 <acl_create_entry@plt+0x2d334>
   32570:	add	r0, pc, r0
   32574:	add	r1, pc, r1
   32578:	add	r3, pc, r3
   3257c:	bl	33308 <acl_create_entry@plt+0x2e084>
   32580:			; <UNDEFINED> instruction: 0x000386b4
   32584:	andeq	r8, r3, r8, ror #12
   32588:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   3258c:	andeq	fp, r1, r0, asr r4
   32590:	andeq	fp, r1, r0, ror #5
   32594:	muleq	r1, ip, r6
   32598:	andeq	fp, r1, ip, lsl r3
   3259c:	andeq	fp, r1, r0, asr #5
   325a0:	andeq	fp, r1, ip, ror r6
   325a4:	andeq	fp, r1, r0, asr #7
   325a8:	andeq	fp, r1, r0, lsr #5
   325ac:	andeq	fp, r1, ip, asr r6
   325b0:			; <UNDEFINED> instruction: 0x0001b3bc
   325b4:	andeq	fp, r1, r0, lsl #5
   325b8:	andeq	fp, r1, ip, lsr r6
   325bc:	push	{r3, lr}
   325c0:	mov	r1, r0
   325c4:	ldrb	r3, [r0, #39]	; 0x27
   325c8:	tst	r3, #4
   325cc:	bne	32624 <acl_create_entry@plt+0x2d3a0>
   325d0:	tst	r3, #56	; 0x38
   325d4:	bne	32604 <acl_create_entry@plt+0x2d380>
   325d8:	tst	r3, #64	; 0x40
   325dc:	bne	325e8 <acl_create_entry@plt+0x2d364>
   325e0:	pop	{r3, lr}
   325e4:	b	4b7c <free@plt>
   325e8:	ldr	r2, [pc, #84]	; 32644 <acl_create_entry@plt+0x2d3c0>
   325ec:	and	r0, r3, #3
   325f0:	add	r2, pc, r2
   325f4:	add	r3, r2, r0, lsl #4
   325f8:	ldr	r0, [r3, #8]
   325fc:	pop	{r3, lr}
   32600:	b	34378 <acl_create_entry@plt+0x2f0f4>
   32604:	ldr	r0, [pc, #60]	; 32648 <acl_create_entry@plt+0x2d3c4>
   32608:	mov	r2, #856	; 0x358
   3260c:	ldr	r1, [pc, #56]	; 3264c <acl_create_entry@plt+0x2d3c8>
   32610:	ldr	r3, [pc, #56]	; 32650 <acl_create_entry@plt+0x2d3cc>
   32614:	add	r0, pc, r0
   32618:	add	r1, pc, r1
   3261c:	add	r3, pc, r3
   32620:	bl	33308 <acl_create_entry@plt+0x2e084>
   32624:	ldr	r0, [pc, #40]	; 32654 <acl_create_entry@plt+0x2d3d0>
   32628:	movw	r2, #855	; 0x357
   3262c:	ldr	r1, [pc, #36]	; 32658 <acl_create_entry@plt+0x2d3d4>
   32630:	ldr	r3, [pc, #36]	; 3265c <acl_create_entry@plt+0x2d3d8>
   32634:	add	r0, pc, r0
   32638:	add	r1, pc, r1
   3263c:	add	r3, pc, r3
   32640:	bl	33308 <acl_create_entry@plt+0x2e084>
   32644:	muleq	r3, r8, r4
   32648:	muleq	r1, r0, r3
   3264c:	ldrdeq	fp, [r1], -ip
   32650:	andeq	fp, r1, r0, asr #3
   32654:	andeq	fp, r1, ip, asr r3
   32658:			; <UNDEFINED> instruction: 0x0001b1bc
   3265c:	andeq	fp, r1, r0, lsr #3
   32660:	push	{r4, r5, r6, lr}
   32664:	ldrb	r3, [r0, #39]	; 0x27
   32668:	ldr	r4, [pc, #100]	; 326d4 <acl_create_entry@plt+0x2d450>
   3266c:	ubfx	r1, r3, #2, #1
   32670:	and	r3, r3, #3
   32674:	cmp	r1, #0
   32678:	add	r4, pc, r4
   3267c:	add	r4, r4, r3, lsl #4
   32680:	bne	326b4 <acl_create_entry@plt+0x2d430>
   32684:	ldr	r3, [r4, #12]
   32688:	add	r6, r0, #4
   3268c:	ldr	r5, [r4, #4]
   32690:	mov	r0, r6
   32694:	mul	r5, r5, r3
   32698:	mov	r2, r5
   3269c:	bl	4a74 <memset@plt>
   326a0:	add	r0, r6, r5
   326a4:	ldr	r2, [r4, #12]
   326a8:	mov	r1, #255	; 0xff
   326ac:	pop	{r4, r5, r6, lr}
   326b0:	b	4a74 <memset@plt>
   326b4:	ldr	r0, [pc, #28]	; 326d8 <acl_create_entry@plt+0x2d454>
   326b8:	mov	r2, #768	; 0x300
   326bc:	ldr	r1, [pc, #24]	; 326dc <acl_create_entry@plt+0x2d458>
   326c0:	ldr	r3, [pc, #24]	; 326e0 <acl_create_entry@plt+0x2d45c>
   326c4:	add	r0, pc, r0
   326c8:	add	r1, pc, r1
   326cc:	add	r3, pc, r3
   326d0:	bl	33308 <acl_create_entry@plt+0x2e084>
   326d4:	andeq	r8, r3, r0, lsl r4
   326d8:	andeq	fp, r1, ip, asr #5
   326dc:	andeq	fp, r1, ip, lsr #2
   326e0:	andeq	fp, r1, r8, lsr #1
   326e4:	ldr	r3, [pc, #156]	; 32788 <acl_create_entry@plt+0x2d504>
   326e8:	push	{r4, r5, r6, lr}
   326ec:	add	r3, pc, r3
   326f0:	mov	r5, r1
   326f4:	mov	r6, r0
   326f8:	mov	r1, #1
   326fc:	ldr	r0, [r3, r5, lsl #4]
   32700:	bl	4a38 <calloc@plt>
   32704:	subs	r4, r0, #0
   32708:	beq	32754 <acl_create_entry@plt+0x2d4d0>
   3270c:	ldrb	r3, [r4, #39]	; 0x27
   32710:	cmp	r6, #0
   32714:	bfi	r3, r5, #0, #2
   32718:	bfc	r3, #6, #1
   3271c:	strb	r3, [r4, #39]	; 0x27
   32720:	beq	3277c <acl_create_entry@plt+0x2d4f8>
   32724:	cmp	r5, #1
   32728:	ldr	r5, [pc, #92]	; 3278c <acl_create_entry@plt+0x2d508>
   3272c:	str	r6, [r4]
   32730:	mov	r0, r4
   32734:	add	r5, pc, r5
   32738:	mvneq	r3, #0
   3273c:	streq	r3, [r4, #44]	; 0x2c
   32740:	streq	r3, [r4, #40]	; 0x28
   32744:	bl	32660 <acl_create_entry@plt+0x2d3dc>
   32748:	ldrb	r3, [r5]
   3274c:	cmp	r3, #0
   32750:	beq	3275c <acl_create_entry@plt+0x2d4d8>
   32754:	mov	r0, r4
   32758:	pop	{r4, r5, r6, pc}
   3275c:	ldr	r0, [pc, #44]	; 32790 <acl_create_entry@plt+0x2d50c>
   32760:	mov	r1, #16
   32764:	add	r0, pc, r0
   32768:	bl	3a6e0 <acl_create_entry@plt+0x3545c>
   3276c:	mov	r3, #1
   32770:	mov	r0, r4
   32774:	strb	r3, [r5]
   32778:	pop	{r4, r5, r6, pc}
   3277c:	ldr	r6, [pc, #16]	; 32794 <acl_create_entry@plt+0x2d510>
   32780:	add	r6, pc, r6
   32784:	b	32724 <acl_create_entry@plt+0x2d4a0>
   32788:	muleq	r3, ip, r3
   3278c:	andeq	r8, r3, r4, ror #18
   32790:	andeq	r8, r3, r8, lsr r9
   32794:	andeq	r8, r3, r8, lsr r3
   32798:	push	{r3, r4, r5, lr}
   3279c:	subs	r4, r0, #0
   327a0:	beq	327e0 <acl_create_entry@plt+0x2d55c>
   327a4:	ldr	r5, [r4]
   327a8:	cmp	r5, #0
   327ac:	beq	327b8 <acl_create_entry@plt+0x2d534>
   327b0:	mov	r0, #0
   327b4:	pop	{r3, r4, r5, pc}
   327b8:	mov	r0, r1
   327bc:	mov	r1, r2
   327c0:	bl	326e4 <acl_create_entry@plt+0x2d460>
   327c4:	cmp	r0, #0
   327c8:	beq	327d8 <acl_create_entry@plt+0x2d554>
   327cc:	str	r0, [r4]
   327d0:	mov	r0, r5
   327d4:	pop	{r3, r4, r5, pc}
   327d8:	mvn	r0, #11
   327dc:	pop	{r3, r4, r5, pc}
   327e0:	ldr	r0, [pc, #24]	; 32800 <acl_create_entry@plt+0x2d57c>
   327e4:	movw	r2, #829	; 0x33d
   327e8:	ldr	r1, [pc, #20]	; 32804 <acl_create_entry@plt+0x2d580>
   327ec:	ldr	r3, [pc, #20]	; 32808 <acl_create_entry@plt+0x2d584>
   327f0:	add	r0, pc, r0
   327f4:	add	r1, pc, r1
   327f8:	add	r3, pc, r3
   327fc:	bl	33308 <acl_create_entry@plt+0x2e084>
   32800:	andeq	sl, r1, r8, ror #26
   32804:	andeq	fp, r1, r0
   32808:	andeq	sl, r1, r4, asr #31
   3280c:	push	{r3, r4, r5, lr}
   32810:	mov	r4, r2
   32814:	mov	r5, r0
   32818:	bl	31114 <acl_create_entry@plt+0x2be90>
   3281c:	cmn	r0, #1
   32820:	beq	32878 <acl_create_entry@plt+0x2d5f4>
   32824:	ldrb	r3, [r5, #39]	; 0x27
   32828:	ldr	r2, [pc, #104]	; 32898 <acl_create_entry@plt+0x2d614>
   3282c:	tst	r3, #4
   32830:	and	r3, r3, #3
   32834:	add	r2, pc, r2
   32838:	addeq	r5, r5, #4
   3283c:	add	r2, r2, r3, lsl #4
   32840:	ldrne	r5, [r5, #4]
   32844:	cmp	r3, #1
   32848:	ldr	r2, [r2, #4]
   3284c:	mla	r5, r2, r0, r5
   32850:	ble	32870 <acl_create_entry@plt+0x2d5ec>
   32854:	cmp	r3, #2
   32858:	ldreq	r0, [r5]
   3285c:	bne	3288c <acl_create_entry@plt+0x2d608>
   32860:	cmp	r4, #0
   32864:	ldrne	r3, [r5]
   32868:	strne	r3, [r4]
   3286c:	pop	{r3, r4, r5, pc}
   32870:	ldr	r0, [r5, #4]
   32874:	b	32860 <acl_create_entry@plt+0x2d5dc>
   32878:	cmp	r4, #0
   3287c:	beq	32890 <acl_create_entry@plt+0x2d60c>
   32880:	mov	r0, #0
   32884:	str	r0, [r4]
   32888:	pop	{r3, r4, r5, pc}
   3288c:	bl	31628 <acl_create_entry@plt+0x2c3a4>
   32890:	mov	r0, r4
   32894:	pop	{r3, r4, r5, pc}
   32898:	andeq	r8, r3, r4, asr r2
   3289c:	mov	r1, #0
   328a0:	b	326e4 <acl_create_entry@plt+0x2d460>
   328a4:	mov	r2, #1
   328a8:	b	32798 <acl_create_entry@plt+0x2d514>
   328ac:	push	{r4, lr}
   328b0:	subs	r4, r0, #0
   328b4:	popeq	{r4, pc}
   328b8:	ldrb	r3, [r4, #39]	; 0x27
   328bc:	tst	r3, #4
   328c0:	bne	328f4 <acl_create_entry@plt+0x2d670>
   328c4:	ldrb	r3, [r4, #39]	; 0x27
   328c8:	mov	r0, r4
   328cc:	bfc	r3, #3, #3
   328d0:	strb	r3, [r4, #39]	; 0x27
   328d4:	bl	32660 <acl_create_entry@plt+0x2d3dc>
   328d8:	ldrb	r3, [r4, #39]	; 0x27
   328dc:	and	r3, r3, #3
   328e0:	cmp	r3, #1
   328e4:	mvneq	r3, #0
   328e8:	streq	r3, [r4, #44]	; 0x2c
   328ec:	streq	r3, [r4, #40]	; 0x28
   328f0:	pop	{r4, pc}
   328f4:	ldr	r0, [r4, #4]
   328f8:	bl	4b7c <free@plt>
   328fc:	ldrb	r3, [r4, #39]	; 0x27
   32900:	bfc	r3, #2, #1
   32904:	strb	r3, [r4, #39]	; 0x27
   32908:	b	328c4 <acl_create_entry@plt+0x2d640>
   3290c:	push	{r4, lr}
   32910:	subs	r4, r0, #0
   32914:	popeq	{r4, pc}
   32918:	bl	328ac <acl_create_entry@plt+0x2d628>
   3291c:	mov	r0, r4
   32920:	pop	{r4, lr}
   32924:	b	325bc <acl_create_entry@plt+0x2d338>
   32928:	push	{r4, r5, r6, lr}
   3292c:	subs	r5, r0, #0
   32930:	popeq	{r4, r5, r6, pc}
   32934:	mov	r1, #0
   32938:	ldr	r6, [pc, #120]	; 329b8 <acl_create_entry@plt+0x2d734>
   3293c:	bl	30f98 <acl_create_entry@plt+0x2bd14>
   32940:	add	r6, pc, r6
   32944:	cmn	r0, #1
   32948:	mov	r4, r0
   3294c:	beq	329a0 <acl_create_entry@plt+0x2d71c>
   32950:	ldrb	r3, [r5, #39]	; 0x27
   32954:	tst	r3, #4
   32958:	and	r3, r3, #3
   3295c:	addeq	r0, r5, #4
   32960:	add	r1, r6, r3, lsl #4
   32964:	ldrne	r0, [r5, #4]
   32968:	cmp	r3, #1
   3296c:	ldr	r2, [r1, #4]
   32970:	mla	r2, r2, r4, r0
   32974:	ble	329ac <acl_create_entry@plt+0x2d728>
   32978:	cmp	r3, #2
   3297c:	bne	329b4 <acl_create_entry@plt+0x2d730>
   32980:	ldr	r0, [r2]
   32984:	bl	4b7c <free@plt>
   32988:	add	r1, r4, #1
   3298c:	mov	r0, r5
   32990:	bl	30f98 <acl_create_entry@plt+0x2bd14>
   32994:	cmn	r0, #1
   32998:	mov	r4, r0
   3299c:	bne	32950 <acl_create_entry@plt+0x2d6cc>
   329a0:	mov	r0, r5
   329a4:	pop	{r4, r5, r6, lr}
   329a8:	b	328ac <acl_create_entry@plt+0x2d628>
   329ac:	ldr	r0, [r2, #4]
   329b0:	b	32984 <acl_create_entry@plt+0x2d700>
   329b4:	bl	31628 <acl_create_entry@plt+0x2c3a4>
   329b8:	andeq	r8, r3, r8, asr #2
   329bc:	push	{r4, lr}
   329c0:	subs	r4, r0, #0
   329c4:	popeq	{r4, pc}
   329c8:	bl	32928 <acl_create_entry@plt+0x2d6a4>
   329cc:	mov	r0, r4
   329d0:	pop	{r4, lr}
   329d4:	b	325bc <acl_create_entry@plt+0x2d338>
   329d8:	ldr	r3, [pc, #216]	; 32ab8 <acl_create_entry@plt+0x2d834>
   329dc:	ldr	ip, [pc, #216]	; 32abc <acl_create_entry@plt+0x2d838>
   329e0:	add	r3, pc, r3
   329e4:	push	{r4, r5, r6, r7, r8, lr}
   329e8:	subs	r4, r0, #0
   329ec:	ldr	r5, [r3, ip]
   329f0:	sub	sp, sp, #40	; 0x28
   329f4:	mov	r8, r2
   329f8:	mov	r6, r1
   329fc:	ldr	r3, [r5]
   32a00:	str	r3, [sp, #36]	; 0x24
   32a04:	beq	32a98 <acl_create_entry@plt+0x2d814>
   32a08:	bl	30f2c <acl_create_entry@plt+0x2bca8>
   32a0c:	mov	r2, r6
   32a10:	mov	r7, r0
   32a14:	mov	r0, r4
   32a18:	mov	r1, r7
   32a1c:	bl	314ac <acl_create_entry@plt+0x2c228>
   32a20:	cmn	r0, #1
   32a24:	beq	32a78 <acl_create_entry@plt+0x2d7f4>
   32a28:	ldrb	r1, [r4, #39]	; 0x27
   32a2c:	ldr	r2, [pc, #140]	; 32ac0 <acl_create_entry@plt+0x2d83c>
   32a30:	tst	r1, #4
   32a34:	and	r1, r1, #3
   32a38:	add	r2, pc, r2
   32a3c:	addeq	r4, r4, #4
   32a40:	add	r1, r2, r1, lsl #4
   32a44:	ldrne	r4, [r4, #4]
   32a48:	ldr	r2, [r1, #4]
   32a4c:	mla	r3, r2, r0, r4
   32a50:	ldr	r3, [r3, #4]
   32a54:	cmp	r3, r8
   32a58:	mvnne	r0, #16
   32a5c:	moveq	r0, #0
   32a60:	ldr	r2, [sp, #36]	; 0x24
   32a64:	ldr	r3, [r5]
   32a68:	cmp	r2, r3
   32a6c:	bne	32a94 <acl_create_entry@plt+0x2d810>
   32a70:	add	sp, sp, #40	; 0x28
   32a74:	pop	{r4, r5, r6, r7, r8, pc}
   32a78:	mov	r0, r4
   32a7c:	mov	r1, r7
   32a80:	add	r2, sp, #4
   32a84:	mov	r3, #1
   32a88:	stmib	sp, {r6, r8}
   32a8c:	bl	3238c <acl_create_entry@plt+0x2d108>
   32a90:	b	32a60 <acl_create_entry@plt+0x2d7dc>
   32a94:	bl	4f6c <__stack_chk_fail@plt>
   32a98:	ldr	r0, [pc, #36]	; 32ac4 <acl_create_entry@plt+0x2d840>
   32a9c:	movw	r2, #1242	; 0x4da
   32aa0:	ldr	r1, [pc, #32]	; 32ac8 <acl_create_entry@plt+0x2d844>
   32aa4:	ldr	r3, [pc, #32]	; 32acc <acl_create_entry@plt+0x2d848>
   32aa8:	add	r0, pc, r0
   32aac:	add	r1, pc, r1
   32ab0:	add	r3, pc, r3
   32ab4:	bl	33308 <acl_create_entry@plt+0x2e084>
   32ab8:	andeq	r8, r3, r0, lsr #4
   32abc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   32ac0:	andeq	r8, r3, r0, asr r0
   32ac4:			; <UNDEFINED> instruction: 0x0001aab0
   32ac8:	andeq	sl, r1, r8, asr #26
   32acc:	andeq	sl, r1, ip, ror #25
   32ad0:	ldr	r3, [pc, #220]	; 32bb4 <acl_create_entry@plt+0x2d930>
   32ad4:	ldr	ip, [pc, #220]	; 32bb8 <acl_create_entry@plt+0x2d934>
   32ad8:	add	r3, pc, r3
   32adc:	push	{r4, r5, r6, r7, r8, lr}
   32ae0:	subs	r4, r0, #0
   32ae4:	ldr	r5, [r3, ip]
   32ae8:	sub	sp, sp, #40	; 0x28
   32aec:	mov	r7, r2
   32af0:	mov	r6, r1
   32af4:	ldr	r3, [r5]
   32af8:	str	r3, [sp, #36]	; 0x24
   32afc:	beq	32b94 <acl_create_entry@plt+0x2d910>
   32b00:	bl	30f2c <acl_create_entry@plt+0x2bca8>
   32b04:	mov	r2, r6
   32b08:	mov	r8, r0
   32b0c:	mov	r0, r4
   32b10:	mov	r1, r8
   32b14:	bl	314ac <acl_create_entry@plt+0x2c228>
   32b18:	cmn	r0, #1
   32b1c:	mov	r3, r0
   32b20:	beq	32b74 <acl_create_entry@plt+0x2d8f0>
   32b24:	ldrb	r1, [r4, #39]	; 0x27
   32b28:	mov	r0, #0
   32b2c:	ldr	r2, [pc, #136]	; 32bbc <acl_create_entry@plt+0x2d938>
   32b30:	and	ip, r1, #3
   32b34:	tst	r1, #4
   32b38:	add	r2, pc, r2
   32b3c:	addeq	r4, r4, #4
   32b40:	add	r1, r2, ip, lsl #4
   32b44:	ldrne	r4, [r4, #4]
   32b48:	ldr	r2, [r1, #4]
   32b4c:	mul	r3, r2, r3
   32b50:	add	r2, r4, r3
   32b54:	str	r6, [r4, r3]
   32b58:	str	r7, [r2, #4]
   32b5c:	ldr	r2, [sp, #36]	; 0x24
   32b60:	ldr	r3, [r5]
   32b64:	cmp	r2, r3
   32b68:	bne	32b90 <acl_create_entry@plt+0x2d90c>
   32b6c:	add	sp, sp, #40	; 0x28
   32b70:	pop	{r4, r5, r6, r7, r8, pc}
   32b74:	mov	r0, r4
   32b78:	mov	r1, r8
   32b7c:	add	r2, sp, #4
   32b80:	mov	r3, #1
   32b84:	stmib	sp, {r6, r7}
   32b88:	bl	3238c <acl_create_entry@plt+0x2d108>
   32b8c:	b	32b5c <acl_create_entry@plt+0x2d8d8>
   32b90:	bl	4f6c <__stack_chk_fail@plt>
   32b94:	ldr	r0, [pc, #36]	; 32bc0 <acl_create_entry@plt+0x2d93c>
   32b98:	movw	r2, #1281	; 0x501
   32b9c:	ldr	r1, [pc, #32]	; 32bc4 <acl_create_entry@plt+0x2d940>
   32ba0:	ldr	r3, [pc, #32]	; 32bc8 <acl_create_entry@plt+0x2d944>
   32ba4:	add	r0, pc, r0
   32ba8:	add	r1, pc, r1
   32bac:	add	r3, pc, r3
   32bb0:	bl	33308 <acl_create_entry@plt+0x2e084>
   32bb4:	andeq	r8, r3, r8, lsr #2
   32bb8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   32bbc:	andeq	r7, r3, r0, asr pc
   32bc0:			; <UNDEFINED> instruction: 0x0001a9b4
   32bc4:	andeq	sl, r1, ip, asr #24
   32bc8:	strdeq	sl, [r1], -r8
   32bcc:	push	{r3, r4, r5, lr}
   32bd0:	subs	r4, r0, #0
   32bd4:	mov	r5, r1
   32bd8:	beq	32c54 <acl_create_entry@plt+0x2d9d0>
   32bdc:	bl	30f2c <acl_create_entry@plt+0x2bca8>
   32be0:	mov	r2, r5
   32be4:	mov	r1, r0
   32be8:	mov	r0, r4
   32bec:	bl	314ac <acl_create_entry@plt+0x2c228>
   32bf0:	cmn	r0, #1
   32bf4:	mov	r1, r0
   32bf8:	beq	32c54 <acl_create_entry@plt+0x2d9d0>
   32bfc:	ldrb	r3, [r4, #39]	; 0x27
   32c00:	ldr	r0, [pc, #84]	; 32c5c <acl_create_entry@plt+0x2d9d8>
   32c04:	tst	r3, #4
   32c08:	and	r3, r3, #3
   32c0c:	add	r0, pc, r0
   32c10:	addeq	r2, r4, #4
   32c14:	add	r0, r0, r3, lsl #4
   32c18:	ldrne	r2, [r4, #4]
   32c1c:	cmp	r3, #1
   32c20:	ldr	r0, [r0, #4]
   32c24:	mla	r2, r0, r1, r2
   32c28:	ble	32c4c <acl_create_entry@plt+0x2d9c8>
   32c2c:	cmp	r3, #2
   32c30:	ldreq	r5, [r2]
   32c34:	bne	32c48 <acl_create_entry@plt+0x2d9c4>
   32c38:	mov	r0, r4
   32c3c:	bl	31a74 <acl_create_entry@plt+0x2c7f0>
   32c40:	mov	r0, r5
   32c44:	pop	{r3, r4, r5, pc}
   32c48:	bl	31628 <acl_create_entry@plt+0x2c3a4>
   32c4c:	ldr	r5, [r2, #4]
   32c50:	b	32c38 <acl_create_entry@plt+0x2d9b4>
   32c54:	mov	r5, #0
   32c58:	b	32c40 <acl_create_entry@plt+0x2d9bc>
   32c5c:	andeq	r7, r3, ip, ror lr
   32c60:	cmp	r0, #0
   32c64:	bxeq	lr
   32c68:	ldrb	r3, [r0, #39]	; 0x27
   32c6c:	tst	r3, #4
   32c70:	ldrne	r0, [r0, #24]
   32c74:	ubfxeq	r0, r3, #3, #3
   32c78:	bx	lr
   32c7c:	ldr	r3, [pc, #280]	; 32d9c <acl_create_entry@plt+0x2db18>
   32c80:	ldr	r2, [pc, #280]	; 32da0 <acl_create_entry@plt+0x2db1c>
   32c84:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32c88:	add	r3, pc, r3
   32c8c:	mov	r4, r0
   32c90:	ldrb	r0, [r0, #39]	; 0x27
   32c94:	ldr	r6, [r3, r2]
   32c98:	sub	sp, sp, #16
   32c9c:	tst	r0, #4
   32ca0:	ubfxeq	r0, r0, #3, #3
   32ca4:	ldrne	r0, [r4, #24]
   32ca8:	ldr	r3, [r6]
   32cac:	adds	r5, r0, #1
   32cb0:	str	r3, [sp, #12]
   32cb4:	bne	32d7c <acl_create_entry@plt+0x2daf8>
   32cb8:	lsl	r0, r5, #2
   32cbc:	bl	4f24 <malloc@plt>
   32cc0:	subs	r7, r0, #0
   32cc4:	beq	32d90 <acl_create_entry@plt+0x2db0c>
   32cc8:	add	r5, sp, #4
   32ccc:	mov	r0, r4
   32cd0:	mvn	r3, #1
   32cd4:	mov	r8, #0
   32cd8:	mov	r1, r5
   32cdc:	stmib	sp, {r3, r8}
   32ce0:	bl	31114 <acl_create_entry@plt+0x2be90>
   32ce4:	cmn	r0, #1
   32ce8:	beq	32d4c <acl_create_entry@plt+0x2dac8>
   32cec:	ldr	sl, [pc, #176]	; 32da4 <acl_create_entry@plt+0x2db20>
   32cf0:	sub	r9, r7, #4
   32cf4:	add	sl, pc, sl
   32cf8:	ldrb	r3, [r4, #39]	; 0x27
   32cfc:	tst	r3, #4
   32d00:	and	r3, r3, #3
   32d04:	addeq	ip, r4, #4
   32d08:	add	r1, sl, r3, lsl #4
   32d0c:	ldrne	ip, [r4, #4]
   32d10:	cmp	r3, #1
   32d14:	ldr	r2, [r1, #4]
   32d18:	mla	r0, r2, r0, ip
   32d1c:	ble	32d70 <acl_create_entry@plt+0x2daec>
   32d20:	cmp	r3, #2
   32d24:	bne	32d78 <acl_create_entry@plt+0x2daf4>
   32d28:	ldr	r3, [r0]
   32d2c:	str	r3, [r9, #4]!
   32d30:	mov	r0, r4
   32d34:	mov	r1, r5
   32d38:	add	r8, r8, #1
   32d3c:	bl	31114 <acl_create_entry@plt+0x2be90>
   32d40:	cmn	r0, #1
   32d44:	bne	32cf8 <acl_create_entry@plt+0x2da74>
   32d48:	lsl	r8, r8, #2
   32d4c:	mov	r0, r7
   32d50:	mov	r3, #0
   32d54:	str	r3, [r7, r8]
   32d58:	ldr	r2, [sp, #12]
   32d5c:	ldr	r3, [r6]
   32d60:	cmp	r2, r3
   32d64:	bne	32d98 <acl_create_entry@plt+0x2db14>
   32d68:	add	sp, sp, #16
   32d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32d70:	ldr	r3, [r0, #4]
   32d74:	b	32d2c <acl_create_entry@plt+0x2daa8>
   32d78:	bl	31628 <acl_create_entry@plt+0x2c3a4>
   32d7c:	mvn	r0, #0
   32d80:	mov	r1, r5
   32d84:	bl	3eebc <acl_create_entry@plt+0x39c38>
   32d88:	cmp	r0, #3
   32d8c:	bhi	32cb8 <acl_create_entry@plt+0x2da34>
   32d90:	mov	r0, #0
   32d94:	b	32d58 <acl_create_entry@plt+0x2dad4>
   32d98:	bl	4f6c <__stack_chk_fail@plt>
   32d9c:	andeq	r7, r3, r8, ror pc
   32da0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   32da4:	muleq	r3, r4, sp
   32da8:	push	{r4, lr}
   32dac:	ldr	r4, [pc, #68]	; 32df8 <acl_create_entry@plt+0x2db74>
   32db0:	add	r4, pc, r4
   32db4:	ldr	r3, [r4]
   32db8:	cmp	r3, #0
   32dbc:	blt	32dc8 <acl_create_entry@plt+0x2db44>
   32dc0:	mov	r0, #0
   32dc4:	pop	{r4, pc}
   32dc8:	ldr	r0, [pc, #44]	; 32dfc <acl_create_entry@plt+0x2db78>
   32dcc:	movw	r1, #257	; 0x101
   32dd0:	movt	r1, #8
   32dd4:	add	r0, pc, r0
   32dd8:	bl	4df8 <open64@plt>
   32ddc:	cmp	r0, #0
   32de0:	str	r0, [r4]
   32de4:	bge	32dc0 <acl_create_entry@plt+0x2db3c>
   32de8:	bl	5248 <__errno_location@plt>
   32dec:	ldr	r0, [r0]
   32df0:	rsb	r0, r0, #0
   32df4:	pop	{r4, pc}
   32df8:	andeq	r8, r3, r0, lsr #5
   32dfc:	andeq	sl, r1, r4, ror #29
   32e00:	ldr	r3, [pc, #168]	; 32eb0 <acl_create_entry@plt+0x2dc2c>
   32e04:	orr	r1, r0, #524288	; 0x80000
   32e08:	ldr	ip, [pc, #164]	; 32eb4 <acl_create_entry@plt+0x2dc30>
   32e0c:	mov	r0, #1
   32e10:	add	r3, pc, r3
   32e14:	mov	r2, #0
   32e18:	push	{r4, r5, r6, lr}
   32e1c:	sub	sp, sp, #24
   32e20:	ldr	r4, [r3, ip]
   32e24:	ldr	r3, [r4]
   32e28:	str	r3, [sp, #20]
   32e2c:	bl	4c54 <socket@plt>
   32e30:	subs	r5, r0, #0
   32e34:	blt	32e9c <acl_create_entry@plt+0x2dc18>
   32e38:	mov	r1, #8388608	; 0x800000
   32e3c:	add	r6, sp, #12
   32e40:	bl	3ae20 <acl_create_entry@plt+0x35b9c>
   32e44:	bl	5068 <getpid@plt>
   32e48:	mov	r3, #0
   32e4c:	cmp	r0, #1
   32e50:	mov	r0, r6
   32e54:	movwne	r2, #38528	; 0x9680
   32e58:	movweq	r2, #10000	; 0x2710
   32e5c:	movtne	r2, #152	; 0x98
   32e60:	bl	377f8 <acl_create_entry@plt+0x32574>
   32e64:	mov	r2, #8
   32e68:	mov	r3, r6
   32e6c:	str	r2, [sp]
   32e70:	mov	r0, r5
   32e74:	mov	r1, #1
   32e78:	mov	r2, #21
   32e7c:	bl	51e8 <setsockopt@plt>
   32e80:	mov	r0, r5
   32e84:	ldr	r2, [sp, #20]
   32e88:	ldr	r3, [r4]
   32e8c:	cmp	r2, r3
   32e90:	bne	32eac <acl_create_entry@plt+0x2dc28>
   32e94:	add	sp, sp, #24
   32e98:	pop	{r4, r5, r6, pc}
   32e9c:	bl	5248 <__errno_location@plt>
   32ea0:	ldr	r0, [r0]
   32ea4:	rsb	r0, r0, #0
   32ea8:	b	32e84 <acl_create_entry@plt+0x2dc00>
   32eac:	bl	4f6c <__stack_chk_fail@plt>
   32eb0:	strdeq	r7, [r3], -r0
   32eb4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   32eb8:	push	{r4, lr}
   32ebc:	ldr	r4, [pc, #84]	; 32f18 <acl_create_entry@plt+0x2dc94>
   32ec0:	add	r4, pc, r4
   32ec4:	ldr	r3, [r4]
   32ec8:	cmp	r3, #0
   32ecc:	blt	32ed8 <acl_create_entry@plt+0x2dc54>
   32ed0:	mov	r0, #0
   32ed4:	pop	{r4, pc}
   32ed8:	ldr	r3, [pc, #60]	; 32f1c <acl_create_entry@plt+0x2dc98>
   32edc:	add	r3, pc, r3
   32ee0:	ldrb	r0, [r3]
   32ee4:	cmp	r0, #0
   32ee8:	bne	32ef8 <acl_create_entry@plt+0x2dc74>
   32eec:	mov	r3, #2
   32ef0:	str	r3, [r4]
   32ef4:	pop	{r4, pc}
   32ef8:	ldr	r0, [pc, #32]	; 32f20 <acl_create_entry@plt+0x2dc9c>
   32efc:	movw	r1, #257	; 0x101
   32f00:	movt	r1, #8
   32f04:	add	r0, pc, r0
   32f08:	bl	398f0 <acl_create_entry@plt+0x3466c>
   32f0c:	str	r0, [r4]
   32f10:	and	r0, r0, r0, asr #31
   32f14:	pop	{r4, pc}
   32f18:	andeq	r8, r3, ip, lsl #3
   32f1c:	andeq	r8, r3, fp, ror #3
   32f20:	andeq	sl, r1, r0, asr #27
   32f24:	ldr	r3, [pc, #64]	; 32f6c <acl_create_entry@plt+0x2dce8>
   32f28:	push	{r4, lr}
   32f2c:	ldr	r4, [pc, r3]
   32f30:	cmp	r4, #0
   32f34:	poplt	{r4, pc}
   32f38:	bl	5068 <getpid@plt>
   32f3c:	cmp	r0, #1
   32f40:	popne	{r4, pc}
   32f44:	cmp	r4, #2
   32f48:	bgt	32f60 <acl_create_entry@plt+0x2dcdc>
   32f4c:	ldr	r3, [pc, #28]	; 32f70 <acl_create_entry@plt+0x2dcec>
   32f50:	mvn	r2, #0
   32f54:	add	r3, pc, r3
   32f58:	str	r2, [r3]
   32f5c:	pop	{r4, pc}
   32f60:	mov	r0, r4
   32f64:	bl	38998 <acl_create_entry@plt+0x33714>
   32f68:	b	32f4c <acl_create_entry@plt+0x2dcc8>
   32f6c:	andeq	r8, r3, r0, lsr #2
   32f70:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   32f74:	push	{r3, r4, r5, r6, r7, lr}
   32f78:	ldr	r3, [pc, #740]	; 33264 <acl_create_entry@plt+0x2dfe0>
   32f7c:	ldr	r4, [pc, r3]
   32f80:	cmp	r4, #9
   32f84:	beq	3309c <acl_create_entry@plt+0x2de18>
   32f88:	sub	r3, r4, #7
   32f8c:	cmp	r3, #1
   32f90:	bls	33040 <acl_create_entry@plt+0x2ddbc>
   32f94:	sub	r3, r4, #3
   32f98:	cmp	r3, #1
   32f9c:	movhi	r3, r4
   32fa0:	bls	33064 <acl_create_entry@plt+0x2dde0>
   32fa4:	sub	r4, r4, #5
   32fa8:	cmp	r4, #1
   32fac:	bls	330b4 <acl_create_entry@plt+0x2de30>
   32fb0:	cmp	r3, #4
   32fb4:	beq	32ffc <acl_create_entry@plt+0x2dd78>
   32fb8:	sub	r2, r3, #6
   32fbc:	cmp	r2, #2
   32fc0:	bls	32ffc <acl_create_entry@plt+0x2dd78>
   32fc4:	cmp	r3, #2
   32fc8:	beq	32ffc <acl_create_entry@plt+0x2dd78>
   32fcc:	ldr	r5, [pc, #660]	; 33268 <acl_create_entry@plt+0x2dfe4>
   32fd0:	ldr	r4, [pc, #660]	; 3326c <acl_create_entry@plt+0x2dfe8>
   32fd4:	add	r5, pc, r5
   32fd8:	add	r4, pc, r4
   32fdc:	ldr	r0, [r5]
   32fe0:	bl	38998 <acl_create_entry@plt+0x33714>
   32fe4:	str	r0, [r5]
   32fe8:	ldr	r0, [r4]
   32fec:	bl	38998 <acl_create_entry@plt+0x33714>
   32ff0:	str	r0, [r4]
   32ff4:	pop	{r3, r4, r5, r6, r7, lr}
   32ff8:	b	32eb8 <acl_create_entry@plt+0x2dc34>
   32ffc:	bl	32da8 <acl_create_entry@plt+0x2db24>
   33000:	cmp	r0, #0
   33004:	blt	32fcc <acl_create_entry@plt+0x2dd48>
   33008:	ldr	r6, [pc, #608]	; 33270 <acl_create_entry@plt+0x2dfec>
   3300c:	mov	r4, r0
   33010:	ldr	r5, [pc, #604]	; 33274 <acl_create_entry@plt+0x2dff0>
   33014:	add	r6, pc, r6
   33018:	add	r5, pc, r5
   3301c:	ldr	r0, [r6]
   33020:	bl	38998 <acl_create_entry@plt+0x33714>
   33024:	str	r0, [r6]
   33028:	ldr	r0, [r5]
   3302c:	bl	38998 <acl_create_entry@plt+0x33714>
   33030:	str	r0, [r5]
   33034:	bl	32f24 <acl_create_entry@plt+0x2dca0>
   33038:	mov	r0, r4
   3303c:	pop	{r3, r4, r5, r6, r7, pc}
   33040:	bl	5068 <getpid@plt>
   33044:	cmp	r0, #1
   33048:	beq	3305c <acl_create_entry@plt+0x2ddd8>
   3304c:	mov	r0, #2
   33050:	bl	4c84 <isatty@plt>
   33054:	cmp	r0, #0
   33058:	bgt	32fcc <acl_create_entry@plt+0x2dd48>
   3305c:	cmp	r4, #7
   33060:	bne	32f94 <acl_create_entry@plt+0x2dd10>
   33064:	ldr	r5, [pc, #524]	; 33278 <acl_create_entry@plt+0x2dff4>
   33068:	add	r5, pc, r5
   3306c:	ldr	r3, [r5]
   33070:	cmp	r3, #0
   33074:	blt	330e8 <acl_create_entry@plt+0x2de64>
   33078:	mov	r4, #0
   3307c:	ldr	r5, [pc, #504]	; 3327c <acl_create_entry@plt+0x2dff8>
   33080:	add	r5, pc, r5
   33084:	ldr	r0, [r5]
   33088:	bl	38998 <acl_create_entry@plt+0x33714>
   3308c:	str	r0, [r5]
   33090:	bl	32f24 <acl_create_entry@plt+0x2dca0>
   33094:	mov	r0, r4
   33098:	pop	{r3, r4, r5, r6, r7, pc}
   3309c:	ldr	r6, [pc, #476]	; 33280 <acl_create_entry@plt+0x2dffc>
   330a0:	mov	r4, #0
   330a4:	ldr	r5, [pc, #472]	; 33284 <acl_create_entry@plt+0x2e000>
   330a8:	add	r6, pc, r6
   330ac:	add	r5, pc, r5
   330b0:	b	3301c <acl_create_entry@plt+0x2dd98>
   330b4:	ldr	r5, [pc, #460]	; 33288 <acl_create_entry@plt+0x2e004>
   330b8:	add	r5, pc, r5
   330bc:	ldr	r3, [r5]
   330c0:	cmp	r3, #0
   330c4:	blt	33178 <acl_create_entry@plt+0x2def4>
   330c8:	mov	r4, #0
   330cc:	ldr	r5, [pc, #440]	; 3328c <acl_create_entry@plt+0x2e008>
   330d0:	add	r5, pc, r5
   330d4:	ldr	r0, [r5]
   330d8:	bl	38998 <acl_create_entry@plt+0x33714>
   330dc:	str	r0, [r5]
   330e0:	bl	32f24 <acl_create_entry@plt+0x2dca0>
   330e4:	b	33094 <acl_create_entry@plt+0x2de10>
   330e8:	mov	r0, #2
   330ec:	bl	32e00 <acl_create_entry@plt+0x2db7c>
   330f0:	cmp	r0, #0
   330f4:	mov	r4, r0
   330f8:	str	r0, [r5]
   330fc:	blt	3315c <acl_create_entry@plt+0x2ded8>
   33100:	ldr	r6, [pc, #392]	; 33290 <acl_create_entry@plt+0x2e00c>
   33104:	add	r6, pc, r6
   33108:	add	r0, r6, #2
   3310c:	bl	4ce4 <strlen@plt>
   33110:	mov	r1, r6
   33114:	add	r2, r0, #2
   33118:	mov	r0, r4
   3311c:	bl	484c <connect@plt>
   33120:	cmp	r0, #0
   33124:	bge	33078 <acl_create_entry@plt+0x2ddf4>
   33128:	bl	5248 <__errno_location@plt>
   3312c:	ldr	r4, [r0]
   33130:	ldr	r0, [r5]
   33134:	bl	38998 <acl_create_entry@plt+0x33714>
   33138:	rsb	r4, r4, #0
   3313c:	cmp	r4, #0
   33140:	str	r0, [r5]
   33144:	bge	3307c <acl_create_entry@plt+0x2ddf8>
   33148:	ldr	r3, [pc, #324]	; 33294 <acl_create_entry@plt+0x2e010>
   3314c:	add	r3, pc, r3
   33150:	ldr	r3, [r3]
   33154:	mov	r4, r3
   33158:	b	32fa4 <acl_create_entry@plt+0x2dd20>
   3315c:	bl	38998 <acl_create_entry@plt+0x33714>
   33160:	ldr	r3, [pc, #304]	; 33298 <acl_create_entry@plt+0x2e014>
   33164:	add	r3, pc, r3
   33168:	ldr	r3, [r3]
   3316c:	mov	r4, r3
   33170:	str	r0, [r5]
   33174:	b	32fa4 <acl_create_entry@plt+0x2dd20>
   33178:	mov	r0, #2
   3317c:	bl	32e00 <acl_create_entry@plt+0x2db7c>
   33180:	cmp	r0, #0
   33184:	mov	r4, r0
   33188:	str	r0, [r5]
   3318c:	blt	331d0 <acl_create_entry@plt+0x2df4c>
   33190:	ldr	r6, [pc, #260]	; 3329c <acl_create_entry@plt+0x2e018>
   33194:	add	r6, pc, r6
   33198:	add	r0, r6, #2
   3319c:	bl	4ce4 <strlen@plt>
   331a0:	mov	r1, r6
   331a4:	add	r7, r0, #2
   331a8:	mov	r0, r4
   331ac:	mov	r2, r7
   331b0:	bl	484c <connect@plt>
   331b4:	cmp	r0, #0
   331b8:	blt	331f0 <acl_create_entry@plt+0x2df6c>
   331bc:	ldr	r3, [pc, #220]	; 332a0 <acl_create_entry@plt+0x2e01c>
   331c0:	mov	r2, #0
   331c4:	add	r3, pc, r3
   331c8:	strb	r2, [r3]
   331cc:	b	330c8 <acl_create_entry@plt+0x2de44>
   331d0:	bl	38998 <acl_create_entry@plt+0x33714>
   331d4:	ldr	r2, [pc, #200]	; 332a4 <acl_create_entry@plt+0x2e020>
   331d8:	ldr	r3, [pc, #200]	; 332a8 <acl_create_entry@plt+0x2e024>
   331dc:	add	r2, pc, r2
   331e0:	add	r3, pc, r3
   331e4:	ldr	r3, [r3]
   331e8:	str	r0, [r2]
   331ec:	b	32fb0 <acl_create_entry@plt+0x2dd2c>
   331f0:	ldr	r0, [r5]
   331f4:	bl	38998 <acl_create_entry@plt+0x33714>
   331f8:	mov	r0, #1
   331fc:	bl	32e00 <acl_create_entry@plt+0x2db7c>
   33200:	cmp	r0, #0
   33204:	str	r0, [r5]
   33208:	blt	331d0 <acl_create_entry@plt+0x2df4c>
   3320c:	mov	r1, r6
   33210:	mov	r2, r7
   33214:	bl	484c <connect@plt>
   33218:	cmp	r0, #0
   3321c:	blt	33234 <acl_create_entry@plt+0x2dfb0>
   33220:	ldr	r3, [pc, #132]	; 332ac <acl_create_entry@plt+0x2e028>
   33224:	mov	r2, #1
   33228:	add	r3, pc, r3
   3322c:	strb	r2, [r3]
   33230:	b	330c8 <acl_create_entry@plt+0x2de44>
   33234:	bl	5248 <__errno_location@plt>
   33238:	ldr	r4, [r0]
   3323c:	ldr	r0, [r5]
   33240:	bl	38998 <acl_create_entry@plt+0x33714>
   33244:	rsb	r4, r4, #0
   33248:	cmp	r4, #0
   3324c:	str	r0, [r5]
   33250:	bge	330cc <acl_create_entry@plt+0x2de48>
   33254:	ldr	r3, [pc, #84]	; 332b0 <acl_create_entry@plt+0x2e02c>
   33258:	add	r3, pc, r3
   3325c:	ldr	r3, [r3]
   33260:	b	32fb0 <acl_create_entry@plt+0x2dd2c>
   33264:	andeq	r8, r3, r0, asr #2
   33268:	andeq	r8, r3, r8, lsl #1
   3326c:	andeq	r8, r3, r0, lsl #1
   33270:	andeq	r8, r3, r8, asr #32
   33274:	andeq	r8, r3, r0, asr #32
   33278:	strdeq	r7, [r3], -r4
   3327c:	ldrdeq	r7, [r3], -r8
   33280:			; <UNDEFINED> instruction: 0x00037fb4
   33284:	andeq	r7, r3, ip, lsr #31
   33288:	andeq	r7, r3, r0, lsr #31
   3328c:	andeq	r7, r3, ip, lsl #31
   33290:			; <UNDEFINED> instruction: 0x0001b1bc
   33294:	andeq	r7, r3, r0, ror pc
   33298:	andeq	r7, r3, r8, asr pc
   3329c:	andeq	fp, r1, ip, lsr #1
   332a0:	andeq	r7, r3, r2, lsl #30
   332a4:	andeq	r7, r3, ip, ror lr
   332a8:	ldrdeq	r7, [r3], -ip
   332ac:	muleq	r3, lr, lr
   332b0:	andeq	r7, r3, r4, ror #28
   332b4:	push	{r4, r5, r6, lr}
   332b8:	ldr	r6, [pc, #60]	; 332fc <acl_create_entry@plt+0x2e078>
   332bc:	ldr	r5, [pc, #60]	; 33300 <acl_create_entry@plt+0x2e07c>
   332c0:	add	r6, pc, r6
   332c4:	ldr	r4, [pc, #56]	; 33304 <acl_create_entry@plt+0x2e080>
   332c8:	add	r5, pc, r5
   332cc:	ldr	r0, [r6]
   332d0:	add	r4, pc, r4
   332d4:	bl	38998 <acl_create_entry@plt+0x33714>
   332d8:	str	r0, [r6]
   332dc:	ldr	r0, [r5]
   332e0:	bl	38998 <acl_create_entry@plt+0x33714>
   332e4:	str	r0, [r5]
   332e8:	ldr	r0, [r4]
   332ec:	bl	38998 <acl_create_entry@plt+0x33714>
   332f0:	str	r0, [r4]
   332f4:	pop	{r4, r5, r6, lr}
   332f8:	b	32f24 <acl_create_entry@plt+0x2dca0>
   332fc:	muleq	r3, ip, sp
   33300:	muleq	r3, r0, sp
   33304:	andeq	r7, r3, r0, lsl #27
   33308:	ldr	ip, [pc, #72]	; 33358 <acl_create_entry@plt+0x2e0d4>
   3330c:	push	{r4, lr}
   33310:	add	ip, pc, ip
   33314:	sub	sp, sp, #8
   33318:	mov	r4, r1
   3331c:	ldr	ip, [ip]
   33320:	mov	lr, r2
   33324:	cmp	ip, #1
   33328:	bgt	33330 <acl_create_entry@plt+0x2e0ac>
   3332c:	bl	4840 <abort@plt>
   33330:	ldr	ip, [pc, #36]	; 3335c <acl_create_entry@plt+0x2e0d8>
   33334:	mov	r1, r0
   33338:	str	r3, [sp]
   3333c:	mov	r2, r4
   33340:	add	ip, pc, ip
   33344:	mov	r3, lr
   33348:	mov	r0, #2
   3334c:	str	ip, [sp, #4]
   33350:	bl	6210 <acl_create_entry@plt+0xf8c>
   33354:	b	3332c <acl_create_entry@plt+0x2e0a8>
   33358:	andeq	r7, r3, r4, asr #26
   3335c:	andeq	sl, r1, r8, lsr #20
   33360:	cmp	r0, #0
   33364:	push	{r3, lr}
   33368:	blt	333cc <acl_create_entry@plt+0x2e148>
   3336c:	cmp	r0, #9
   33370:	bgt	333ac <acl_create_entry@plt+0x2e128>
   33374:	ldr	r3, [pc, #112]	; 333ec <acl_create_entry@plt+0x2e168>
   33378:	add	r3, pc, r3
   3337c:	ldrb	r3, [r3]
   33380:	cmp	r3, #0
   33384:	beq	3339c <acl_create_entry@plt+0x2e118>
   33388:	cmp	r0, #5
   3338c:	moveq	r0, #3
   33390:	beq	3339c <acl_create_entry@plt+0x2e118>
   33394:	cmp	r0, #6
   33398:	moveq	r0, #4
   3339c:	ldr	r3, [pc, #76]	; 333f0 <acl_create_entry@plt+0x2e16c>
   333a0:	add	r3, pc, r3
   333a4:	str	r0, [r3]
   333a8:	pop	{r3, pc}
   333ac:	ldr	r0, [pc, #64]	; 333f4 <acl_create_entry@plt+0x2e170>
   333b0:	movw	r2, #275	; 0x113
   333b4:	ldr	r1, [pc, #60]	; 333f8 <acl_create_entry@plt+0x2e174>
   333b8:	ldr	r3, [pc, #60]	; 333fc <acl_create_entry@plt+0x2e178>
   333bc:	add	r0, pc, r0
   333c0:	add	r1, pc, r1
   333c4:	add	r3, pc, r3
   333c8:	bl	33308 <acl_create_entry@plt+0x2e084>
   333cc:	ldr	r0, [pc, #44]	; 33400 <acl_create_entry@plt+0x2e17c>
   333d0:	movw	r2, #274	; 0x112
   333d4:	ldr	r1, [pc, #40]	; 33404 <acl_create_entry@plt+0x2e180>
   333d8:	ldr	r3, [pc, #40]	; 33408 <acl_create_entry@plt+0x2e184>
   333dc:	add	r0, pc, r0
   333e0:	add	r1, pc, r1
   333e4:	add	r3, pc, r3
   333e8:	bl	33308 <acl_create_entry@plt+0x2e084>
   333ec:	andeq	r7, r3, sp, asr #26
   333f0:	andeq	r7, r3, ip, lsl sp
   333f4:	andeq	sl, r1, r8, lsl #20
   333f8:	strdeq	sl, [r1], -r0
   333fc:	andeq	sl, r1, r4, lsl #17
   33400:	andeq	sl, r1, r8, asr #19
   33404:	ldrdeq	sl, [r1], -r0
   33408:	andeq	sl, r1, r4, ror #16
   3340c:	push	{r3, lr}
   33410:	and	r3, r0, #7
   33414:	cmp	r0, r3
   33418:	bne	3342c <acl_create_entry@plt+0x2e1a8>
   3341c:	ldr	r3, [pc, #12]	; 33430 <acl_create_entry@plt+0x2e1ac>
   33420:	add	r3, pc, r3
   33424:	str	r0, [r3]
   33428:	pop	{r3, pc}
   3342c:	bl	58fc <acl_create_entry@plt+0x678>
   33430:	andeq	r7, r3, r4, lsr ip
   33434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33438:	mov	r6, r0
   3343c:	ldr	lr, [pc, #272]	; 33554 <acl_create_entry@plt+0x2e2d0>
   33440:	sub	sp, sp, #2080	; 0x820
   33444:	ldr	r0, [pc, #268]	; 33558 <acl_create_entry@plt+0x2e2d4>
   33448:	mov	r8, r3
   3344c:	add	lr, pc, lr
   33450:	sub	sp, sp, #4
   33454:	mov	r4, r1
   33458:	mov	r9, r2
   3345c:	ldr	r0, [lr, r0]
   33460:	mov	r3, lr
   33464:	ldr	sl, [sp, #2120]	; 0x848
   33468:	ldr	fp, [sp, #2124]	; 0x84c
   3346c:	ldr	r3, [r0]
   33470:	str	r0, [sp, #20]
   33474:	str	r3, [sp, #2076]	; 0x81c
   33478:	bl	5248 <__errno_location@plt>
   3347c:	cmp	r4, #0
   33480:	mov	r5, r0
   33484:	ldr	r7, [r0]
   33488:	blt	334cc <acl_create_entry@plt+0x2e248>
   3348c:	ldr	r3, [pc, #200]	; 3355c <acl_create_entry@plt+0x2e2d8>
   33490:	and	r2, r6, #7
   33494:	add	r3, pc, r3
   33498:	ldr	r3, [r3]
   3349c:	cmp	r2, r3
   334a0:	ble	33540 <acl_create_entry@plt+0x2e2bc>
   334a4:	rsb	r0, r4, #0
   334a8:	ldr	r1, [sp, #20]
   334ac:	ldr	r2, [sp, #2076]	; 0x81c
   334b0:	str	r7, [r5]
   334b4:	ldr	r3, [r1]
   334b8:	cmp	r2, r3
   334bc:	bne	3353c <acl_create_entry@plt+0x2e2b8>
   334c0:	add	sp, sp, #2080	; 0x820
   334c4:	add	sp, sp, #4
   334c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   334cc:	ldr	r3, [pc, #140]	; 33560 <acl_create_entry@plt+0x2e2dc>
   334d0:	and	r2, r6, #7
   334d4:	rsb	r4, r4, #0
   334d8:	add	r3, pc, r3
   334dc:	ldr	r3, [r3]
   334e0:	cmp	r2, r3
   334e4:	bgt	334a4 <acl_create_entry@plt+0x2e220>
   334e8:	str	r4, [r5]
   334ec:	ldr	r2, [sp, #2128]	; 0x850
   334f0:	mov	r1, #2048	; 0x800
   334f4:	str	fp, [sp]
   334f8:	add	fp, sp, #28
   334fc:	mov	r3, r1
   33500:	str	r2, [sp, #4]
   33504:	mov	r0, fp
   33508:	mov	r2, #1
   3350c:	bl	4de0 <__vsnprintf_chk@plt>
   33510:	mov	ip, #0
   33514:	str	fp, [sp, #12]
   33518:	mov	r0, r6
   3351c:	str	sl, [sp]
   33520:	mov	r1, r4
   33524:	mov	r2, r9
   33528:	mov	r3, r8
   3352c:	str	ip, [sp, #4]
   33530:	str	ip, [sp, #8]
   33534:	bl	592c <acl_create_entry@plt+0x6a8>
   33538:	b	334a8 <acl_create_entry@plt+0x2e224>
   3353c:	bl	4f6c <__stack_chk_fail@plt>
   33540:	cmp	r4, #0
   33544:	beq	334ec <acl_create_entry@plt+0x2e268>
   33548:	b	334e8 <acl_create_entry@plt+0x2e264>
   3354c:	str	r7, [r5]
   33550:	bl	51d0 <_Unwind_Resume@plt>
   33554:			; <UNDEFINED> instruction: 0x000377b4
   33558:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3355c:	andeq	r7, r3, r0, asr #23
   33560:	andeq	r7, r3, ip, ror fp
   33564:	push	{r4, r5, r6, lr}
   33568:	sub	sp, sp, #24
   3356c:	ldr	lr, [pc, #76]	; 335c0 <acl_create_entry@plt+0x2e33c>
   33570:	add	ip, sp, #48	; 0x30
   33574:	ldr	r4, [pc, #72]	; 335c4 <acl_create_entry@plt+0x2e340>
   33578:	add	lr, pc, lr
   3357c:	ldr	r6, [sp, #40]	; 0x28
   33580:	ldr	r5, [sp, #44]	; 0x2c
   33584:	ldr	r4, [lr, r4]
   33588:	str	r6, [sp]
   3358c:	str	r5, [sp, #4]
   33590:	ldr	lr, [r4]
   33594:	str	ip, [sp, #8]
   33598:	str	ip, [sp, #16]
   3359c:	str	lr, [sp, #20]
   335a0:	bl	33434 <acl_create_entry@plt+0x2e1b0>
   335a4:	ldr	r2, [sp, #20]
   335a8:	ldr	r3, [r4]
   335ac:	cmp	r2, r3
   335b0:	bne	335bc <acl_create_entry@plt+0x2e338>
   335b4:	add	sp, sp, #24
   335b8:	pop	{r4, r5, r6, pc}
   335bc:	bl	4f6c <__stack_chk_fail@plt>
   335c0:	andeq	r7, r3, r8, lsl #13
   335c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   335c8:	ldr	ip, [pc, #72]	; 33618 <acl_create_entry@plt+0x2e394>
   335cc:	push	{r4, lr}
   335d0:	add	ip, pc, ip
   335d4:	sub	sp, sp, #8
   335d8:	mov	r4, r1
   335dc:	ldr	ip, [ip]
   335e0:	mov	lr, r2
   335e4:	cmp	ip, #1
   335e8:	bgt	335f0 <acl_create_entry@plt+0x2e36c>
   335ec:	bl	4840 <abort@plt>
   335f0:	ldr	ip, [pc, #36]	; 3361c <acl_create_entry@plt+0x2e398>
   335f4:	mov	r1, r0
   335f8:	str	r3, [sp]
   335fc:	mov	r2, r4
   33600:	add	ip, pc, ip
   33604:	mov	r3, lr
   33608:	mov	r0, #2
   3360c:	str	ip, [sp, #4]
   33610:	bl	6210 <acl_create_entry@plt+0xf8c>
   33614:	b	335ec <acl_create_entry@plt+0x2e368>
   33618:	andeq	r7, r3, r4, lsl #21
   3361c:	andeq	sl, r1, r4, lsl r9
   33620:	push	{r4, r5, r6, r7, r8, r9, lr}
   33624:	sub	sp, sp, #12
   33628:	mov	r9, r0
   3362c:	mov	r7, r1
   33630:	mov	r6, r2
   33634:	mov	r8, r3
   33638:	bl	5248 <__errno_location@plt>
   3363c:	ldr	ip, [pc, #80]	; 33694 <acl_create_entry@plt+0x2e410>
   33640:	add	ip, pc, ip
   33644:	ldr	ip, [ip]
   33648:	cmp	ip, #6
   3364c:	mov	r4, r0
   33650:	ldr	r5, [r0]
   33654:	bgt	33664 <acl_create_entry@plt+0x2e3e0>
   33658:	str	r5, [r4]
   3365c:	add	sp, sp, #12
   33660:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33664:	ldr	ip, [pc, #44]	; 33698 <acl_create_entry@plt+0x2e414>
   33668:	mov	r1, r9
   3366c:	str	r8, [sp]
   33670:	mov	r2, r7
   33674:	add	ip, pc, ip
   33678:	mov	r3, r6
   3367c:	mov	r0, #7
   33680:	str	ip, [sp, #4]
   33684:	bl	6210 <acl_create_entry@plt+0xf8c>
   33688:	b	33658 <acl_create_entry@plt+0x2e3d4>
   3368c:	str	r5, [r4]
   33690:	bl	51d0 <_Unwind_Resume@plt>
   33694:	andeq	r7, r3, r4, lsl sl
   33698:	andeq	sl, r1, r4, ror #17
   3369c:	push	{lr}		; (str lr, [sp, #-4]!)
   336a0:	sub	sp, sp, #12
   336a4:	ldr	ip, [pc, #40]	; 336d4 <acl_create_entry@plt+0x2e450>
   336a8:	mov	r3, r1
   336ac:	str	r2, [sp]
   336b0:	mov	r1, #12
   336b4:	add	ip, pc, ip
   336b8:	mov	r2, r0
   336bc:	str	ip, [sp, #4]
   336c0:	mov	r0, #3
   336c4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   336c8:	mvn	r0, #11
   336cc:	add	sp, sp, #12
   336d0:	pop	{pc}		; (ldr pc, [sp], #4)
   336d4:	andeq	sl, r1, r0, ror #17
   336d8:	ldr	ip, [pc, #1468]	; 33c9c <acl_create_entry@plt+0x2ea18>
   336dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   336e0:	mov	r6, r0
   336e4:	ldr	r0, [pc, #1460]	; 33ca0 <acl_create_entry@plt+0x2ea1c>
   336e8:	add	ip, pc, ip
   336ec:	sub	sp, sp, #2800	; 0xaf0
   336f0:	mov	r9, r3
   336f4:	mov	r3, ip
   336f8:	sub	sp, sp, #12
   336fc:	ldr	r0, [ip, r0]
   33700:	mov	sl, r2
   33704:	eor	r5, r1, r1, asr #31
   33708:	sub	r5, r5, r1, asr #31
   3370c:	ldr	fp, [sp, #2848]	; 0xb20
   33710:	ldr	r8, [sp, #2852]	; 0xb24
   33714:	ldr	r3, [r0]
   33718:	str	r0, [sp, #28]
   3371c:	str	r3, [sp, #2804]	; 0xaf4
   33720:	bl	5248 <__errno_location@plt>
   33724:	ldr	r2, [pc, #1400]	; 33ca4 <acl_create_entry@plt+0x2ea20>
   33728:	and	r3, r6, #7
   3372c:	add	r2, pc, r2
   33730:	ldr	r2, [r2]
   33734:	cmp	r3, r2
   33738:	mov	r4, r0
   3373c:	ldr	r7, [r0]
   33740:	ble	33770 <acl_create_entry@plt+0x2e4ec>
   33744:	rsb	r0, r5, #0
   33748:	ldr	r1, [sp, #28]
   3374c:	ldr	r2, [sp, #2804]	; 0xaf4
   33750:	str	r7, [r4]
   33754:	ldr	r3, [r1]
   33758:	cmp	r2, r3
   3375c:	bne	3376c <acl_create_entry@plt+0x2e4e8>
   33760:	add	sp, sp, #2800	; 0xaf0
   33764:	add	sp, sp, #12
   33768:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3376c:	bl	4f6c <__stack_chk_fail@plt>
   33770:	ldr	r2, [pc, #1328]	; 33ca8 <acl_create_entry@plt+0x2ea24>
   33774:	add	r2, pc, r2
   33778:	ldr	r2, [r2]
   3377c:	cmp	r2, #9
   33780:	beq	33744 <acl_create_entry@plt+0x2e4c0>
   33784:	tst	r6, #1016	; 0x3f8
   33788:	ldreq	r1, [pc, #1308]	; 33cac <acl_create_entry@plt+0x2ea28>
   3378c:	ldreq	r6, [pc, r1]
   33790:	orreq	r6, r3, r6
   33794:	cmp	r2, #7
   33798:	beq	33868 <acl_create_entry@plt+0x2e5e4>
   3379c:	sub	r2, r2, #3
   337a0:	cmp	r2, #1
   337a4:	bls	33868 <acl_create_entry@plt+0x2e5e4>
   337a8:	add	r0, sp, #2848	; 0xb20
   337ac:	add	r0, r0, #8
   337b0:	str	r0, [sp, #36]	; 0x24
   337b4:	ldr	r0, [sp, #36]	; 0x24
   337b8:	add	ip, sp, #760	; 0x2f8
   337bc:	str	ip, [sp, #32]
   337c0:	add	ip, sp, #244	; 0xf4
   337c4:	str	ip, [sp, #40]	; 0x28
   337c8:	add	ip, sp, #756	; 0x2f4
   337cc:	str	ip, [sp, #36]	; 0x24
   337d0:	add	ip, sp, #240	; 0xf0
   337d4:	str	ip, [sp, #44]	; 0x2c
   337d8:	ldr	ip, [pc, #1232]	; 33cb0 <acl_create_entry@plt+0x2ea2c>
   337dc:	str	r0, [sp, #68]	; 0x44
   337e0:	add	ip, pc, ip
   337e4:	str	ip, [sp, #48]	; 0x30
   337e8:	cmp	r8, #0
   337ec:	beq	33744 <acl_create_entry@plt+0x2e4c0>
   337f0:	ldr	ip, [sp, #68]	; 0x44
   337f4:	mov	r1, #2048	; 0x800
   337f8:	cmp	r5, #0
   337fc:	mov	r3, r1
   33800:	strne	r5, [r4]
   33804:	mov	r2, #1
   33808:	str	ip, [sp, #4]
   3380c:	str	r8, [sp]
   33810:	ldr	r0, [sp, #36]	; 0x24
   33814:	str	ip, [sp, #80]	; 0x50
   33818:	bl	4de0 <__vsnprintf_chk@plt>
   3381c:	ldr	r0, [sp, #36]	; 0x24
   33820:	mov	r2, #8
   33824:	ldr	r1, [sp, #48]	; 0x30
   33828:	bl	5164 <strncmp@plt>
   3382c:	cmp	r0, #0
   33830:	bne	33adc <acl_create_entry@plt+0x2e858>
   33834:	add	ip, sp, #760	; 0x2f8
   33838:	mov	r3, r0
   3383c:	add	r2, ip, #4
   33840:	str	r3, [sp, #4]
   33844:	str	r2, [sp, #12]
   33848:	mov	r0, r6
   3384c:	str	r3, [sp, #8]
   33850:	mov	r1, r5
   33854:	str	fp, [sp]
   33858:	mov	r2, sl
   3385c:	mov	r3, r9
   33860:	bl	592c <acl_create_entry@plt+0x6a8>
   33864:	b	33748 <acl_create_entry@plt+0x2e4c4>
   33868:	ldr	r3, [pc, #1092]	; 33cb4 <acl_create_entry@plt+0x2ea30>
   3386c:	add	r3, pc, r3
   33870:	ldr	r3, [r3]
   33874:	cmp	r3, #0
   33878:	addlt	r1, sp, #2848	; 0xb20
   3387c:	addlt	r1, r1, #8
   33880:	strlt	r1, [sp, #36]	; 0x24
   33884:	blt	337b4 <acl_create_entry@plt+0x2e530>
   33888:	add	r2, sp, #108	; 0x6c
   3388c:	mov	r1, #0
   33890:	str	r2, [sp, #40]	; 0x28
   33894:	add	ip, sp, #88	; 0x58
   33898:	mov	r0, r2
   3389c:	mov	r2, #136	; 0x88
   338a0:	str	ip, [sp, #48]	; 0x30
   338a4:	add	ip, sp, #80	; 0x50
   338a8:	str	ip, [sp, #44]	; 0x2c
   338ac:	bl	4a74 <memset@plt>
   338b0:	mov	r1, #0
   338b4:	mov	r2, #28
   338b8:	add	r0, sp, #80	; 0x50
   338bc:	add	ip, sp, #244	; 0xf4
   338c0:	str	ip, [sp, #52]	; 0x34
   338c4:	bl	4a74 <memset@plt>
   338c8:	add	ip, sp, #756	; 0x2f4
   338cc:	mov	r1, r6
   338d0:	mov	r3, #0
   338d4:	mov	r2, r5
   338d8:	mov	r0, ip
   338dc:	str	r3, [sp, #8]
   338e0:	str	r3, [sp, #12]
   338e4:	mov	r3, sl
   338e8:	stm	sp, {r9, fp}
   338ec:	add	lr, sp, #108	; 0x6c
   338f0:	str	ip, [sp, #24]
   338f4:	str	lr, [sp, #88]	; 0x58
   338f8:	bl	5438 <acl_create_entry@plt+0x1b4>
   338fc:	ldr	ip, [sp, #24]
   33900:	mov	r0, ip
   33904:	str	ip, [sp, #108]	; 0x6c
   33908:	bl	4ce4 <strlen@plt>
   3390c:	add	ip, sp, #108	; 0x6c
   33910:	mov	r3, #1
   33914:	ldr	lr, [pc, #924]	; 33cb8 <acl_create_entry@plt+0x2ea34>
   33918:	str	r3, [sp, #32]
   3391c:	mov	r3, r8
   33920:	add	r2, sp, #2848	; 0xb20
   33924:	mov	r8, r6
   33928:	mov	r6, r4
   3392c:	mov	r4, ip
   33930:	mov	ip, r3
   33934:	add	r2, r2, #8
   33938:	add	r1, sp, #240	; 0xf0
   3393c:	add	lr, pc, lr
   33940:	str	r1, [sp, #56]	; 0x38
   33944:	str	r2, [sp, #36]	; 0x24
   33948:	str	r2, [sp, #68]	; 0x44
   3394c:	str	lr, [sp, #60]	; 0x3c
   33950:	str	r0, [sp, #112]	; 0x70
   33954:	cmp	ip, #0
   33958:	beq	33c68 <acl_create_entry@plt+0x2e9e4>
   3395c:	ldr	lr, [sp, #32]
   33960:	cmp	lr, #17
   33964:	beq	33c68 <acl_create_entry@plt+0x2e9e4>
   33968:	ldr	lr, [sp, #68]	; 0x44
   3396c:	cmp	r5, #0
   33970:	mov	r2, ip
   33974:	strne	r5, [r6]
   33978:	add	r0, sp, #76	; 0x4c
   3397c:	mov	r1, #1
   33980:	mov	r3, lr
   33984:	str	ip, [sp, #24]
   33988:	str	lr, [sp, #72]	; 0x48
   3398c:	bl	523c <__vasprintf_chk@plt>
   33990:	ldr	ip, [sp, #24]
   33994:	cmp	r0, #0
   33998:	blt	33bdc <acl_create_entry@plt+0x2e958>
   3399c:	mov	r0, ip
   339a0:	mov	r1, #128	; 0x80
   339a4:	add	r2, sp, #244	; 0xf4
   339a8:	bl	4e94 <parse_printf_format@plt>
   339ac:	cmp	r0, #127	; 0x7f
   339b0:	bhi	33ab8 <acl_create_entry@plt+0x2e834>
   339b4:	cmp	r0, #0
   339b8:	ldrne	ip, [sp, #56]	; 0x38
   339bc:	ldrne	r3, [sp, #68]	; 0x44
   339c0:	addne	r0, ip, r0, lsl #2
   339c4:	movne	r1, ip
   339c8:	beq	33a58 <acl_create_entry@plt+0x2e7d4>
   339cc:	ldr	r2, [r1, #4]!
   339d0:	tst	r2, #2048	; 0x800
   339d4:	bne	33a48 <acl_create_entry@plt+0x2e7c4>
   339d8:	cmp	r2, #7
   339dc:	bgt	33a28 <acl_create_entry@plt+0x2e7a4>
   339e0:	cmp	r2, #6
   339e4:	bge	33aa8 <acl_create_entry@plt+0x2e824>
   339e8:	cmp	r2, #2
   339ec:	beq	33a48 <acl_create_entry@plt+0x2e7c4>
   339f0:	bgt	33a48 <acl_create_entry@plt+0x2e7c4>
   339f4:	cmp	r2, #0
   339f8:	bge	33a48 <acl_create_entry@plt+0x2e7c4>
   339fc:	ldr	r0, [pc, #696]	; 33cbc <acl_create_entry@plt+0x2ea38>
   33a00:	mov	r2, #836	; 0x344
   33a04:	ldr	r1, [pc, #692]	; 33cc0 <acl_create_entry@plt+0x2ea3c>
   33a08:	mov	r4, r6
   33a0c:	ldr	r3, [pc, #688]	; 33cc4 <acl_create_entry@plt+0x2ea40>
   33a10:	add	r0, pc, r0
   33a14:	add	r1, pc, r1
   33a18:	add	r3, pc, r3
   33a1c:	bl	335c8 <acl_create_entry@plt+0x2e344>
   33a20:	str	r7, [r4]
   33a24:	bl	51d0 <_Unwind_Resume@plt>
   33a28:	movw	lr, #263	; 0x107
   33a2c:	cmp	r2, lr
   33a30:	beq	33aa8 <acl_create_entry@plt+0x2e824>
   33a34:	ble	33aa0 <acl_create_entry@plt+0x2e81c>
   33a38:	cmp	r2, #512	; 0x200
   33a3c:	beq	33a48 <acl_create_entry@plt+0x2e7c4>
   33a40:	cmp	r2, #1024	; 0x400
   33a44:	bne	339fc <acl_create_entry@plt+0x2e778>
   33a48:	add	r3, r3, #4
   33a4c:	cmp	r1, r0
   33a50:	bne	339cc <acl_create_entry@plt+0x2e748>
   33a54:	str	r3, [sp, #68]	; 0x44
   33a58:	ldr	r3, [sp, #76]	; 0x4c
   33a5c:	add	r4, r4, #16
   33a60:	ldr	r0, [sp, #32]
   33a64:	str	r3, [r4, #-8]
   33a68:	add	r0, r0, #2
   33a6c:	str	r0, [sp, #32]
   33a70:	mov	r0, r3
   33a74:	bl	4ce4 <strlen@plt>
   33a78:	ldr	r3, [sp, #68]	; 0x44
   33a7c:	ldr	ip, [sp, #60]	; 0x3c
   33a80:	mov	r2, #1
   33a84:	str	r2, [r4, #4]
   33a88:	add	r2, r3, #4
   33a8c:	str	r2, [sp, #68]	; 0x44
   33a90:	str	ip, [r4]
   33a94:	ldr	ip, [r3]
   33a98:	str	r0, [r4, #-4]
   33a9c:	b	33954 <acl_create_entry@plt+0x2e6d0>
   33aa0:	cmp	r2, #256	; 0x100
   33aa4:	bne	339fc <acl_create_entry@plt+0x2e778>
   33aa8:	add	r3, r3, #7
   33aac:	bic	r3, r3, #7
   33ab0:	add	r3, r3, #8
   33ab4:	b	33a4c <acl_create_entry@plt+0x2e7c8>
   33ab8:	ldr	r0, [pc, #520]	; 33cc8 <acl_create_entry@plt+0x2ea44>
   33abc:	mov	r2, #836	; 0x344
   33ac0:	ldr	r1, [pc, #516]	; 33ccc <acl_create_entry@plt+0x2ea48>
   33ac4:	mov	r4, r6
   33ac8:	ldr	r3, [pc, #512]	; 33cd0 <acl_create_entry@plt+0x2ea4c>
   33acc:	add	r0, pc, r0
   33ad0:	add	r1, pc, r1
   33ad4:	add	r3, pc, r3
   33ad8:	bl	33308 <acl_create_entry@plt+0x2e084>
   33adc:	mov	r0, r8
   33ae0:	mov	r1, #128	; 0x80
   33ae4:	add	r2, sp, #244	; 0xf4
   33ae8:	bl	4e94 <parse_printf_format@plt>
   33aec:	cmp	r0, #127	; 0x7f
   33af0:	bhi	33bbc <acl_create_entry@plt+0x2e938>
   33af4:	cmp	r0, #0
   33af8:	beq	33b90 <acl_create_entry@plt+0x2e90c>
   33afc:	ldr	ip, [sp, #44]	; 0x2c
   33b00:	ldr	r3, [sp, #68]	; 0x44
   33b04:	add	r0, ip, r0, lsl #2
   33b08:	mov	r1, ip
   33b0c:	movw	ip, #263	; 0x107
   33b10:	ldr	r2, [r1, #4]!
   33b14:	tst	r2, #2048	; 0x800
   33b18:	bne	33b80 <acl_create_entry@plt+0x2e8fc>
   33b1c:	cmp	r2, #7
   33b20:	bgt	33b60 <acl_create_entry@plt+0x2e8dc>
   33b24:	cmp	r2, #6
   33b28:	bge	33bac <acl_create_entry@plt+0x2e928>
   33b2c:	cmp	r2, #2
   33b30:	beq	33b80 <acl_create_entry@plt+0x2e8fc>
   33b34:	bgt	33b80 <acl_create_entry@plt+0x2e8fc>
   33b38:	cmp	r2, #0
   33b3c:	bge	33b80 <acl_create_entry@plt+0x2e8fc>
   33b40:	ldr	r0, [pc, #396]	; 33cd4 <acl_create_entry@plt+0x2ea50>
   33b44:	movw	r2, #878	; 0x36e
   33b48:	ldr	r1, [pc, #392]	; 33cd8 <acl_create_entry@plt+0x2ea54>
   33b4c:	ldr	r3, [pc, #392]	; 33cdc <acl_create_entry@plt+0x2ea58>
   33b50:	add	r0, pc, r0
   33b54:	add	r1, pc, r1
   33b58:	add	r3, pc, r3
   33b5c:	bl	335c8 <acl_create_entry@plt+0x2e344>
   33b60:	cmp	r2, ip
   33b64:	beq	33bac <acl_create_entry@plt+0x2e928>
   33b68:	cmp	r2, #264	; 0x108
   33b6c:	blt	33ba4 <acl_create_entry@plt+0x2e920>
   33b70:	cmp	r2, #512	; 0x200
   33b74:	beq	33b80 <acl_create_entry@plt+0x2e8fc>
   33b78:	cmp	r2, #1024	; 0x400
   33b7c:	bne	33b40 <acl_create_entry@plt+0x2e8bc>
   33b80:	add	r3, r3, #4
   33b84:	cmp	r1, r0
   33b88:	bne	33b10 <acl_create_entry@plt+0x2e88c>
   33b8c:	str	r3, [sp, #68]	; 0x44
   33b90:	ldr	r3, [sp, #68]	; 0x44
   33b94:	add	r2, r3, #4
   33b98:	str	r2, [sp, #68]	; 0x44
   33b9c:	ldr	r8, [r3]
   33ba0:	b	337e8 <acl_create_entry@plt+0x2e564>
   33ba4:	cmp	r2, #256	; 0x100
   33ba8:	bne	33b40 <acl_create_entry@plt+0x2e8bc>
   33bac:	add	r3, r3, #7
   33bb0:	bic	r3, r3, #7
   33bb4:	add	r3, r3, #8
   33bb8:	b	33b84 <acl_create_entry@plt+0x2e900>
   33bbc:	ldr	r0, [pc, #284]	; 33ce0 <acl_create_entry@plt+0x2ea5c>
   33bc0:	movw	r2, #878	; 0x36e
   33bc4:	ldr	r1, [pc, #280]	; 33ce4 <acl_create_entry@plt+0x2ea60>
   33bc8:	ldr	r3, [pc, #280]	; 33ce8 <acl_create_entry@plt+0x2ea64>
   33bcc:	add	r0, pc, r0
   33bd0:	add	r1, pc, r1
   33bd4:	add	r3, pc, r3
   33bd8:	bl	33308 <acl_create_entry@plt+0x2e084>
   33bdc:	mov	r4, r6
   33be0:	mov	r2, #1
   33be4:	mov	r6, r8
   33be8:	mov	r8, ip
   33bec:	mov	r3, #1
   33bf0:	mov	r1, fp
   33bf4:	mov	fp, r9
   33bf8:	mov	r9, r6
   33bfc:	mov	r6, r4
   33c00:	mov	r4, r3
   33c04:	mov	r3, r8
   33c08:	mov	r8, r5
   33c0c:	mov	r5, r2
   33c10:	b	33c34 <acl_create_entry@plt+0x2e9b0>
   33c14:	add	r2, sp, #108	; 0x6c
   33c18:	ldr	r0, [r2, r4, lsl #3]
   33c1c:	add	r4, r4, #2
   33c20:	str	r1, [sp, #24]
   33c24:	str	r3, [sp, #20]
   33c28:	bl	4b7c <free@plt>
   33c2c:	ldr	r3, [sp, #20]
   33c30:	ldr	r1, [sp, #24]
   33c34:	ldr	ip, [sp, #32]
   33c38:	cmp	ip, r4
   33c3c:	bhi	33c14 <acl_create_entry@plt+0x2e990>
   33c40:	mov	r2, r5
   33c44:	cmp	r2, #0
   33c48:	mov	r4, r6
   33c4c:	mov	r5, r8
   33c50:	mov	r6, r9
   33c54:	mov	r8, r3
   33c58:	mov	r9, fp
   33c5c:	mov	fp, r1
   33c60:	bne	337b4 <acl_create_entry@plt+0x2e530>
   33c64:	b	33744 <acl_create_entry@plt+0x2e4c0>
   33c68:	ldr	r3, [pc, #124]	; 33cec <acl_create_entry@plt+0x2ea68>
   33c6c:	add	r1, sp, #80	; 0x50
   33c70:	ldr	r0, [sp, #32]
   33c74:	mov	r2, #16384	; 0x4000
   33c78:	add	r3, pc, r3
   33c7c:	mov	r4, r6
   33c80:	mov	r6, r8
   33c84:	mov	r8, ip
   33c88:	str	r0, [sp, #92]	; 0x5c
   33c8c:	ldr	r0, [r3]
   33c90:	bl	4b88 <sendmsg@plt>
   33c94:	mov	r2, #0
   33c98:	b	33bec <acl_create_entry@plt+0x2e968>
   33c9c:	andeq	r7, r3, r8, lsl r5
   33ca0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   33ca4:	andeq	r7, r3, r8, lsr #18
   33ca8:	andeq	r7, r3, r8, asr #18
   33cac:			; <UNDEFINED> instruction: 0x000378bc
   33cb0:	andeq	sl, r1, ip, ror r5
   33cb4:	strdeq	r7, [r3], -r0
   33cb8:	andeq	sl, r1, sl, ror r3
   33cbc:	andeq	sl, r1, r4, asr #11
   33cc0:	muleq	r1, ip, r3
   33cc4:	andeq	sl, r1, ip, ror r2
   33cc8:	ldrdeq	sl, [r1], -r8
   33ccc:	andeq	sl, r1, r0, ror #5
   33cd0:	andeq	sl, r1, r0, asr #3
   33cd4:	andeq	sl, r1, r4, lsl #9
   33cd8:	andeq	sl, r1, ip, asr r2
   33cdc:	andeq	sl, r1, ip, lsr r1
   33ce0:	ldrdeq	sl, [r1], -r8
   33ce4:	andeq	sl, r1, r0, ror #3
   33ce8:	andeq	sl, r1, r0, asr #1
   33cec:	andeq	r7, r3, r4, ror #7
   33cf0:	mov	r2, r0
   33cf4:	ldr	r0, [pc, #40]	; 33d24 <acl_create_entry@plt+0x2eaa0>
   33cf8:	push	{r3, lr}
   33cfc:	mov	r1, #10
   33d00:	add	r0, pc, r0
   33d04:	bl	3c854 <acl_create_entry@plt+0x375d0>
   33d08:	cmp	r0, #0
   33d0c:	blt	33d1c <acl_create_entry@plt+0x2ea98>
   33d10:	bl	33360 <acl_create_entry@plt+0x2e0dc>
   33d14:	mov	r0, #0
   33d18:	pop	{r3, pc}
   33d1c:	mvn	r0, #21
   33d20:	pop	{r3, pc}
   33d24:	andeq	r6, r3, r8, ror #12
   33d28:	push	{r3, lr}
   33d2c:	bl	3acd8 <acl_create_entry@plt+0x35a54>
   33d30:	subs	r3, r0, #0
   33d34:	blt	33d58 <acl_create_entry@plt+0x2ead4>
   33d38:	and	r2, r3, #7
   33d3c:	cmp	r3, r2
   33d40:	bne	33d60 <acl_create_entry@plt+0x2eadc>
   33d44:	ldr	r2, [pc, #24]	; 33d64 <acl_create_entry@plt+0x2eae0>
   33d48:	mov	r0, #0
   33d4c:	add	r2, pc, r2
   33d50:	str	r3, [r2]
   33d54:	pop	{r3, pc}
   33d58:	mov	r0, r3
   33d5c:	pop	{r3, pc}
   33d60:	bl	58fc <acl_create_entry@plt+0x678>
   33d64:	andeq	r7, r3, r8, lsl #6
   33d68:	push	{r4, r5, r6, lr}
   33d6c:	mov	r4, r1
   33d70:	ldr	r1, [pc, #684]	; 34024 <acl_create_entry@plt+0x2eda0>
   33d74:	sub	sp, sp, #16
   33d78:	mov	r5, r0
   33d7c:	add	r1, pc, r1
   33d80:	bl	520c <strcmp@plt>
   33d84:	cmp	r0, #0
   33d88:	bne	33e14 <acl_create_entry@plt+0x2eb90>
   33d8c:	cmp	r4, #0
   33d90:	beq	33f2c <acl_create_entry@plt+0x2eca8>
   33d94:	ldr	r1, [pc, #652]	; 34028 <acl_create_entry@plt+0x2eda4>
   33d98:	mov	r0, r5
   33d9c:	add	r1, pc, r1
   33da0:	bl	520c <strcmp@plt>
   33da4:	cmp	r0, #0
   33da8:	beq	33e34 <acl_create_entry@plt+0x2ebb0>
   33dac:	ldr	r1, [pc, #632]	; 3402c <acl_create_entry@plt+0x2eda8>
   33db0:	mov	r0, r5
   33db4:	add	r1, pc, r1
   33db8:	bl	520c <strcmp@plt>
   33dbc:	cmp	r0, #0
   33dc0:	beq	33e70 <acl_create_entry@plt+0x2ebec>
   33dc4:	ldr	r1, [pc, #612]	; 34030 <acl_create_entry@plt+0x2edac>
   33dc8:	mov	r0, r5
   33dcc:	add	r1, pc, r1
   33dd0:	bl	520c <strcmp@plt>
   33dd4:	subs	r6, r0, #0
   33dd8:	bne	33ee4 <acl_create_entry@plt+0x2ec60>
   33ddc:	cmp	r4, #0
   33de0:	beq	33e44 <acl_create_entry@plt+0x2ebc0>
   33de4:	mov	r0, r4
   33de8:	bl	38a34 <acl_create_entry@plt+0x337b0>
   33dec:	cmp	r0, #0
   33df0:	blt	33f8c <acl_create_entry@plt+0x2ed08>
   33df4:	ldr	r3, [pc, #568]	; 34034 <acl_create_entry@plt+0x2edb0>
   33df8:	moveq	r2, #0
   33dfc:	movne	r2, #1
   33e00:	mov	r0, #0
   33e04:	add	r3, pc, r3
   33e08:	strb	r2, [r3]
   33e0c:	add	sp, sp, #16
   33e10:	pop	{r4, r5, r6, pc}
   33e14:	ldr	r1, [pc, #540]	; 34038 <acl_create_entry@plt+0x2edb4>
   33e18:	mov	r0, r5
   33e1c:	add	r1, pc, r1
   33e20:	bl	520c <strcmp@plt>
   33e24:	cmp	r0, #0
   33e28:	bne	33e50 <acl_create_entry@plt+0x2ebcc>
   33e2c:	cmp	r4, #0
   33e30:	beq	33ecc <acl_create_entry@plt+0x2ec48>
   33e34:	mov	r0, r4
   33e38:	bl	33cf0 <acl_create_entry@plt+0x2ea6c>
   33e3c:	cmp	r0, #0
   33e40:	blt	33f40 <acl_create_entry@plt+0x2ecbc>
   33e44:	mov	r0, #0
   33e48:	add	sp, sp, #16
   33e4c:	pop	{r4, r5, r6, pc}
   33e50:	ldr	r1, [pc, #484]	; 3403c <acl_create_entry@plt+0x2edb8>
   33e54:	mov	r0, r5
   33e58:	add	r1, pc, r1
   33e5c:	bl	520c <strcmp@plt>
   33e60:	cmp	r0, #0
   33e64:	bne	33dc4 <acl_create_entry@plt+0x2eb40>
   33e68:	cmp	r4, #0
   33e6c:	beq	33e44 <acl_create_entry@plt+0x2ebc0>
   33e70:	mov	r0, r4
   33e74:	bl	33d28 <acl_create_entry@plt+0x2eaa4>
   33e78:	cmp	r0, #0
   33e7c:	bge	33e44 <acl_create_entry@plt+0x2ebc0>
   33e80:	ldr	r3, [pc, #440]	; 34040 <acl_create_entry@plt+0x2edbc>
   33e84:	add	r3, pc, r3
   33e88:	ldr	r3, [r3]
   33e8c:	cmp	r3, #3
   33e90:	ble	33e44 <acl_create_entry@plt+0x2ebc0>
   33e94:	ldr	r2, [pc, #424]	; 34044 <acl_create_entry@plt+0x2edc0>
   33e98:	mov	r1, #0
   33e9c:	ldr	ip, [pc, #420]	; 34048 <acl_create_entry@plt+0x2edc4>
   33ea0:	movw	r3, #934	; 0x3a6
   33ea4:	add	r2, pc, r2
   33ea8:	str	r2, [sp, #4]
   33eac:	ldr	r2, [pc, #408]	; 3404c <acl_create_entry@plt+0x2edc8>
   33eb0:	add	ip, pc, ip
   33eb4:	str	r4, [sp, #8]
   33eb8:	mov	r0, #4
   33ebc:	str	ip, [sp]
   33ec0:	add	r2, pc, r2
   33ec4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   33ec8:	b	33e44 <acl_create_entry@plt+0x2ebc0>
   33ecc:	ldr	r1, [pc, #380]	; 34050 <acl_create_entry@plt+0x2edcc>
   33ed0:	mov	r0, r5
   33ed4:	add	r1, pc, r1
   33ed8:	bl	520c <strcmp@plt>
   33edc:	cmp	r0, #0
   33ee0:	beq	33e44 <acl_create_entry@plt+0x2ebc0>
   33ee4:	ldr	r1, [pc, #360]	; 34054 <acl_create_entry@plt+0x2edd0>
   33ee8:	mov	r0, r5
   33eec:	add	r1, pc, r1
   33ef0:	bl	520c <strcmp@plt>
   33ef4:	subs	r5, r0, #0
   33ef8:	bne	33e44 <acl_create_entry@plt+0x2ebc0>
   33efc:	cmp	r4, #0
   33f00:	beq	33e44 <acl_create_entry@plt+0x2ebc0>
   33f04:	mov	r0, r4
   33f08:	bl	38a34 <acl_create_entry@plt+0x337b0>
   33f0c:	cmp	r0, #0
   33f10:	blt	33fd8 <acl_create_entry@plt+0x2ed54>
   33f14:	ldr	r3, [pc, #316]	; 34058 <acl_create_entry@plt+0x2edd4>
   33f18:	moveq	r2, #0
   33f1c:	movne	r2, #1
   33f20:	add	r3, pc, r3
   33f24:	strb	r2, [r3]
   33f28:	b	33e44 <acl_create_entry@plt+0x2ebc0>
   33f2c:	ldr	r3, [pc, #296]	; 3405c <acl_create_entry@plt+0x2edd8>
   33f30:	mov	r2, #7
   33f34:	add	r3, pc, r3
   33f38:	str	r2, [r3]
   33f3c:	b	33e44 <acl_create_entry@plt+0x2ebc0>
   33f40:	ldr	r3, [pc, #280]	; 34060 <acl_create_entry@plt+0x2eddc>
   33f44:	add	r3, pc, r3
   33f48:	ldr	r3, [r3]
   33f4c:	cmp	r3, #3
   33f50:	ble	33e44 <acl_create_entry@plt+0x2ebc0>
   33f54:	ldr	r2, [pc, #264]	; 34064 <acl_create_entry@plt+0x2ede0>
   33f58:	mov	r1, #0
   33f5c:	ldr	ip, [pc, #260]	; 34068 <acl_create_entry@plt+0x2ede4>
   33f60:	movw	r3, #929	; 0x3a1
   33f64:	add	r2, pc, r2
   33f68:	str	r2, [sp, #4]
   33f6c:	ldr	r2, [pc, #248]	; 3406c <acl_create_entry@plt+0x2ede8>
   33f70:	add	ip, pc, ip
   33f74:	str	r4, [sp, #8]
   33f78:	mov	r0, #4
   33f7c:	str	ip, [sp]
   33f80:	add	r2, pc, r2
   33f84:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   33f88:	b	33e44 <acl_create_entry@plt+0x2ebc0>
   33f8c:	ldr	r3, [pc, #220]	; 34070 <acl_create_entry@plt+0x2edec>
   33f90:	add	r3, pc, r3
   33f94:	ldr	r3, [r3]
   33f98:	cmp	r3, #3
   33f9c:	ble	33e44 <acl_create_entry@plt+0x2ebc0>
   33fa0:	ldr	r2, [pc, #204]	; 34074 <acl_create_entry@plt+0x2edf0>
   33fa4:	mov	r1, r6
   33fa8:	ldr	ip, [pc, #200]	; 34078 <acl_create_entry@plt+0x2edf4>
   33fac:	movw	r3, #939	; 0x3ab
   33fb0:	add	r2, pc, r2
   33fb4:	str	r2, [sp, #4]
   33fb8:	ldr	r2, [pc, #188]	; 3407c <acl_create_entry@plt+0x2edf8>
   33fbc:	add	ip, pc, ip
   33fc0:	str	r4, [sp, #8]
   33fc4:	mov	r0, #4
   33fc8:	str	ip, [sp]
   33fcc:	add	r2, pc, r2
   33fd0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   33fd4:	b	33e44 <acl_create_entry@plt+0x2ebc0>
   33fd8:	ldr	r3, [pc, #160]	; 34080 <acl_create_entry@plt+0x2edfc>
   33fdc:	add	r3, pc, r3
   33fe0:	ldr	r3, [r3]
   33fe4:	cmp	r3, #3
   33fe8:	ble	33e44 <acl_create_entry@plt+0x2ebc0>
   33fec:	ldr	r2, [pc, #144]	; 34084 <acl_create_entry@plt+0x2ee00>
   33ff0:	mov	r1, r5
   33ff4:	ldr	ip, [pc, #140]	; 34088 <acl_create_entry@plt+0x2ee04>
   33ff8:	mov	r3, #944	; 0x3b0
   33ffc:	add	r2, pc, r2
   34000:	str	r2, [sp, #4]
   34004:	ldr	r2, [pc, #128]	; 3408c <acl_create_entry@plt+0x2ee08>
   34008:	add	ip, pc, ip
   3400c:	str	r4, [sp, #8]
   34010:	mov	r0, #4
   34014:	str	ip, [sp]
   34018:	add	r2, pc, r2
   3401c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   34020:	b	33e44 <acl_create_entry@plt+0x2ebc0>
   34024:	andeq	ip, r0, r8, lsr #9
   34028:	andeq	sl, r1, r8, asr r2
   3402c:	andeq	sl, r1, r0, lsl #5
   34030:	andeq	sl, r1, r8, lsr #5
   34034:	andeq	r7, r3, r4, asr #5
   34038:	ldrdeq	sl, [r1], -r8
   3403c:	ldrdeq	sl, [r1], -ip
   34040:	ldrdeq	r7, [r3], -r0
   34044:	andeq	sl, r1, r4, lsr #3
   34048:	andeq	r9, r1, r8, lsr #27
   3404c:	strdeq	r9, [r1], -r0
   34050:	andeq	sl, r1, r0, lsr #3
   34054:	ldrdeq	sl, [r1], -r0
   34058:	andeq	r7, r3, r4, lsr #3
   3405c:	andeq	r7, r3, r0, lsr #2
   34060:	andeq	r7, r3, r0, lsl r1
   34064:	andeq	sl, r1, r4, lsr #1
   34068:	andeq	r9, r1, r8, ror #25
   3406c:	andeq	r9, r1, r0, lsr lr
   34070:	andeq	r7, r3, r4, asr #1
   34074:	ldrdeq	sl, [r1], -r8
   34078:	muleq	r1, ip, ip
   3407c:	andeq	r9, r1, r4, ror #27
   34080:	andeq	r7, r3, r8, ror r0
   34084:	ldrdeq	sl, [r1], -r8
   34088:	andeq	r9, r1, r0, asr ip
   3408c:	muleq	r1, r8, sp
   34090:	mov	r0, #0
   34094:	push	{r4, lr}
   34098:	mov	r1, r0
   3409c:	sub	sp, sp, #16
   340a0:	bl	3a0a4 <acl_create_entry@plt+0x34e20>
   340a4:	cmp	r0, #0
   340a8:	blt	34290 <acl_create_entry@plt+0x2f00c>
   340ac:	ldr	r0, [pc, #492]	; 342a0 <acl_create_entry@plt+0x2f01c>
   340b0:	add	r0, pc, r0
   340b4:	bl	4bb8 <secure_getenv@plt>
   340b8:	subs	r4, r0, #0
   340bc:	beq	340cc <acl_create_entry@plt+0x2ee48>
   340c0:	bl	33cf0 <acl_create_entry@plt+0x2ea6c>
   340c4:	cmp	r0, #0
   340c8:	blt	34244 <acl_create_entry@plt+0x2efc0>
   340cc:	ldr	r0, [pc, #464]	; 342a4 <acl_create_entry@plt+0x2f020>
   340d0:	add	r0, pc, r0
   340d4:	bl	4bb8 <secure_getenv@plt>
   340d8:	subs	r4, r0, #0
   340dc:	beq	340ec <acl_create_entry@plt+0x2ee68>
   340e0:	bl	33d28 <acl_create_entry@plt+0x2eaa4>
   340e4:	cmp	r0, #0
   340e8:	blt	341f8 <acl_create_entry@plt+0x2ef74>
   340ec:	ldr	r0, [pc, #436]	; 342a8 <acl_create_entry@plt+0x2f024>
   340f0:	add	r0, pc, r0
   340f4:	bl	4bb8 <secure_getenv@plt>
   340f8:	subs	r4, r0, #0
   340fc:	beq	34120 <acl_create_entry@plt+0x2ee9c>
   34100:	bl	38a34 <acl_create_entry@plt+0x337b0>
   34104:	cmp	r0, #0
   34108:	blt	341ac <acl_create_entry@plt+0x2ef28>
   3410c:	ldr	r3, [pc, #408]	; 342ac <acl_create_entry@plt+0x2f028>
   34110:	moveq	r2, #0
   34114:	movne	r2, #1
   34118:	add	r3, pc, r3
   3411c:	strb	r2, [r3]
   34120:	ldr	r0, [pc, #392]	; 342b0 <acl_create_entry@plt+0x2f02c>
   34124:	add	r0, pc, r0
   34128:	bl	4bb8 <secure_getenv@plt>
   3412c:	subs	r4, r0, #0
   34130:	beq	34154 <acl_create_entry@plt+0x2eed0>
   34134:	bl	38a34 <acl_create_entry@plt+0x337b0>
   34138:	cmp	r0, #0
   3413c:	blt	3415c <acl_create_entry@plt+0x2eed8>
   34140:	ldr	r3, [pc, #364]	; 342b4 <acl_create_entry@plt+0x2f030>
   34144:	moveq	r2, #0
   34148:	movne	r2, #1
   3414c:	add	r3, pc, r3
   34150:	strb	r2, [r3]
   34154:	add	sp, sp, #16
   34158:	pop	{r4, pc}
   3415c:	ldr	r3, [pc, #340]	; 342b8 <acl_create_entry@plt+0x2f034>
   34160:	add	r3, pc, r3
   34164:	ldr	r3, [r3]
   34168:	cmp	r3, #3
   3416c:	ble	34154 <acl_create_entry@plt+0x2eed0>
   34170:	ldr	r2, [pc, #324]	; 342bc <acl_create_entry@plt+0x2f038>
   34174:	mov	r1, #0
   34178:	ldr	ip, [pc, #320]	; 342c0 <acl_create_entry@plt+0x2f03c>
   3417c:	movw	r3, #973	; 0x3cd
   34180:	add	r2, pc, r2
   34184:	str	r2, [sp, #4]
   34188:	ldr	r2, [pc, #308]	; 342c4 <acl_create_entry@plt+0x2f040>
   3418c:	add	ip, pc, ip
   34190:	str	r4, [sp, #8]
   34194:	mov	r0, #4
   34198:	str	ip, [sp]
   3419c:	add	r2, pc, r2
   341a0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   341a4:	add	sp, sp, #16
   341a8:	pop	{r4, pc}
   341ac:	ldr	r3, [pc, #276]	; 342c8 <acl_create_entry@plt+0x2f044>
   341b0:	add	r3, pc, r3
   341b4:	ldr	r3, [r3]
   341b8:	cmp	r3, #3
   341bc:	ble	34120 <acl_create_entry@plt+0x2ee9c>
   341c0:	ldr	r2, [pc, #260]	; 342cc <acl_create_entry@plt+0x2f048>
   341c4:	mov	r1, #0
   341c8:	ldr	ip, [pc, #256]	; 342d0 <acl_create_entry@plt+0x2f04c>
   341cc:	movw	r3, #969	; 0x3c9
   341d0:	add	r2, pc, r2
   341d4:	str	r2, [sp, #4]
   341d8:	ldr	r2, [pc, #244]	; 342d4 <acl_create_entry@plt+0x2f050>
   341dc:	add	ip, pc, ip
   341e0:	str	r4, [sp, #8]
   341e4:	mov	r0, #4
   341e8:	str	ip, [sp]
   341ec:	add	r2, pc, r2
   341f0:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   341f4:	b	34120 <acl_create_entry@plt+0x2ee9c>
   341f8:	ldr	r3, [pc, #216]	; 342d8 <acl_create_entry@plt+0x2f054>
   341fc:	add	r3, pc, r3
   34200:	ldr	r3, [r3]
   34204:	cmp	r3, #3
   34208:	ble	340ec <acl_create_entry@plt+0x2ee68>
   3420c:	ldr	r2, [pc, #200]	; 342dc <acl_create_entry@plt+0x2f058>
   34210:	mov	r1, #0
   34214:	ldr	ip, [pc, #196]	; 342e0 <acl_create_entry@plt+0x2f05c>
   34218:	movw	r3, #965	; 0x3c5
   3421c:	add	r2, pc, r2
   34220:	str	r2, [sp, #4]
   34224:	ldr	r2, [pc, #184]	; 342e4 <acl_create_entry@plt+0x2f060>
   34228:	add	ip, pc, ip
   3422c:	str	r4, [sp, #8]
   34230:	mov	r0, #4
   34234:	str	ip, [sp]
   34238:	add	r2, pc, r2
   3423c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   34240:	b	340ec <acl_create_entry@plt+0x2ee68>
   34244:	ldr	r3, [pc, #156]	; 342e8 <acl_create_entry@plt+0x2f064>
   34248:	add	r3, pc, r3
   3424c:	ldr	r3, [r3]
   34250:	cmp	r3, #3
   34254:	ble	340cc <acl_create_entry@plt+0x2ee48>
   34258:	ldr	r2, [pc, #140]	; 342ec <acl_create_entry@plt+0x2f068>
   3425c:	mov	r1, #0
   34260:	ldr	ip, [pc, #136]	; 342f0 <acl_create_entry@plt+0x2f06c>
   34264:	movw	r3, #961	; 0x3c1
   34268:	add	r2, pc, r2
   3426c:	str	r2, [sp, #4]
   34270:	ldr	r2, [pc, #124]	; 342f4 <acl_create_entry@plt+0x2f070>
   34274:	add	ip, pc, ip
   34278:	str	r4, [sp, #8]
   3427c:	mov	r0, #4
   34280:	str	ip, [sp]
   34284:	add	r2, pc, r2
   34288:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   3428c:	b	340cc <acl_create_entry@plt+0x2ee48>
   34290:	ldr	r0, [pc, #96]	; 342f8 <acl_create_entry@plt+0x2f074>
   34294:	add	r0, pc, r0
   34298:	bl	3c3c4 <acl_create_entry@plt+0x37140>
   3429c:	b	340ac <acl_create_entry@plt+0x2ee28>
   342a0:	andeq	sl, r1, ip, asr r0
   342a4:	andeq	sl, r1, r0, asr r0
   342a8:	andeq	sl, r1, r4, asr #32
   342ac:			; <UNDEFINED> instruction: 0x00036fb0
   342b0:	andeq	sl, r1, ip, asr #32
   342b4:	andeq	r6, r3, r8, ror pc
   342b8:	strdeq	r6, [r3], -r4
   342bc:	andeq	r9, r1, r8, asr #31
   342c0:	andeq	sl, r1, ip, lsl #1
   342c4:	andeq	r9, r1, r4, lsl ip
   342c8:	andeq	r6, r3, r4, lsr #29
   342cc:	andeq	r9, r1, r8, ror pc
   342d0:	andeq	sl, r1, ip, lsr r0
   342d4:	andeq	r9, r1, r4, asr #23
   342d8:	andeq	r6, r3, r8, asr lr
   342dc:	andeq	r9, r1, ip, lsr #28
   342e0:	strdeq	r9, [r1], -r0
   342e4:	andeq	r9, r1, r8, ror fp
   342e8:	andeq	r6, r3, ip, lsl #28
   342ec:	andeq	r9, r1, r0, lsr #27
   342f0:	andeq	r9, r1, r4, lsr #31
   342f4:	andeq	r9, r1, ip, lsr #22
   342f8:			; <UNDEFINED> instruction: 0xfffffacc
   342fc:	ldr	r3, [pc, #4]	; 34308 <acl_create_entry@plt+0x2f084>
   34300:	ldr	r0, [pc, r3]
   34304:	bx	lr
   34308:	andeq	r6, r3, r4, asr sp
   3430c:	push	{r4, lr}
   34310:	subs	r4, r0, #0
   34314:	beq	34348 <acl_create_entry@plt+0x2f0c4>
   34318:	ldrb	r3, [r4]
   3431c:	cmp	r3, #0
   34320:	beq	34340 <acl_create_entry@plt+0x2f0bc>
   34324:	ldr	r1, [pc, #60]	; 34368 <acl_create_entry@plt+0x2f0e4>
   34328:	add	r1, pc, r1
   3432c:	bl	50e0 <strspn@plt>
   34330:	ldrb	r0, [r4, r0]
   34334:	rsbs	r0, r0, #1
   34338:	movcc	r0, #0
   3433c:	pop	{r4, pc}
   34340:	mov	r0, r3
   34344:	pop	{r4, pc}
   34348:	ldr	r0, [pc, #28]	; 3436c <acl_create_entry@plt+0x2f0e8>
   3434c:	mov	r2, #27
   34350:	ldr	r1, [pc, #24]	; 34370 <acl_create_entry@plt+0x2f0ec>
   34354:	ldr	r3, [pc, #24]	; 34374 <acl_create_entry@plt+0x2f0f0>
   34358:	add	r0, pc, r0
   3435c:	add	r1, pc, r1
   34360:	add	r3, pc, r3
   34364:	bl	33308 <acl_create_entry@plt+0x2e084>
   34368:	andeq	sl, r1, r8, asr #32
   3436c:	andeq	r3, r1, r0, asr fp
   34370:	strdeq	r9, [r1], -r8
   34374:	andeq	r9, r1, r0, ror #31
   34378:	ldr	r3, [r0, #4]
   3437c:	str	r3, [r1]
   34380:	str	r1, [r0, #4]
   34384:	bx	lr
   34388:	ldr	ip, [pc, #580]	; 345d4 <acl_create_entry@plt+0x2f350>
   3438c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34390:	subs	r5, r1, #0
   34394:	add	fp, sp, #32
   34398:	ldr	r1, [pc, #568]	; 345d8 <acl_create_entry@plt+0x2f354>
   3439c:	sub	sp, sp, #28
   343a0:	add	ip, pc, ip
   343a4:	str	r3, [fp, #-56]	; 0xffffffc8
   343a8:	str	r2, [fp, #-52]	; 0xffffffcc
   343ac:	mov	r3, ip
   343b0:	ldr	r1, [ip, r1]
   343b4:	mov	r6, r0
   343b8:	ldr	r3, [r1]
   343bc:	str	r1, [fp, #-48]	; 0xffffffd0
   343c0:	str	r3, [fp, #-40]	; 0xffffffd8
   343c4:	beq	345b0 <acl_create_entry@plt+0x2f32c>
   343c8:	cmp	r0, #0
   343cc:	beq	343e4 <acl_create_entry@plt+0x2f160>
   343d0:	mov	r0, r5
   343d4:	mov	r1, r6
   343d8:	bl	349c0 <acl_create_entry@plt+0x2f73c>
   343dc:	cmp	r0, #0
   343e0:	beq	34598 <acl_create_entry@plt+0x2f314>
   343e4:	mov	r0, r5
   343e8:	mov	r1, #47	; 0x2f
   343ec:	bl	4aa4 <strrchr@plt>
   343f0:	cmp	r0, #0
   343f4:	beq	345a0 <acl_create_entry@plt+0x2f31c>
   343f8:	cmp	r0, r5
   343fc:	beq	34448 <acl_create_entry@plt+0x2f1c4>
   34400:	rsb	r1, r5, r0
   34404:	mov	r0, r5
   34408:	bl	4fa8 <strnlen@plt>
   3440c:	mov	ip, #0
   34410:	mov	r1, r5
   34414:	add	r3, r0, #15
   34418:	mov	r2, r0
   3441c:	bic	r3, r3, #7
   34420:	sub	sp, sp, r3
   34424:	mov	lr, sp
   34428:	lsr	r3, lr, #3
   3442c:	strb	ip, [r0, r3, lsl #3]
   34430:	lsl	r0, r3, #3
   34434:	bl	4d38 <memcpy@plt>
   34438:	mov	r1, #1
   3443c:	bl	3bf8c <acl_create_entry@plt+0x36d08>
   34440:	cmp	r0, #0
   34444:	ble	34468 <acl_create_entry@plt+0x2f1e4>
   34448:	mov	r0, #0
   3444c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   34450:	ldr	r2, [fp, #-40]	; 0xffffffd8
   34454:	ldr	r3, [r1]
   34458:	cmp	r2, r3
   3445c:	bne	345d0 <acl_create_entry@plt+0x2f34c>
   34460:	sub	sp, fp, #32
   34464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34468:	beq	34598 <acl_create_entry@plt+0x2f314>
   3446c:	ldrb	r2, [r5]
   34470:	cmp	r2, #47	; 0x2f
   34474:	bne	3458c <acl_create_entry@plt+0x2f308>
   34478:	add	r3, r5, #1
   3447c:	mov	r4, r3
   34480:	add	r3, r3, #1
   34484:	ldrb	r2, [r4]
   34488:	cmp	r2, #47	; 0x2f
   3448c:	beq	3447c <acl_create_entry@plt+0x2f1f8>
   34490:	mov	r9, r2
   34494:	mov	r8, #0
   34498:	mov	r0, r5
   3449c:	mov	r7, sp
   344a0:	bl	4ce4 <strlen@plt>
   344a4:	cmp	r9, #0
   344a8:	add	r0, r0, #8
   344ac:	bic	r3, r0, #7
   344b0:	sub	sp, sp, r3
   344b4:	mov	sl, sp
   344b8:	beq	34580 <acl_create_entry@plt+0x2f2fc>
   344bc:	cmp	r9, #47	; 0x2f
   344c0:	beq	344ec <acl_create_entry@plt+0x2f268>
   344c4:	add	r4, r4, #1
   344c8:	b	344d4 <acl_create_entry@plt+0x2f250>
   344cc:	cmp	r0, #47	; 0x2f
   344d0:	beq	344f0 <acl_create_entry@plt+0x2f26c>
   344d4:	mov	ip, r4
   344d8:	ldrb	r0, [r4], #1
   344dc:	cmp	r0, #0
   344e0:	bne	344cc <acl_create_entry@plt+0x2f248>
   344e4:	mov	sp, r7
   344e8:	b	3444c <acl_create_entry@plt+0x2f1c8>
   344ec:	mov	ip, r4
   344f0:	add	r1, ip, #1
   344f4:	mov	r4, r1
   344f8:	add	r1, r1, #1
   344fc:	ldrb	r2, [r4]
   34500:	cmp	r2, #47	; 0x2f
   34504:	beq	344f4 <acl_create_entry@plt+0x2f270>
   34508:	cmp	r2, #0
   3450c:	beq	345a8 <acl_create_entry@plt+0x2f324>
   34510:	rsb	r9, r5, ip
   34514:	mov	r0, sl
   34518:	mov	r1, r5
   3451c:	mov	r2, r9
   34520:	bl	4d38 <memcpy@plt>
   34524:	cmp	r6, #0
   34528:	strb	r8, [sl, r9]
   3452c:	beq	34550 <acl_create_entry@plt+0x2f2cc>
   34530:	mov	r0, r6
   34534:	mov	r1, sl
   34538:	bl	349c0 <acl_create_entry@plt+0x2f73c>
   3453c:	cmp	r0, #0
   34540:	beq	34550 <acl_create_entry@plt+0x2f2cc>
   34544:	mov	sp, r7
   34548:	ldrb	r9, [r4]
   3454c:	b	34498 <acl_create_entry@plt+0x2f214>
   34550:	mov	r0, sl
   34554:	ldr	r1, [fp, #-52]	; 0xffffffcc
   34558:	ldr	r3, [fp, #-56]	; 0xffffffc8
   3455c:	blx	r3
   34560:	cmp	r0, #0
   34564:	bge	34544 <acl_create_entry@plt+0x2f2c0>
   34568:	bl	5248 <__errno_location@plt>
   3456c:	ldr	r0, [r0]
   34570:	cmp	r0, #17
   34574:	beq	34544 <acl_create_entry@plt+0x2f2c0>
   34578:	rsb	r0, r0, #0
   3457c:	b	344e4 <acl_create_entry@plt+0x2f260>
   34580:	mov	r0, r9
   34584:	mov	sp, r7
   34588:	b	3444c <acl_create_entry@plt+0x2f1c8>
   3458c:	mov	r9, r2
   34590:	mov	r4, r5
   34594:	b	34494 <acl_create_entry@plt+0x2f210>
   34598:	mvn	r0, #19
   3459c:	b	3444c <acl_create_entry@plt+0x2f1c8>
   345a0:	mvn	r0, #21
   345a4:	b	3444c <acl_create_entry@plt+0x2f1c8>
   345a8:	mov	r0, r2
   345ac:	b	344e4 <acl_create_entry@plt+0x2f260>
   345b0:	ldr	r0, [pc, #36]	; 345dc <acl_create_entry@plt+0x2f358>
   345b4:	mov	r2, #65	; 0x41
   345b8:	ldr	r1, [pc, #32]	; 345e0 <acl_create_entry@plt+0x2f35c>
   345bc:	ldr	r3, [pc, #32]	; 345e4 <acl_create_entry@plt+0x2f360>
   345c0:	add	r0, pc, r0
   345c4:	add	r1, pc, r1
   345c8:	add	r3, pc, r3
   345cc:	bl	33308 <acl_create_entry@plt+0x2e084>
   345d0:	bl	4f6c <__stack_chk_fail@plt>
   345d4:	andeq	r6, r3, r0, ror #16
   345d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   345dc:	andeq	r5, r1, r0, asr #4
   345e0:	andeq	r9, r1, r4, lsl #28
   345e4:	andeq	r9, r1, r8, ror #27
   345e8:	ldr	r3, [pc, #24]	; 34608 <acl_create_entry@plt+0x2f384>
   345ec:	mov	r2, r1
   345f0:	ldr	ip, [pc, #20]	; 3460c <acl_create_entry@plt+0x2f388>
   345f4:	mov	r1, r0
   345f8:	add	r3, pc, r3
   345fc:	mov	r0, #0
   34600:	ldr	r3, [r3, ip]
   34604:	b	34388 <acl_create_entry@plt+0x2f104>
   34608:	andeq	r6, r3, r8, lsl #12
   3460c:			; <UNDEFINED> instruction: 0x000003b0
   34610:	ldr	ip, [pc, #544]	; 34838 <acl_create_entry@plt+0x2f5b4>
   34614:	tst	r2, #4096	; 0x1000
   34618:	push	{r4, r5, r6, r7, r8, lr}
   3461c:	add	ip, pc, ip
   34620:	ldr	lr, [pc, #532]	; 3483c <acl_create_entry@plt+0x2f5b8>
   34624:	sub	sp, sp, #48	; 0x30
   34628:	mov	r7, r3
   3462c:	mov	r3, #0
   34630:	ldr	r4, [ip, lr]
   34634:	str	r3, [sp, #8]
   34638:	ldr	r3, [r4]
   3463c:	str	r3, [sp, #44]	; 0x2c
   34640:	beq	34718 <acl_create_entry@plt+0x2f494>
   34644:	cmp	r1, #0
   34648:	beq	34658 <acl_create_entry@plt+0x2f3d4>
   3464c:	ldrb	r3, [r1]
   34650:	cmp	r3, #0
   34654:	bne	34718 <acl_create_entry@plt+0x2f494>
   34658:	ldr	r2, [pc, #480]	; 34840 <acl_create_entry@plt+0x2f5bc>
   3465c:	add	r6, sp, #12
   34660:	mov	r1, #30
   34664:	str	r0, [sp, #4]
   34668:	add	r2, pc, r2
   3466c:	mov	r0, r6
   34670:	str	r2, [sp]
   34674:	mov	r3, r1
   34678:	mov	r2, #1
   3467c:	bl	4e4c <__snprintf_chk@plt>
   34680:	cmp	r0, #29
   34684:	bhi	34800 <acl_create_entry@plt+0x2f57c>
   34688:	mvn	r5, #0
   3468c:	mov	r0, r6
   34690:	add	r1, sp, #8
   34694:	mov	r2, #0
   34698:	bl	3048c <acl_create_entry@plt+0x2b208>
   3469c:	cmn	r0, #2
   346a0:	beq	347f4 <acl_create_entry@plt+0x2f570>
   346a4:	cmp	r0, #0
   346a8:	blt	34780 <acl_create_entry@plt+0x2f4fc>
   346ac:	ldr	r6, [sp, #8]
   346b0:	mov	r2, #7
   346b4:	ldr	r1, [pc, #392]	; 34844 <acl_create_entry@plt+0x2f5c0>
   346b8:	mov	r0, r6
   346bc:	add	r1, pc, r1
   346c0:	bl	5164 <strncmp@plt>
   346c4:	cmp	r0, #0
   346c8:	bne	347b8 <acl_create_entry@plt+0x2f534>
   346cc:	adds	r8, r6, #7
   346d0:	beq	347b8 <acl_create_entry@plt+0x2f534>
   346d4:	ldr	r6, [pc, #364]	; 34848 <acl_create_entry@plt+0x2f5c4>
   346d8:	mov	r0, r8
   346dc:	add	r6, pc, r6
   346e0:	mov	r1, r6
   346e4:	bl	50e0 <strspn@plt>
   346e8:	mov	r1, r6
   346ec:	add	r6, r8, r0
   346f0:	mov	r0, r6
   346f4:	bl	5140 <strcspn@plt>
   346f8:	mov	r2, #0
   346fc:	mov	r1, r7
   34700:	mov	r3, r0
   34704:	mov	r0, r6
   34708:	strb	r2, [r6, r3]
   3470c:	bl	38dd0 <acl_create_entry@plt+0x33b4c>
   34710:	mov	r6, r0
   34714:	b	3478c <acl_create_entry@plt+0x2f508>
   34718:	tst	r2, #1024	; 0x400
   3471c:	moveq	r2, #2654208	; 0x288000
   34720:	movne	r2, #2621440	; 0x280000
   34724:	bl	490c <__openat64_2@plt>
   34728:	subs	r5, r0, #0
   3472c:	blt	34780 <acl_create_entry@plt+0x2f4fc>
   34730:	ldr	r2, [pc, #276]	; 3484c <acl_create_entry@plt+0x2f5c8>
   34734:	add	r6, sp, #12
   34738:	mov	r1, #30
   3473c:	str	r5, [sp, #4]
   34740:	add	r2, pc, r2
   34744:	mov	r0, r6
   34748:	str	r2, [sp]
   3474c:	mov	r3, r1
   34750:	mov	r2, #1
   34754:	bl	4e4c <__snprintf_chk@plt>
   34758:	cmp	r0, #29
   3475c:	bls	3468c <acl_create_entry@plt+0x2f408>
   34760:	ldr	r0, [pc, #232]	; 34850 <acl_create_entry@plt+0x2f5cc>
   34764:	movw	r2, #491	; 0x1eb
   34768:	ldr	r1, [pc, #228]	; 34854 <acl_create_entry@plt+0x2f5d0>
   3476c:	ldr	r3, [pc, #228]	; 34858 <acl_create_entry@plt+0x2f5d4>
   34770:	add	r0, pc, r0
   34774:	add	r1, pc, r1
   34778:	add	r3, pc, r3
   3477c:	bl	33308 <acl_create_entry@plt+0x2e084>
   34780:	bl	5248 <__errno_location@plt>
   34784:	ldr	r6, [r0]
   34788:	rsb	r6, r6, #0
   3478c:	mov	r0, r5
   34790:	bl	38998 <acl_create_entry@plt+0x33714>
   34794:	ldr	r0, [sp, #8]
   34798:	bl	4b7c <free@plt>
   3479c:	ldr	r2, [sp, #44]	; 0x2c
   347a0:	ldr	r3, [r4]
   347a4:	mov	r0, r6
   347a8:	cmp	r2, r3
   347ac:	bne	347fc <acl_create_entry@plt+0x2f578>
   347b0:	add	sp, sp, #48	; 0x30
   347b4:	pop	{r4, r5, r6, r7, r8, pc}
   347b8:	ldr	r1, [pc, #156]	; 3485c <acl_create_entry@plt+0x2f5d8>
   347bc:	mov	r0, r6
   347c0:	add	r1, pc, r1
   347c4:	bl	4e7c <strstr@plt>
   347c8:	cmp	r0, #0
   347cc:	beq	347f4 <acl_create_entry@plt+0x2f570>
   347d0:	add	r8, r0, #8
   347d4:	b	346d4 <acl_create_entry@plt+0x2f450>
   347d8:	mov	r4, r0
   347dc:	mov	r0, r5
   347e0:	bl	38998 <acl_create_entry@plt+0x33714>
   347e4:	ldr	r0, [sp, #8]
   347e8:	bl	4b7c <free@plt>
   347ec:	mov	r0, r4
   347f0:	bl	51d0 <_Unwind_Resume@plt>
   347f4:	mvn	r6, #94	; 0x5e
   347f8:	b	3478c <acl_create_entry@plt+0x2f508>
   347fc:	bl	4f6c <__stack_chk_fail@plt>
   34800:	ldr	r0, [pc, #88]	; 34860 <acl_create_entry@plt+0x2f5dc>
   34804:	movw	r2, #485	; 0x1e5
   34808:	ldr	r1, [pc, #84]	; 34864 <acl_create_entry@plt+0x2f5e0>
   3480c:	ldr	r3, [pc, #84]	; 34868 <acl_create_entry@plt+0x2f5e4>
   34810:	add	r0, pc, r0
   34814:	add	r1, pc, r1
   34818:	add	r3, pc, r3
   3481c:	bl	33308 <acl_create_entry@plt+0x2e084>
   34820:	mov	r4, r0
   34824:	mvn	r5, #0
   34828:	b	347dc <acl_create_entry@plt+0x2f558>
   3482c:	b	34820 <acl_create_entry@plt+0x2f59c>
   34830:	mov	r4, r0
   34834:	b	347e4 <acl_create_entry@plt+0x2f560>
   34838:	andeq	r6, r3, r4, ror #11
   3483c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   34840:	andeq	r9, r1, r4, asr lr
   34844:	andeq	r9, r1, r4, ror lr
   34848:	andeq	r3, r1, ip, ror #17
   3484c:	andeq	r9, r1, ip, ror sp
   34850:	andeq	r9, r1, r4, ror #26
   34854:	andeq	r9, r1, r0, lsr sp
   34858:	strdeq	r9, [r1], -r8
   3485c:	andeq	r9, r1, r8, ror sp
   34860:	andeq	r9, r1, r8, lsr ip
   34864:	muleq	r1, r0, ip
   34868:	andeq	r9, r1, r8, asr lr
   3486c:	ldrb	r0, [r0]
   34870:	subs	r3, r0, #47	; 0x2f
   34874:	rsbs	r0, r3, #0
   34878:	adcs	r0, r0, r3
   3487c:	bx	lr
   34880:	push	{r4, r5, r6, lr}
   34884:	subs	r4, r0, #0
   34888:	beq	348e4 <acl_create_entry@plt+0x2f660>
   3488c:	ldrb	r3, [r4]
   34890:	cmp	r3, #47	; 0x2f
   34894:	beq	348cc <acl_create_entry@plt+0x2f648>
   34898:	bl	49f0 <get_current_dir_name@plt>
   3489c:	subs	r5, r0, #0
   348a0:	beq	348dc <acl_create_entry@plt+0x2f658>
   348a4:	ldr	r1, [pc, #120]	; 34924 <acl_create_entry@plt+0x2f6a0>
   348a8:	mov	r2, r4
   348ac:	mov	r3, #0
   348b0:	add	r1, pc, r1
   348b4:	bl	3abb4 <acl_create_entry@plt+0x35930>
   348b8:	mov	r4, r0
   348bc:	mov	r0, r5
   348c0:	bl	4b7c <free@plt>
   348c4:	mov	r0, r4
   348c8:	pop	{r4, r5, r6, pc}
   348cc:	bl	51c4 <__strdup@plt>
   348d0:	mov	r5, #0
   348d4:	mov	r4, r0
   348d8:	b	348bc <acl_create_entry@plt+0x2f638>
   348dc:	mov	r4, r5
   348e0:	b	348bc <acl_create_entry@plt+0x2f638>
   348e4:	ldr	r0, [pc, #60]	; 34928 <acl_create_entry@plt+0x2f6a4>
   348e8:	mov	r2, #121	; 0x79
   348ec:	ldr	r1, [pc, #56]	; 3492c <acl_create_entry@plt+0x2f6a8>
   348f0:	ldr	r3, [pc, #56]	; 34930 <acl_create_entry@plt+0x2f6ac>
   348f4:	add	r0, pc, r0
   348f8:	add	r1, pc, r1
   348fc:	add	r3, pc, r3
   34900:	bl	33308 <acl_create_entry@plt+0x2e084>
   34904:	mov	r6, r0
   34908:	mov	r5, r4
   3490c:	mov	r0, r5
   34910:	bl	4b7c <free@plt>
   34914:	mov	r0, r6
   34918:	bl	51d0 <_Unwind_Resume@plt>
   3491c:	mov	r6, r0
   34920:	b	3490c <acl_create_entry@plt+0x2f688>
   34924:	andeq	sp, r1, r0, lsr #32
   34928:	ldrdeq	fp, [r1], -r4
   3492c:	andeq	r9, r1, ip, lsr #23
   34930:	andeq	r9, r1, r4, lsr fp
   34934:	ldrb	r2, [r0]
   34938:	push	{r4}		; (str r4, [sp, #-4]!)
   3493c:	cmp	r2, #0
   34940:	beq	349b8 <acl_create_entry@plt+0x2f734>
   34944:	add	r1, r0, #1
   34948:	mov	r3, r0
   3494c:	mov	ip, #0
   34950:	mov	r4, #47	; 0x2f
   34954:	cmp	r2, #47	; 0x2f
   34958:	moveq	ip, #1
   3495c:	beq	3497c <acl_create_entry@plt+0x2f6f8>
   34960:	cmp	ip, #0
   34964:	strbne	r4, [r3]
   34968:	ldrb	r2, [r1, #-1]
   3496c:	addne	r3, r3, #1
   34970:	add	r3, r3, #1
   34974:	mov	ip, #0
   34978:	strb	r2, [r3, #-1]
   3497c:	ldrb	r2, [r1], #1
   34980:	cmp	r2, #0
   34984:	bne	34954 <acl_create_entry@plt+0x2f6d0>
   34988:	cmp	r3, r0
   3498c:	movne	ip, #0
   34990:	andeq	ip, ip, #1
   34994:	mov	r2, r3
   34998:	cmp	ip, #0
   3499c:	addne	r3, r3, #1
   349a0:	movne	r1, #47	; 0x2f
   349a4:	strbne	r1, [r2]
   349a8:	mov	r2, #0
   349ac:	strb	r2, [r3]
   349b0:	pop	{r4}		; (ldr r4, [sp], #4)
   349b4:	bx	lr
   349b8:	mov	r3, r0
   349bc:	b	349a8 <acl_create_entry@plt+0x2f724>
   349c0:	push	{r3, r4, r5, r6, r7, lr}
   349c4:	subs	r7, r0, #0
   349c8:	mov	r6, r1
   349cc:	beq	34b40 <acl_create_entry@plt+0x2f8bc>
   349d0:	cmp	r1, #0
   349d4:	beq	34b60 <acl_create_entry@plt+0x2f8dc>
   349d8:	ldrb	r3, [r1]
   349dc:	ldrb	ip, [r7]
   349e0:	subs	r1, r3, #47	; 0x2f
   349e4:	rsbs	r2, r1, #0
   349e8:	adcs	r2, r2, r1
   349ec:	cmp	ip, #47	; 0x2f
   349f0:	eoreq	r2, r2, #1
   349f4:	cmp	r2, #0
   349f8:	bne	34b00 <acl_create_entry@plt+0x2f87c>
   349fc:	cmp	ip, #47	; 0x2f
   34a00:	bne	34ae0 <acl_create_entry@plt+0x2f85c>
   34a04:	add	r2, r7, #1
   34a08:	mov	r0, r2
   34a0c:	ldrb	ip, [r2], #1
   34a10:	cmp	ip, #47	; 0x2f
   34a14:	beq	34a08 <acl_create_entry@plt+0x2f784>
   34a18:	cmp	r3, #47	; 0x2f
   34a1c:	bne	34aec <acl_create_entry@plt+0x2f868>
   34a20:	add	r3, r6, #1
   34a24:	mov	r1, r3
   34a28:	ldrb	r2, [r3], #1
   34a2c:	cmp	r2, #47	; 0x2f
   34a30:	beq	34a24 <acl_create_entry@plt+0x2f7a0>
   34a34:	cmp	r2, #0
   34a38:	popeq	{r3, r4, r5, r6, r7, pc}
   34a3c:	cmp	ip, #0
   34a40:	beq	34b38 <acl_create_entry@plt+0x2f8b4>
   34a44:	ldrb	r2, [r0]
   34a48:	cmp	r2, #0
   34a4c:	beq	34b08 <acl_create_entry@plt+0x2f884>
   34a50:	cmp	r2, #47	; 0x2f
   34a54:	beq	34b20 <acl_create_entry@plt+0x2f89c>
   34a58:	add	r3, r0, #1
   34a5c:	mov	r2, #0
   34a60:	b	34a6c <acl_create_entry@plt+0x2f7e8>
   34a64:	cmp	ip, #47	; 0x2f
   34a68:	beq	34a80 <acl_create_entry@plt+0x2f7fc>
   34a6c:	mov	r7, r3
   34a70:	ldrb	ip, [r3], #1
   34a74:	add	r2, r2, #1
   34a78:	cmp	ip, #0
   34a7c:	bne	34a64 <acl_create_entry@plt+0x2f7e0>
   34a80:	ldrb	r5, [r1]
   34a84:	cmp	r5, #0
   34a88:	beq	34b18 <acl_create_entry@plt+0x2f894>
   34a8c:	cmp	r5, #47	; 0x2f
   34a90:	beq	34b2c <acl_create_entry@plt+0x2f8a8>
   34a94:	add	ip, r1, #1
   34a98:	mov	r5, #0
   34a9c:	b	34aa8 <acl_create_entry@plt+0x2f824>
   34aa0:	cmp	r4, #47	; 0x2f
   34aa4:	beq	34abc <acl_create_entry@plt+0x2f838>
   34aa8:	mov	r6, ip
   34aac:	ldrb	r4, [ip], #1
   34ab0:	add	r5, r5, #1
   34ab4:	cmp	r4, #0
   34ab8:	bne	34aa0 <acl_create_entry@plt+0x2f81c>
   34abc:	cmp	r2, r5
   34ac0:	bne	34b00 <acl_create_entry@plt+0x2f87c>
   34ac4:	bl	48b8 <memcmp@plt>
   34ac8:	cmp	r0, #0
   34acc:	bne	34b00 <acl_create_entry@plt+0x2f87c>
   34ad0:	ldrb	ip, [r7]
   34ad4:	ldrb	r3, [r6]
   34ad8:	cmp	ip, #47	; 0x2f
   34adc:	beq	34a04 <acl_create_entry@plt+0x2f780>
   34ae0:	cmp	r3, #47	; 0x2f
   34ae4:	mov	r0, r7
   34ae8:	beq	34a20 <acl_create_entry@plt+0x2f79c>
   34aec:	mov	r2, r3
   34af0:	cmp	r2, #0
   34af4:	mov	r1, r6
   34af8:	bne	34a3c <acl_create_entry@plt+0x2f7b8>
   34afc:	pop	{r3, r4, r5, r6, r7, pc}
   34b00:	mov	r0, #0
   34b04:	pop	{r3, r4, r5, r6, r7, pc}
   34b08:	ldrb	r5, [r1]
   34b0c:	mov	r7, r0
   34b10:	cmp	r5, #0
   34b14:	bne	34a8c <acl_create_entry@plt+0x2f808>
   34b18:	mov	r6, r1
   34b1c:	b	34abc <acl_create_entry@plt+0x2f838>
   34b20:	mov	r7, r0
   34b24:	mov	r2, #0
   34b28:	b	34a80 <acl_create_entry@plt+0x2f7fc>
   34b2c:	mov	r6, r1
   34b30:	mov	r5, #0
   34b34:	b	34abc <acl_create_entry@plt+0x2f838>
   34b38:	mov	r0, ip
   34b3c:	pop	{r3, r4, r5, r6, r7, pc}
   34b40:	ldr	r0, [pc, #56]	; 34b80 <acl_create_entry@plt+0x2f8fc>
   34b44:	movw	r2, #375	; 0x177
   34b48:	ldr	r1, [pc, #52]	; 34b84 <acl_create_entry@plt+0x2f900>
   34b4c:	ldr	r3, [pc, #52]	; 34b88 <acl_create_entry@plt+0x2f904>
   34b50:	add	r0, pc, r0
   34b54:	add	r1, pc, r1
   34b58:	add	r3, pc, r3
   34b5c:	bl	33308 <acl_create_entry@plt+0x2e084>
   34b60:	ldr	r0, [pc, #36]	; 34b8c <acl_create_entry@plt+0x2f908>
   34b64:	mov	r2, #376	; 0x178
   34b68:	ldr	r1, [pc, #32]	; 34b90 <acl_create_entry@plt+0x2f90c>
   34b6c:	ldr	r3, [pc, #32]	; 34b94 <acl_create_entry@plt+0x2f910>
   34b70:	add	r0, pc, r0
   34b74:	add	r1, pc, r1
   34b78:	add	r3, pc, r3
   34b7c:	bl	33308 <acl_create_entry@plt+0x2e084>
   34b80:			; <UNDEFINED> instruction: 0x00014cb0
   34b84:	andeq	r9, r1, r0, asr r9
   34b88:			; <UNDEFINED> instruction: 0x000198b4
   34b8c:	andeq	r9, r1, ip, ror #19
   34b90:	andeq	r9, r1, r0, lsr r9
   34b94:	muleq	r1, r4, r8
   34b98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34b9c:	subs	r8, r0, #0
   34ba0:	sub	sp, sp, #12
   34ba4:	mov	r6, r1
   34ba8:	beq	34ce0 <acl_create_entry@plt+0x2fa5c>
   34bac:	ldr	r4, [r8]
   34bb0:	cmp	r4, #0
   34bb4:	beq	34ce0 <acl_create_entry@plt+0x2fa5c>
   34bb8:	mov	sl, #0
   34bbc:	add	r5, r8, #4
   34bc0:	mov	r7, sl
   34bc4:	b	34bf0 <acl_create_entry@plt+0x2f96c>
   34bc8:	mov	r0, r4
   34bcc:	mov	r4, #0
   34bd0:	bl	4b7c <free@plt>
   34bd4:	mov	r0, r4
   34bd8:	bl	4b7c <free@plt>
   34bdc:	cmp	r5, #0
   34be0:	beq	34cac <acl_create_entry@plt+0x2fa28>
   34be4:	ldr	r4, [r5], #4
   34be8:	cmp	r4, #0
   34bec:	beq	34cac <acl_create_entry@plt+0x2fa28>
   34bf0:	ldrb	r3, [r4]
   34bf4:	cmp	r3, #47	; 0x2f
   34bf8:	bne	34bc8 <acl_create_entry@plt+0x2f944>
   34bfc:	cmp	r6, #0
   34c00:	beq	34d60 <acl_create_entry@plt+0x2fadc>
   34c04:	mov	r0, r6
   34c08:	mov	r1, r4
   34c0c:	bl	393fc <acl_create_entry@plt+0x34178>
   34c10:	subs	r3, r0, #0
   34c14:	beq	34cc8 <acl_create_entry@plt+0x2fa44>
   34c18:	str	r3, [sp]
   34c1c:	bl	5248 <__errno_location@plt>
   34c20:	mov	r1, #0
   34c24:	str	r1, [r0]
   34c28:	ldr	r3, [sp]
   34c2c:	str	r0, [sp, #4]
   34c30:	mov	r0, r3
   34c34:	bl	4b1c <canonicalize_file_name@plt>
   34c38:	ldr	r3, [sp]
   34c3c:	subs	r9, r0, #0
   34c40:	beq	34d08 <acl_create_entry@plt+0x2fa84>
   34c44:	mov	r0, r3
   34c48:	bl	4b7c <free@plt>
   34c4c:	mov	r0, r9
   34c50:	mov	r1, r6
   34c54:	bl	349c0 <acl_create_entry@plt+0x2f73c>
   34c58:	subs	r3, r0, #0
   34c5c:	beq	34cec <acl_create_entry@plt+0x2fa68>
   34c60:	ldrb	r2, [r3]
   34c64:	cmp	r2, #47	; 0x2f
   34c68:	bne	34cd0 <acl_create_entry@plt+0x2fa4c>
   34c6c:	cmn	r3, #1
   34c70:	beq	34cd0 <acl_create_entry@plt+0x2fa4c>
   34c74:	mov	r0, r3
   34c78:	bl	51c4 <__strdup@plt>
   34c7c:	mov	fp, r0
   34c80:	mov	r0, r9
   34c84:	bl	4b7c <free@plt>
   34c88:	cmp	fp, #0
   34c8c:	beq	34cc8 <acl_create_entry@plt+0x2fa44>
   34c90:	add	r3, r7, #1
   34c94:	str	fp, [r8, r7, lsl #2]
   34c98:	mov	r0, r4
   34c9c:	mov	r7, r3
   34ca0:	bl	4b7c <free@plt>
   34ca4:	cmp	r5, #0
   34ca8:	bne	34be4 <acl_create_entry@plt+0x2f960>
   34cac:	cmp	sl, #0
   34cb0:	mov	r3, #0
   34cb4:	str	r3, [r8, r7, lsl #2]
   34cb8:	moveq	r0, r8
   34cbc:	movne	r0, #0
   34cc0:	add	sp, sp, #12
   34cc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34cc8:	mov	sl, #1
   34ccc:	b	34bd4 <acl_create_entry@plt+0x2f950>
   34cd0:	mov	r2, #47	; 0x2f
   34cd4:	sub	r3, r3, #1
   34cd8:	strb	r2, [r3]
   34cdc:	b	34c74 <acl_create_entry@plt+0x2f9f0>
   34ce0:	mov	r0, r8
   34ce4:	add	sp, sp, #12
   34ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34cec:	mov	r0, r9
   34cf0:	str	r3, [sp]
   34cf4:	bl	4b7c <free@plt>
   34cf8:	ldr	r3, [sp]
   34cfc:	mov	fp, r4
   34d00:	mov	r4, r3
   34d04:	b	34c90 <acl_create_entry@plt+0x2fa0c>
   34d08:	ldr	r1, [sp, #4]
   34d0c:	ldr	r2, [r1]
   34d10:	cmp	r2, #2
   34d14:	bne	34d2c <acl_create_entry@plt+0x2faa8>
   34d18:	mov	r0, r3
   34d1c:	mov	fp, r4
   34d20:	bl	4b7c <free@plt>
   34d24:	mov	r4, r9
   34d28:	b	34c90 <acl_create_entry@plt+0x2fa0c>
   34d2c:	mov	r0, r3
   34d30:	bl	4b7c <free@plt>
   34d34:	ldr	r1, [sp, #4]
   34d38:	ldr	r3, [r1]
   34d3c:	cmp	r3, #12
   34d40:	cmpne	r3, #0
   34d44:	moveq	sl, #1
   34d48:	b	34bd4 <acl_create_entry@plt+0x2f950>
   34d4c:	mov	r5, r0
   34d50:	mov	r0, r4
   34d54:	bl	4b7c <free@plt>
   34d58:	mov	r0, r5
   34d5c:	bl	51d0 <_Unwind_Resume@plt>
   34d60:	bl	5248 <__errno_location@plt>
   34d64:	str	r0, [sp, #4]
   34d68:	str	r6, [r0]
   34d6c:	mov	r0, r4
   34d70:	bl	4b1c <canonicalize_file_name@plt>
   34d74:	subs	fp, r0, #0
   34d78:	beq	34d8c <acl_create_entry@plt+0x2fb08>
   34d7c:	mov	r0, r4
   34d80:	mov	r4, r6
   34d84:	bl	4b7c <free@plt>
   34d88:	b	34c90 <acl_create_entry@plt+0x2fa0c>
   34d8c:	ldr	r2, [sp, #4]
   34d90:	ldr	r3, [r2]
   34d94:	cmp	r3, #2
   34d98:	movne	r3, r4
   34d9c:	movne	r4, r6
   34da0:	bne	34d2c <acl_create_entry@plt+0x2faa8>
   34da4:	mov	fp, r4
   34da8:	mov	r4, r6
   34dac:	b	34c90 <acl_create_entry@plt+0x2fa0c>
   34db0:	push	{r4, lr}
   34db4:	subs	r4, r0, #0
   34db8:	beq	34de4 <acl_create_entry@plt+0x2fb60>
   34dbc:	ldr	r3, [r4]
   34dc0:	cmp	r3, #0
   34dc4:	beq	34de4 <acl_create_entry@plt+0x2fb60>
   34dc8:	bl	34b98 <acl_create_entry@plt+0x2f914>
   34dcc:	cmp	r0, #0
   34dd0:	beq	34de0 <acl_create_entry@plt+0x2fb5c>
   34dd4:	mov	r0, r4
   34dd8:	pop	{r4, lr}
   34ddc:	b	372d0 <acl_create_entry@plt+0x3204c>
   34de0:	pop	{r4, pc}
   34de4:	mov	r0, r4
   34de8:	pop	{r4, pc}
   34dec:	push	{r3, r4, r5, r6, r7, lr}
   34df0:	subs	r7, r0, #0
   34df4:	mov	r6, r1
   34df8:	beq	34f9c <acl_create_entry@plt+0x2fd18>
   34dfc:	cmp	r1, #0
   34e00:	beq	34fbc <acl_create_entry@plt+0x2fd38>
   34e04:	ldrb	r3, [r1]
   34e08:	ldrb	ip, [r7]
   34e0c:	subs	r2, r3, #47	; 0x2f
   34e10:	rsbs	r0, r2, #0
   34e14:	adcs	r0, r0, r2
   34e18:	cmp	ip, #47	; 0x2f
   34e1c:	rsbne	r0, r0, #0
   34e20:	rsbeq	r0, r0, #1
   34e24:	cmp	r0, #0
   34e28:	popne	{r3, r4, r5, r6, r7, pc}
   34e2c:	cmp	ip, #47	; 0x2f
   34e30:	bne	34f40 <acl_create_entry@plt+0x2fcbc>
   34e34:	add	r2, r7, #1
   34e38:	mov	r0, r2
   34e3c:	ldrb	ip, [r2], #1
   34e40:	cmp	ip, #47	; 0x2f
   34e44:	beq	34e38 <acl_create_entry@plt+0x2fbb4>
   34e48:	cmp	r3, #47	; 0x2f
   34e4c:	bne	34f4c <acl_create_entry@plt+0x2fcc8>
   34e50:	add	r3, r6, #1
   34e54:	mov	r1, r3
   34e58:	ldrb	r2, [r3], #1
   34e5c:	cmp	r2, #47	; 0x2f
   34e60:	beq	34e54 <acl_create_entry@plt+0x2fbd0>
   34e64:	cmp	ip, #0
   34e68:	bne	34e78 <acl_create_entry@plt+0x2fbf4>
   34e6c:	subs	r0, r2, #0
   34e70:	mvnne	r0, #0
   34e74:	pop	{r3, r4, r5, r6, r7, pc}
   34e78:	cmp	r2, #0
   34e7c:	beq	34f7c <acl_create_entry@plt+0x2fcf8>
   34e80:	ldrb	r5, [r0]
   34e84:	cmp	r5, #0
   34e88:	beq	34f68 <acl_create_entry@plt+0x2fce4>
   34e8c:	cmp	r5, #47	; 0x2f
   34e90:	beq	34f70 <acl_create_entry@plt+0x2fcec>
   34e94:	add	r3, r0, #1
   34e98:	mov	r5, #0
   34e9c:	b	34ea8 <acl_create_entry@plt+0x2fc24>
   34ea0:	cmp	ip, #47	; 0x2f
   34ea4:	beq	34ebc <acl_create_entry@plt+0x2fc38>
   34ea8:	mov	r7, r3
   34eac:	ldrb	ip, [r3], #1
   34eb0:	add	r5, r5, #1
   34eb4:	cmp	ip, #0
   34eb8:	bne	34ea0 <acl_create_entry@plt+0x2fc1c>
   34ebc:	ldrb	r3, [r1]
   34ec0:	cmp	r3, #0
   34ec4:	beq	34f5c <acl_create_entry@plt+0x2fcd8>
   34ec8:	cmp	r3, #47	; 0x2f
   34ecc:	beq	34f58 <acl_create_entry@plt+0x2fcd4>
   34ed0:	add	ip, r1, #1
   34ed4:	mov	r4, #0
   34ed8:	b	34ee4 <acl_create_entry@plt+0x2fc60>
   34edc:	cmp	lr, #47	; 0x2f
   34ee0:	beq	34ef8 <acl_create_entry@plt+0x2fc74>
   34ee4:	mov	r6, ip
   34ee8:	ldrb	lr, [ip], #1
   34eec:	add	r4, r4, #1
   34ef0:	cmp	lr, #0
   34ef4:	bne	34edc <acl_create_entry@plt+0x2fc58>
   34ef8:	cmp	r4, r5
   34efc:	movcc	r2, r4
   34f00:	movcs	r2, r5
   34f04:	bl	48b8 <memcmp@plt>
   34f08:	cmp	r0, #0
   34f0c:	bne	34f84 <acl_create_entry@plt+0x2fd00>
   34f10:	cmp	r5, r4
   34f14:	movcs	r3, #0
   34f18:	movcc	r3, #1
   34f1c:	cmp	r5, r4
   34f20:	rsbls	r3, r3, #0
   34f24:	rsbhi	r3, r3, #1
   34f28:	cmp	r3, #0
   34f2c:	bne	34f94 <acl_create_entry@plt+0x2fd10>
   34f30:	ldrb	ip, [r7]
   34f34:	ldrb	r3, [r6]
   34f38:	cmp	ip, #47	; 0x2f
   34f3c:	beq	34e34 <acl_create_entry@plt+0x2fbb0>
   34f40:	cmp	r3, #47	; 0x2f
   34f44:	mov	r0, r7
   34f48:	beq	34e50 <acl_create_entry@plt+0x2fbcc>
   34f4c:	mov	r2, r3
   34f50:	mov	r1, r6
   34f54:	b	34e64 <acl_create_entry@plt+0x2fbe0>
   34f58:	mov	r3, #0
   34f5c:	mov	r6, r1
   34f60:	mov	r4, r3
   34f64:	b	34f1c <acl_create_entry@plt+0x2fc98>
   34f68:	mov	r7, r0
   34f6c:	b	34ebc <acl_create_entry@plt+0x2fc38>
   34f70:	mov	r7, r0
   34f74:	mov	r5, #0
   34f78:	b	34ebc <acl_create_entry@plt+0x2fc38>
   34f7c:	mov	r0, #1
   34f80:	pop	{r3, r4, r5, r6, r7, pc}
   34f84:	movle	r3, #0
   34f88:	movgt	r3, #1
   34f8c:	sub	r0, r3, r0, lsr #31
   34f90:	pop	{r3, r4, r5, r6, r7, pc}
   34f94:	mov	r0, r3
   34f98:	pop	{r3, r4, r5, r6, r7, pc}
   34f9c:	ldr	r0, [pc, #56]	; 34fdc <acl_create_entry@plt+0x2fd58>
   34fa0:	movw	r2, #410	; 0x19a
   34fa4:	ldr	r1, [pc, #52]	; 34fe0 <acl_create_entry@plt+0x2fd5c>
   34fa8:	ldr	r3, [pc, #52]	; 34fe4 <acl_create_entry@plt+0x2fd60>
   34fac:	add	r0, pc, r0
   34fb0:	add	r1, pc, r1
   34fb4:	add	r3, pc, r3
   34fb8:	bl	33308 <acl_create_entry@plt+0x2e084>
   34fbc:	ldr	r0, [pc, #36]	; 34fe8 <acl_create_entry@plt+0x2fd64>
   34fc0:	movw	r2, #411	; 0x19b
   34fc4:	ldr	r1, [pc, #32]	; 34fec <acl_create_entry@plt+0x2fd68>
   34fc8:	ldr	r3, [pc, #32]	; 34ff0 <acl_create_entry@plt+0x2fd6c>
   34fcc:	add	r0, pc, r0
   34fd0:	add	r1, pc, r1
   34fd4:	add	r3, pc, r3
   34fd8:	bl	33308 <acl_create_entry@plt+0x2e084>
   34fdc:	strdeq	pc, [r0], -r8
   34fe0:	strdeq	r9, [r1], -r4
   34fe4:	andeq	r9, r1, r8, ror #13
   34fe8:	strdeq	r0, [r1], -r4
   34fec:	ldrdeq	r9, [r1], -r4
   34ff0:	andeq	r9, r1, r8, asr #13
   34ff4:	ldr	r3, [pc, #876]	; 35368 <acl_create_entry@plt+0x300e4>
   34ff8:	ldr	ip, [pc, #876]	; 3536c <acl_create_entry@plt+0x300e8>
   34ffc:	add	r3, pc, r3
   35000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35004:	sub	sp, sp, #548	; 0x224
   35008:	ldr	ip, [r3, ip]
   3500c:	add	r5, sp, #268	; 0x10c
   35010:	add	sl, sp, #404	; 0x194
   35014:	mov	r6, r0
   35018:	mov	r7, r1
   3501c:	mov	r8, r2
   35020:	ldr	r3, [ip]
   35024:	mov	r1, #0
   35028:	mov	r2, #136	; 0x88
   3502c:	mov	r0, r5
   35030:	str	ip, [sp, #12]
   35034:	mov	r4, #128	; 0x80
   35038:	str	r3, [sp, #540]	; 0x21c
   3503c:	bl	4a74 <memset@plt>
   35040:	mov	r0, sl
   35044:	mov	r1, #0
   35048:	mov	r2, #136	; 0x88
   3504c:	str	r4, [sp, #268]	; 0x10c
   35050:	bl	4a74 <memset@plt>
   35054:	cmp	r6, #0
   35058:	mvn	r3, #0
   3505c:	str	r4, [sp, #404]	; 0x194
   35060:	str	r3, [sp, #24]
   35064:	str	r3, [sp, #28]
   35068:	blt	35314 <acl_create_entry@plt+0x30090>
   3506c:	cmp	r7, #0
   35070:	beq	35334 <acl_create_entry@plt+0x300b0>
   35074:	add	r9, sp, #24
   35078:	str	r8, [sp]
   3507c:	mov	r2, r5
   35080:	mov	r0, r6
   35084:	mov	r3, r9
   35088:	mov	r1, r7
   3508c:	bl	4c6c <name_to_handle_at@plt>
   35090:	cmp	r0, #0
   35094:	blt	350e4 <acl_create_entry@plt+0x2fe60>
   35098:	ldr	r1, [pc, #720]	; 35370 <acl_create_entry@plt+0x300ec>
   3509c:	mov	r3, #4096	; 0x1000
   350a0:	mov	r0, r6
   350a4:	str	r3, [sp]
   350a8:	mov	r2, sl
   350ac:	add	r1, pc, r1
   350b0:	add	r3, sp, #28
   350b4:	bl	4c6c <name_to_handle_at@plt>
   350b8:	cmp	r0, #0
   350bc:	blt	35354 <acl_create_entry@plt+0x300d0>
   350c0:	ldr	r2, [sp, #268]	; 0x10c
   350c4:	ldr	r3, [sp, #404]	; 0x194
   350c8:	cmp	r2, r3
   350cc:	beq	35150 <acl_create_entry@plt+0x2fecc>
   350d0:	ldr	r0, [sp, #24]
   350d4:	ldr	r3, [sp, #28]
   350d8:	subs	r0, r0, r3
   350dc:	movne	r0, #1
   350e0:	b	35134 <acl_create_entry@plt+0x2feb0>
   350e4:	bl	5248 <__errno_location@plt>
   350e8:	ldr	r4, [pc, #644]	; 35374 <acl_create_entry@plt+0x300f0>
   350ec:	add	ip, sp, #28
   350f0:	add	fp, sp, #40	; 0x28
   350f4:	str	ip, [sp, #16]
   350f8:	add	r4, pc, r4
   350fc:	add	ip, sp, #32
   35100:	add	r5, sp, #28
   35104:	ldr	r3, [r0]
   35108:	str	r0, [sp, #20]
   3510c:	ldm	r4, {r0, r1, r2}
   35110:	stm	ip, {r0, r1, r2}
   35114:	ldr	r2, [r5, #4]!
   35118:	cmp	r2, r3
   3511c:	beq	351b4 <acl_create_entry@plt+0x2ff30>
   35120:	cmp	r5, fp
   35124:	bne	3510c <acl_create_entry@plt+0x2fe88>
   35128:	cmp	r3, #95	; 0x5f
   3512c:	rsbne	r0, r3, #0
   35130:	beq	3517c <acl_create_entry@plt+0x2fef8>
   35134:	ldr	ip, [sp, #12]
   35138:	ldr	r2, [sp, #540]	; 0x21c
   3513c:	ldr	r3, [ip]
   35140:	cmp	r2, r3
   35144:	bne	35310 <acl_create_entry@plt+0x3008c>
   35148:	add	sp, sp, #548	; 0x224
   3514c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35150:	ldr	r1, [sp, #272]	; 0x110
   35154:	ldr	r3, [sp, #408]	; 0x198
   35158:	cmp	r1, r3
   3515c:	bne	350d0 <acl_create_entry@plt+0x2fe4c>
   35160:	add	r0, sp, #276	; 0x114
   35164:	add	r1, sp, #412	; 0x19c
   35168:	bl	48b8 <memcmp@plt>
   3516c:	cmp	r0, #0
   35170:	bne	350d0 <acl_create_entry@plt+0x2fe4c>
   35174:	mov	r0, #1
   35178:	b	35134 <acl_create_entry@plt+0x2feb0>
   3517c:	ldr	r1, [pc, #500]	; 35378 <acl_create_entry@plt+0x300f4>
   35180:	mov	r3, #4096	; 0x1000
   35184:	mov	r2, sl
   35188:	str	r3, [sp]
   3518c:	mov	r0, r6
   35190:	add	r1, pc, r1
   35194:	add	r3, sp, #28
   35198:	bl	4c6c <name_to_handle_at@plt>
   3519c:	cmp	r0, #0
   351a0:	bge	35174 <acl_create_entry@plt+0x2fef0>
   351a4:	ldr	ip, [sp, #20]
   351a8:	ldr	r0, [ip]
   351ac:	cmp	r0, #95	; 0x5f
   351b0:	bne	352d4 <acl_create_entry@plt+0x30050>
   351b4:	mov	r3, r9
   351b8:	mov	r0, r6
   351bc:	mov	r1, r7
   351c0:	mov	r2, r8
   351c4:	bl	34610 <acl_create_entry@plt+0x2f38c>
   351c8:	ldr	r4, [pc, #428]	; 3537c <acl_create_entry@plt+0x300f8>
   351cc:	add	r5, sp, #52	; 0x34
   351d0:	add	ip, sp, #44	; 0x2c
   351d4:	add	r4, pc, r4
   351d8:	mov	r3, r0
   351dc:	add	r2, r4, #12
   351e0:	ldm	r2, {r0, r1, r2}
   351e4:	stm	ip, {r0, r1, r2}
   351e8:	ldr	r2, [fp, #4]!
   351ec:	cmp	r3, r2
   351f0:	beq	352dc <acl_create_entry@plt+0x30058>
   351f4:	cmp	fp, r5
   351f8:	bne	351dc <acl_create_entry@plt+0x2ff58>
   351fc:	cmp	r3, #0
   35200:	blt	352c4 <acl_create_entry@plt+0x30040>
   35204:	ldr	r1, [pc, #372]	; 35380 <acl_create_entry@plt+0x300fc>
   35208:	add	r3, sp, #28
   3520c:	mov	r0, r6
   35210:	mov	r2, #4096	; 0x1000
   35214:	add	r1, pc, r1
   35218:	bl	34610 <acl_create_entry@plt+0x2f38c>
   3521c:	cmp	r0, #0
   35220:	blt	35134 <acl_create_entry@plt+0x2feb0>
   35224:	ldr	r2, [sp, #24]
   35228:	ldr	r3, [sp, #28]
   3522c:	cmp	r2, r3
   35230:	moveq	r4, #0
   35234:	bne	35174 <acl_create_entry@plt+0x2fef0>
   35238:	tst	r8, #1024	; 0x400
   3523c:	mov	r2, r7
   35240:	bicne	r8, r8, #1024	; 0x400
   35244:	orreq	r8, r8, #256	; 0x100
   35248:	mov	r0, #3
   3524c:	str	r8, [sp]
   35250:	mov	r1, r6
   35254:	add	r3, sp, #56	; 0x38
   35258:	bl	51f4 <__fxstatat64@plt>
   3525c:	cmp	r0, #0
   35260:	blt	352cc <acl_create_entry@plt+0x30048>
   35264:	ldr	r2, [pc, #280]	; 35384 <acl_create_entry@plt+0x30100>
   35268:	mov	r3, #4096	; 0x1000
   3526c:	mov	r1, r6
   35270:	str	r3, [sp]
   35274:	mov	r0, #3
   35278:	add	r2, pc, r2
   3527c:	add	r3, sp, #160	; 0xa0
   35280:	bl	51f4 <__fxstatat64@plt>
   35284:	cmp	r0, #0
   35288:	blt	352cc <acl_create_entry@plt+0x30048>
   3528c:	add	ip, sp, #544	; 0x220
   35290:	movw	r2, #65048	; 0xfe18
   35294:	movw	r3, #65152	; 0xfe80
   35298:	movt	r2, #65535	; 0xffff
   3529c:	movt	r3, #65535	; 0xffff
   352a0:	ldrd	r0, [ip, r2]
   352a4:	ldrd	r2, [r3, ip]
   352a8:	cmp	r1, r3
   352ac:	cmpeq	r0, r2
   352b0:	beq	352e4 <acl_create_entry@plt+0x30060>
   352b4:	cmp	r4, #0
   352b8:	moveq	r0, r4
   352bc:	beq	35134 <acl_create_entry@plt+0x2feb0>
   352c0:	b	35174 <acl_create_entry@plt+0x2fef0>
   352c4:	mov	r0, r3
   352c8:	b	35134 <acl_create_entry@plt+0x2feb0>
   352cc:	ldr	ip, [sp, #20]
   352d0:	ldr	r0, [ip]
   352d4:	rsb	r0, r0, #0
   352d8:	b	35134 <acl_create_entry@plt+0x2feb0>
   352dc:	mov	r4, #1
   352e0:	b	35238 <acl_create_entry@plt+0x2ffb4>
   352e4:	movw	r2, #65144	; 0xfe78
   352e8:	movw	r3, #65248	; 0xfee0
   352ec:	movt	r2, #65535	; 0xffff
   352f0:	movt	r3, #65535	; 0xffff
   352f4:	ldrd	r0, [ip, r2]
   352f8:	ldrd	r2, [r3, ip]
   352fc:	cmp	r1, r3
   35300:	cmpeq	r0, r2
   35304:	movne	r0, #0
   35308:	bne	35134 <acl_create_entry@plt+0x2feb0>
   3530c:	b	35174 <acl_create_entry@plt+0x2fef0>
   35310:	bl	4f6c <__stack_chk_fail@plt>
   35314:	ldr	r0, [pc, #108]	; 35388 <acl_create_entry@plt+0x30104>
   35318:	movw	r2, #522	; 0x20a
   3531c:	ldr	r1, [pc, #104]	; 3538c <acl_create_entry@plt+0x30108>
   35320:	ldr	r3, [pc, #104]	; 35390 <acl_create_entry@plt+0x3010c>
   35324:	add	r0, pc, r0
   35328:	add	r1, pc, r1
   3532c:	add	r3, pc, r3
   35330:	bl	33308 <acl_create_entry@plt+0x2e084>
   35334:	ldr	r0, [pc, #88]	; 35394 <acl_create_entry@plt+0x30110>
   35338:	movw	r2, #523	; 0x20b
   3533c:	ldr	r1, [pc, #84]	; 35398 <acl_create_entry@plt+0x30114>
   35340:	ldr	r3, [pc, #84]	; 3539c <acl_create_entry@plt+0x30118>
   35344:	add	r0, pc, r0
   35348:	add	r1, pc, r1
   3534c:	add	r3, pc, r3
   35350:	bl	33308 <acl_create_entry@plt+0x2e084>
   35354:	bl	5248 <__errno_location@plt>
   35358:	ldr	r0, [r0]
   3535c:	cmp	r0, #95	; 0x5f
   35360:	bne	352d4 <acl_create_entry@plt+0x30050>
   35364:	b	35174 <acl_create_entry@plt+0x2fef0>
   35368:	andeq	r5, r3, r4, lsl #24
   3536c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   35370:			; <UNDEFINED> instruction: 0x0000d5bc
   35374:	andeq	r9, r1, r4, ror #5
   35378:	ldrdeq	sp, [r0], -r8
   3537c:	andeq	r9, r1, r8, lsl #4
   35380:	andeq	sp, r0, r4, asr r4
   35384:	strdeq	sp, [r0], -r0
   35388:	andeq	r6, r1, ip, ror sp
   3538c:	andeq	r9, r1, ip, ror r1
   35390:	muleq	r1, r8, r3
   35394:	andeq	r2, r1, r8, lsl sp
   35398:	andeq	r9, r1, ip, asr r1
   3539c:	andeq	r9, r1, r8, ror r3
   353a0:	cmp	r1, #0
   353a4:	push	{r4, r5, r6, r7, r8, lr}
   353a8:	movne	r6, #1024	; 0x400
   353ac:	moveq	r6, #0
   353b0:	subs	r4, r0, #0
   353b4:	beq	354ac <acl_create_entry@plt+0x30228>
   353b8:	ldr	r1, [pc, #380]	; 3553c <acl_create_entry@plt+0x302b8>
   353bc:	add	r1, pc, r1
   353c0:	bl	34dec <acl_create_entry@plt+0x2fb68>
   353c4:	cmp	r0, #0
   353c8:	beq	35480 <acl_create_entry@plt+0x301fc>
   353cc:	ands	r8, r6, #1024	; 0x400
   353d0:	bne	35438 <acl_create_entry@plt+0x301b4>
   353d4:	mov	r0, r4
   353d8:	bl	39f00 <acl_create_entry@plt+0x34c7c>
   353dc:	subs	r5, r0, #0
   353e0:	beq	354a0 <acl_create_entry@plt+0x3021c>
   353e4:	mvn	r0, #99	; 0x63
   353e8:	mov	r1, r5
   353ec:	mov	r2, #2637824	; 0x284000
   353f0:	bl	4bd0 <openat64@plt>
   353f4:	subs	r7, r0, #0
   353f8:	blt	35470 <acl_create_entry@plt+0x301ec>
   353fc:	mov	r0, r4
   35400:	bl	5254 <basename@plt>
   35404:	mov	r2, r6
   35408:	mov	r1, r0
   3540c:	mov	r0, r7
   35410:	bl	34ff4 <acl_create_entry@plt+0x2fd70>
   35414:	mov	r4, r0
   35418:	mov	r0, r7
   3541c:	bl	38998 <acl_create_entry@plt+0x33714>
   35420:	mov	r0, r5
   35424:	bl	4b7c <free@plt>
   35428:	mov	r0, r8
   3542c:	bl	4b7c <free@plt>
   35430:	mov	r0, r4
   35434:	pop	{r4, r5, r6, r7, r8, pc}
   35438:	mov	r0, r4
   3543c:	bl	4b1c <canonicalize_file_name@plt>
   35440:	subs	r4, r0, #0
   35444:	movne	r8, r4
   35448:	bne	353d4 <acl_create_entry@plt+0x30150>
   3544c:	bl	5248 <__errno_location@plt>
   35450:	mov	r8, r4
   35454:	ldr	r3, [r0]
   35458:	cmp	r3, #2
   3545c:	beq	35494 <acl_create_entry@plt+0x30210>
   35460:	rsb	r4, r3, #0
   35464:	mov	r5, r8
   35468:	mvn	r7, #0
   3546c:	b	35418 <acl_create_entry@plt+0x30194>
   35470:	bl	5248 <__errno_location@plt>
   35474:	ldr	r4, [r0]
   35478:	rsb	r4, r4, #0
   3547c:	b	35418 <acl_create_entry@plt+0x30194>
   35480:	mov	r5, r0
   35484:	mvn	r7, #0
   35488:	mov	r8, r0
   3548c:	mov	r4, #1
   35490:	b	35418 <acl_create_entry@plt+0x30194>
   35494:	mvn	r7, #0
   35498:	mov	r5, r4
   3549c:	b	35418 <acl_create_entry@plt+0x30194>
   354a0:	mvn	r7, #0
   354a4:	mvn	r4, #11
   354a8:	b	35418 <acl_create_entry@plt+0x30194>
   354ac:	ldr	r0, [pc, #140]	; 35540 <acl_create_entry@plt+0x302bc>
   354b0:	movw	r2, #651	; 0x28b
   354b4:	ldr	r1, [pc, #136]	; 35544 <acl_create_entry@plt+0x302c0>
   354b8:	ldr	r3, [pc, #136]	; 35548 <acl_create_entry@plt+0x302c4>
   354bc:	add	r0, pc, r0
   354c0:	add	r1, pc, r1
   354c4:	add	r3, pc, r3
   354c8:	bl	33308 <acl_create_entry@plt+0x2e084>
   354cc:	mov	r8, r4
   354d0:	mvn	r7, #0
   354d4:	mov	r4, r0
   354d8:	mov	r5, r8
   354dc:	mov	r0, r7
   354e0:	bl	38998 <acl_create_entry@plt+0x33714>
   354e4:	mov	r0, r5
   354e8:	bl	4b7c <free@plt>
   354ec:	mov	r0, r8
   354f0:	bl	4b7c <free@plt>
   354f4:	mov	r0, r4
   354f8:	bl	51d0 <_Unwind_Resume@plt>
   354fc:	mov	r4, r0
   35500:	b	354dc <acl_create_entry@plt+0x30258>
   35504:	mov	r4, r0
   35508:	b	354e4 <acl_create_entry@plt+0x30260>
   3550c:	mov	r4, r0
   35510:	mvn	r7, #0
   35514:	b	354dc <acl_create_entry@plt+0x30258>
   35518:	mov	r5, #0
   3551c:	mov	r4, r0
   35520:	mov	r8, r5
   35524:	mvn	r7, #0
   35528:	b	354dc <acl_create_entry@plt+0x30258>
   3552c:	mov	r4, r0
   35530:	mvn	r7, #0
   35534:	mov	r5, #0
   35538:	b	354dc <acl_create_entry@plt+0x30258>
   3553c:	andeq	ip, r1, r4, lsl r5
   35540:	andeq	r9, r1, r4, ror #21
   35544:	andeq	r8, r1, r4, ror #31
   35548:	andeq	r8, r1, r8, asr pc
   3554c:	ldr	r3, [pc, #188]	; 35610 <acl_create_entry@plt+0x3038c>
   35550:	ldr	r2, [pc, #188]	; 35614 <acl_create_entry@plt+0x30390>
   35554:	add	r3, pc, r3
   35558:	push	{r4, r5, r6, lr}
   3555c:	subs	r5, r0, #0
   35560:	ldr	r4, [r3, r2]
   35564:	sub	sp, sp, #104	; 0x68
   35568:	ldr	r3, [r4]
   3556c:	str	r3, [sp, #100]	; 0x64
   35570:	beq	355f0 <acl_create_entry@plt+0x3036c>
   35574:	mov	r1, sp
   35578:	bl	4abc <statvfs64@plt>
   3557c:	cmp	r0, #0
   35580:	blt	355c8 <acl_create_entry@plt+0x30344>
   35584:	ldr	r3, [sp, #64]	; 0x40
   35588:	ands	r6, r3, #1
   3558c:	beq	355ac <acl_create_entry@plt+0x30328>
   35590:	mov	r0, #1
   35594:	ldr	r2, [sp, #100]	; 0x64
   35598:	ldr	r3, [r4]
   3559c:	cmp	r2, r3
   355a0:	bne	355ec <acl_create_entry@plt+0x30368>
   355a4:	add	sp, sp, #104	; 0x68
   355a8:	pop	{r4, r5, r6, pc}
   355ac:	mov	r0, r5
   355b0:	mov	r1, #2
   355b4:	bl	4bc4 <access@plt>
   355b8:	cmp	r0, #0
   355bc:	blt	355d8 <acl_create_entry@plt+0x30354>
   355c0:	mov	r0, r6
   355c4:	b	35594 <acl_create_entry@plt+0x30310>
   355c8:	bl	5248 <__errno_location@plt>
   355cc:	ldr	r0, [r0]
   355d0:	rsb	r0, r0, #0
   355d4:	b	35594 <acl_create_entry@plt+0x30310>
   355d8:	bl	5248 <__errno_location@plt>
   355dc:	ldr	r3, [r0]
   355e0:	cmp	r3, #30
   355e4:	bne	355c0 <acl_create_entry@plt+0x3033c>
   355e8:	b	35590 <acl_create_entry@plt+0x3030c>
   355ec:	bl	4f6c <__stack_chk_fail@plt>
   355f0:	ldr	r0, [pc, #32]	; 35618 <acl_create_entry@plt+0x30394>
   355f4:	movw	r2, #685	; 0x2ad
   355f8:	ldr	r1, [pc, #28]	; 3561c <acl_create_entry@plt+0x30398>
   355fc:	ldr	r3, [pc, #28]	; 35620 <acl_create_entry@plt+0x3039c>
   35600:	add	r0, pc, r0
   35604:	add	r1, pc, r1
   35608:	add	r3, pc, r3
   3560c:	bl	33308 <acl_create_entry@plt+0x2e084>
   35610:	andeq	r5, r3, ip, lsr #13
   35614:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   35618:	andeq	r4, r1, r0, lsl #4
   3561c:	andeq	r8, r1, r0, lsr #29
   35620:	andeq	r9, r1, r4, lsr #1
   35624:	ldr	r3, [pc, #332]	; 35778 <acl_create_entry@plt+0x304f4>
   35628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3562c:	subs	r7, r1, #0
   35630:	ldr	r1, [pc, #324]	; 3577c <acl_create_entry@plt+0x304f8>
   35634:	add	r3, pc, r3
   35638:	sub	sp, sp, #148	; 0x94
   3563c:	mov	fp, r2
   35640:	ldr	r1, [r3, r1]
   35644:	ldr	r3, [r1]
   35648:	str	r1, [sp, #16]
   3564c:	str	r3, [sp, #140]	; 0x8c
   35650:	beq	35758 <acl_create_entry@plt+0x304d4>
   35654:	cmp	r0, #0
   35658:	beq	35730 <acl_create_entry@plt+0x304ac>
   3565c:	ldr	r1, [pc, #284]	; 35780 <acl_create_entry@plt+0x304fc>
   35660:	mov	r6, r0
   35664:	ldr	r2, [pc, #280]	; 35784 <acl_create_entry@plt+0x30500>
   35668:	mov	sl, #0
   3566c:	ldr	r3, [pc, #276]	; 35788 <acl_create_entry@plt+0x30504>
   35670:	add	r1, pc, r1
   35674:	add	r2, pc, r2
   35678:	add	r8, sp, #32
   3567c:	add	r3, pc, r3
   35680:	add	r9, sp, #112	; 0x70
   35684:	str	r1, [sp, #20]
   35688:	str	r2, [sp, #24]
   3568c:	str	r3, [sp, #28]
   35690:	b	356ac <acl_create_entry@plt+0x30428>
   35694:	cmp	fp, #0
   35698:	beq	3572c <acl_create_entry@plt+0x304a8>
   3569c:	mov	sl, #1
   356a0:	strd	r4, [r7]
   356a4:	cmp	r6, #0
   356a8:	beq	3574c <acl_create_entry@plt+0x304c8>
   356ac:	ldr	r1, [r6], #4
   356b0:	cmp	r1, #0
   356b4:	beq	3574c <acl_create_entry@plt+0x304c8>
   356b8:	mov	r0, #3
   356bc:	mov	r2, r8
   356c0:	bl	4ed0 <__xstat64@plt>
   356c4:	cmp	r0, #0
   356c8:	blt	356a4 <acl_create_entry@plt+0x30420>
   356cc:	mov	r0, r9
   356d0:	bl	37608 <acl_create_entry@plt+0x32384>
   356d4:	ldrd	r2, [r7]
   356d8:	mov	r4, r0
   356dc:	mov	r5, r1
   356e0:	cmp	r5, r3
   356e4:	cmpeq	r4, r2
   356e8:	bls	356a4 <acl_create_entry@plt+0x30420>
   356ec:	bl	342fc <acl_create_entry@plt+0x2f078>
   356f0:	cmp	r0, #6
   356f4:	ble	35694 <acl_create_entry@plt+0x30410>
   356f8:	ldr	r1, [sp, #24]
   356fc:	mov	r0, #7
   35700:	ldr	r2, [sp, #28]
   35704:	movw	r3, #794	; 0x31a
   35708:	str	r1, [sp]
   3570c:	mov	r1, #0
   35710:	str	r2, [sp, #4]
   35714:	ldr	ip, [r6, #-4]
   35718:	ldr	r2, [sp, #20]
   3571c:	str	ip, [sp, #8]
   35720:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   35724:	cmp	fp, #0
   35728:	bne	3569c <acl_create_entry@plt+0x30418>
   3572c:	mov	r0, #1
   35730:	ldr	r1, [sp, #16]
   35734:	ldr	r2, [sp, #140]	; 0x8c
   35738:	ldr	r3, [r1]
   3573c:	cmp	r2, r3
   35740:	bne	35754 <acl_create_entry@plt+0x304d0>
   35744:	add	sp, sp, #148	; 0x94
   35748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3574c:	mov	r0, sl
   35750:	b	35730 <acl_create_entry@plt+0x304ac>
   35754:	bl	4f6c <__stack_chk_fail@plt>
   35758:	ldr	r0, [pc, #44]	; 3578c <acl_create_entry@plt+0x30508>
   3575c:	mov	r2, #776	; 0x308
   35760:	ldr	r1, [pc, #40]	; 35790 <acl_create_entry@plt+0x3050c>
   35764:	ldr	r3, [pc, #40]	; 35794 <acl_create_entry@plt+0x30510>
   35768:	add	r0, pc, r0
   3576c:	add	r1, pc, r1
   35770:	add	r3, pc, r3
   35774:	bl	33308 <acl_create_entry@plt+0x2e084>
   35778:	andeq	r5, r3, ip, asr #11
   3577c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   35780:	andeq	r8, r1, r4, lsr lr
   35784:	andeq	r8, r1, r0, lsl #27
   35788:	andeq	r8, r1, r4, asr pc
   3578c:	andeq	r8, r1, ip, asr lr
   35790:	andeq	r8, r1, r8, lsr sp
   35794:	andeq	r8, r1, r4, lsl pc
   35798:	cmp	r0, #0
   3579c:	push	{r3, r4, r5, r6, r7, lr}
   357a0:	beq	35844 <acl_create_entry@plt+0x305c0>
   357a4:	ldr	r3, [r0, #4]
   357a8:	cmp	r3, r1
   357ac:	bls	358dc <acl_create_entry@plt+0x30658>
   357b0:	cmp	r3, r2
   357b4:	bls	358bc <acl_create_entry@plt+0x30638>
   357b8:	ldr	r3, [r0, #12]
   357bc:	lsl	r4, r1, #3
   357c0:	add	ip, r3, r4
   357c4:	ldr	r5, [ip, #4]
   357c8:	cmp	r5, #0
   357cc:	bne	35890 <acl_create_entry@plt+0x3060c>
   357d0:	lsl	ip, r2, #3
   357d4:	add	r6, r3, ip
   357d8:	ldr	r6, [r6, #4]
   357dc:	cmp	r6, #0
   357e0:	bne	35864 <acl_create_entry@plt+0x305e0>
   357e4:	ldr	r7, [r3, r2, lsl #3]
   357e8:	ldr	r6, [r3, r1, lsl #3]
   357ec:	str	r7, [r3, r1, lsl #3]
   357f0:	ldr	r3, [r0, #12]
   357f4:	add	r7, r3, ip
   357f8:	add	r3, r3, r4
   357fc:	ldr	r7, [r7, #4]
   35800:	str	r7, [r3, #4]
   35804:	ldr	r3, [r0, #12]
   35808:	str	r6, [r3, r2, lsl #3]
   3580c:	ldr	r3, [r0, #12]
   35810:	add	r3, r3, ip
   35814:	str	r5, [r3, #4]
   35818:	ldr	r3, [r0, #12]
   3581c:	add	r4, r3, r4
   35820:	ldr	r4, [r4, #4]
   35824:	cmp	r4, #0
   35828:	strne	r1, [r4]
   3582c:	ldrne	r3, [r0, #12]
   35830:	add	ip, r3, ip
   35834:	ldr	r3, [ip, #4]
   35838:	cmp	r3, #0
   3583c:	strne	r2, [r3]
   35840:	pop	{r3, r4, r5, r6, r7, pc}
   35844:	ldr	r0, [pc, #176]	; 358fc <acl_create_entry@plt+0x30678>
   35848:	mov	r2, #75	; 0x4b
   3584c:	ldr	r1, [pc, #172]	; 35900 <acl_create_entry@plt+0x3067c>
   35850:	ldr	r3, [pc, #172]	; 35904 <acl_create_entry@plt+0x30680>
   35854:	add	r0, pc, r0
   35858:	add	r1, pc, r1
   3585c:	add	r3, pc, r3
   35860:	bl	33308 <acl_create_entry@plt+0x2e084>
   35864:	ldr	r6, [r6]
   35868:	cmp	r2, r6
   3586c:	beq	357e4 <acl_create_entry@plt+0x30560>
   35870:	ldr	r0, [pc, #144]	; 35908 <acl_create_entry@plt+0x30684>
   35874:	mov	r2, #80	; 0x50
   35878:	ldr	r1, [pc, #140]	; 3590c <acl_create_entry@plt+0x30688>
   3587c:	ldr	r3, [pc, #140]	; 35910 <acl_create_entry@plt+0x3068c>
   35880:	add	r0, pc, r0
   35884:	add	r1, pc, r1
   35888:	add	r3, pc, r3
   3588c:	bl	33308 <acl_create_entry@plt+0x2e084>
   35890:	ldr	ip, [r5]
   35894:	cmp	r1, ip
   35898:	beq	357d0 <acl_create_entry@plt+0x3054c>
   3589c:	ldr	r0, [pc, #112]	; 35914 <acl_create_entry@plt+0x30690>
   358a0:	mov	r2, #79	; 0x4f
   358a4:	ldr	r1, [pc, #108]	; 35918 <acl_create_entry@plt+0x30694>
   358a8:	ldr	r3, [pc, #108]	; 3591c <acl_create_entry@plt+0x30698>
   358ac:	add	r0, pc, r0
   358b0:	add	r1, pc, r1
   358b4:	add	r3, pc, r3
   358b8:	bl	33308 <acl_create_entry@plt+0x2e084>
   358bc:	ldr	r0, [pc, #92]	; 35920 <acl_create_entry@plt+0x3069c>
   358c0:	mov	r2, #77	; 0x4d
   358c4:	ldr	r1, [pc, #88]	; 35924 <acl_create_entry@plt+0x306a0>
   358c8:	ldr	r3, [pc, #88]	; 35928 <acl_create_entry@plt+0x306a4>
   358cc:	add	r0, pc, r0
   358d0:	add	r1, pc, r1
   358d4:	add	r3, pc, r3
   358d8:	bl	33308 <acl_create_entry@plt+0x2e084>
   358dc:	ldr	r0, [pc, #72]	; 3592c <acl_create_entry@plt+0x306a8>
   358e0:	mov	r2, #76	; 0x4c
   358e4:	ldr	r1, [pc, #68]	; 35930 <acl_create_entry@plt+0x306ac>
   358e8:	ldr	r3, [pc, #68]	; 35934 <acl_create_entry@plt+0x306b0>
   358ec:	add	r0, pc, r0
   358f0:	add	r1, pc, r1
   358f4:	add	r3, pc, r3
   358f8:	bl	33308 <acl_create_entry@plt+0x2e084>
   358fc:	ldrdeq	pc, [r0], -r4
   35900:	muleq	r1, r8, lr
   35904:	andeq	r8, r1, r0, lsr #30
   35908:	ldrdeq	r8, [r1], -r0
   3590c:	andeq	r8, r1, ip, ror #28
   35910:	strdeq	r8, [r1], -r4
   35914:	andeq	r8, r1, r8, ror lr
   35918:	andeq	r8, r1, r0, asr #28
   3591c:	andeq	r8, r1, r8, asr #29
   35920:	andeq	r8, r1, r8, asr #28
   35924:	andeq	r8, r1, r0, lsr #28
   35928:	andeq	r8, r1, r8, lsr #29
   3592c:	andeq	r8, r1, r8, lsl lr
   35930:	andeq	r8, r1, r0, lsl #28
   35934:	andeq	r8, r1, r8, lsl #29
   35938:	push	{r4, r5, r6, r7, r8, lr}
   3593c:	subs	r5, r0, #0
   35940:	mov	r6, r1
   35944:	beq	359f0 <acl_create_entry@plt+0x3076c>
   35948:	add	r8, r1, #1
   3594c:	ldr	r3, [r5, #4]
   35950:	lsl	r8, r8, #1
   35954:	sub	r7, r8, #1
   35958:	cmp	r3, r7
   3595c:	bhi	35998 <acl_create_entry@plt+0x30714>
   35960:	b	359e8 <acl_create_entry@plt+0x30764>
   35964:	cmp	r4, r6
   35968:	beq	359e8 <acl_create_entry@plt+0x30764>
   3596c:	add	r8, r4, #1
   35970:	mov	r1, r6
   35974:	mov	r0, r5
   35978:	mov	r2, r4
   3597c:	bl	35798 <acl_create_entry@plt+0x30514>
   35980:	lsl	r8, r8, #1
   35984:	ldr	r3, [r5, #4]
   35988:	sub	r7, r8, #1
   3598c:	mov	r6, r4
   35990:	cmp	r7, r3
   35994:	bcs	359e8 <acl_create_entry@plt+0x30764>
   35998:	ldr	r3, [r5, #12]
   3599c:	ldr	r2, [r5]
   359a0:	ldr	r0, [r3, r7, lsl #3]
   359a4:	ldr	r1, [r3, r6, lsl #3]
   359a8:	blx	r2
   359ac:	ldr	r3, [r5, #4]
   359b0:	cmp	r0, #0
   359b4:	movge	r4, r6
   359b8:	movlt	r4, r7
   359bc:	cmp	r3, r8
   359c0:	bls	35964 <acl_create_entry@plt+0x306e0>
   359c4:	ldr	r3, [r5, #12]
   359c8:	ldr	r2, [r5]
   359cc:	ldr	r1, [r3, r4, lsl #3]
   359d0:	ldr	r0, [r3, r8, lsl #3]
   359d4:	blx	r2
   359d8:	cmp	r0, #0
   359dc:	movlt	r4, r8
   359e0:	cmp	r4, r6
   359e4:	bne	3596c <acl_create_entry@plt+0x306e8>
   359e8:	mov	r0, r6
   359ec:	pop	{r4, r5, r6, r7, r8, pc}
   359f0:	ldr	r0, [pc, #24]	; 35a10 <acl_create_entry@plt+0x3078c>
   359f4:	mov	r2, #115	; 0x73
   359f8:	ldr	r1, [pc, #20]	; 35a14 <acl_create_entry@plt+0x30790>
   359fc:	ldr	r3, [pc, #20]	; 35a18 <acl_create_entry@plt+0x30794>
   35a00:	add	r0, pc, r0
   35a04:	add	r1, pc, r1
   35a08:	add	r3, pc, r3
   35a0c:	bl	33308 <acl_create_entry@plt+0x2e084>
   35a10:	andeq	pc, r0, r8, lsr #14
   35a14:	andeq	r8, r1, ip, ror #25
   35a18:	andeq	r8, r1, r8, lsl #27
   35a1c:	push	{r4, r5, r6, lr}
   35a20:	subs	r6, r0, #0
   35a24:	mov	r5, r1
   35a28:	beq	35a8c <acl_create_entry@plt+0x30808>
   35a2c:	cmp	r1, #0
   35a30:	bne	35a54 <acl_create_entry@plt+0x307d0>
   35a34:	b	35a80 <acl_create_entry@plt+0x307fc>
   35a38:	mov	r1, r5
   35a3c:	mov	r0, r6
   35a40:	mov	r2, r4
   35a44:	bl	35798 <acl_create_entry@plt+0x30514>
   35a48:	cmp	r4, #0
   35a4c:	beq	35a80 <acl_create_entry@plt+0x307fc>
   35a50:	mov	r5, r4
   35a54:	sub	r4, r5, #1
   35a58:	ldr	r3, [r6, #12]
   35a5c:	ldr	r2, [r6]
   35a60:	lsr	r4, r4, #1
   35a64:	ldr	r1, [r3, r5, lsl #3]
   35a68:	ldr	r0, [r3, r4, lsl #3]
   35a6c:	blx	r2
   35a70:	cmp	r0, #0
   35a74:	bge	35a38 <acl_create_entry@plt+0x307b4>
   35a78:	mov	r0, r5
   35a7c:	pop	{r4, r5, r6, pc}
   35a80:	mov	r5, #0
   35a84:	mov	r0, r5
   35a88:	pop	{r4, r5, r6, pc}
   35a8c:	ldr	r0, [pc, #24]	; 35aac <acl_create_entry@plt+0x30828>
   35a90:	mov	r2, #97	; 0x61
   35a94:	ldr	r1, [pc, #20]	; 35ab0 <acl_create_entry@plt+0x3082c>
   35a98:	ldr	r3, [pc, #20]	; 35ab4 <acl_create_entry@plt+0x30830>
   35a9c:	add	r0, pc, r0
   35aa0:	add	r1, pc, r1
   35aa4:	add	r3, pc, r3
   35aa8:	bl	33308 <acl_create_entry@plt+0x2e084>
   35aac:	andeq	pc, r0, ip, lsl #13
   35ab0:	andeq	r8, r1, r0, asr ip
   35ab4:	andeq	r8, r1, r0, ror #25
   35ab8:	push	{r4, lr}
   35abc:	subs	r4, r0, #0
   35ac0:	beq	35b34 <acl_create_entry@plt+0x308b0>
   35ac4:	cmp	r1, #0
   35ac8:	beq	35b54 <acl_create_entry@plt+0x308d0>
   35acc:	ldr	ip, [r4, #4]
   35ad0:	ldr	r3, [r4, #12]
   35ad4:	sub	r0, ip, #-536870911	; 0xe0000001
   35ad8:	add	r2, r3, r0, lsl #3
   35adc:	cmp	r1, r2
   35ae0:	subeq	ip, ip, #1
   35ae4:	streq	ip, [r4, #4]
   35ae8:	popeq	{r4, pc}
   35aec:	ldr	r0, [r3, r0, lsl #3]
   35af0:	rsb	r3, r3, r1
   35af4:	asr	r3, r3, #3
   35af8:	str	r0, [r1]
   35afc:	mov	r0, r4
   35b00:	ldr	r2, [r2, #4]
   35b04:	cmp	r2, #0
   35b08:	str	r2, [r1, #4]
   35b0c:	mov	r1, r3
   35b10:	strne	r3, [r2]
   35b14:	ldr	r2, [r4, #4]
   35b18:	sub	r3, r2, #1
   35b1c:	str	r3, [r4, #4]
   35b20:	bl	35938 <acl_create_entry@plt+0x306b4>
   35b24:	mov	r1, r0
   35b28:	mov	r0, r4
   35b2c:	pop	{r4, lr}
   35b30:	b	35a1c <acl_create_entry@plt+0x30798>
   35b34:	ldr	r0, [pc, #56]	; 35b74 <acl_create_entry@plt+0x308f0>
   35b38:	mov	r2, #189	; 0xbd
   35b3c:	ldr	r1, [pc, #52]	; 35b78 <acl_create_entry@plt+0x308f4>
   35b40:	ldr	r3, [pc, #52]	; 35b7c <acl_create_entry@plt+0x308f8>
   35b44:	add	r0, pc, r0
   35b48:	add	r1, pc, r1
   35b4c:	add	r3, pc, r3
   35b50:	bl	33308 <acl_create_entry@plt+0x2e084>
   35b54:	ldr	r0, [pc, #36]	; 35b80 <acl_create_entry@plt+0x308fc>
   35b58:	mov	r2, #190	; 0xbe
   35b5c:	ldr	r1, [pc, #32]	; 35b84 <acl_create_entry@plt+0x30900>
   35b60:	ldr	r3, [pc, #32]	; 35b88 <acl_create_entry@plt+0x30904>
   35b64:	add	r0, pc, r0
   35b68:	add	r1, pc, r1
   35b6c:	add	r3, pc, r3
   35b70:	bl	33308 <acl_create_entry@plt+0x2e084>
   35b74:	andeq	pc, r0, r4, ror #11
   35b78:	andeq	r8, r1, r8, lsr #23
   35b7c:	andeq	r8, r1, ip, lsl #23
   35b80:	andeq	r9, r1, r8, lsl #8
   35b84:	andeq	r8, r1, r8, lsl #23
   35b88:	andeq	r8, r1, ip, ror #22
   35b8c:	cmp	r0, #0
   35b90:	push	{r3, lr}
   35b94:	beq	35c1c <acl_create_entry@plt+0x30998>
   35b98:	cmp	r2, #0
   35b9c:	beq	35bdc <acl_create_entry@plt+0x30958>
   35ba0:	ldr	r2, [r2]
   35ba4:	cmn	r2, #1
   35ba8:	beq	35bd4 <acl_create_entry@plt+0x30950>
   35bac:	ldr	r3, [r0, #4]
   35bb0:	cmp	r2, r3
   35bb4:	bhi	35bd4 <acl_create_entry@plt+0x30950>
   35bb8:	ldr	ip, [r0, #12]
   35bbc:	add	r3, ip, r2, lsl #3
   35bc0:	ldr	r0, [ip, r2, lsl #3]
   35bc4:	cmp	r0, r1
   35bc8:	moveq	r0, r3
   35bcc:	movne	r0, #0
   35bd0:	pop	{r3, pc}
   35bd4:	mov	r0, #0
   35bd8:	pop	{r3, pc}
   35bdc:	ldr	ip, [r0, #4]
   35be0:	ldr	r3, [r0, #12]
   35be4:	add	r0, r3, ip, lsl #3
   35be8:	cmp	r3, r0
   35bec:	bcc	35c00 <acl_create_entry@plt+0x3097c>
   35bf0:	b	35c14 <acl_create_entry@plt+0x30990>
   35bf4:	add	r3, r3, #8
   35bf8:	cmp	r3, r0
   35bfc:	bcs	35bd4 <acl_create_entry@plt+0x30950>
   35c00:	ldr	r2, [r3]
   35c04:	cmp	r2, r1
   35c08:	bne	35bf4 <acl_create_entry@plt+0x30970>
   35c0c:	mov	r0, r3
   35c10:	pop	{r3, pc}
   35c14:	mov	r0, r2
   35c18:	pop	{r3, pc}
   35c1c:	ldr	r0, [pc, #24]	; 35c3c <acl_create_entry@plt+0x309b8>
   35c20:	mov	r2, #219	; 0xdb
   35c24:	ldr	r1, [pc, #20]	; 35c40 <acl_create_entry@plt+0x309bc>
   35c28:	ldr	r3, [pc, #20]	; 35c44 <acl_create_entry@plt+0x309c0>
   35c2c:	add	r0, pc, r0
   35c30:	add	r1, pc, r1
   35c34:	add	r3, pc, r3
   35c38:	bl	33308 <acl_create_entry@plt+0x2e084>
   35c3c:	strdeq	pc, [r0], -ip
   35c40:	andeq	r8, r1, r0, asr #21
   35c44:			; <UNDEFINED> instruction: 0x00018ab0
   35c48:	push	{r4, lr}
   35c4c:	subs	r4, r0, #0
   35c50:	beq	35c64 <acl_create_entry@plt+0x309e0>
   35c54:	ldr	r0, [r4, #12]
   35c58:	bl	4b7c <free@plt>
   35c5c:	mov	r0, r4
   35c60:	bl	4b7c <free@plt>
   35c64:	mov	r0, #0
   35c68:	pop	{r4, pc}
   35c6c:	push	{r4, lr}
   35c70:	subs	r4, r0, #0
   35c74:	beq	35c9c <acl_create_entry@plt+0x30a18>
   35c78:	bl	35b8c <acl_create_entry@plt+0x30908>
   35c7c:	subs	r1, r0, #0
   35c80:	beq	35c94 <acl_create_entry@plt+0x30a10>
   35c84:	mov	r0, r4
   35c88:	bl	35ab8 <acl_create_entry@plt+0x30834>
   35c8c:	mov	r0, #1
   35c90:	pop	{r4, pc}
   35c94:	mov	r0, r1
   35c98:	pop	{r4, pc}
   35c9c:	mov	r0, r4
   35ca0:	pop	{r4, pc}
   35ca4:	cmp	r0, #0
   35ca8:	bxeq	lr
   35cac:	ldr	r3, [r0, #4]
   35cb0:	cmp	r3, #0
   35cb4:	ldrne	r3, [r0, #12]
   35cb8:	ldrne	r0, [r3]
   35cbc:	moveq	r0, r3
   35cc0:	bx	lr
   35cc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   35cc8:	sub	sp, sp, #208	; 0xd0
   35ccc:	ldrb	r6, [r3, #1]
   35cd0:	mov	r7, #0
   35cd4:	ldrb	sl, [r3, #9]
   35cd8:	mov	ip, r3
   35cdc:	ldrb	r8, [r3, #10]
   35ce0:	mov	r4, #0
   35ce4:	strd	r6, [sp, #160]	; 0xa0
   35ce8:	mov	r7, #0
   35cec:	ldrb	r6, [r3, #2]
   35cf0:	str	r1, [sp, #192]	; 0xc0
   35cf4:	lsl	r1, sl, #8
   35cf8:	str	r1, [sp, #16]
   35cfc:	strd	r6, [sp, #40]	; 0x28
   35d00:	lsr	r7, sl, #24
   35d04:	str	r7, [sp, #20]
   35d08:	lsl	r6, r8, #16
   35d0c:	lsr	r7, r8, #16
   35d10:	ldrd	r8, [sp, #16]
   35d14:	ldrb	r5, [r3, #4]
   35d18:	orr	r6, r6, r8
   35d1c:	orr	r7, r7, r9
   35d20:	ldrb	r8, [ip, #8]
   35d24:	ldr	r9, [sp, #40]	; 0x28
   35d28:	str	r2, [sp, #32]
   35d2c:	ldr	r2, [sp, #160]	; 0xa0
   35d30:	lsr	r3, r9, #16
   35d34:	mov	r9, #0
   35d38:	strd	r8, [sp, #168]	; 0xa8
   35d3c:	ldr	r9, [sp, #40]	; 0x28
   35d40:	lsr	fp, r2, #24
   35d44:	ldrb	r8, [ip, #11]
   35d48:	lsl	sl, r2, #8
   35d4c:	lsl	r2, r9, #16
   35d50:	mov	r9, #0
   35d54:	strd	r8, [sp, #160]	; 0xa0
   35d58:	orr	r8, sl, r2
   35d5c:	orr	r9, fp, r3
   35d60:	ldrd	r2, [sp, #168]	; 0xa8
   35d64:	ldr	fp, [sp, #160]	; 0xa0
   35d68:	ldrb	sl, [ip, #12]
   35d6c:	orr	r6, r6, r2
   35d70:	ldrb	r2, [ip, #3]
   35d74:	orr	r7, r7, r3
   35d78:	strd	r8, [sp, #40]	; 0x28
   35d7c:	lsl	r8, fp, #24
   35d80:	lsr	r9, fp, #8
   35d84:	str	sl, [sp, #20]
   35d88:	orr	fp, r9, r7
   35d8c:	orr	sl, r8, r6
   35d90:	ldrd	r8, [sp, #40]	; 0x28
   35d94:	mov	r3, #0
   35d98:	ldrb	r6, [ip, #13]
   35d9c:	mov	r7, #0
   35da0:	strd	sl, [sp, #168]	; 0xa8
   35da4:	lsr	fp, r2, #8
   35da8:	lsl	sl, r2, #24
   35dac:	ldrb	r2, [ip]
   35db0:	orr	r3, r3, r9
   35db4:	mov	r9, #0
   35db8:	orr	r3, r3, fp
   35dbc:	orr	r2, r2, r8
   35dc0:	lsl	fp, r6, #8
   35dc4:	ldrb	r8, [ip, #5]
   35dc8:	ldrb	r6, [ip, #14]
   35dcc:	orr	r2, r2, sl
   35dd0:	strd	r8, [sp, #40]	; 0x28
   35dd4:	orr	r8, r2, r4
   35dd8:	strd	r6, [sp, #184]	; 0xb8
   35ddc:	orr	r9, r3, r5
   35de0:	str	r4, [sp, #16]
   35de4:	mov	r7, #0
   35de8:	ldr	r6, [sp, #40]	; 0x28
   35dec:	ldrd	r2, [sp, #16]
   35df0:	strd	r8, [sp, #160]	; 0xa0
   35df4:	ldrd	r8, [sp, #168]	; 0xa8
   35df8:	ldr	r1, [sp, #192]	; 0xc0
   35dfc:	orr	r9, r9, r3
   35e00:	lsl	r3, r6, #8
   35e04:	ldrb	r6, [ip, #6]
   35e08:	orr	r8, r8, r2
   35e0c:	ldrb	r2, [ip, #7]
   35e10:	strd	r6, [sp, #40]	; 0x28
   35e14:	orr	r6, r8, r4
   35e18:	orr	r7, r9, fp
   35e1c:	strd	r6, [sp, #176]	; 0xb0
   35e20:	ldr	r7, [sp, #184]	; 0xb8
   35e24:	mov	r9, #0
   35e28:	ldrb	r8, [ip, #15]
   35e2c:	ldr	ip, [sp, #32]
   35e30:	lsl	fp, r7, #16
   35e34:	ldrd	r6, [sp, #160]	; 0xa0
   35e38:	strd	r8, [sp, #184]	; 0xb8
   35e3c:	orr	r6, r6, r4
   35e40:	orr	r7, r7, r3
   35e44:	strd	r6, [sp, #16]
   35e48:	bic	r3, ip, #7
   35e4c:	ldr	r7, [sp, #40]	; 0x28
   35e50:	add	r3, r1, r3
   35e54:	ldr	sl, [sp, #184]	; 0xb8
   35e58:	cmp	r1, r3
   35e5c:	str	r0, [sp, #184]	; 0xb8
   35e60:	movw	r1, #25698	; 0x6462
   35e64:	lsl	r9, r7, #16
   35e68:	ldrd	r6, [sp, #176]	; 0xb0
   35e6c:	movw	r0, #25971	; 0x6573
   35e70:	movt	r1, #29797	; 0x7465
   35e74:	orr	r6, r6, r4
   35e78:	orr	r7, r7, fp
   35e7c:	strd	r6, [sp, #40]	; 0x28
   35e80:	lsl	r7, sl, #24
   35e84:	ldrd	sl, [sp, #16]
   35e88:	movt	r0, #31092	; 0x7974
   35e8c:	str	r3, [sp, #168]	; 0xa8
   35e90:	lsl	r3, ip, #24
   35e94:	orr	sl, sl, r4
   35e98:	orr	fp, fp, r9
   35e9c:	strd	sl, [sp, #16]
   35ea0:	lsl	r9, r2, #24
   35ea4:	ldrd	sl, [sp, #40]	; 0x28
   35ea8:	movw	r2, #28525	; 0x6f6d
   35eac:	str	r3, [sp, #180]	; 0xb4
   35eb0:	movt	r2, #28260	; 0x6e64
   35eb4:	orr	r6, r4, sl
   35eb8:	orr	r7, r7, fp
   35ebc:	ldrd	sl, [sp, #16]
   35ec0:	eor	r0, r0, r6
   35ec4:	eor	r1, r1, r7
   35ec8:	movw	r3, #29281	; 0x7261
   35ecc:	orr	r8, r4, sl
   35ed0:	orr	r9, r9, fp
   35ed4:	strd	r0, [sp, #160]	; 0xa0
   35ed8:	movt	r3, #25711	; 0x646f
   35edc:	movw	sl, #29281	; 0x7261
   35ee0:	movw	fp, #26469	; 0x6765
   35ee4:	movt	sl, #28261	; 0x6e65
   35ee8:	movt	fp, #27769	; 0x6c79
   35eec:	movw	r0, #25973	; 0x6575
   35ef0:	movw	r1, #28005	; 0x6d65
   35ef4:	movt	r0, #28787	; 0x7073
   35ef8:	movt	r1, #29551	; 0x736f
   35efc:	eor	r5, r9, fp
   35f00:	str	r4, [sp, #176]	; 0xb0
   35f04:	eor	r2, r2, r6
   35f08:	eor	r4, r8, sl
   35f0c:	eor	r3, r3, r7
   35f10:	strd	r4, [sp, #16]
   35f14:	eor	sl, r8, r0
   35f18:	and	r5, ip, #7
   35f1c:	eor	fp, r9, r1
   35f20:	str	r5, [sp, #196]	; 0xc4
   35f24:	beq	361e8 <acl_create_entry@plt+0x30f64>
   35f28:	ldr	ip, [sp, #192]	; 0xc0
   35f2c:	strd	sl, [sp, #40]	; 0x28
   35f30:	ldrb	r4, [ip, #1]
   35f34:	add	ip, ip, #8
   35f38:	ldrb	r0, [ip, #-6]
   35f3c:	lsr	r7, r4, #24
   35f40:	lsl	sl, r4, #8
   35f44:	lsr	r8, r0, #16
   35f48:	str	sl, [sp]
   35f4c:	str	r8, [sp, #12]
   35f50:	lsl	fp, r0, #16
   35f54:	str	r7, [sp, #4]
   35f58:	mov	sl, #0
   35f5c:	str	fp, [sp, #8]
   35f60:	ldrd	r4, [sp, #8]
   35f64:	ldrd	r6, [sp]
   35f68:	ldrb	r8, [ip, #-5]
   35f6c:	orr	r6, r6, r4
   35f70:	ldrb	r4, [ip, #-8]
   35f74:	orr	r7, r7, r5
   35f78:	mov	r5, #0
   35f7c:	lsr	r0, r8, #8
   35f80:	orr	r4, r4, r6
   35f84:	str	r0, [sp, #28]
   35f88:	lsl	r6, r8, #24
   35f8c:	ldrb	r0, [ip, #-3]
   35f90:	orr	r5, r5, r7
   35f94:	str	r6, [sp, #24]
   35f98:	ldrd	r6, [sp, #24]
   35f9c:	ldrb	r8, [ip, #-2]
   35fa0:	orr	r5, r5, r7
   35fa4:	lsl	r7, r0, #8
   35fa8:	ldrb	r0, [ip, #-1]
   35fac:	orr	r4, r4, r6
   35fb0:	ldrb	fp, [ip, #-4]
   35fb4:	lsl	r6, r8, #16
   35fb8:	str	r7, [sp, #140]	; 0x8c
   35fbc:	orr	r4, r4, sl
   35fc0:	str	sl, [sp, #136]	; 0x88
   35fc4:	lsl	r7, r0, #24
   35fc8:	ldrd	r8, [sp, #136]	; 0x88
   35fcc:	orr	r5, r5, fp
   35fd0:	str	r6, [sp, #148]	; 0x94
   35fd4:	str	sl, [sp, #144]	; 0x90
   35fd8:	orr	r4, r4, r8
   35fdc:	str	r7, [sp, #156]	; 0x9c
   35fe0:	orr	r5, r5, r9
   35fe4:	ldrd	r6, [sp, #144]	; 0x90
   35fe8:	str	sl, [sp, #152]	; 0x98
   35fec:	ldrd	r8, [sp, #152]	; 0x98
   35ff0:	orr	r4, r4, r6
   35ff4:	orr	r5, r5, r7
   35ff8:	ldrd	r6, [sp, #160]	; 0xa0
   35ffc:	orr	r8, r8, r4
   36000:	orr	r9, r9, r5
   36004:	ldrd	r0, [sp, #40]	; 0x28
   36008:	lsl	r4, r2, #13
   3600c:	eor	r6, r6, r8
   36010:	eor	r7, r7, r9
   36014:	orr	r4, r4, r3, lsr #19
   36018:	str	r4, [sp, #48]	; 0x30
   3601c:	ldrd	r4, [sp, #16]
   36020:	adds	r0, r0, r2
   36024:	adc	r1, r1, r3
   36028:	strd	r8, [sp, #32]
   3602c:	adds	r4, r4, r6
   36030:	lsl	r9, r6, #16
   36034:	lsl	r8, r7, #16
   36038:	lsl	r3, r3, #13
   3603c:	adc	r5, r5, r7
   36040:	orr	r9, r9, r7, lsr #16
   36044:	orr	r8, r8, r6, lsr #16
   36048:	str	r9, [sp, #64]	; 0x40
   3604c:	str	r8, [sp, #68]	; 0x44
   36050:	orr	r3, r3, r2, lsr #19
   36054:	str	r3, [sp, #52]	; 0x34
   36058:	ldrd	r6, [sp, #64]	; 0x40
   3605c:	ldrd	r2, [sp, #48]	; 0x30
   36060:	eor	r6, r6, r4
   36064:	eor	r7, r7, r5
   36068:	eor	r2, r2, r0
   3606c:	eor	r3, r3, r1
   36070:	str	r0, [sp, #60]	; 0x3c
   36074:	lsl	r0, r6, #21
   36078:	adds	r4, r4, r2
   3607c:	orr	r0, r0, r7, lsr #11
   36080:	str	r1, [sp, #56]	; 0x38
   36084:	lsl	r8, r2, #17
   36088:	str	r0, [sp, #72]	; 0x48
   3608c:	lsl	r0, r7, #21
   36090:	adc	r5, r5, r3
   36094:	orr	r8, r8, r3, lsr #15
   36098:	orr	r0, r0, r6, lsr #11
   3609c:	str	r8, [sp, #80]	; 0x50
   360a0:	str	r0, [sp, #76]	; 0x4c
   360a4:	lsl	r3, r3, #17
   360a8:	ldrd	r8, [sp, #56]	; 0x38
   360ac:	orr	r3, r3, r2, lsr #15
   360b0:	str	r3, [sp, #84]	; 0x54
   360b4:	ldrd	r2, [sp, #72]	; 0x48
   360b8:	adds	r6, r6, r8
   360bc:	adc	r7, r7, r9
   360c0:	ldrd	r0, [sp, #80]	; 0x50
   360c4:	eor	r2, r2, r6
   360c8:	eor	r3, r3, r7
   360cc:	eor	r0, r0, r4
   360d0:	str	r4, [sp, #92]	; 0x5c
   360d4:	lsl	r4, r2, #16
   360d8:	str	r5, [sp, #88]	; 0x58
   360dc:	orr	r4, r4, r3, lsr #16
   360e0:	str	r4, [sp, #112]	; 0x70
   360e4:	lsl	r4, r3, #16
   360e8:	eor	r1, r1, r5
   360ec:	orr	r4, r4, r2, lsr #16
   360f0:	str	r4, [sp, #116]	; 0x74
   360f4:	ldrd	r4, [sp, #88]	; 0x58
   360f8:	adds	r6, r6, r0
   360fc:	adc	r7, r7, r1
   36100:	lsl	r8, r0, #13
   36104:	adds	r2, r2, r4
   36108:	orr	r8, r8, r1, lsr #19
   3610c:	adc	r3, r3, r5
   36110:	lsl	r1, r1, #13
   36114:	ldrd	r4, [sp, #112]	; 0x70
   36118:	orr	r1, r1, r0, lsr #19
   3611c:	str	r8, [sp, #96]	; 0x60
   36120:	str	r1, [sp, #100]	; 0x64
   36124:	eor	r4, r4, r2
   36128:	ldrd	r0, [sp, #96]	; 0x60
   3612c:	eor	r5, r5, r3
   36130:	str	r6, [sp, #108]	; 0x6c
   36134:	eor	r0, r0, r6
   36138:	str	r7, [sp, #104]	; 0x68
   3613c:	lsl	r6, r4, #21
   36140:	eor	r1, r1, r7
   36144:	orr	r6, r6, r5, lsr #11
   36148:	str	r6, [sp, #120]	; 0x78
   3614c:	ldrd	r6, [sp, #104]	; 0x68
   36150:	adds	r2, r2, r0
   36154:	lsl	r9, r0, #17
   36158:	lsl	r8, r5, #21
   3615c:	adc	r3, r3, r1
   36160:	orr	r9, r9, r1, lsr #15
   36164:	adds	r6, r6, r4
   36168:	orr	r8, r8, r4, lsr #11
   3616c:	lsl	r1, r1, #17
   36170:	str	r8, [sp, #124]	; 0x7c
   36174:	adc	r7, r7, r5
   36178:	str	r9, [sp, #128]	; 0x80
   3617c:	ldrd	r4, [sp, #120]	; 0x78
   36180:	orr	r1, r1, r0, lsr #15
   36184:	ldr	r9, [sp, #168]	; 0xa8
   36188:	str	r1, [sp, #132]	; 0x84
   3618c:	eor	r4, r4, r6
   36190:	ldrd	r0, [sp, #32]
   36194:	eor	r5, r5, r7
   36198:	str	r2, [sp, #20]
   3619c:	cmp	r9, ip
   361a0:	eor	r0, r0, r6
   361a4:	eor	r1, r1, r7
   361a8:	strd	r4, [sp, #160]	; 0xa0
   361ac:	strd	r0, [sp, #40]	; 0x28
   361b0:	str	r3, [sp, #16]
   361b4:	ldrd	r6, [sp, #128]	; 0x80
   361b8:	eor	r2, r2, r6
   361bc:	eor	r3, r3, r7
   361c0:	bne	35f30 <acl_create_entry@plt+0x30cac>
   361c4:	ldr	r7, [sp, #192]	; 0xc0
   361c8:	mov	fp, r1
   361cc:	mov	sl, r0
   361d0:	add	r1, r7, #8
   361d4:	rsb	r1, r1, r9
   361d8:	bic	r1, r1, #7
   361dc:	add	r1, r1, #8
   361e0:	add	r7, r7, r1
   361e4:	str	r7, [sp, #192]	; 0xc0
   361e8:	ldr	r8, [sp, #196]	; 0xc4
   361ec:	sub	r1, r8, #1
   361f0:	cmp	r1, #6
   361f4:	addls	pc, pc, r1, lsl #2
   361f8:	b	362f0 <acl_create_entry@plt+0x3106c>
   361fc:	b	362d4 <acl_create_entry@plt+0x31050>
   36200:	b	362b4 <acl_create_entry@plt+0x31030>
   36204:	b	36294 <acl_create_entry@plt+0x31010>
   36208:	b	36274 <acl_create_entry@plt+0x30ff0>
   3620c:	b	36258 <acl_create_entry@plt+0x30fd4>
   36210:	b	36238 <acl_create_entry@plt+0x30fb4>
   36214:	b	36218 <acl_create_entry@plt+0x30f94>
   36218:	ldr	r9, [sp, #192]	; 0xc0
   3621c:	mov	r0, #0
   36220:	ldrb	r4, [r9, #6]
   36224:	lsl	r1, r4, #16
   36228:	ldrd	r4, [sp, #176]	; 0xb0
   3622c:	orr	r4, r4, r0
   36230:	orr	r5, r5, r1
   36234:	strd	r4, [sp, #176]	; 0xb0
   36238:	ldr	r6, [sp, #192]	; 0xc0
   3623c:	mov	r0, #0
   36240:	ldrd	r8, [sp, #176]	; 0xb0
   36244:	ldrb	r4, [r6, #5]
   36248:	orr	r8, r8, r0
   3624c:	lsl	r1, r4, #8
   36250:	orr	r9, r9, r1
   36254:	strd	r8, [sp, #176]	; 0xb0
   36258:	ldr	r9, [sp, #192]	; 0xc0
   3625c:	mov	r0, #0
   36260:	ldrd	r4, [sp, #176]	; 0xb0
   36264:	ldrb	r1, [r9, #4]
   36268:	orr	r4, r4, r0
   3626c:	orr	r5, r5, r1
   36270:	strd	r4, [sp, #176]	; 0xb0
   36274:	ldr	r6, [sp, #192]	; 0xc0
   36278:	ldrd	r8, [sp, #176]	; 0xb0
   3627c:	ldrb	r4, [r6, #3]
   36280:	lsr	r1, r4, #8
   36284:	lsl	r0, r4, #24
   36288:	orr	r8, r8, r0
   3628c:	orr	r9, r9, r1
   36290:	strd	r8, [sp, #176]	; 0xb0
   36294:	ldr	r9, [sp, #192]	; 0xc0
   36298:	ldrb	r4, [r9, #2]
   3629c:	lsr	r1, r4, #16
   362a0:	lsl	r0, r4, #16
   362a4:	ldrd	r4, [sp, #176]	; 0xb0
   362a8:	orr	r4, r4, r0
   362ac:	orr	r5, r5, r1
   362b0:	strd	r4, [sp, #176]	; 0xb0
   362b4:	ldr	r6, [sp, #192]	; 0xc0
   362b8:	ldrd	r8, [sp, #176]	; 0xb0
   362bc:	ldrb	r4, [r6, #1]
   362c0:	lsr	r1, r4, #24
   362c4:	lsl	r0, r4, #8
   362c8:	orr	r8, r8, r0
   362cc:	orr	r9, r9, r1
   362d0:	strd	r8, [sp, #176]	; 0xb0
   362d4:	ldr	r9, [sp, #192]	; 0xc0
   362d8:	mov	r1, #0
   362dc:	ldrd	r4, [sp, #176]	; 0xb0
   362e0:	ldrb	r0, [r9]
   362e4:	orr	r5, r5, r1
   362e8:	orr	r4, r4, r0
   362ec:	strd	r4, [sp, #176]	; 0xb0
   362f0:	ldrd	r6, [sp, #160]	; 0xa0
   362f4:	lsl	ip, r2, #13
   362f8:	ldrd	r0, [sp, #176]	; 0xb0
   362fc:	ldrd	r4, [sp, #16]
   36300:	eor	r1, r1, r7
   36304:	eor	r0, r0, r6
   36308:	adds	r4, r4, r0
   3630c:	lsl	r8, r1, #16
   36310:	adc	r5, r5, r1
   36314:	lsl	r9, r0, #16
   36318:	strd	r4, [sp]
   3631c:	orr	r7, r8, r0, lsr #16
   36320:	adds	r8, r2, sl
   36324:	orr	r6, r9, r1, lsr #16
   36328:	orr	r4, ip, r3, lsr #19
   3632c:	adc	r9, r3, fp
   36330:	lsl	r1, r3, #13
   36334:	ldrd	sl, [sp]
   36338:	eor	r4, r4, r8
   3633c:	orr	r5, r1, r2, lsr #19
   36340:	mov	r3, r8
   36344:	eor	r6, r6, sl
   36348:	eor	r7, r7, fp
   3634c:	eor	r5, r5, r9
   36350:	lsl	r8, r4, #17
   36354:	lsl	r1, r6, #21
   36358:	lsl	ip, r7, #21
   3635c:	orr	r0, r8, r5, lsr #15
   36360:	adds	r8, r6, r9
   36364:	adc	r9, r7, r3
   36368:	orr	sl, r1, r7, lsr #11
   3636c:	orr	fp, ip, r6, lsr #11
   36370:	ldrd	r6, [sp]
   36374:	lsl	ip, r5, #17
   36378:	eor	r2, r8, sl
   3637c:	adds	r6, r6, r4
   36380:	orr	r1, ip, r4, lsr #15
   36384:	adc	r7, r7, r5
   36388:	eor	r0, r0, r6
   3638c:	eor	r3, r9, fp
   36390:	eor	r1, r1, r7
   36394:	strd	r8, [sp, #8]
   36398:	lsl	r4, r2, #16
   3639c:	mov	r9, r6
   363a0:	lsl	r6, r0, #13
   363a4:	orr	sl, r4, r3, lsr #16
   363a8:	lsl	ip, r3, #16
   363ac:	orr	r4, r6, r1, lsr #19
   363b0:	adds	r6, r2, r7
   363b4:	adc	r7, r3, r9
   363b8:	orr	fp, ip, r2, lsr #16
   363bc:	ldrd	r2, [sp, #8]
   363c0:	lsl	ip, r1, #13
   363c4:	orr	r5, ip, r0, lsr #19
   363c8:	eor	r8, r6, sl
   363cc:	adds	r2, r2, r0
   363d0:	eor	r9, r7, fp
   363d4:	adc	r3, r3, r1
   363d8:	eor	r4, r4, r2
   363dc:	eor	r5, r5, r3
   363e0:	strd	r6, [sp]
   363e4:	mov	r7, r2
   363e8:	lsl	r2, r4, #17
   363ec:	lsl	r1, r8, #21
   363f0:	lsl	ip, r9, #21
   363f4:	orr	r0, r2, r5, lsr #15
   363f8:	adds	r2, r8, r3
   363fc:	adc	r3, r9, r7
   36400:	orr	sl, r1, r9, lsr #11
   36404:	orr	fp, ip, r8, lsr #11
   36408:	strd	r2, [sp, #8]
   3640c:	eor	r6, r2, sl
   36410:	eor	r7, r3, fp
   36414:	ldrd	r2, [sp]
   36418:	lsl	ip, r5, #17
   3641c:	orr	r1, ip, r4, lsr #15
   36420:	ldrd	r8, [sp, #8]
   36424:	adds	r2, r2, r4
   36428:	lsl	ip, r6, #16
   3642c:	adc	r3, r3, r5
   36430:	eor	r0, r0, r2
   36434:	eor	r1, r1, r3
   36438:	mov	r4, #255	; 0xff
   3643c:	mov	r5, #0
   36440:	eor	r4, r4, r3
   36444:	eor	r5, r5, r2
   36448:	ldrd	r2, [sp, #176]	; 0xb0
   3644c:	orr	sl, ip, r7, lsr #16
   36450:	lsl	ip, r7, #16
   36454:	str	ip, [sp]
   36458:	eor	r9, r9, r3
   3645c:	ldr	r3, [sp]
   36460:	lsl	ip, r0, #13
   36464:	eor	r8, r8, r2
   36468:	adds	r2, r4, r6
   3646c:	orr	fp, r3, r6, lsr #16
   36470:	adc	r3, r5, r7
   36474:	adds	r8, r8, r0
   36478:	strd	r2, [sp]
   3647c:	orr	r2, ip, r1, lsr #19
   36480:	lsl	ip, r1, #13
   36484:	ldrd	r4, [sp]
   36488:	adc	r9, r9, r1
   3648c:	eor	r2, r2, r8
   36490:	orr	r3, ip, r0, lsr #19
   36494:	eor	r3, r3, r9
   36498:	eor	r4, r4, sl
   3649c:	mov	r7, r8
   364a0:	lsl	r8, r2, #17
   364a4:	eor	r5, r5, fp
   364a8:	orr	r0, r8, r3, lsr #15
   364ac:	adds	r8, r4, r9
   364b0:	lsl	r1, r4, #21
   364b4:	adc	r9, r5, r7
   364b8:	ldrd	r6, [sp]
   364bc:	lsl	ip, r5, #21
   364c0:	orr	sl, r1, r5, lsr #11
   364c4:	adds	r6, r6, r2
   364c8:	orr	fp, ip, r4, lsr #11
   364cc:	lsl	ip, r3, #17
   364d0:	adc	r7, r7, r3
   364d4:	eor	r0, r0, r6
   364d8:	orr	r1, ip, r2, lsr #15
   364dc:	eor	r4, r8, sl
   364e0:	eor	r5, r9, fp
   364e4:	eor	r1, r1, r7
   364e8:	strd	r8, [sp, #8]
   364ec:	mov	r9, r6
   364f0:	lsl	r6, r0, #13
   364f4:	lsl	r3, r4, #16
   364f8:	lsl	ip, r5, #16
   364fc:	orr	r2, r6, r1, lsr #19
   36500:	adds	r6, r7, r4
   36504:	adc	r7, r9, r5
   36508:	orr	sl, r3, r5, lsr #16
   3650c:	orr	fp, ip, r4, lsr #16
   36510:	strd	r6, [sp]
   36514:	eor	r4, r6, sl
   36518:	eor	r5, r7, fp
   3651c:	ldrd	r6, [sp, #8]
   36520:	lsl	ip, r1, #13
   36524:	orr	r3, ip, r0, lsr #19
   36528:	lsl	ip, r5, #21
   3652c:	adds	r6, r6, r0
   36530:	orr	fp, ip, r4, lsr #11
   36534:	adc	r7, r7, r1
   36538:	eor	r2, r2, r6
   3653c:	eor	r3, r3, r7
   36540:	mov	r9, r6
   36544:	lsl	r6, r2, #17
   36548:	lsl	r1, r4, #21
   3654c:	orr	r0, r6, r3, lsr #15
   36550:	adds	r6, r4, r7
   36554:	adc	r7, r5, r9
   36558:	ldrd	r8, [sp]
   3655c:	lsl	ip, r3, #17
   36560:	orr	sl, r1, r5, lsr #11
   36564:	adds	r8, r8, r2
   36568:	orr	r1, ip, r2, lsr #15
   3656c:	adc	r9, r9, r3
   36570:	eor	r0, r0, r8
   36574:	eor	r4, r6, sl
   36578:	eor	r5, r7, fp
   3657c:	eor	r1, r1, r9
   36580:	strd	r6, [sp, #8]
   36584:	mov	r7, r8
   36588:	lsl	r8, r0, #13
   3658c:	lsl	r3, r4, #16
   36590:	lsl	ip, r5, #16
   36594:	orr	r2, r8, r1, lsr #19
   36598:	adds	r8, r9, r4
   3659c:	adc	r9, r7, r5
   365a0:	orr	sl, r3, r5, lsr #16
   365a4:	orr	fp, ip, r4, lsr #16
   365a8:	ldrd	r4, [sp, #8]
   365ac:	lsl	ip, r1, #13
   365b0:	eor	r6, r8, sl
   365b4:	adds	r4, r4, r0
   365b8:	orr	r3, ip, r0, lsr #19
   365bc:	adc	r5, r5, r1
   365c0:	eor	r2, r2, r4
   365c4:	eor	r7, r9, fp
   365c8:	eor	r3, r3, r5
   365cc:	strd	r8, [sp]
   365d0:	mov	r9, r4
   365d4:	lsl	r4, r2, #17
   365d8:	lsl	r1, r6, #21
   365dc:	lsl	ip, r7, #21
   365e0:	orr	r0, r4, r3, lsr #15
   365e4:	adds	r4, r6, r5
   365e8:	orr	sl, r1, r7, lsr #11
   365ec:	adc	r5, r7, r9
   365f0:	orr	fp, ip, r6, lsr #11
   365f4:	ldrd	r6, [sp]
   365f8:	lsl	ip, r3, #17
   365fc:	strd	r4, [sp, #8]
   36600:	eor	r4, r4, sl
   36604:	adds	r6, r6, r2
   36608:	eor	r5, r5, fp
   3660c:	adc	r7, r7, r3
   36610:	eor	r0, r0, r6
   36614:	orr	r1, ip, r2, lsr #15
   36618:	lsl	ip, r4, #16
   3661c:	eor	r1, r1, r7
   36620:	orr	sl, ip, r5, lsr #16
   36624:	mov	r3, r6
   36628:	lsl	ip, r5, #16
   3662c:	lsl	r6, r0, #13
   36630:	orr	fp, ip, r4, lsr #16
   36634:	orr	r8, r6, r1, lsr #19
   36638:	adds	r4, r4, r7
   3663c:	ldrd	r6, [sp, #8]
   36640:	eor	r2, sl, r4
   36644:	adc	r5, r5, r3
   36648:	lsl	ip, r1, #13
   3664c:	adds	r6, r6, r0
   36650:	eor	r3, fp, r5
   36654:	eor	r6, r6, r8
   36658:	orr	r9, ip, r0, lsr #19
   3665c:	adc	r7, r7, r1
   36660:	lsl	ip, r2, #21
   36664:	eor	r7, r7, r9
   36668:	adds	r4, r4, r6
   3666c:	orr	r0, ip, r3, lsr #11
   36670:	lsl	ip, r3, #21
   36674:	lsl	r3, r6, #17
   36678:	adc	r5, r5, r7
   3667c:	orr	r1, ip, r2, lsr #11
   36680:	orr	r8, r3, r7, lsr #15
   36684:	lsl	ip, r7, #17
   36688:	eor	r0, r0, r4
   3668c:	eor	r0, r0, r8
   36690:	eor	r1, r1, r5
   36694:	orr	r9, ip, r6, lsr #15
   36698:	eor	r2, r5, r0
   3669c:	eor	r1, r1, r9
   366a0:	ldr	r5, [sp, #184]	; 0xb8
   366a4:	eor	r3, r4, r1
   366a8:	lsr	r0, r2, #8
   366ac:	lsr	r1, r2, #16
   366b0:	strb	r2, [r5]
   366b4:	strb	r3, [r5, #4]
   366b8:	strb	r1, [r5, #2]
   366bc:	lsr	r1, r2, #24
   366c0:	strb	r0, [r5, #1]
   366c4:	lsr	r2, r3, #8
   366c8:	strb	r1, [r5, #3]
   366cc:	strb	r2, [r5, #5]
   366d0:	lsr	r2, r3, #16
   366d4:	lsr	r3, r3, #24
   366d8:	strb	r2, [r5, #6]
   366dc:	strb	r3, [r5, #7]
   366e0:	add	sp, sp, #208	; 0xd0
   366e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   366e8:	bx	lr
   366ec:	push	{r4, lr}
   366f0:	ldr	r4, [pc, #56]	; 36730 <acl_create_entry@plt+0x314ac>
   366f4:	add	r4, pc, r4
   366f8:	ldr	r0, [r4]
   366fc:	cmp	r0, #0
   36700:	blt	36710 <acl_create_entry@plt+0x3148c>
   36704:	adds	r0, r0, #0
   36708:	movne	r0, #1
   3670c:	pop	{r4, pc}
   36710:	ldr	r0, [pc, #28]	; 36734 <acl_create_entry@plt+0x314b0>
   36714:	mov	r1, #0
   36718:	add	r0, pc, r0
   3671c:	bl	4bc4 <access@plt>
   36720:	mvn	r0, r0
   36724:	lsr	r0, r0, #31
   36728:	str	r0, [r4]
   3672c:	b	36704 <acl_create_entry@plt+0x31480>
   36730:	andeq	r4, r3, ip, ror #18
   36734:	muleq	r1, r8, r0
   36738:	push	{r4, r5, lr}
   3673c:	subs	r5, r0, #0
   36740:	sub	sp, sp, #12
   36744:	mov	r4, r1
   36748:	beq	367c0 <acl_create_entry@plt+0x3153c>
   3674c:	bl	366ec <acl_create_entry@plt+0x31468>
   36750:	cmp	r0, #0
   36754:	beq	36790 <acl_create_entry@plt+0x3150c>
   36758:	cmp	r4, #0
   3675c:	beq	367ac <acl_create_entry@plt+0x31528>
   36760:	mov	r0, r4
   36764:	bl	4ce4 <strlen@plt>
   36768:	ldr	r1, [pc, #112]	; 367e0 <acl_create_entry@plt+0x3155c>
   3676c:	mov	ip, #0
   36770:	mov	r2, r4
   36774:	add	r1, pc, r1
   36778:	str	ip, [sp]
   3677c:	mov	r3, r0
   36780:	mov	r0, r5
   36784:	bl	4e10 <lsetxattr@plt>
   36788:	cmp	r0, #0
   3678c:	blt	36798 <acl_create_entry@plt+0x31514>
   36790:	add	sp, sp, #12
   36794:	pop	{r4, r5, pc}
   36798:	bl	5248 <__errno_location@plt>
   3679c:	ldr	r0, [r0]
   367a0:	rsb	r0, r0, #0
   367a4:	add	sp, sp, #12
   367a8:	pop	{r4, r5, pc}
   367ac:	ldr	r1, [pc, #48]	; 367e4 <acl_create_entry@plt+0x31560>
   367b0:	mov	r0, r5
   367b4:	add	r1, pc, r1
   367b8:	bl	4c9c <lremovexattr@plt>
   367bc:	b	36788 <acl_create_entry@plt+0x31504>
   367c0:	ldr	r0, [pc, #32]	; 367e8 <acl_create_entry@plt+0x31564>
   367c4:	mov	r2, #50	; 0x32
   367c8:	ldr	r1, [pc, #28]	; 367ec <acl_create_entry@plt+0x31568>
   367cc:	ldr	r3, [pc, #28]	; 367f0 <acl_create_entry@plt+0x3156c>
   367d0:	add	r0, pc, r0
   367d4:	add	r1, pc, r1
   367d8:	add	r3, pc, r3
   367dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   367e0:	andeq	r8, r1, r8, rrx
   367e4:	andeq	r8, r1, r8, lsr #32
   367e8:	andeq	r3, r1, r0, lsr r0
   367ec:	strdeq	r7, [r1], -r0
   367f0:	andeq	r7, r1, r8, asr #31
   367f4:	ldr	r3, [pc, #404]	; 36990 <acl_create_entry@plt+0x3170c>
   367f8:	push	{r4, r5, r6, r7, r8, lr}
   367fc:	subs	r5, r0, #0
   36800:	ldr	r0, [pc, #396]	; 36994 <acl_create_entry@plt+0x31710>
   36804:	add	r3, pc, r3
   36808:	sub	sp, sp, #128	; 0x80
   3680c:	mov	r6, r1
   36810:	mov	r7, r2
   36814:	ldr	r4, [r3, r0]
   36818:	ldr	r3, [r4]
   3681c:	str	r3, [sp, #124]	; 0x7c
   36820:	beq	36970 <acl_create_entry@plt+0x316ec>
   36824:	bl	366ec <acl_create_entry@plt+0x31468>
   36828:	cmp	r0, #0
   3682c:	beq	36888 <acl_create_entry@plt+0x31604>
   36830:	ldr	r1, [pc, #352]	; 36998 <acl_create_entry@plt+0x31714>
   36834:	mov	r0, r5
   36838:	add	r1, pc, r1
   3683c:	bl	349c0 <acl_create_entry@plt+0x2f73c>
   36840:	cmp	r0, #0
   36844:	beq	36888 <acl_create_entry@plt+0x31604>
   36848:	mov	r0, #3
   3684c:	mov	r1, r5
   36850:	add	r2, sp, #16
   36854:	bl	50ec <__lxstat64@plt>
   36858:	cmp	r0, #0
   3685c:	blt	36910 <acl_create_entry@plt+0x3168c>
   36860:	ldr	r3, [sp, #32]
   36864:	and	r3, r3, #61440	; 0xf000
   36868:	cmp	r3, #16384	; 0x4000
   3686c:	beq	36928 <acl_create_entry@plt+0x316a4>
   36870:	cmp	r3, #40960	; 0xa000
   36874:	beq	368a4 <acl_create_entry@plt+0x31620>
   36878:	ldr	r2, [pc, #284]	; 3699c <acl_create_entry@plt+0x31718>
   3687c:	cmp	r3, #8192	; 0x2000
   36880:	add	r2, pc, r2
   36884:	beq	368ac <acl_create_entry@plt+0x31628>
   36888:	mov	r0, #0
   3688c:	ldr	r2, [sp, #124]	; 0x7c
   36890:	ldr	r3, [r4]
   36894:	cmp	r2, r3
   36898:	bne	3696c <acl_create_entry@plt+0x316e8>
   3689c:	add	sp, sp, #128	; 0x80
   368a0:	pop	{r4, r5, r6, r7, r8, pc}
   368a4:	ldr	r2, [pc, #244]	; 369a0 <acl_create_entry@plt+0x3171c>
   368a8:	add	r2, pc, r2
   368ac:	ldr	r1, [pc, #240]	; 369a4 <acl_create_entry@plt+0x31720>
   368b0:	mov	r3, #0
   368b4:	mov	r0, r5
   368b8:	str	r3, [sp]
   368bc:	add	r1, pc, r1
   368c0:	mov	r3, #1
   368c4:	bl	4e10 <lsetxattr@plt>
   368c8:	cmp	r0, #0
   368cc:	bge	3688c <acl_create_entry@plt+0x31608>
   368d0:	bl	5248 <__errno_location@plt>
   368d4:	ldr	r8, [r0]
   368d8:	cmp	r8, #95	; 0x5f
   368dc:	beq	36888 <acl_create_entry@plt+0x31604>
   368e0:	cmp	r6, #0
   368e4:	beq	368f0 <acl_create_entry@plt+0x3166c>
   368e8:	cmp	r8, #2
   368ec:	beq	36888 <acl_create_entry@plt+0x31604>
   368f0:	cmp	r7, #0
   368f4:	bne	3691c <acl_create_entry@plt+0x31698>
   368f8:	bl	342fc <acl_create_entry@plt+0x2f078>
   368fc:	cmp	r0, #6
   36900:	bgt	36934 <acl_create_entry@plt+0x316b0>
   36904:	eor	r0, r8, r8, asr #31
   36908:	rsb	r0, r0, r8, asr #31
   3690c:	b	3688c <acl_create_entry@plt+0x31608>
   36910:	bl	5248 <__errno_location@plt>
   36914:	ldr	r8, [r0]
   36918:	b	368e0 <acl_create_entry@plt+0x3165c>
   3691c:	cmp	r8, #30
   36920:	bne	368f8 <acl_create_entry@plt+0x31674>
   36924:	b	36888 <acl_create_entry@plt+0x31604>
   36928:	ldr	r2, [pc, #120]	; 369a8 <acl_create_entry@plt+0x31724>
   3692c:	add	r2, pc, r2
   36930:	b	368ac <acl_create_entry@plt+0x31628>
   36934:	ldr	r2, [pc, #112]	; 369ac <acl_create_entry@plt+0x31728>
   36938:	mov	r1, r8
   3693c:	ldr	ip, [pc, #108]	; 369b0 <acl_create_entry@plt+0x3172c>
   36940:	mov	r3, #202	; 0xca
   36944:	add	r2, pc, r2
   36948:	str	r2, [sp, #4]
   3694c:	ldr	r2, [pc, #96]	; 369b4 <acl_create_entry@plt+0x31730>
   36950:	add	ip, pc, ip
   36954:	str	r5, [sp, #8]
   36958:	mov	r0, #7
   3695c:	str	ip, [sp]
   36960:	add	r2, pc, r2
   36964:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   36968:	b	3688c <acl_create_entry@plt+0x31608>
   3696c:	bl	4f6c <__stack_chk_fail@plt>
   36970:	ldr	r0, [pc, #64]	; 369b8 <acl_create_entry@plt+0x31734>
   36974:	mov	r2, #156	; 0x9c
   36978:	ldr	r1, [pc, #60]	; 369bc <acl_create_entry@plt+0x31738>
   3697c:	ldr	r3, [pc, #60]	; 369c0 <acl_create_entry@plt+0x3173c>
   36980:	add	r0, pc, r0
   36984:	add	r1, pc, r1
   36988:	add	r3, pc, r3
   3698c:	bl	33308 <acl_create_entry@plt+0x2e084>
   36990:	strdeq	r4, [r3], -ip
   36994:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   36998:			; <UNDEFINED> instruction: 0x0000bfb4
   3699c:	ldrdeq	r7, [r1], -r0
   369a0:	ldrdeq	r9, [r0], -r8
   369a4:	andeq	r7, r1, r0, lsr #30
   369a8:	andeq	r7, r1, r4, lsr #30
   369ac:	andeq	r7, r1, r0, lsl pc
   369b0:	andeq	r7, r1, r8, lsr pc
   369b4:	andeq	r7, r1, r4, ror #28
   369b8:	andeq	r2, r1, r0, lsl #29
   369bc:	andeq	r7, r1, r0, asr #28
   369c0:	strdeq	r7, [r1], -r0
   369c4:	ldrb	r3, [r0]
   369c8:	ldrb	r0, [r1]
   369cc:	rsb	r0, r0, r3
   369d0:	bx	lr
   369d4:	push	{r3, r4, r5, lr}
   369d8:	mov	r5, r0
   369dc:	ldrb	r3, [r0, #12]
   369e0:	cmp	r3, #0
   369e4:	movne	r4, #0
   369e8:	beq	36a0c <acl_create_entry@plt+0x31788>
   369ec:	ldr	r3, [r5, #8]
   369f0:	add	r3, r3, r4, lsl #3
   369f4:	add	r4, r4, #1
   369f8:	ldr	r0, [r3, #4]
   369fc:	bl	369d4 <acl_create_entry@plt+0x31750>
   36a00:	ldrb	r3, [r5, #12]
   36a04:	cmp	r3, r4
   36a08:	bhi	369ec <acl_create_entry@plt+0x31768>
   36a0c:	ldr	r0, [r5, #8]
   36a10:	bl	4b7c <free@plt>
   36a14:	mov	r0, r5
   36a18:	pop	{r3, r4, r5, lr}
   36a1c:	b	4b7c <free@plt>
   36a20:	push	{r4, r5, r6, lr}
   36a24:	mov	r0, #1
   36a28:	mov	r1, #32
   36a2c:	bl	4a38 <calloc@plt>
   36a30:	subs	r4, r0, #0
   36a34:	beq	36a80 <acl_create_entry@plt+0x317fc>
   36a38:	mov	r0, #1
   36a3c:	mov	r1, r0
   36a40:	bl	4a38 <calloc@plt>
   36a44:	cmp	r0, #0
   36a48:	mov	r6, r0
   36a4c:	str	r0, [r4]
   36a50:	beq	36a88 <acl_create_entry@plt+0x31804>
   36a54:	mov	r5, #1
   36a58:	mov	r1, #16
   36a5c:	str	r5, [r4, #4]
   36a60:	mov	r0, r5
   36a64:	bl	4a38 <calloc@plt>
   36a68:	cmp	r0, #0
   36a6c:	str	r0, [r4, #8]
   36a70:	beq	36aac <acl_create_entry@plt+0x31828>
   36a74:	str	r5, [r4, #12]
   36a78:	mov	r0, r4
   36a7c:	pop	{r4, r5, r6, pc}
   36a80:	mov	r0, r4
   36a84:	pop	{r4, r5, r6, pc}
   36a88:	ldr	r5, [r4, #8]
   36a8c:	mov	r0, r6
   36a90:	bl	4b7c <free@plt>
   36a94:	mov	r0, r5
   36a98:	bl	4b7c <free@plt>
   36a9c:	mov	r0, r4
   36aa0:	bl	4b7c <free@plt>
   36aa4:	mov	r0, #0
   36aa8:	pop	{r4, r5, r6, pc}
   36aac:	mov	r5, r0
   36ab0:	b	36a8c <acl_create_entry@plt+0x31808>
   36ab4:	push	{r4, lr}
   36ab8:	subs	r4, r0, #0
   36abc:	popeq	{r4, pc}
   36ac0:	ldr	r0, [r4, #8]
   36ac4:	cmp	r0, #0
   36ac8:	beq	36ad0 <acl_create_entry@plt+0x3184c>
   36acc:	bl	369d4 <acl_create_entry@plt+0x31750>
   36ad0:	mov	r3, #0
   36ad4:	str	r3, [r4, #8]
   36ad8:	pop	{r4, pc}
   36adc:	push	{r4, lr}
   36ae0:	subs	r4, r0, #0
   36ae4:	popeq	{r4, pc}
   36ae8:	ldr	r0, [r4, #8]
   36aec:	cmp	r0, #0
   36af0:	beq	36af8 <acl_create_entry@plt+0x31874>
   36af4:	bl	369d4 <acl_create_entry@plt+0x31750>
   36af8:	ldr	r0, [r4]
   36afc:	bl	4b7c <free@plt>
   36b00:	mov	r0, r4
   36b04:	pop	{r4, lr}
   36b08:	b	4b7c <free@plt>
   36b0c:	ldr	r3, [pc, #616]	; 36d7c <acl_create_entry@plt+0x31af8>
   36b10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36b14:	mov	r8, r0
   36b18:	ldr	r0, [pc, #608]	; 36d80 <acl_create_entry@plt+0x31afc>
   36b1c:	sub	sp, sp, #36	; 0x24
   36b20:	add	r3, pc, r3
   36b24:	ldr	r4, [r8, #8]
   36b28:	str	r1, [sp, #8]
   36b2c:	mov	r5, r2
   36b30:	ldr	r0, [r3, r0]
   36b34:	cmp	r4, #0
   36b38:	ldr	r3, [r0]
   36b3c:	str	r0, [sp, #12]
   36b40:	str	r3, [sp, #28]
   36b44:	beq	36d70 <acl_create_entry@plt+0x31aec>
   36b48:	cmp	r2, #0
   36b4c:	moveq	r0, r2
   36b50:	beq	36ce4 <acl_create_entry@plt+0x31a60>
   36b54:	ldr	r2, [r8, #16]
   36b58:	add	r7, r1, r5
   36b5c:	ldr	r3, [r8, #20]
   36b60:	mov	r6, #0
   36b64:	add	r2, r2, #1
   36b68:	str	r2, [r8, #16]
   36b6c:	add	r3, r3, r5
   36b70:	str	r3, [r8, #20]
   36b74:	ldr	r2, [r4, #4]
   36b78:	add	sl, sp, #20
   36b7c:	ldr	r3, [r4]
   36b80:	ldr	r9, [pc, #508]	; 36d84 <acl_create_entry@plt+0x31b00>
   36b84:	add	r3, r2, r3
   36b88:	add	r9, pc, r9
   36b8c:	rsb	fp, r5, r3
   36b90:	b	36bac <acl_create_entry@plt+0x31928>
   36b94:	ldr	r2, [r4, #4]
   36b98:	cmp	r6, r5
   36b9c:	ldr	r3, [r4]
   36ba0:	add	r3, r2, r3
   36ba4:	rsb	fp, r5, r3
   36ba8:	beq	36d50 <acl_create_entry@plt+0x31acc>
   36bac:	cmp	r5, r2
   36bb0:	bhi	36bd0 <acl_create_entry@plt+0x3194c>
   36bb4:	ldr	r0, [r8]
   36bb8:	mov	r2, r5
   36bbc:	ldr	r1, [sp, #8]
   36bc0:	add	r0, r0, fp
   36bc4:	bl	48b8 <memcmp@plt>
   36bc8:	cmp	r0, #0
   36bcc:	beq	36d50 <acl_create_entry@plt+0x31acc>
   36bd0:	ldrb	fp, [r7, #-1]!
   36bd4:	mov	r0, sl
   36bd8:	ldr	r1, [r4, #8]
   36bdc:	mov	r3, #8
   36be0:	ldrb	r2, [r4, #12]
   36be4:	str	r9, [sp]
   36be8:	strb	fp, [sp, #20]
   36bec:	bl	4c0c <bsearch@plt>
   36bf0:	cmp	r0, #0
   36bf4:	beq	36c08 <acl_create_entry@plt+0x31984>
   36bf8:	add	r6, r6, #1
   36bfc:	ldr	r4, [r0, #4]
   36c00:	cmp	r5, r6
   36c04:	bcs	36b94 <acl_create_entry@plt+0x31910>
   36c08:	ldm	r8, {r0, r1}
   36c0c:	add	r1, r1, #1
   36c10:	add	r1, r1, r5
   36c14:	bl	5194 <realloc@plt>
   36c18:	cmp	r0, #0
   36c1c:	beq	36ce0 <acl_create_entry@plt+0x31a5c>
   36c20:	ldr	r6, [r8, #4]
   36c24:	mov	r2, r5
   36c28:	ldr	r1, [sp, #8]
   36c2c:	mov	r9, #0
   36c30:	str	r0, [r8]
   36c34:	add	r0, r0, r6
   36c38:	bl	4d38 <memcpy@plt>
   36c3c:	ldm	r8, {r2, r3}
   36c40:	mov	r0, #1
   36c44:	mov	r1, #16
   36c48:	add	r3, r5, r3
   36c4c:	add	lr, r3, r0
   36c50:	str	lr, [r8, #4]
   36c54:	strb	r9, [r2, r3]
   36c58:	bl	4a38 <calloc@plt>
   36c5c:	subs	r7, r0, #0
   36c60:	beq	36ce0 <acl_create_entry@plt+0x31a5c>
   36c64:	str	r6, [r7]
   36c68:	str	r5, [r7, #4]
   36c6c:	ldrb	r1, [r4, #12]
   36c70:	ldr	r0, [r4, #8]
   36c74:	add	r1, r1, #1
   36c78:	lsl	r1, r1, #3
   36c7c:	bl	5194 <realloc@plt>
   36c80:	subs	r1, r0, #0
   36c84:	beq	36cd8 <acl_create_entry@plt+0x31a54>
   36c88:	ldr	r2, [r8, #12]
   36c8c:	mov	r3, r9
   36c90:	add	r2, r2, #1
   36c94:	str	r2, [r8, #12]
   36c98:	ldrb	r5, [r4, #12]
   36c9c:	str	r1, [r4, #8]
   36ca0:	mov	lr, r5
   36ca4:	cmp	lr, r3
   36ca8:	ble	36d0c <acl_create_entry@plt+0x31a88>
   36cac:	add	r2, lr, r3
   36cb0:	asr	r2, r2, #1
   36cb4:	ldrb	r0, [r1, r2, lsl #3]
   36cb8:	rsb	r0, fp, r0
   36cbc:	cmp	r0, #0
   36cc0:	ble	36d00 <acl_create_entry@plt+0x31a7c>
   36cc4:	cmp	r3, r2
   36cc8:	mov	lr, r2
   36ccc:	bge	36d0c <acl_create_entry@plt+0x31a88>
   36cd0:	add	r2, r3, r2
   36cd4:	b	36cb0 <acl_create_entry@plt+0x31a2c>
   36cd8:	mov	r0, r7
   36cdc:	bl	4b7c <free@plt>
   36ce0:	mvn	r0, #11
   36ce4:	ldr	r1, [sp, #12]
   36ce8:	ldr	r2, [sp, #28]
   36cec:	ldr	r3, [r1]
   36cf0:	cmp	r2, r3
   36cf4:	bne	36d78 <acl_create_entry@plt+0x31af4>
   36cf8:	add	sp, sp, #36	; 0x24
   36cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36d00:	add	r3, r2, #1
   36d04:	cmp	lr, r3
   36d08:	bgt	36cac <acl_create_entry@plt+0x31a28>
   36d0c:	add	r0, r3, #1
   36d10:	rsb	r2, r3, r5
   36d14:	lsl	r0, r0, #3
   36d18:	lsl	r2, r2, #3
   36d1c:	sub	r5, r0, #8
   36d20:	add	r0, r1, r0
   36d24:	add	r1, r1, r5
   36d28:	bl	5014 <memmove@plt>
   36d2c:	ldr	r3, [r4, #8]
   36d30:	mov	r0, r6
   36d34:	add	r2, r3, r5
   36d38:	strb	fp, [r3, r5]
   36d3c:	str	r7, [r2, #4]
   36d40:	ldrb	r3, [r4, #12]
   36d44:	add	r3, r3, #1
   36d48:	strb	r3, [r4, #12]
   36d4c:	b	36ce4 <acl_create_entry@plt+0x31a60>
   36d50:	ldr	r2, [r8, #24]
   36d54:	mov	r0, fp
   36d58:	ldr	r3, [r8, #28]
   36d5c:	add	r5, r2, r5
   36d60:	str	r5, [r8, #24]
   36d64:	add	r3, r3, #1
   36d68:	str	r3, [r8, #28]
   36d6c:	b	36ce4 <acl_create_entry@plt+0x31a60>
   36d70:	mvn	r0, #21
   36d74:	b	36ce4 <acl_create_entry@plt+0x31a60>
   36d78:	bl	4f6c <__stack_chk_fail@plt>
   36d7c:	andeq	r4, r3, r0, ror #1
   36d80:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   36d84:			; <UNDEFINED> instruction: 0xfffffe34
   36d88:	push	{r4, r5, r6, lr}
   36d8c:	subs	r6, r1, #0
   36d90:	beq	36df4 <acl_create_entry@plt+0x31b70>
   36d94:	cmp	r0, #0
   36d98:	beq	36dec <acl_create_entry@plt+0x31b68>
   36d9c:	ldr	r4, [r0]
   36da0:	cmp	r4, #0
   36da4:	addne	r5, r0, #4
   36da8:	bne	36dc4 <acl_create_entry@plt+0x31b40>
   36dac:	b	36dd8 <acl_create_entry@plt+0x31b54>
   36db0:	cmp	r5, #0
   36db4:	beq	36de0 <acl_create_entry@plt+0x31b5c>
   36db8:	ldr	r4, [r5], #4
   36dbc:	cmp	r4, #0
   36dc0:	beq	36dd8 <acl_create_entry@plt+0x31b54>
   36dc4:	mov	r0, r4
   36dc8:	mov	r1, r6
   36dcc:	bl	520c <strcmp@plt>
   36dd0:	cmp	r0, #0
   36dd4:	bne	36db0 <acl_create_entry@plt+0x31b2c>
   36dd8:	mov	r0, r4
   36ddc:	pop	{r4, r5, r6, pc}
   36de0:	mov	r4, r5
   36de4:	mov	r0, r4
   36de8:	pop	{r4, r5, r6, pc}
   36dec:	mov	r4, r0
   36df0:	b	36dd8 <acl_create_entry@plt+0x31b54>
   36df4:	ldr	r0, [pc, #24]	; 36e14 <acl_create_entry@plt+0x31b90>
   36df8:	mov	r2, #34	; 0x22
   36dfc:	ldr	r1, [pc, #20]	; 36e18 <acl_create_entry@plt+0x31b94>
   36e00:	ldr	r3, [pc, #20]	; 36e1c <acl_create_entry@plt+0x31b98>
   36e04:	add	r0, pc, r0
   36e08:	add	r1, pc, r1
   36e0c:	add	r3, pc, r3
   36e10:	bl	33308 <acl_create_entry@plt+0x2e084>
   36e14:	andeq	r1, r1, ip, asr r2
   36e18:	muleq	r1, ip, sl
   36e1c:	andeq	r7, r1, r4, ror #21
   36e20:	push	{r3, r4, r5, lr}
   36e24:	subs	r5, r0, #0
   36e28:	popeq	{r3, r4, r5, pc}
   36e2c:	ldr	r0, [r5]
   36e30:	cmp	r0, #0
   36e34:	movne	r4, r5
   36e38:	beq	36e4c <acl_create_entry@plt+0x31bc8>
   36e3c:	bl	4b7c <free@plt>
   36e40:	ldr	r0, [r4, #4]!
   36e44:	cmp	r0, #0
   36e48:	bne	36e3c <acl_create_entry@plt+0x31bb8>
   36e4c:	mov	r3, #0
   36e50:	str	r3, [r5]
   36e54:	pop	{r3, r4, r5, pc}
   36e58:	push	{r4, lr}
   36e5c:	mov	r4, r0
   36e60:	bl	36e20 <acl_create_entry@plt+0x31b9c>
   36e64:	mov	r0, r4
   36e68:	pop	{r4, lr}
   36e6c:	b	4b7c <free@plt>
   36e70:	push	{r3, r4, r5, r6, r7, lr}
   36e74:	subs	r6, r0, #0
   36e78:	beq	36f10 <acl_create_entry@plt+0x31c8c>
   36e7c:	ldr	r3, [r6]
   36e80:	cmp	r3, #0
   36e84:	beq	36f34 <acl_create_entry@plt+0x31cb0>
   36e88:	mov	r2, r6
   36e8c:	mov	r3, #0
   36e90:	b	36e98 <acl_create_entry@plt+0x31c14>
   36e94:	mov	r3, ip
   36e98:	ldr	r1, [r2, #4]!
   36e9c:	add	ip, r3, #1
   36ea0:	cmp	r1, #0
   36ea4:	bne	36e94 <acl_create_entry@plt+0x31c10>
   36ea8:	adds	r4, r3, #2
   36eac:	bne	36f58 <acl_create_entry@plt+0x31cd4>
   36eb0:	mov	r0, r4
   36eb4:	bl	4f24 <malloc@plt>
   36eb8:	subs	r7, r0, #0
   36ebc:	beq	36f48 <acl_create_entry@plt+0x31cc4>
   36ec0:	ldr	r0, [r6]
   36ec4:	cmp	r0, #0
   36ec8:	beq	36f50 <acl_create_entry@plt+0x31ccc>
   36ecc:	mov	r4, r7
   36ed0:	b	36ee0 <acl_create_entry@plt+0x31c5c>
   36ed4:	ldr	r0, [r6, #4]!
   36ed8:	cmp	r0, #0
   36edc:	beq	36f24 <acl_create_entry@plt+0x31ca0>
   36ee0:	bl	51c4 <__strdup@plt>
   36ee4:	cmp	r0, #0
   36ee8:	str	r0, [r4], #4
   36eec:	mov	r5, r0
   36ef0:	mov	r3, r4
   36ef4:	bne	36ed4 <acl_create_entry@plt+0x31c50>
   36ef8:	mov	r0, r7
   36efc:	bl	36e20 <acl_create_entry@plt+0x31b9c>
   36f00:	mov	r0, r7
   36f04:	bl	4b7c <free@plt>
   36f08:	mov	r0, r5
   36f0c:	pop	{r3, r4, r5, r6, r7, pc}
   36f10:	mov	r0, #4
   36f14:	bl	4f24 <malloc@plt>
   36f18:	subs	r3, r0, #0
   36f1c:	beq	36f48 <acl_create_entry@plt+0x31cc4>
   36f20:	mov	r7, r3
   36f24:	mov	r2, #0
   36f28:	mov	r0, r7
   36f2c:	str	r2, [r3]
   36f30:	pop	{r3, r4, r5, r6, r7, pc}
   36f34:	mov	r4, #1
   36f38:	lsl	r0, r4, #2
   36f3c:	bl	4f24 <malloc@plt>
   36f40:	subs	r7, r0, #0
   36f44:	bne	36ec0 <acl_create_entry@plt+0x31c3c>
   36f48:	mov	r0, #0
   36f4c:	pop	{r3, r4, r5, r6, r7, pc}
   36f50:	mov	r3, r7
   36f54:	b	36f24 <acl_create_entry@plt+0x31ca0>
   36f58:	mvn	r0, #0
   36f5c:	mov	r1, r4
   36f60:	bl	3eebc <acl_create_entry@plt+0x39c38>
   36f64:	cmp	r0, #3
   36f68:	bhi	36f38 <acl_create_entry@plt+0x31cb4>
   36f6c:	b	36f48 <acl_create_entry@plt+0x31cc4>
   36f70:	ldr	r3, [pc, #336]	; 370c8 <acl_create_entry@plt+0x31e44>
   36f74:	ldr	r2, [pc, #336]	; 370cc <acl_create_entry@plt+0x31e48>
   36f78:	add	r3, pc, r3
   36f7c:	push	{r4, r5, r6, r7, r8, lr}
   36f80:	subs	r5, r0, #0
   36f84:	ldr	r6, [r3, r2]
   36f88:	sub	sp, sp, #8
   36f8c:	mov	r4, r1
   36f90:	ldr	r3, [r6]
   36f94:	str	r3, [sp, #4]
   36f98:	beq	370b4 <acl_create_entry@plt+0x31e30>
   36f9c:	adds	r1, r5, #1
   36fa0:	add	r3, r4, #4
   36fa4:	movne	r1, #1
   36fa8:	b	36fb8 <acl_create_entry@plt+0x31d34>
   36fac:	cmn	r2, #1
   36fb0:	add	r3, r3, #4
   36fb4:	addne	r1, r1, #1
   36fb8:	str	r3, [sp]
   36fbc:	ldr	r2, [r3, #-4]
   36fc0:	cmp	r2, #0
   36fc4:	bne	36fac <acl_create_entry@plt+0x31d28>
   36fc8:	adds	r7, r1, #1
   36fcc:	bne	3708c <acl_create_entry@plt+0x31e08>
   36fd0:	mov	r0, r7
   36fd4:	bl	4f24 <malloc@plt>
   36fd8:	subs	r8, r0, #0
   36fdc:	beq	37078 <acl_create_entry@plt+0x31df4>
   36fe0:	cmn	r5, #1
   36fe4:	beq	37080 <acl_create_entry@plt+0x31dfc>
   36fe8:	mov	r0, r5
   36fec:	bl	51c4 <__strdup@plt>
   36ff0:	cmp	r0, #0
   36ff4:	str	r0, [r8]
   36ff8:	beq	37068 <acl_create_entry@plt+0x31de4>
   36ffc:	mov	r5, #1
   37000:	sub	r7, r5, #-1073741823	; 0xc0000001
   37004:	add	r7, r8, r7, lsl #2
   37008:	b	3702c <acl_create_entry@plt+0x31da8>
   3700c:	cmn	r0, #1
   37010:	add	r3, r4, #4
   37014:	beq	37030 <acl_create_entry@plt+0x31dac>
   37018:	bl	51c4 <__strdup@plt>
   3701c:	cmp	r0, #0
   37020:	str	r0, [r7, #4]!
   37024:	beq	37068 <acl_create_entry@plt+0x31de4>
   37028:	add	r5, r5, #1
   3702c:	add	r3, r4, #4
   37030:	ldr	r0, [r3, #-4]
   37034:	mov	r4, r3
   37038:	cmp	r0, #0
   3703c:	bne	3700c <acl_create_entry@plt+0x31d88>
   37040:	lsl	r5, r5, #2
   37044:	mov	r0, r8
   37048:	mov	r3, #0
   3704c:	str	r3, [r8, r5]
   37050:	ldr	r2, [sp, #4]
   37054:	ldr	r3, [r6]
   37058:	cmp	r2, r3
   3705c:	bne	37088 <acl_create_entry@plt+0x31e04>
   37060:	add	sp, sp, #8
   37064:	pop	{r4, r5, r6, r7, r8, pc}
   37068:	mov	r0, r8
   3706c:	bl	36e20 <acl_create_entry@plt+0x31b9c>
   37070:	mov	r0, r8
   37074:	bl	4b7c <free@plt>
   37078:	mov	r0, #0
   3707c:	b	37050 <acl_create_entry@plt+0x31dcc>
   37080:	mov	r5, #0
   37084:	b	37000 <acl_create_entry@plt+0x31d7c>
   37088:	bl	4f6c <__stack_chk_fail@plt>
   3708c:	mvn	r0, #0
   37090:	mov	r1, r7
   37094:	bl	3eebc <acl_create_entry@plt+0x39c38>
   37098:	cmp	r0, #3
   3709c:	bls	37078 <acl_create_entry@plt+0x31df4>
   370a0:	lsl	r0, r7, #2
   370a4:	bl	4f24 <malloc@plt>
   370a8:	subs	r8, r0, #0
   370ac:	bne	36fe0 <acl_create_entry@plt+0x31d5c>
   370b0:	b	37078 <acl_create_entry@plt+0x31df4>
   370b4:	mov	r0, #4
   370b8:	bl	4f24 <malloc@plt>
   370bc:	subs	r8, r0, #0
   370c0:	bne	37044 <acl_create_entry@plt+0x31dc0>
   370c4:	b	37078 <acl_create_entry@plt+0x31df4>
   370c8:	andeq	r3, r3, r8, lsl #25
   370cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   370d0:	push	{r0, r1, r2, r3}
   370d4:	ldr	r2, [pc, #80]	; 3712c <acl_create_entry@plt+0x31ea8>
   370d8:	ldr	ip, [pc, #80]	; 37130 <acl_create_entry@plt+0x31eac>
   370dc:	add	r2, pc, r2
   370e0:	push	{r4, lr}
   370e4:	sub	sp, sp, #8
   370e8:	ldr	r4, [r2, ip]
   370ec:	add	r3, sp, #20
   370f0:	str	r3, [sp]
   370f4:	mov	r1, r3
   370f8:	ldr	r0, [sp, #16]
   370fc:	ldr	r3, [r4]
   37100:	str	r3, [sp, #4]
   37104:	bl	36f70 <acl_create_entry@plt+0x31cec>
   37108:	ldr	r2, [sp, #4]
   3710c:	ldr	r3, [r4]
   37110:	cmp	r2, r3
   37114:	bne	37128 <acl_create_entry@plt+0x31ea4>
   37118:	add	sp, sp, #8
   3711c:	pop	{r4, lr}
   37120:	add	sp, sp, #16
   37124:	bx	lr
   37128:	bl	4f6c <__stack_chk_fail@plt>
   3712c:	andeq	r3, r3, r4, lsr #22
   37130:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   37134:	push	{r4, r5, r6, r7, r8, lr}
   37138:	subs	r7, r1, #0
   3713c:	mov	r6, r0
   37140:	beq	371d0 <acl_create_entry@plt+0x31f4c>
   37144:	ldr	r5, [r0]
   37148:	cmp	r5, #0
   3714c:	beq	371c4 <acl_create_entry@plt+0x31f40>
   37150:	ldr	r4, [r5]
   37154:	cmp	r4, #0
   37158:	beq	371d8 <acl_create_entry@plt+0x31f54>
   3715c:	mov	r3, r5
   37160:	mov	r2, #0
   37164:	b	3716c <acl_create_entry@plt+0x31ee8>
   37168:	mov	r2, ip
   3716c:	ldr	r4, [r3, #4]!
   37170:	add	ip, r2, #1
   37174:	cmp	r4, #0
   37178:	bne	37168 <acl_create_entry@plt+0x31ee4>
   3717c:	add	r8, r2, #3
   37180:	cmp	r8, ip
   37184:	bcc	371f0 <acl_create_entry@plt+0x31f6c>
   37188:	cmp	r8, #0
   3718c:	mov	r4, ip
   37190:	bne	371dc <acl_create_entry@plt+0x31f58>
   37194:	mov	r0, r5
   37198:	lsl	r1, r8, #2
   3719c:	bl	5194 <realloc@plt>
   371a0:	subs	r3, r0, #0
   371a4:	beq	371f0 <acl_create_entry@plt+0x31f6c>
   371a8:	add	r1, r3, r4, lsl #2
   371ac:	mov	r2, #0
   371b0:	str	r7, [r3, r4, lsl #2]
   371b4:	mov	r0, r2
   371b8:	str	r2, [r1, #4]
   371bc:	str	r3, [r6]
   371c0:	pop	{r4, r5, r6, r7, r8, pc}
   371c4:	mov	r4, r5
   371c8:	mov	r8, #2
   371cc:	b	37194 <acl_create_entry@plt+0x31f10>
   371d0:	mov	r0, r7
   371d4:	pop	{r4, r5, r6, r7, r8, pc}
   371d8:	mov	r8, #2
   371dc:	mvn	r0, #0
   371e0:	mov	r1, r8
   371e4:	bl	3eebc <acl_create_entry@plt+0x39c38>
   371e8:	cmp	r0, #3
   371ec:	bhi	37194 <acl_create_entry@plt+0x31f10>
   371f0:	mvn	r0, #11
   371f4:	pop	{r4, r5, r6, r7, r8, pc}
   371f8:	push	{r3, r4, r5, lr}
   371fc:	mov	r5, r1
   37200:	bl	37134 <acl_create_entry@plt+0x31eb0>
   37204:	subs	r4, r0, #0
   37208:	blt	37214 <acl_create_entry@plt+0x31f90>
   3720c:	mov	r0, r4
   37210:	pop	{r3, r4, r5, pc}
   37214:	mov	r0, r5
   37218:	bl	4b7c <free@plt>
   3721c:	mov	r0, r4
   37220:	pop	{r3, r4, r5, pc}
   37224:	push	{r4, r5, r6, r7, r8, lr}
   37228:	subs	r8, r0, #0
   3722c:	mov	r7, r1
   37230:	beq	3729c <acl_create_entry@plt+0x32018>
   37234:	cmp	r1, #0
   37238:	beq	372a4 <acl_create_entry@plt+0x32020>
   3723c:	ldr	r4, [r8]
   37240:	cmp	r4, #0
   37244:	moveq	r5, r8
   37248:	beq	37294 <acl_create_entry@plt+0x32010>
   3724c:	mov	r6, r8
   37250:	mov	r5, r8
   37254:	b	37264 <acl_create_entry@plt+0x31fe0>
   37258:	ldr	r4, [r6, #4]!
   3725c:	cmp	r4, #0
   37260:	beq	37294 <acl_create_entry@plt+0x32010>
   37264:	mov	r0, r4
   37268:	mov	r1, r7
   3726c:	bl	520c <strcmp@plt>
   37270:	cmp	r0, #0
   37274:	strne	r4, [r5]
   37278:	addne	r5, r5, #4
   3727c:	bne	37258 <acl_create_entry@plt+0x31fd4>
   37280:	mov	r0, r4
   37284:	bl	4b7c <free@plt>
   37288:	ldr	r4, [r6, #4]!
   3728c:	cmp	r4, #0
   37290:	bne	37264 <acl_create_entry@plt+0x31fe0>
   37294:	mov	r3, #0
   37298:	str	r3, [r5]
   3729c:	mov	r0, r8
   372a0:	pop	{r4, r5, r6, r7, r8, pc}
   372a4:	ldr	r0, [pc, #24]	; 372c4 <acl_create_entry@plt+0x32040>
   372a8:	movw	r2, #543	; 0x21f
   372ac:	ldr	r1, [pc, #20]	; 372c8 <acl_create_entry@plt+0x32044>
   372b0:	ldr	r3, [pc, #20]	; 372cc <acl_create_entry@plt+0x32048>
   372b4:	add	r0, pc, r0
   372b8:	add	r1, pc, r1
   372bc:	add	r3, pc, r3
   372c0:	bl	33308 <acl_create_entry@plt+0x2e084>
   372c4:	andeq	r6, r1, ip, lsr #32
   372c8:	andeq	r7, r1, ip, ror #11
   372cc:	ldrdeq	r7, [r1], -ip
   372d0:	push	{r3, r4, r5, lr}
   372d4:	subs	r5, r0, #0
   372d8:	beq	3730c <acl_create_entry@plt+0x32088>
   372dc:	ldr	r1, [r5]
   372e0:	cmp	r1, #0
   372e4:	beq	3730c <acl_create_entry@plt+0x32088>
   372e8:	add	r4, r5, #4
   372ec:	b	372fc <acl_create_entry@plt+0x32078>
   372f0:	ldr	r1, [r4], #4
   372f4:	cmp	r1, #0
   372f8:	beq	3730c <acl_create_entry@plt+0x32088>
   372fc:	mov	r0, r4
   37300:	bl	37224 <acl_create_entry@plt+0x31fa0>
   37304:	cmp	r4, #0
   37308:	bne	372f0 <acl_create_entry@plt+0x3206c>
   3730c:	mov	r0, r5
   37310:	pop	{r3, r4, r5, pc}
   37314:	push	{r3, r4, r5, lr}
   37318:	subs	r4, r0, #0
   3731c:	mov	r5, r1
   37320:	beq	37368 <acl_create_entry@plt+0x320e4>
   37324:	ldr	r0, [r4]
   37328:	cmp	r0, #0
   3732c:	beq	37368 <acl_create_entry@plt+0x320e4>
   37330:	add	r4, r4, #4
   37334:	b	3734c <acl_create_entry@plt+0x320c8>
   37338:	cmp	r4, #0
   3733c:	beq	37368 <acl_create_entry@plt+0x320e4>
   37340:	ldr	r0, [r4], #4
   37344:	cmp	r0, #0
   37348:	beq	37368 <acl_create_entry@plt+0x320e4>
   3734c:	mov	r1, r5
   37350:	mov	r2, #0
   37354:	bl	5020 <fnmatch@plt>
   37358:	cmp	r0, #0
   3735c:	bne	37338 <acl_create_entry@plt+0x320b4>
   37360:	mov	r0, #1
   37364:	pop	{r3, r4, r5, pc}
   37368:	mov	r0, #0
   3736c:	pop	{r3, r4, r5, pc}
   37370:	push	{r4, r5, r6, lr}
   37374:	mov	r6, r0
   37378:	mov	r0, r2
   3737c:	mov	r4, r1
   37380:	mov	r5, r2
   37384:	bl	4ce4 <strlen@plt>
   37388:	cmp	r0, r4
   3738c:	mov	r3, r0
   37390:	bcc	373bc <acl_create_entry@plt+0x32138>
   37394:	cmp	r4, #1
   37398:	bls	373d8 <acl_create_entry@plt+0x32154>
   3739c:	sub	r2, r4, #1
   373a0:	mov	r1, r5
   373a4:	ldr	r0, [r6]
   373a8:	mov	r4, #0
   373ac:	bl	4cd8 <mempcpy@plt>
   373b0:	mov	r2, r0
   373b4:	str	r0, [r6]
   373b8:	b	373c8 <acl_create_entry@plt+0x32144>
   373bc:	cmp	r0, #0
   373c0:	bne	373e4 <acl_create_entry@plt+0x32160>
   373c4:	ldr	r2, [r6]
   373c8:	mov	r3, #0
   373cc:	mov	r0, r4
   373d0:	strb	r3, [r2]
   373d4:	pop	{r4, r5, r6, pc}
   373d8:	ldr	r2, [r6]
   373dc:	mov	r4, #0
   373e0:	b	373c8 <acl_create_entry@plt+0x32144>
   373e4:	mov	r2, r0
   373e8:	mov	r1, r5
   373ec:	ldr	r0, [r6]
   373f0:	rsb	r4, r3, r4
   373f4:	bl	4cd8 <mempcpy@plt>
   373f8:	mov	r2, r0
   373fc:	str	r0, [r6]
   37400:	b	373c8 <acl_create_entry@plt+0x32144>
   37404:	push	{r2, r3}
   37408:	mov	r2, #1
   3740c:	push	{r4, r5, r6, r7, lr}
   37410:	sub	sp, sp, #20
   37414:	ldr	lr, [pc, #132]	; 374a0 <acl_create_entry@plt+0x3221c>
   37418:	mov	r4, r0
   3741c:	ldr	r5, [pc, #128]	; 374a4 <acl_create_entry@plt+0x32220>
   37420:	add	ip, sp, #44	; 0x2c
   37424:	add	lr, pc, lr
   37428:	ldr	r7, [sp, #40]	; 0x28
   3742c:	ldr	r0, [r0]
   37430:	mvn	r3, #0
   37434:	ldr	r5, [lr, r5]
   37438:	mov	r6, r1
   3743c:	stm	sp, {r7, ip}
   37440:	str	ip, [sp, #8]
   37444:	ldr	lr, [r5]
   37448:	str	lr, [sp, #12]
   3744c:	bl	4de0 <__vsnprintf_chk@plt>
   37450:	cmp	r6, r0
   37454:	mov	r3, r0
   37458:	rsbgt	r0, r0, r6
   3745c:	ldrgt	r2, [r4]
   37460:	movle	r0, #0
   37464:	ldrle	r3, [r4]
   37468:	addgt	r6, r2, r3
   3746c:	ldr	r2, [sp, #12]
   37470:	addle	r6, r3, r6
   37474:	mov	r3, #0
   37478:	str	r6, [r4]
   3747c:	strb	r3, [r6]
   37480:	ldr	r3, [r5]
   37484:	cmp	r2, r3
   37488:	bne	3749c <acl_create_entry@plt+0x32218>
   3748c:	add	sp, sp, #20
   37490:	pop	{r4, r5, r6, r7, lr}
   37494:	add	sp, sp, #8
   37498:	bx	lr
   3749c:	bl	4f6c <__stack_chk_fail@plt>
   374a0:	ldrdeq	r3, [r3], -ip
   374a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   374a8:	push	{r2, r3}
   374ac:	ldr	r3, [pc, #112]	; 37524 <acl_create_entry@plt+0x322a0>
   374b0:	ldr	ip, [pc, #112]	; 37528 <acl_create_entry@plt+0x322a4>
   374b4:	add	r3, pc, r3
   374b8:	push	{r4, r5, r6, lr}
   374bc:	sub	sp, sp, #8
   374c0:	ldr	r6, [r3, ip]
   374c4:	add	r4, sp, #32
   374c8:	ldr	r2, [sp, #24]
   374cc:	mov	r5, r0
   374d0:	add	r0, sp, #28
   374d4:	str	r0, [sp]
   374d8:	ldr	r3, [r6]
   374dc:	str	r3, [sp, #4]
   374e0:	mov	r0, r5
   374e4:	bl	37370 <acl_create_entry@plt+0x320ec>
   374e8:	str	r4, [sp]
   374ec:	add	r4, r4, #4
   374f0:	ldr	r2, [r4, #-8]
   374f4:	cmp	r2, #0
   374f8:	mov	r1, r0
   374fc:	bne	374e0 <acl_create_entry@plt+0x3225c>
   37500:	ldr	r2, [sp, #4]
   37504:	ldr	r3, [r6]
   37508:	cmp	r2, r3
   3750c:	bne	37520 <acl_create_entry@plt+0x3229c>
   37510:	add	sp, sp, #8
   37514:	pop	{r4, r5, r6, lr}
   37518:	add	sp, sp, #8
   3751c:	bx	lr
   37520:	bl	4f6c <__stack_chk_fail@plt>
   37524:	andeq	r3, r3, ip, asr #14
   37528:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3752c:	ldr	ip, [pc, #68]	; 37578 <acl_create_entry@plt+0x322f4>
   37530:	push	{r4, lr}
   37534:	add	ip, pc, ip
   37538:	ldr	lr, [pc, #60]	; 3757c <acl_create_entry@plt+0x322f8>
   3753c:	sub	sp, sp, #8
   37540:	add	r3, sp, #8
   37544:	ldr	r4, [ip, lr]
   37548:	str	r0, [r3, #-8]!
   3754c:	mov	r0, sp
   37550:	ldr	r3, [r4]
   37554:	str	r3, [sp, #4]
   37558:	bl	37370 <acl_create_entry@plt+0x320ec>
   3755c:	ldr	r2, [sp, #4]
   37560:	ldr	r3, [r4]
   37564:	cmp	r2, r3
   37568:	bne	37574 <acl_create_entry@plt+0x322f0>
   3756c:	add	sp, sp, #8
   37570:	pop	{r4, pc}
   37574:	bl	4f6c <__stack_chk_fail@plt>
   37578:	andeq	r3, r3, ip, asr #13
   3757c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   37580:	push	{r2, r3}
   37584:	ldr	r3, [pc, #116]	; 37600 <acl_create_entry@plt+0x3237c>
   37588:	ldr	ip, [pc, #116]	; 37604 <acl_create_entry@plt+0x32380>
   3758c:	add	r3, pc, r3
   37590:	push	{r4, r5, r6, lr}
   37594:	sub	sp, sp, #16
   37598:	ldr	r6, [r3, ip]
   3759c:	add	r5, sp, #16
   375a0:	ldr	r2, [sp, #32]
   375a4:	add	r4, sp, #40	; 0x28
   375a8:	add	lr, sp, #36	; 0x24
   375ac:	str	r0, [r5, #-8]!
   375b0:	ldr	r3, [r6]
   375b4:	str	lr, [sp, #4]
   375b8:	str	r3, [sp, #12]
   375bc:	mov	r0, r5
   375c0:	bl	37370 <acl_create_entry@plt+0x320ec>
   375c4:	str	r4, [sp, #4]
   375c8:	add	r4, r4, #4
   375cc:	ldr	r2, [r4, #-8]
   375d0:	cmp	r2, #0
   375d4:	mov	r1, r0
   375d8:	bne	375bc <acl_create_entry@plt+0x32338>
   375dc:	ldr	r2, [sp, #12]
   375e0:	ldr	r3, [r6]
   375e4:	cmp	r2, r3
   375e8:	bne	375fc <acl_create_entry@plt+0x32378>
   375ec:	add	sp, sp, #16
   375f0:	pop	{r4, r5, r6, lr}
   375f4:	add	sp, sp, #8
   375f8:	bx	lr
   375fc:	bl	4f6c <__stack_chk_fail@plt>
   37600:	andeq	r3, r3, r4, ror r6
   37604:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   37608:	cmp	r0, #0
   3760c:	push	{r4, r5, r6, lr}
   37610:	beq	37698 <acl_create_entry@plt+0x32414>
   37614:	ldr	r6, [r0]
   37618:	ldr	r0, [r0, #4]
   3761c:	cmn	r6, #1
   37620:	beq	3768c <acl_create_entry@plt+0x32408>
   37624:	mov	r2, #1000	; 0x3e8
   37628:	mov	r3, #0
   3762c:	asr	r1, r0, #31
   37630:	bl	3f708 <acl_create_entry@plt+0x3a484>
   37634:	mov	r3, #0
   37638:	movw	r2, #16960	; 0x4240
   3763c:	movt	r2, #15
   37640:	mov	r4, r0
   37644:	mov	r5, r1
   37648:	mvn	r0, r0
   3764c:	mvn	r1, r1
   37650:	bl	3f708 <acl_create_entry@plt+0x3a484>
   37654:	asr	r3, r6, #31
   37658:	mov	r2, r6
   3765c:	cmp	r3, r1
   37660:	cmpeq	r2, r0
   37664:	bls	37674 <acl_create_entry@plt+0x323f0>
   37668:	mvn	r0, #0
   3766c:	mvn	r1, #0
   37670:	pop	{r4, r5, r6, pc}
   37674:	movw	r3, #16960	; 0x4240
   37678:	movt	r3, #15
   3767c:	mov	r0, r4
   37680:	mov	r1, r5
   37684:	smlal	r0, r1, r3, r6
   37688:	pop	{r4, r5, r6, pc}
   3768c:	cmn	r0, #1
   37690:	bne	37624 <acl_create_entry@plt+0x323a0>
   37694:	b	37668 <acl_create_entry@plt+0x323e4>
   37698:	ldr	r0, [pc, #24]	; 376b8 <acl_create_entry@plt+0x32434>
   3769c:	mov	r2, #92	; 0x5c
   376a0:	ldr	r1, [pc, #20]	; 376bc <acl_create_entry@plt+0x32438>
   376a4:	ldr	r3, [pc, #20]	; 376c0 <acl_create_entry@plt+0x3243c>
   376a8:	add	r0, pc, r0
   376ac:	add	r1, pc, r1
   376b0:	add	r3, pc, r3
   376b4:	bl	33308 <acl_create_entry@plt+0x2e084>
   376b8:	andeq	sp, r0, r0, lsl #22
   376bc:	muleq	r1, r8, r2
   376c0:	andeq	r7, r1, ip, asr #4
   376c4:	ldr	r3, [pc, #112]	; 3773c <acl_create_entry@plt+0x324b8>
   376c8:	ldr	r2, [pc, #112]	; 37740 <acl_create_entry@plt+0x324bc>
   376cc:	add	r3, pc, r3
   376d0:	push	{r4, r5, lr}
   376d4:	sub	sp, sp, #20
   376d8:	ldr	r4, [r3, r2]
   376dc:	add	r5, sp, #4
   376e0:	mov	r1, r5
   376e4:	ldr	r3, [r4]
   376e8:	str	r3, [sp, #12]
   376ec:	bl	48e8 <clock_gettime@plt>
   376f0:	cmp	r0, #0
   376f4:	bne	3771c <acl_create_entry@plt+0x32498>
   376f8:	mov	r0, r5
   376fc:	bl	37608 <acl_create_entry@plt+0x32384>
   37700:	ldr	r2, [sp, #12]
   37704:	ldr	r3, [r4]
   37708:	cmp	r2, r3
   3770c:	bne	37718 <acl_create_entry@plt+0x32494>
   37710:	add	sp, sp, #20
   37714:	pop	{r4, r5, pc}
   37718:	bl	4f6c <__stack_chk_fail@plt>
   3771c:	ldr	r0, [pc, #32]	; 37744 <acl_create_entry@plt+0x324c0>
   37720:	mov	r2, #34	; 0x22
   37724:	ldr	r1, [pc, #28]	; 37748 <acl_create_entry@plt+0x324c4>
   37728:	ldr	r3, [pc, #28]	; 3774c <acl_create_entry@plt+0x324c8>
   3772c:	add	r0, pc, r0
   37730:	add	r1, pc, r1
   37734:	add	r3, pc, r3
   37738:	bl	33308 <acl_create_entry@plt+0x2e084>
   3773c:	andeq	r3, r3, r4, lsr r5
   37740:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   37744:	andeq	r7, r1, r0, ror r2
   37748:	andeq	r7, r1, r4, lsl r2
   3774c:	andeq	r7, r1, r8, lsl #4
   37750:	push	{r4, r5, r6, lr}
   37754:	subs	r6, r0, #0
   37758:	mov	r4, r2
   3775c:	mov	r5, r3
   37760:	beq	377cc <acl_create_entry@plt+0x32548>
   37764:	mvn	r3, #0
   37768:	mvn	r2, #0
   3776c:	cmp	r5, r3
   37770:	cmpeq	r4, r2
   37774:	mvneq	r3, #0
   37778:	streq	r3, [r6]
   3777c:	streq	r3, [r6, #4]
   37780:	beq	377c4 <acl_create_entry@plt+0x32540>
   37784:	mov	r3, #0
   37788:	mov	r0, r4
   3778c:	mov	r1, r5
   37790:	movw	r2, #16960	; 0x4240
   37794:	movt	r2, #15
   37798:	bl	3f708 <acl_create_entry@plt+0x3a484>
   3779c:	movw	r2, #16960	; 0x4240
   377a0:	mov	r3, #0
   377a4:	movt	r2, #15
   377a8:	mov	r1, r5
   377ac:	str	r0, [r6]
   377b0:	mov	r0, r4
   377b4:	bl	3f708 <acl_create_entry@plt+0x3a484>
   377b8:	mov	r3, #1000	; 0x3e8
   377bc:	mul	r2, r3, r2
   377c0:	str	r2, [r6, #4]
   377c4:	mov	r0, r6
   377c8:	pop	{r4, r5, r6, pc}
   377cc:	ldr	r0, [pc, #24]	; 377ec <acl_create_entry@plt+0x32568>
   377d0:	mov	r2, #107	; 0x6b
   377d4:	ldr	r1, [pc, #20]	; 377f0 <acl_create_entry@plt+0x3256c>
   377d8:	ldr	r3, [pc, #20]	; 377f4 <acl_create_entry@plt+0x32570>
   377dc:	add	r0, pc, r0
   377e0:	add	r1, pc, r1
   377e4:	add	r3, pc, r3
   377e8:	bl	33308 <acl_create_entry@plt+0x2e084>
   377ec:	andeq	sp, r0, ip, asr #19
   377f0:	andeq	r7, r1, r4, ror #2
   377f4:	andeq	r7, r1, r8, asr #2
   377f8:	push	{r4, r5, r6, lr}
   377fc:	subs	r6, r0, #0
   37800:	mov	r4, r2
   37804:	mov	r5, r3
   37808:	beq	3786c <acl_create_entry@plt+0x325e8>
   3780c:	mvn	r3, #0
   37810:	mvn	r2, #0
   37814:	cmp	r5, r3
   37818:	cmpeq	r4, r2
   3781c:	mvneq	r3, #0
   37820:	streq	r3, [r6]
   37824:	streq	r3, [r6, #4]
   37828:	beq	37864 <acl_create_entry@plt+0x325e0>
   3782c:	mov	r3, #0
   37830:	mov	r0, r4
   37834:	mov	r1, r5
   37838:	movw	r2, #16960	; 0x4240
   3783c:	movt	r2, #15
   37840:	bl	3f708 <acl_create_entry@plt+0x3a484>
   37844:	movw	r2, #16960	; 0x4240
   37848:	mov	r3, #0
   3784c:	movt	r2, #15
   37850:	mov	r1, r5
   37854:	str	r0, [r6]
   37858:	mov	r0, r4
   3785c:	bl	3f708 <acl_create_entry@plt+0x3a484>
   37860:	str	r2, [r6, #4]
   37864:	mov	r0, r6
   37868:	pop	{r4, r5, r6, pc}
   3786c:	ldr	r0, [pc, #24]	; 3788c <acl_create_entry@plt+0x32608>
   37870:	mov	r2, #137	; 0x89
   37874:	ldr	r1, [pc, #20]	; 37890 <acl_create_entry@plt+0x3260c>
   37878:	ldr	r3, [pc, #20]	; 37894 <acl_create_entry@plt+0x32610>
   3787c:	add	r0, pc, r0
   37880:	add	r1, pc, r1
   37884:	add	r3, pc, r3
   37888:	bl	33308 <acl_create_entry@plt+0x2e084>
   3788c:	ldrdeq	sp, [r0], -r0
   37890:	andeq	r7, r1, r4, asr #1
   37894:	andeq	r7, r1, r8, lsl #1
   37898:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3789c:	subs	ip, r0, #0
   378a0:	sub	sp, sp, #84	; 0x54
   378a4:	mov	r6, r1
   378a8:	mov	sl, r2
   378ac:	mov	fp, r3
   378b0:	str	ip, [sp, #44]	; 0x2c
   378b4:	beq	37ba4 <acl_create_entry@plt+0x32920>
   378b8:	cmp	r1, #0
   378bc:	beq	37bc4 <acl_create_entry@plt+0x32940>
   378c0:	mvn	r2, #0
   378c4:	mvn	r3, #0
   378c8:	sub	r4, r1, #1
   378cc:	cmp	fp, r3
   378d0:	cmpeq	sl, r2
   378d4:	ldr	r1, [pc, #776]	; 37be4 <acl_create_entry@plt+0x32960>
   378d8:	add	r1, pc, r1
   378dc:	beq	37b84 <acl_create_entry@plt+0x32900>
   378e0:	orrs	r1, sl, fp
   378e4:	beq	37b78 <acl_create_entry@plt+0x328f4>
   378e8:	ldr	ip, [pc, #760]	; 37be8 <acl_create_entry@plt+0x32964>
   378ec:	mov	r2, #0
   378f0:	ldr	r3, [pc, #756]	; 37bec <acl_create_entry@plt+0x32968>
   378f4:	mov	r9, r6
   378f8:	add	ip, pc, ip
   378fc:	str	ip, [sp, #60]	; 0x3c
   37900:	ldr	ip, [pc, #744]	; 37bf0 <acl_create_entry@plt+0x3296c>
   37904:	add	r3, pc, r3
   37908:	ldr	r7, [sp, #44]	; 0x2c
   3790c:	add	r8, r3, #8
   37910:	add	ip, pc, ip
   37914:	str	ip, [sp, #64]	; 0x40
   37918:	ldr	ip, [pc, #724]	; 37bf4 <acl_create_entry@plt+0x32970>
   3791c:	add	r3, r3, #136	; 0x88
   37920:	str	r7, [sp, #40]	; 0x28
   37924:	add	ip, pc, ip
   37928:	str	ip, [sp, #68]	; 0x44
   3792c:	ldr	ip, [pc, #708]	; 37bf8 <acl_create_entry@plt+0x32974>
   37930:	str	r3, [sp, #56]	; 0x38
   37934:	add	ip, pc, ip
   37938:	str	ip, [sp, #72]	; 0x48
   3793c:	ldr	ip, [pc, #696]	; 37bfc <acl_create_entry@plt+0x32978>
   37940:	add	ip, pc, ip
   37944:	str	ip, [sp, #76]	; 0x4c
   37948:	ldrd	r4, [r8]
   3794c:	cmp	r5, fp
   37950:	cmpeq	r4, sl
   37954:	bhi	37ad8 <acl_create_entry@plt+0x32854>
   37958:	cmp	r9, #1
   3795c:	bls	37b0c <acl_create_entry@plt+0x32888>
   37960:	mov	r2, r4
   37964:	mov	r3, r5
   37968:	mov	r0, sl
   3796c:	mov	r1, fp
   37970:	bl	3f708 <acl_create_entry@plt+0x3a484>
   37974:	mov	r2, r4
   37978:	mov	r3, r5
   3797c:	strd	r0, [sp, #48]	; 0x30
   37980:	mov	r0, sl
   37984:	mov	r1, fp
   37988:	bl	3f708 <acl_create_entry@plt+0x3a484>
   3798c:	movw	r0, #34559	; 0x86ff
   37990:	movt	r0, #915	; 0x393
   37994:	orrs	r1, r3, r2
   37998:	mov	r6, r3
   3799c:	mov	r1, #0
   379a0:	mov	r7, r2
   379a4:	moveq	r3, #0
   379a8:	movne	r3, #1
   379ac:	cmp	fp, r1
   379b0:	cmpeq	sl, r0
   379b4:	movhi	r3, #0
   379b8:	andls	r3, r3, #1
   379bc:	cmp	r3, #0
   379c0:	beq	37b24 <acl_create_entry@plt+0x328a0>
   379c4:	cmp	r5, #0
   379c8:	cmpeq	r4, #1
   379cc:	mov	sl, #0
   379d0:	bls	379f8 <acl_create_entry@plt+0x32774>
   379d4:	mov	r0, r4
   379d8:	mov	r1, r5
   379dc:	mov	r2, #10
   379e0:	mov	r3, #0
   379e4:	bl	3f708 <acl_create_entry@plt+0x3a484>
   379e8:	add	sl, sl, #1
   379ec:	cmp	r1, #0
   379f0:	cmpeq	r0, #1
   379f4:	bhi	379dc <acl_create_entry@plt+0x32758>
   379f8:	ldrd	r2, [sp, #120]	; 0x78
   379fc:	cmp	r3, #0
   37a00:	cmpeq	r2, #1
   37a04:	bls	37a58 <acl_create_entry@plt+0x327d4>
   37a08:	mov	r4, r2
   37a0c:	mov	r5, r3
   37a10:	mov	r0, r7
   37a14:	mov	r1, r6
   37a18:	mov	r2, #10
   37a1c:	mov	r3, #0
   37a20:	bl	3f708 <acl_create_entry@plt+0x3a484>
   37a24:	mov	r2, #10
   37a28:	mov	r3, #0
   37a2c:	sub	sl, sl, #1
   37a30:	mov	r7, r0
   37a34:	mov	r6, r1
   37a38:	mov	r0, r4
   37a3c:	mov	r1, r5
   37a40:	bl	3f708 <acl_create_entry@plt+0x3a484>
   37a44:	mov	r4, r0
   37a48:	mov	r5, r1
   37a4c:	cmp	r5, #0
   37a50:	cmpeq	r4, #1
   37a54:	bhi	37a10 <acl_create_entry@plt+0x3278c>
   37a58:	cmp	sl, #0
   37a5c:	ble	37b24 <acl_create_entry@plt+0x328a0>
   37a60:	ldr	ip, [sp, #40]	; 0x28
   37a64:	mov	r1, r9
   37a68:	ldr	r0, [sp, #44]	; 0x2c
   37a6c:	mov	fp, #0
   37a70:	ldr	r3, [pc, #392]	; 37c00 <acl_create_entry@plt+0x3297c>
   37a74:	cmp	ip, r0
   37a78:	ldr	ip, [sp, #72]	; 0x48
   37a7c:	add	r3, pc, r3
   37a80:	str	sl, [sp, #16]
   37a84:	ldrls	r3, [sp, #76]	; 0x4c
   37a88:	mov	sl, #0
   37a8c:	str	ip, [sp]
   37a90:	str	r7, [sp, #24]
   37a94:	str	r3, [sp, #4]
   37a98:	ldrd	r2, [sp, #48]	; 0x30
   37a9c:	str	r6, [sp, #28]
   37aa0:	ldr	r0, [sp, #40]	; 0x28
   37aa4:	strd	r2, [sp, #8]
   37aa8:	mov	r2, #1
   37aac:	ldr	ip, [r8, #-8]
   37ab0:	mvn	r3, #0
   37ab4:	str	ip, [sp, #32]
   37ab8:	bl	4e4c <__snprintf_chk@plt>
   37abc:	cmp	r0, r9
   37ac0:	movcs	r0, r9
   37ac4:	ldr	ip, [sp, #40]	; 0x28
   37ac8:	rsb	r9, r0, r9
   37acc:	mov	r2, #1
   37ad0:	add	ip, ip, r0
   37ad4:	str	ip, [sp, #40]	; 0x28
   37ad8:	ldr	ip, [sp, #56]	; 0x38
   37adc:	cmp	r8, ip
   37ae0:	beq	37b0c <acl_create_entry@plt+0x32888>
   37ae4:	orrs	r0, sl, fp
   37ae8:	beq	37b0c <acl_create_entry@plt+0x32888>
   37aec:	ldrd	r0, [sp, #120]	; 0x78
   37af0:	add	r8, r8, #16
   37af4:	cmp	fp, r1
   37af8:	cmpeq	sl, r0
   37afc:	movcs	r3, #0
   37b00:	andcc	r3, r2, #1
   37b04:	cmp	r3, #0
   37b08:	beq	37948 <acl_create_entry@plt+0x326c4>
   37b0c:	ldr	r7, [sp, #40]	; 0x28
   37b10:	mov	r3, #0
   37b14:	ldr	r0, [sp, #44]	; 0x2c
   37b18:	strb	r3, [r7]
   37b1c:	add	sp, sp, #84	; 0x54
   37b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37b24:	ldr	ip, [sp, #40]	; 0x28
   37b28:	mov	r2, #1
   37b2c:	ldr	r0, [sp, #44]	; 0x2c
   37b30:	mov	sl, r7
   37b34:	ldr	r3, [sp, #68]	; 0x44
   37b38:	mov	fp, r6
   37b3c:	cmp	ip, r0
   37b40:	ldr	ip, [sp, #64]	; 0x40
   37b44:	ldrd	r0, [sp, #48]	; 0x30
   37b48:	str	ip, [sp]
   37b4c:	ldr	ip, [sp, #60]	; 0x3c
   37b50:	strd	r0, [sp, #8]
   37b54:	mov	r1, r9
   37b58:	ldr	r0, [sp, #40]	; 0x28
   37b5c:	movls	r3, ip
   37b60:	str	r3, [sp, #4]
   37b64:	ldr	ip, [r8, #-8]
   37b68:	mvn	r3, #0
   37b6c:	str	ip, [sp, #16]
   37b70:	bl	4e4c <__snprintf_chk@plt>
   37b74:	b	37abc <acl_create_entry@plt+0x32838>
   37b78:	ldr	r1, [pc, #132]	; 37c04 <acl_create_entry@plt+0x32980>
   37b7c:	sub	r4, r6, #1
   37b80:	add	r1, pc, r1
   37b84:	mov	r2, r4
   37b88:	bl	4990 <strncpy@plt>
   37b8c:	ldr	ip, [sp, #44]	; 0x2c
   37b90:	mov	r3, #0
   37b94:	strb	r3, [ip, r4]
   37b98:	ldr	r0, [sp, #44]	; 0x2c
   37b9c:	add	sp, sp, #84	; 0x54
   37ba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ba4:	ldr	r0, [pc, #92]	; 37c08 <acl_create_entry@plt+0x32984>
   37ba8:	mov	r2, #296	; 0x128
   37bac:	ldr	r1, [pc, #88]	; 37c0c <acl_create_entry@plt+0x32988>
   37bb0:	ldr	r3, [pc, #88]	; 37c10 <acl_create_entry@plt+0x3298c>
   37bb4:	add	r0, pc, r0
   37bb8:	add	r1, pc, r1
   37bbc:	add	r3, pc, r3
   37bc0:	bl	33308 <acl_create_entry@plt+0x2e084>
   37bc4:	ldr	r0, [pc, #72]	; 37c14 <acl_create_entry@plt+0x32990>
   37bc8:	movw	r2, #297	; 0x129
   37bcc:	ldr	r1, [pc, #68]	; 37c18 <acl_create_entry@plt+0x32994>
   37bd0:	ldr	r3, [pc, #68]	; 37c1c <acl_create_entry@plt+0x32998>
   37bd4:	add	r0, pc, r0
   37bd8:	add	r1, pc, r1
   37bdc:	add	r3, pc, r3
   37be0:	bl	33308 <acl_create_entry@plt+0x2e084>
   37be4:	andeq	r7, r1, r8, lsr #3
   37be8:	andeq	sl, r0, r0, ror sp
   37bec:	andeq	r2, r3, ip, lsl #21
   37bf0:	andeq	r7, r1, ip, lsl #3
   37bf4:	andeq	r6, r1, ip, asr r5
   37bf8:	andeq	r7, r1, r8, asr r1
   37bfc:	andeq	sl, r0, r8, lsr #26
   37c00:	andeq	r6, r1, r4, lsl #8
   37c04:	andeq	r7, r1, ip, lsl r6
   37c08:	andeq	r6, r1, ip, lsl #27
   37c0c:	andeq	r6, r1, ip, lsl #27
   37c10:	andeq	r6, r1, r0, ror #26
   37c14:	andeq	r6, r1, r8, lsl #27
   37c18:	andeq	r6, r1, ip, ror #26
   37c1c:	andeq	r6, r1, r0, asr #26
   37c20:	cmp	r0, #0
   37c24:	push	{r3, lr}
   37c28:	beq	37ca4 <acl_create_entry@plt+0x32a20>
   37c2c:	ldrb	r3, [r0]
   37c30:	tst	r3, #128	; 0x80
   37c34:	bne	37c40 <acl_create_entry@plt+0x329bc>
   37c38:	mov	r0, #1
   37c3c:	pop	{r3, pc}
   37c40:	and	r2, r3, #224	; 0xe0
   37c44:	cmp	r2, #192	; 0xc0
   37c48:	beq	37c8c <acl_create_entry@plt+0x32a08>
   37c4c:	and	r2, r3, #240	; 0xf0
   37c50:	cmp	r2, #224	; 0xe0
   37c54:	beq	37c84 <acl_create_entry@plt+0x32a00>
   37c58:	and	r2, r3, #248	; 0xf8
   37c5c:	cmp	r2, #240	; 0xf0
   37c60:	beq	37c94 <acl_create_entry@plt+0x32a10>
   37c64:	and	r2, r3, #252	; 0xfc
   37c68:	cmp	r2, #248	; 0xf8
   37c6c:	beq	37c9c <acl_create_entry@plt+0x32a18>
   37c70:	and	r3, r3, #254	; 0xfe
   37c74:	cmp	r3, #252	; 0xfc
   37c78:	moveq	r0, #6
   37c7c:	movne	r0, #0
   37c80:	pop	{r3, pc}
   37c84:	mov	r0, #3
   37c88:	pop	{r3, pc}
   37c8c:	mov	r0, #2
   37c90:	pop	{r3, pc}
   37c94:	mov	r0, #4
   37c98:	pop	{r3, pc}
   37c9c:	mov	r0, #5
   37ca0:	pop	{r3, pc}
   37ca4:	ldr	r0, [pc, #24]	; 37cc4 <acl_create_entry@plt+0x32a40>
   37ca8:	mov	r2, #85	; 0x55
   37cac:	ldr	r1, [pc, #20]	; 37cc8 <acl_create_entry@plt+0x32a44>
   37cb0:	ldr	r3, [pc, #20]	; 37ccc <acl_create_entry@plt+0x32a48>
   37cb4:	add	r0, pc, r0
   37cb8:	add	r1, pc, r1
   37cbc:	add	r3, pc, r3
   37cc0:	bl	33308 <acl_create_entry@plt+0x2e084>
   37cc4:	andeq	r7, r1, r8, rrx
   37cc8:	andeq	r7, r1, r8, rrx
   37ccc:	andeq	r7, r1, ip, lsl r0
   37cd0:	push	{r4, lr}
   37cd4:	subs	r4, r0, #0
   37cd8:	beq	37d94 <acl_create_entry@plt+0x32b10>
   37cdc:	bl	37c20 <acl_create_entry@plt+0x3299c>
   37ce0:	sub	r3, r0, #1
   37ce4:	cmp	r3, #5
   37ce8:	addls	pc, pc, r3, lsl #2
   37cec:	b	37d08 <acl_create_entry@plt+0x32a84>
   37cf0:	b	37d5c <acl_create_entry@plt+0x32ad8>
   37cf4:	b	37d64 <acl_create_entry@plt+0x32ae0>
   37cf8:	b	37d70 <acl_create_entry@plt+0x32aec>
   37cfc:	b	37d7c <acl_create_entry@plt+0x32af8>
   37d00:	b	37d88 <acl_create_entry@plt+0x32b04>
   37d04:	b	37d10 <acl_create_entry@plt+0x32a8c>
   37d08:	mvn	r0, #21
   37d0c:	pop	{r4, pc}
   37d10:	ldrb	r1, [r4]
   37d14:	and	r1, r1, #1
   37d18:	ldrb	r2, [r4, #1]
   37d1c:	and	r3, r2, #192	; 0xc0
   37d20:	cmp	r3, #128	; 0x80
   37d24:	bne	37d08 <acl_create_entry@plt+0x32a84>
   37d28:	mov	r3, #1
   37d2c:	b	37d40 <acl_create_entry@plt+0x32abc>
   37d30:	ldrb	r2, [r4, r3]
   37d34:	and	ip, r2, #192	; 0xc0
   37d38:	cmp	ip, #128	; 0x80
   37d3c:	bne	37d08 <acl_create_entry@plt+0x32a84>
   37d40:	add	r3, r3, #1
   37d44:	and	r2, r2, #63	; 0x3f
   37d48:	cmp	r0, r3
   37d4c:	orr	r1, r2, r1, lsl #6
   37d50:	bgt	37d30 <acl_create_entry@plt+0x32aac>
   37d54:	mov	r0, r1
   37d58:	pop	{r4, pc}
   37d5c:	ldrb	r0, [r4]
   37d60:	pop	{r4, pc}
   37d64:	ldrb	r1, [r4]
   37d68:	and	r1, r1, #31
   37d6c:	b	37d18 <acl_create_entry@plt+0x32a94>
   37d70:	ldrb	r1, [r4]
   37d74:	and	r1, r1, #15
   37d78:	b	37d18 <acl_create_entry@plt+0x32a94>
   37d7c:	ldrb	r1, [r4]
   37d80:	and	r1, r1, #7
   37d84:	b	37d18 <acl_create_entry@plt+0x32a94>
   37d88:	ldrb	r1, [r4]
   37d8c:	and	r1, r1, #3
   37d90:	b	37d18 <acl_create_entry@plt+0x32a94>
   37d94:	ldr	r0, [pc, #24]	; 37db4 <acl_create_entry@plt+0x32b30>
   37d98:	mov	r2, #108	; 0x6c
   37d9c:	ldr	r1, [pc, #20]	; 37db8 <acl_create_entry@plt+0x32b34>
   37da0:	ldr	r3, [pc, #20]	; 37dbc <acl_create_entry@plt+0x32b38>
   37da4:	add	r0, pc, r0
   37da8:	add	r1, pc, r1
   37dac:	add	r3, pc, r3
   37db0:	bl	33308 <acl_create_entry@plt+0x2e084>
   37db4:	andeq	r6, r1, r8, ror pc
   37db8:	andeq	r6, r1, r8, ror pc
   37dbc:	andeq	r6, r1, r8, asr #30
   37dc0:	cmp	r0, #0
   37dc4:	push	{r3, lr}
   37dc8:	beq	37e08 <acl_create_entry@plt+0x32b84>
   37dcc:	ldrb	r3, [r0]
   37dd0:	cmp	r3, #0
   37dd4:	popeq	{r3, pc}
   37dd8:	tst	r3, #128	; 0x80
   37ddc:	bne	37e00 <acl_create_entry@plt+0x32b7c>
   37de0:	mov	r2, r0
   37de4:	b	37df0 <acl_create_entry@plt+0x32b6c>
   37de8:	tst	r3, #128	; 0x80
   37dec:	bne	37e00 <acl_create_entry@plt+0x32b7c>
   37df0:	ldrb	r3, [r2, #1]!
   37df4:	cmp	r3, #0
   37df8:	bne	37de8 <acl_create_entry@plt+0x32b64>
   37dfc:	pop	{r3, pc}
   37e00:	mov	r0, #0
   37e04:	pop	{r3, pc}
   37e08:	ldr	r0, [pc, #24]	; 37e28 <acl_create_entry@plt+0x32ba4>
   37e0c:	movw	r2, #257	; 0x101
   37e10:	ldr	r1, [pc, #20]	; 37e2c <acl_create_entry@plt+0x32ba8>
   37e14:	ldr	r3, [pc, #20]	; 37e30 <acl_create_entry@plt+0x32bac>
   37e18:	add	r0, pc, r0
   37e1c:	add	r1, pc, r1
   37e20:	add	r3, pc, r3
   37e24:	bl	33308 <acl_create_entry@plt+0x2e084>
   37e28:	andeq	r6, r1, r4, lsl #30
   37e2c:	andeq	r6, r1, r4, lsl #30
   37e30:	andeq	r6, r1, ip, ror #29
   37e34:	cmp	r1, #127	; 0x7f
   37e38:	mov	r3, r0
   37e3c:	bhi	37e54 <acl_create_entry@plt+0x32bd0>
   37e40:	cmp	r0, #0
   37e44:	beq	37f2c <acl_create_entry@plt+0x32ca8>
   37e48:	strb	r1, [r0]
   37e4c:	mov	r0, #1
   37e50:	bx	lr
   37e54:	cmp	r1, #2048	; 0x800
   37e58:	bcs	37e8c <acl_create_entry@plt+0x32c08>
   37e5c:	cmp	r0, #0
   37e60:	beq	37f3c <acl_create_entry@plt+0x32cb8>
   37e64:	lsr	r2, r1, #6
   37e68:	and	r1, r1, #63	; 0x3f
   37e6c:	mov	r0, #2
   37e70:	mvn	r2, r2, lsl #26
   37e74:	mvn	r1, r1, lsl #25
   37e78:	mvn	r2, r2, lsr #26
   37e7c:	mvn	r1, r1, lsr #25
   37e80:	strb	r2, [r3]
   37e84:	strb	r1, [r3, #1]
   37e88:	bx	lr
   37e8c:	cmp	r1, #65536	; 0x10000
   37e90:	bcc	37eec <acl_create_entry@plt+0x32c68>
   37e94:	cmp	r1, #2097152	; 0x200000
   37e98:	bcs	37f34 <acl_create_entry@plt+0x32cb0>
   37e9c:	cmp	r0, #0
   37ea0:	beq	37f4c <acl_create_entry@plt+0x32cc8>
   37ea4:	lsr	ip, r1, #18
   37ea8:	ubfx	r0, r1, #12, #6
   37eac:	ubfx	r2, r1, #6, #6
   37eb0:	and	r1, r1, #63	; 0x3f
   37eb4:	mvn	ip, ip, lsl #28
   37eb8:	mvn	r0, r0, lsl #25
   37ebc:	mvn	r2, r2, lsl #25
   37ec0:	mvn	r1, r1, lsl #25
   37ec4:	mvn	ip, ip, lsr #28
   37ec8:	mvn	r0, r0, lsr #25
   37ecc:	mvn	r2, r2, lsr #25
   37ed0:	strb	r0, [r3, #1]
   37ed4:	mvn	r1, r1, lsr #25
   37ed8:	strb	ip, [r3]
   37edc:	strb	r2, [r3, #2]
   37ee0:	mov	r0, #4
   37ee4:	strb	r1, [r3, #3]
   37ee8:	bx	lr
   37eec:	cmp	r0, #0
   37ef0:	beq	37f44 <acl_create_entry@plt+0x32cc0>
   37ef4:	lsr	ip, r1, #12
   37ef8:	ubfx	r2, r1, #6, #6
   37efc:	and	r1, r1, #63	; 0x3f
   37f00:	mov	r0, #3
   37f04:	mvn	ip, ip, lsl #27
   37f08:	mvn	r2, r2, lsl #25
   37f0c:	mvn	r1, r1, lsl #25
   37f10:	mvn	ip, ip, lsr #27
   37f14:	mvn	r2, r2, lsr #25
   37f18:	mvn	r1, r1, lsr #25
   37f1c:	strb	ip, [r3]
   37f20:	strb	r2, [r3, #1]
   37f24:	strb	r1, [r3, #2]
   37f28:	bx	lr
   37f2c:	mov	r0, #1
   37f30:	bx	lr
   37f34:	mov	r0, #0
   37f38:	bx	lr
   37f3c:	mov	r0, #2
   37f40:	bx	lr
   37f44:	mov	r0, #3
   37f48:	bx	lr
   37f4c:	mov	r0, #4
   37f50:	bx	lr
   37f54:	push	{r4, r5, r6, r7, r8, lr}
   37f58:	mov	r4, r0
   37f5c:	lsl	r0, r1, #2
   37f60:	mov	r7, r1
   37f64:	lsr	r0, r0, #1
   37f68:	add	r0, r0, #1
   37f6c:	bl	4f24 <malloc@plt>
   37f70:	subs	r6, r0, #0
   37f74:	beq	3801c <acl_create_entry@plt+0x32d98>
   37f78:	add	r7, r4, r7
   37f7c:	mov	r8, r6
   37f80:	b	37fb4 <acl_create_entry@plt+0x32d30>
   37f84:	cmp	r2, #1024	; 0x400
   37f88:	bcc	37fb0 <acl_create_entry@plt+0x32d2c>
   37f8c:	cmp	r5, r7
   37f90:	bcs	38014 <acl_create_entry@plt+0x32d90>
   37f94:	ldrb	r2, [r4, #3]
   37f98:	ldrb	r3, [r4, #2]
   37f9c:	orr	r3, r3, r2, lsl #8
   37fa0:	add	r2, r3, #9216	; 0x2400
   37fa4:	uxth	r2, r2
   37fa8:	cmp	r2, #1024	; 0x400
   37fac:	bcc	37ff4 <acl_create_entry@plt+0x32d70>
   37fb0:	mov	r4, r5
   37fb4:	cmp	r4, r7
   37fb8:	mov	r5, r4
   37fbc:	bcs	38014 <acl_create_entry@plt+0x32d90>
   37fc0:	ldrb	r1, [r4, #1]
   37fc4:	ldrb	r3, [r5], #2
   37fc8:	orr	r1, r3, r1, lsl #8
   37fcc:	add	r3, r1, #10240	; 0x2800
   37fd0:	add	r2, r1, #9216	; 0x2400
   37fd4:	uxth	r3, r3
   37fd8:	uxth	r2, r2
   37fdc:	cmp	r3, #2048	; 0x800
   37fe0:	bcc	37f84 <acl_create_entry@plt+0x32d00>
   37fe4:	mov	r0, r8
   37fe8:	bl	37e34 <acl_create_entry@plt+0x32bb0>
   37fec:	add	r8, r8, r0
   37ff0:	b	37fb0 <acl_create_entry@plt+0x32d2c>
   37ff4:	sub	r1, r1, #55296	; 0xd800
   37ff8:	mov	r0, r8
   37ffc:	add	r5, r4, #4
   38000:	add	r1, r3, r1, lsl #10
   38004:	add	r1, r1, #9216	; 0x2400
   38008:	bl	37e34 <acl_create_entry@plt+0x32bb0>
   3800c:	add	r8, r8, r0
   38010:	b	37fb0 <acl_create_entry@plt+0x32d2c>
   38014:	mov	r3, #0
   38018:	strb	r3, [r8]
   3801c:	mov	r0, r6
   38020:	pop	{r4, r5, r6, r7, r8, pc}
   38024:	push	{r3, r4, r5, lr}
   38028:	subs	r5, r0, #0
   3802c:	beq	3811c <acl_create_entry@plt+0x32e98>
   38030:	bl	37c20 <acl_create_entry@plt+0x3299c>
   38034:	subs	r4, r0, #0
   38038:	beq	380f0 <acl_create_entry@plt+0x32e6c>
   3803c:	cmp	r4, #1
   38040:	beq	380f8 <acl_create_entry@plt+0x32e74>
   38044:	cmp	r4, #0
   38048:	ble	3807c <acl_create_entry@plt+0x32df8>
   3804c:	ldrsb	r3, [r5]
   38050:	cmp	r3, #0
   38054:	bge	380f0 <acl_create_entry@plt+0x32e6c>
   38058:	sub	r1, r5, #1
   3805c:	mov	r3, r5
   38060:	add	r1, r1, r4
   38064:	b	38074 <acl_create_entry@plt+0x32df0>
   38068:	ldrsb	r2, [r3, #1]!
   3806c:	cmp	r2, #0
   38070:	bge	380f0 <acl_create_entry@plt+0x32e6c>
   38074:	cmp	r3, r1
   38078:	bne	38068 <acl_create_entry@plt+0x32de4>
   3807c:	mov	r0, r5
   38080:	bl	37cd0 <acl_create_entry@plt+0x32a4c>
   38084:	cmp	r0, #127	; 0x7f
   38088:	ble	380f0 <acl_create_entry@plt+0x32e6c>
   3808c:	cmp	r0, #2048	; 0x800
   38090:	movlt	r3, #2
   38094:	blt	380a4 <acl_create_entry@plt+0x32e20>
   38098:	cmp	r0, #65536	; 0x10000
   3809c:	movlt	r3, #3
   380a0:	bge	38100 <acl_create_entry@plt+0x32e7c>
   380a4:	cmp	r4, r3
   380a8:	bne	380f0 <acl_create_entry@plt+0x32e6c>
   380ac:	cmp	r0, #1114112	; 0x110000
   380b0:	bcs	380f0 <acl_create_entry@plt+0x32e6c>
   380b4:	bic	r3, r0, #2032	; 0x7f0
   380b8:	bic	r3, r3, #15
   380bc:	cmp	r3, #55296	; 0xd800
   380c0:	beq	380f0 <acl_create_entry@plt+0x32e6c>
   380c4:	sub	r3, r0, #64768	; 0xfd00
   380c8:	sub	r3, r3, #208	; 0xd0
   380cc:	cmp	r3, #31
   380d0:	bls	380f0 <acl_create_entry@plt+0x32e6c>
   380d4:	movw	r3, #65534	; 0xfffe
   380d8:	and	r3, r0, r3
   380dc:	movw	r2, #65534	; 0xfffe
   380e0:	cmp	r3, r2
   380e4:	movne	r0, r4
   380e8:	mvneq	r0, #21
   380ec:	pop	{r3, r4, r5, pc}
   380f0:	mvn	r0, #21
   380f4:	pop	{r3, r4, r5, pc}
   380f8:	mov	r0, r4
   380fc:	pop	{r3, r4, r5, pc}
   38100:	cmp	r0, #2097152	; 0x200000
   38104:	movlt	r3, #4
   38108:	blt	380a4 <acl_create_entry@plt+0x32e20>
   3810c:	cmn	r0, #-67108863	; 0xfc000001
   38110:	movgt	r3, #6
   38114:	movle	r3, #5
   38118:	b	380a4 <acl_create_entry@plt+0x32e20>
   3811c:	ldr	r0, [pc, #24]	; 3813c <acl_create_entry@plt+0x32eb8>
   38120:	movw	r2, #375	; 0x177
   38124:	ldr	r1, [pc, #20]	; 38140 <acl_create_entry@plt+0x32ebc>
   38128:	ldr	r3, [pc, #20]	; 38144 <acl_create_entry@plt+0x32ec0>
   3812c:	add	r0, pc, r0
   38130:	add	r1, pc, r1
   38134:	add	r3, pc, r3
   38138:	bl	33308 <acl_create_entry@plt+0x2e084>
   3813c:	strdeq	r6, [r1], -r0
   38140:	strdeq	r6, [r1], -r0
   38144:	andeq	r6, r1, r4, lsl ip
   38148:	push	{r3, r4, r5, lr}
   3814c:	subs	r5, r0, #0
   38150:	beq	38194 <acl_create_entry@plt+0x32f10>
   38154:	ldrb	r3, [r5]
   38158:	cmp	r3, #0
   3815c:	movne	r4, r5
   38160:	bne	38174 <acl_create_entry@plt+0x32ef0>
   38164:	b	3818c <acl_create_entry@plt+0x32f08>
   38168:	ldrb	r3, [r4, r0]!
   3816c:	cmp	r3, #0
   38170:	beq	3818c <acl_create_entry@plt+0x32f08>
   38174:	mov	r0, r4
   38178:	bl	38024 <acl_create_entry@plt+0x32da0>
   3817c:	cmp	r0, #0
   38180:	bge	38168 <acl_create_entry@plt+0x32ee4>
   38184:	mov	r0, #0
   38188:	pop	{r3, r4, r5, pc}
   3818c:	mov	r0, r5
   38190:	pop	{r3, r4, r5, pc}
   38194:	ldr	r0, [pc, #24]	; 381b4 <acl_create_entry@plt+0x32f30>
   38198:	mov	r2, #173	; 0xad
   3819c:	ldr	r1, [pc, #20]	; 381b8 <acl_create_entry@plt+0x32f34>
   381a0:	ldr	r3, [pc, #20]	; 381bc <acl_create_entry@plt+0x32f38>
   381a4:	add	r0, pc, r0
   381a8:	add	r1, pc, r1
   381ac:	add	r3, pc, r3
   381b0:	bl	33308 <acl_create_entry@plt+0x2e084>
   381b4:	andeq	r6, r1, r8, ror fp
   381b8:	andeq	r6, r1, r8, ror fp
   381bc:	andeq	r6, r1, ip, lsl #23
   381c0:	push	{r3, r4, r5, r6, r7, lr}
   381c4:	subs	r4, r0, #0
   381c8:	beq	3824c <acl_create_entry@plt+0x32fc8>
   381cc:	bl	4ce4 <strlen@plt>
   381d0:	lsl	r0, r0, #2
   381d4:	add	r0, r0, #1
   381d8:	bl	4f24 <malloc@plt>
   381dc:	subs	r7, r0, #0
   381e0:	beq	38234 <acl_create_entry@plt+0x32fb0>
   381e4:	ldr	r6, [pc, #128]	; 3826c <acl_create_entry@plt+0x32fe8>
   381e8:	mov	r5, r7
   381ec:	add	r6, pc, r6
   381f0:	ldrb	r3, [r4]
   381f4:	cmp	r3, #0
   381f8:	beq	38230 <acl_create_entry@plt+0x32fac>
   381fc:	mov	r0, r4
   38200:	bl	38024 <acl_create_entry@plt+0x32da0>
   38204:	subs	r3, r0, #0
   38208:	ble	3823c <acl_create_entry@plt+0x32fb8>
   3820c:	mov	r0, r5
   38210:	mov	r1, r4
   38214:	mov	r2, r3
   38218:	add	r4, r4, r3
   3821c:	bl	4cd8 <mempcpy@plt>
   38220:	ldrb	r3, [r4]
   38224:	cmp	r3, #0
   38228:	mov	r5, r0
   3822c:	bne	381fc <acl_create_entry@plt+0x32f78>
   38230:	strb	r3, [r5]
   38234:	mov	r0, r7
   38238:	pop	{r3, r4, r5, r6, r7, pc}
   3823c:	ldr	r0, [r6]
   38240:	add	r4, r4, #1
   38244:	str	r0, [r5], #3
   38248:	b	381f0 <acl_create_entry@plt+0x32f6c>
   3824c:	ldr	r0, [pc, #28]	; 38270 <acl_create_entry@plt+0x32fec>
   38250:	mov	r2, #191	; 0xbf
   38254:	ldr	r1, [pc, #24]	; 38274 <acl_create_entry@plt+0x32ff0>
   38258:	ldr	r3, [pc, #24]	; 38278 <acl_create_entry@plt+0x32ff4>
   3825c:	add	r0, pc, r0
   38260:	add	r1, pc, r1
   38264:	add	r3, pc, r3
   38268:	bl	33308 <acl_create_entry@plt+0x2e084>
   3826c:	andeq	r6, r1, r8, asr #22
   38270:	andeq	r6, r1, r0, asr #21
   38274:	andeq	r6, r1, r0, asr #21
   38278:	andeq	r6, r1, r0, lsl #22
   3827c:	sub	r3, r0, #7
   38280:	cmp	r3, #85	; 0x55
   38284:	addls	pc, pc, r3, lsl #2
   38288:	b	384d4 <acl_create_entry@plt+0x33250>
   3828c:	b	383fc <acl_create_entry@plt+0x33178>
   38290:	b	38414 <acl_create_entry@plt+0x33190>
   38294:	b	3842c <acl_create_entry@plt+0x331a8>
   38298:	b	38444 <acl_create_entry@plt+0x331c0>
   3829c:	b	3845c <acl_create_entry@plt+0x331d8>
   382a0:	b	38474 <acl_create_entry@plt+0x331f0>
   382a4:	b	3848c <acl_create_entry@plt+0x33208>
   382a8:	b	384d4 <acl_create_entry@plt+0x33250>
   382ac:	b	384d4 <acl_create_entry@plt+0x33250>
   382b0:	b	384d4 <acl_create_entry@plt+0x33250>
   382b4:	b	384d4 <acl_create_entry@plt+0x33250>
   382b8:	b	384d4 <acl_create_entry@plt+0x33250>
   382bc:	b	384d4 <acl_create_entry@plt+0x33250>
   382c0:	b	384d4 <acl_create_entry@plt+0x33250>
   382c4:	b	384d4 <acl_create_entry@plt+0x33250>
   382c8:	b	384d4 <acl_create_entry@plt+0x33250>
   382cc:	b	384d4 <acl_create_entry@plt+0x33250>
   382d0:	b	384d4 <acl_create_entry@plt+0x33250>
   382d4:	b	384d4 <acl_create_entry@plt+0x33250>
   382d8:	b	384d4 <acl_create_entry@plt+0x33250>
   382dc:	b	384d4 <acl_create_entry@plt+0x33250>
   382e0:	b	384d4 <acl_create_entry@plt+0x33250>
   382e4:	b	384d4 <acl_create_entry@plt+0x33250>
   382e8:	b	384d4 <acl_create_entry@plt+0x33250>
   382ec:	b	384d4 <acl_create_entry@plt+0x33250>
   382f0:	b	384d4 <acl_create_entry@plt+0x33250>
   382f4:	b	384d4 <acl_create_entry@plt+0x33250>
   382f8:	b	384a4 <acl_create_entry@plt+0x33220>
   382fc:	b	384d4 <acl_create_entry@plt+0x33250>
   38300:	b	384d4 <acl_create_entry@plt+0x33250>
   38304:	b	384d4 <acl_create_entry@plt+0x33250>
   38308:	b	384d4 <acl_create_entry@plt+0x33250>
   3830c:	b	384bc <acl_create_entry@plt+0x33238>
   38310:	b	384d4 <acl_create_entry@plt+0x33250>
   38314:	b	384d4 <acl_create_entry@plt+0x33250>
   38318:	b	384d4 <acl_create_entry@plt+0x33250>
   3831c:	b	384d4 <acl_create_entry@plt+0x33250>
   38320:	b	384d4 <acl_create_entry@plt+0x33250>
   38324:	b	384d4 <acl_create_entry@plt+0x33250>
   38328:	b	384d4 <acl_create_entry@plt+0x33250>
   3832c:	b	384d4 <acl_create_entry@plt+0x33250>
   38330:	b	384d4 <acl_create_entry@plt+0x33250>
   38334:	b	384d4 <acl_create_entry@plt+0x33250>
   38338:	b	384d4 <acl_create_entry@plt+0x33250>
   3833c:	b	384d4 <acl_create_entry@plt+0x33250>
   38340:	b	384d4 <acl_create_entry@plt+0x33250>
   38344:	b	384d4 <acl_create_entry@plt+0x33250>
   38348:	b	384d4 <acl_create_entry@plt+0x33250>
   3834c:	b	384d4 <acl_create_entry@plt+0x33250>
   38350:	b	384d4 <acl_create_entry@plt+0x33250>
   38354:	b	384d4 <acl_create_entry@plt+0x33250>
   38358:	b	384d4 <acl_create_entry@plt+0x33250>
   3835c:	b	384d4 <acl_create_entry@plt+0x33250>
   38360:	b	384d4 <acl_create_entry@plt+0x33250>
   38364:	b	384d4 <acl_create_entry@plt+0x33250>
   38368:	b	384d4 <acl_create_entry@plt+0x33250>
   3836c:	b	384d4 <acl_create_entry@plt+0x33250>
   38370:	b	384d4 <acl_create_entry@plt+0x33250>
   38374:	b	384d4 <acl_create_entry@plt+0x33250>
   38378:	b	384d4 <acl_create_entry@plt+0x33250>
   3837c:	b	384d4 <acl_create_entry@plt+0x33250>
   38380:	b	384d4 <acl_create_entry@plt+0x33250>
   38384:	b	384d4 <acl_create_entry@plt+0x33250>
   38388:	b	384d4 <acl_create_entry@plt+0x33250>
   3838c:	b	384d4 <acl_create_entry@plt+0x33250>
   38390:	b	384d4 <acl_create_entry@plt+0x33250>
   38394:	b	384d4 <acl_create_entry@plt+0x33250>
   38398:	b	384d4 <acl_create_entry@plt+0x33250>
   3839c:	b	384d4 <acl_create_entry@plt+0x33250>
   383a0:	b	384d4 <acl_create_entry@plt+0x33250>
   383a4:	b	384d4 <acl_create_entry@plt+0x33250>
   383a8:	b	384d4 <acl_create_entry@plt+0x33250>
   383ac:	b	384d4 <acl_create_entry@plt+0x33250>
   383b0:	b	384d4 <acl_create_entry@plt+0x33250>
   383b4:	b	384d4 <acl_create_entry@plt+0x33250>
   383b8:	b	384d4 <acl_create_entry@plt+0x33250>
   383bc:	b	384d4 <acl_create_entry@plt+0x33250>
   383c0:	b	384d4 <acl_create_entry@plt+0x33250>
   383c4:	b	384d4 <acl_create_entry@plt+0x33250>
   383c8:	b	384d4 <acl_create_entry@plt+0x33250>
   383cc:	b	384d4 <acl_create_entry@plt+0x33250>
   383d0:	b	384d4 <acl_create_entry@plt+0x33250>
   383d4:	b	384d4 <acl_create_entry@plt+0x33250>
   383d8:	b	384d4 <acl_create_entry@plt+0x33250>
   383dc:	b	384d4 <acl_create_entry@plt+0x33250>
   383e0:	b	383e4 <acl_create_entry@plt+0x33160>
   383e4:	mov	r3, r1
   383e8:	mov	r2, #92	; 0x5c
   383ec:	strb	r2, [r3], #2
   383f0:	strb	r2, [r1, #1]
   383f4:	rsb	r0, r1, r3
   383f8:	bx	lr
   383fc:	mov	r3, r1
   38400:	mov	r0, #92	; 0x5c
   38404:	mov	r2, #97	; 0x61
   38408:	strb	r0, [r3], #2
   3840c:	strb	r2, [r1, #1]
   38410:	b	383f4 <acl_create_entry@plt+0x33170>
   38414:	mov	r3, r1
   38418:	mov	r0, #92	; 0x5c
   3841c:	mov	r2, #98	; 0x62
   38420:	strb	r0, [r3], #2
   38424:	strb	r2, [r1, #1]
   38428:	b	383f4 <acl_create_entry@plt+0x33170>
   3842c:	mov	r3, r1
   38430:	mov	r0, #92	; 0x5c
   38434:	mov	r2, #116	; 0x74
   38438:	strb	r0, [r3], #2
   3843c:	strb	r2, [r1, #1]
   38440:	b	383f4 <acl_create_entry@plt+0x33170>
   38444:	mov	r3, r1
   38448:	mov	r0, #92	; 0x5c
   3844c:	mov	r2, #110	; 0x6e
   38450:	strb	r0, [r3], #2
   38454:	strb	r2, [r1, #1]
   38458:	b	383f4 <acl_create_entry@plt+0x33170>
   3845c:	mov	r3, r1
   38460:	mov	r0, #92	; 0x5c
   38464:	mov	r2, #118	; 0x76
   38468:	strb	r0, [r3], #2
   3846c:	strb	r2, [r1, #1]
   38470:	b	383f4 <acl_create_entry@plt+0x33170>
   38474:	mov	r3, r1
   38478:	mov	r0, #92	; 0x5c
   3847c:	mov	r2, #102	; 0x66
   38480:	strb	r0, [r3], #2
   38484:	strb	r2, [r1, #1]
   38488:	b	383f4 <acl_create_entry@plt+0x33170>
   3848c:	mov	r3, r1
   38490:	mov	r0, #92	; 0x5c
   38494:	mov	r2, #114	; 0x72
   38498:	strb	r0, [r3], #2
   3849c:	strb	r2, [r1, #1]
   384a0:	b	383f4 <acl_create_entry@plt+0x33170>
   384a4:	mov	r3, r1
   384a8:	mov	r0, #92	; 0x5c
   384ac:	mov	r2, #34	; 0x22
   384b0:	strb	r0, [r3], #2
   384b4:	strb	r2, [r1, #1]
   384b8:	b	383f4 <acl_create_entry@plt+0x33170>
   384bc:	mov	r3, r1
   384c0:	mov	r0, #92	; 0x5c
   384c4:	mov	r2, #39	; 0x27
   384c8:	strb	r0, [r3], #2
   384cc:	strb	r2, [r1, #1]
   384d0:	b	383f4 <acl_create_entry@plt+0x33170>
   384d4:	sub	r3, r0, #32
   384d8:	cmp	r3, #94	; 0x5e
   384dc:	strbls	r0, [r1]
   384e0:	addls	r3, r1, #1
   384e4:	bls	383f4 <acl_create_entry@plt+0x33170>
   384e8:	lsr	r2, r0, #6
   384ec:	ubfx	r3, r0, #3, #3
   384f0:	and	r0, r0, #7
   384f4:	add	r3, r3, #48	; 0x30
   384f8:	add	r2, r2, #48	; 0x30
   384fc:	strb	r3, [r1, #2]
   38500:	add	r0, r0, #48	; 0x30
   38504:	mov	r3, #92	; 0x5c
   38508:	strb	r2, [r1, #1]
   3850c:	strb	r3, [r1]
   38510:	add	r3, r1, #4
   38514:	strb	r0, [r1, #3]
   38518:	b	383f4 <acl_create_entry@plt+0x33170>
   3851c:	push	{r3, r4, r5, r6, r7, lr}
   38520:	mov	r7, r1
   38524:	ldrb	r3, [r0]
   38528:	cmp	r3, #0
   3852c:	beq	385a0 <acl_create_entry@plt+0x3331c>
   38530:	mov	r4, #0
   38534:	mov	r5, r0
   38538:	mov	r6, r4
   3853c:	b	3856c <acl_create_entry@plt+0x332e8>
   38540:	cmp	r3, #92	; 0x5c
   38544:	mov	r1, r3
   38548:	mov	r0, r7
   3854c:	beq	38590 <acl_create_entry@plt+0x3330c>
   38550:	bl	49e4 <strchr@plt>
   38554:	cmp	r0, #0
   38558:	bne	38598 <acl_create_entry@plt+0x33314>
   3855c:	ldrb	r3, [r5, #1]!
   38560:	add	r4, r4, #1
   38564:	cmp	r3, #0
   38568:	beq	38588 <acl_create_entry@plt+0x33304>
   3856c:	cmp	r6, #0
   38570:	beq	38540 <acl_create_entry@plt+0x332bc>
   38574:	ldrb	r3, [r5, #1]!
   38578:	mov	r6, #0
   3857c:	add	r4, r4, #1
   38580:	cmp	r3, #0
   38584:	bne	3856c <acl_create_entry@plt+0x332e8>
   38588:	rsb	r0, r6, r4
   3858c:	pop	{r3, r4, r5, r6, r7, pc}
   38590:	mov	r6, #1
   38594:	b	3855c <acl_create_entry@plt+0x332d8>
   38598:	mov	r0, r4
   3859c:	pop	{r3, r4, r5, r6, r7, pc}
   385a0:	mov	r0, r3
   385a4:	pop	{r3, r4, r5, r6, r7, pc}
   385a8:	ldr	r3, [pc, #164]	; 38654 <acl_create_entry@plt+0x333d0>
   385ac:	mov	r1, #0
   385b0:	ldr	r2, [pc, #160]	; 38658 <acl_create_entry@plt+0x333d4>
   385b4:	add	r3, pc, r3
   385b8:	ldr	r0, [pc, #156]	; 3865c <acl_create_entry@plt+0x333d8>
   385bc:	push	{r4, lr}
   385c0:	sub	sp, sp, #96	; 0x60
   385c4:	ldr	r4, [r3, r2]
   385c8:	add	r0, pc, r0
   385cc:	ldr	r3, [r4]
   385d0:	str	r3, [sp, #92]	; 0x5c
   385d4:	bl	4bc4 <access@plt>
   385d8:	cmp	r0, #0
   385dc:	blt	38624 <acl_create_entry@plt+0x333a0>
   385e0:	ldr	r0, [pc, #120]	; 38660 <acl_create_entry@plt+0x333dc>
   385e4:	mov	r1, sp
   385e8:	add	r0, pc, r0
   385ec:	bl	487c <statfs64@plt>
   385f0:	cmp	r0, #0
   385f4:	blt	38624 <acl_create_entry@plt+0x333a0>
   385f8:	ldr	r0, [sp]
   385fc:	movw	r2, #22774	; 0x58f6
   38600:	movw	r3, #6548	; 0x1994
   38604:	movt	r2, #34180	; 0x8584
   38608:	movt	r3, #258	; 0x102
   3860c:	cmp	r0, r3
   38610:	cmpne	r0, r2
   38614:	movne	r0, #0
   38618:	moveq	r0, #1
   3861c:	mov	ip, r0
   38620:	b	3862c <acl_create_entry@plt+0x333a8>
   38624:	mov	r0, #0
   38628:	mov	ip, r0
   3862c:	ldr	r1, [sp, #92]	; 0x5c
   38630:	ldr	r3, [pc, #44]	; 38664 <acl_create_entry@plt+0x333e0>
   38634:	ldr	r2, [r4]
   38638:	add	r3, pc, r3
   3863c:	cmp	r1, r2
   38640:	str	ip, [r3]
   38644:	bne	38650 <acl_create_entry@plt+0x333cc>
   38648:	add	sp, sp, #96	; 0x60
   3864c:	pop	{r4, pc}
   38650:	bl	4f6c <__stack_chk_fail@plt>
   38654:	andeq	r2, r3, ip, asr #12
   38658:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3865c:	andeq	r6, r1, r4, ror r8
   38660:	andeq	r9, r1, r8, ror #5
   38664:	andeq	r2, r3, r0, lsr sl
   38668:	cmp	r0, #0
   3866c:	cmpne	r1, #0
   38670:	push	{r3, lr}
   38674:	bne	3868c <acl_create_entry@plt+0x33408>
   38678:	cmp	r0, #0
   3867c:	cmpeq	r1, #0
   38680:	movne	r0, #0
   38684:	moveq	r0, #1
   38688:	pop	{r3, pc}
   3868c:	bl	520c <strcmp@plt>
   38690:	rsbs	r0, r0, #1
   38694:	movcc	r0, #0
   38698:	pop	{r3, pc}
   3869c:	push	{r4, r5, r6, lr}
   386a0:	subs	r6, r0, #0
   386a4:	mov	r4, r1
   386a8:	beq	38708 <acl_create_entry@plt+0x33484>
   386ac:	cmp	r1, #0
   386b0:	beq	38728 <acl_create_entry@plt+0x334a4>
   386b4:	bl	4ce4 <strlen@plt>
   386b8:	mov	r5, r0
   386bc:	mov	r0, r4
   386c0:	bl	4ce4 <strlen@plt>
   386c4:	subs	r2, r0, #0
   386c8:	beq	386f8 <acl_create_entry@plt+0x33474>
   386cc:	cmp	r5, r2
   386d0:	bcc	38700 <acl_create_entry@plt+0x3347c>
   386d4:	rsb	r5, r2, r5
   386d8:	mov	r1, r4
   386dc:	add	r6, r6, r5
   386e0:	mov	r0, r6
   386e4:	bl	48b8 <memcmp@plt>
   386e8:	cmp	r0, #0
   386ec:	moveq	r0, r6
   386f0:	movne	r0, #0
   386f4:	pop	{r4, r5, r6, pc}
   386f8:	add	r0, r6, r5
   386fc:	pop	{r4, r5, r6, pc}
   38700:	mov	r0, #0
   38704:	pop	{r4, r5, r6, pc}
   38708:	ldr	r0, [pc, #56]	; 38748 <acl_create_entry@plt+0x334c4>
   3870c:	mov	r2, #137	; 0x89
   38710:	ldr	r1, [pc, #52]	; 3874c <acl_create_entry@plt+0x334c8>
   38714:	ldr	r3, [pc, #52]	; 38750 <acl_create_entry@plt+0x334cc>
   38718:	add	r0, pc, r0
   3871c:	add	r1, pc, r1
   38720:	add	r3, pc, r3
   38724:	bl	33308 <acl_create_entry@plt+0x2e084>
   38728:	ldr	r0, [pc, #36]	; 38754 <acl_create_entry@plt+0x334d0>
   3872c:	mov	r2, #138	; 0x8a
   38730:	ldr	r1, [pc, #32]	; 38758 <acl_create_entry@plt+0x334d4>
   38734:	ldr	r3, [pc, #32]	; 3875c <acl_create_entry@plt+0x334d8>
   38738:	add	r0, pc, r0
   3873c:	add	r1, pc, r1
   38740:	add	r3, pc, r3
   38744:	bl	33308 <acl_create_entry@plt+0x2e084>
   38748:	andeq	r4, r1, r8, asr #23
   3874c:	andeq	r6, r1, ip, lsl #14
   38750:			; <UNDEFINED> instruction: 0x00017cb8
   38754:	andeq	r6, r1, r0, lsr #14
   38758:	andeq	r6, r1, ip, ror #13
   3875c:	muleq	r1, r8, ip
   38760:	push	{r4, lr}
   38764:	subs	r4, r0, #0
   38768:	beq	388d0 <acl_create_entry@plt+0x3364c>
   3876c:	ldrb	r3, [r4]
   38770:	cmp	r3, #46	; 0x2e
   38774:	beq	387d4 <acl_create_entry@plt+0x33550>
   38778:	ldr	r1, [pc, #368]	; 388f0 <acl_create_entry@plt+0x3366c>
   3877c:	add	r1, pc, r1
   38780:	bl	520c <strcmp@plt>
   38784:	cmp	r0, #0
   38788:	beq	387d4 <acl_create_entry@plt+0x33550>
   3878c:	ldr	r1, [pc, #352]	; 388f4 <acl_create_entry@plt+0x33670>
   38790:	mov	r0, r4
   38794:	add	r1, pc, r1
   38798:	bl	520c <strcmp@plt>
   3879c:	cmp	r0, #0
   387a0:	beq	387d4 <acl_create_entry@plt+0x33550>
   387a4:	ldr	r1, [pc, #332]	; 388f8 <acl_create_entry@plt+0x33674>
   387a8:	mov	r0, r4
   387ac:	add	r1, pc, r1
   387b0:	bl	520c <strcmp@plt>
   387b4:	cmp	r0, #0
   387b8:	beq	387d4 <acl_create_entry@plt+0x33550>
   387bc:	ldr	r1, [pc, #312]	; 388fc <acl_create_entry@plt+0x33678>
   387c0:	mov	r0, r4
   387c4:	add	r1, pc, r1
   387c8:	bl	3869c <acl_create_entry@plt+0x33418>
   387cc:	cmp	r0, #0
   387d0:	beq	387dc <acl_create_entry@plt+0x33558>
   387d4:	mov	r0, #1
   387d8:	pop	{r4, pc}
   387dc:	ldr	r1, [pc, #284]	; 38900 <acl_create_entry@plt+0x3367c>
   387e0:	mov	r0, r4
   387e4:	add	r1, pc, r1
   387e8:	bl	3869c <acl_create_entry@plt+0x33418>
   387ec:	cmp	r0, #0
   387f0:	bne	387d4 <acl_create_entry@plt+0x33550>
   387f4:	ldr	r1, [pc, #264]	; 38904 <acl_create_entry@plt+0x33680>
   387f8:	mov	r0, r4
   387fc:	add	r1, pc, r1
   38800:	bl	3869c <acl_create_entry@plt+0x33418>
   38804:	cmp	r0, #0
   38808:	bne	387d4 <acl_create_entry@plt+0x33550>
   3880c:	ldr	r1, [pc, #244]	; 38908 <acl_create_entry@plt+0x33684>
   38810:	mov	r0, r4
   38814:	add	r1, pc, r1
   38818:	bl	3869c <acl_create_entry@plt+0x33418>
   3881c:	cmp	r0, #0
   38820:	bne	387d4 <acl_create_entry@plt+0x33550>
   38824:	ldr	r1, [pc, #224]	; 3890c <acl_create_entry@plt+0x33688>
   38828:	mov	r0, r4
   3882c:	add	r1, pc, r1
   38830:	bl	3869c <acl_create_entry@plt+0x33418>
   38834:	cmp	r0, #0
   38838:	bne	387d4 <acl_create_entry@plt+0x33550>
   3883c:	ldr	r1, [pc, #204]	; 38910 <acl_create_entry@plt+0x3368c>
   38840:	mov	r0, r4
   38844:	add	r1, pc, r1
   38848:	bl	3869c <acl_create_entry@plt+0x33418>
   3884c:	cmp	r0, #0
   38850:	bne	387d4 <acl_create_entry@plt+0x33550>
   38854:	ldr	r1, [pc, #184]	; 38914 <acl_create_entry@plt+0x33690>
   38858:	mov	r0, r4
   3885c:	add	r1, pc, r1
   38860:	bl	3869c <acl_create_entry@plt+0x33418>
   38864:	cmp	r0, #0
   38868:	bne	387d4 <acl_create_entry@plt+0x33550>
   3886c:	ldr	r1, [pc, #164]	; 38918 <acl_create_entry@plt+0x33694>
   38870:	mov	r0, r4
   38874:	add	r1, pc, r1
   38878:	bl	3869c <acl_create_entry@plt+0x33418>
   3887c:	cmp	r0, #0
   38880:	bne	387d4 <acl_create_entry@plt+0x33550>
   38884:	ldr	r1, [pc, #144]	; 3891c <acl_create_entry@plt+0x33698>
   38888:	mov	r0, r4
   3888c:	add	r1, pc, r1
   38890:	bl	3869c <acl_create_entry@plt+0x33418>
   38894:	cmp	r0, #0
   38898:	bne	387d4 <acl_create_entry@plt+0x33550>
   3889c:	ldr	r1, [pc, #124]	; 38920 <acl_create_entry@plt+0x3369c>
   388a0:	mov	r0, r4
   388a4:	add	r1, pc, r1
   388a8:	bl	3869c <acl_create_entry@plt+0x33418>
   388ac:	cmp	r0, #0
   388b0:	bne	387d4 <acl_create_entry@plt+0x33550>
   388b4:	ldr	r1, [pc, #104]	; 38924 <acl_create_entry@plt+0x336a0>
   388b8:	mov	r0, r4
   388bc:	add	r1, pc, r1
   388c0:	bl	3869c <acl_create_entry@plt+0x33418>
   388c4:	adds	r0, r0, #0
   388c8:	movne	r0, #1
   388cc:	pop	{r4, pc}
   388d0:	ldr	r0, [pc, #80]	; 38928 <acl_create_entry@plt+0x336a4>
   388d4:	movw	r2, #1779	; 0x6f3
   388d8:	ldr	r1, [pc, #76]	; 3892c <acl_create_entry@plt+0x336a8>
   388dc:	ldr	r3, [pc, #76]	; 38930 <acl_create_entry@plt+0x336ac>
   388e0:	add	r0, pc, r0
   388e4:	add	r1, pc, r1
   388e8:	add	r3, pc, r3
   388ec:	bl	33308 <acl_create_entry@plt+0x2e084>
   388f0:	andeq	r6, r1, r4, ror #13
   388f4:	ldrdeq	r6, [r1], -r8
   388f8:	andeq	r6, r1, ip, asr #13
   388fc:	andeq	r6, r1, r4, asr #13
   38900:	andeq	r6, r1, ip, lsr #13
   38904:	andeq	r6, r1, r0, lsr #13
   38908:	muleq	r1, r4, r6
   3890c:	andeq	r6, r1, r8, lsl #13
   38910:	andeq	r6, r1, ip, ror r6
   38914:	andeq	r6, r1, r0, ror r6
   38918:	andeq	r6, r1, r4, ror #12
   3891c:	andeq	r6, r1, r8, asr r6
   38920:	andeq	r6, r1, r0, asr r6
   38924:	andeq	r6, r1, r8, asr #12
   38928:	andeq	pc, r0, ip, ror r7	; <UNPREDICTABLE>
   3892c:	andeq	r6, r1, r4, asr #10
   38930:	andeq	r7, r1, r0, lsr #21
   38934:	cmp	r0, #0
   38938:	push	{r3, lr}
   3893c:	blt	3896c <acl_create_entry@plt+0x336e8>
   38940:	bl	4e88 <close@plt>
   38944:	cmp	r0, #0
   38948:	blt	38954 <acl_create_entry@plt+0x336d0>
   3894c:	mov	r0, #0
   38950:	pop	{r3, pc}
   38954:	bl	5248 <__errno_location@plt>
   38958:	ldr	r0, [r0]
   3895c:	cmp	r0, #4
   38960:	beq	3894c <acl_create_entry@plt+0x336c8>
   38964:	rsb	r0, r0, #0
   38968:	pop	{r3, pc}
   3896c:	ldr	r0, [pc, #24]	; 3898c <acl_create_entry@plt+0x33708>
   38970:	mov	r2, #253	; 0xfd
   38974:	ldr	r1, [pc, #20]	; 38990 <acl_create_entry@plt+0x3370c>
   38978:	ldr	r3, [pc, #20]	; 38994 <acl_create_entry@plt+0x33710>
   3897c:	add	r0, pc, r0
   38980:	add	r1, pc, r1
   38984:	add	r3, pc, r3
   38988:	bl	33308 <acl_create_entry@plt+0x2e084>
   3898c:	andeq	r3, r1, r4, lsr #14
   38990:	andeq	r6, r1, r8, lsr #9
   38994:	andeq	r7, r1, r8, ror sl
   38998:	push	{r3, r4, r5, lr}
   3899c:	subs	r5, r0, #0
   389a0:	blt	389c4 <acl_create_entry@plt+0x33740>
   389a4:	bl	5248 <__errno_location@plt>
   389a8:	mov	r4, r0
   389ac:	mov	r0, r5
   389b0:	ldr	r5, [r4]
   389b4:	bl	38934 <acl_create_entry@plt+0x336b0>
   389b8:	cmn	r0, #9
   389bc:	strne	r5, [r4]
   389c0:	beq	389cc <acl_create_entry@plt+0x33748>
   389c4:	mvn	r0, #0
   389c8:	pop	{r3, r4, r5, pc}
   389cc:	ldr	r0, [pc, #32]	; 389f4 <acl_create_entry@plt+0x33770>
   389d0:	movw	r2, #291	; 0x123
   389d4:	ldr	r1, [pc, #28]	; 389f8 <acl_create_entry@plt+0x33774>
   389d8:	ldr	r3, [pc, #28]	; 389fc <acl_create_entry@plt+0x33778>
   389dc:	add	r0, pc, r0
   389e0:	add	r1, pc, r1
   389e4:	add	r3, pc, r3
   389e8:	bl	33308 <acl_create_entry@plt+0x2e084>
   389ec:	str	r5, [r4]
   389f0:	bl	51d0 <_Unwind_Resume@plt>
   389f4:	andeq	r6, r1, r8, lsr r5
   389f8:	andeq	r6, r1, r8, asr #8
   389fc:	andeq	r7, r1, ip, lsr sl
   38a00:	push	{r3, r4, r5, lr}
   38a04:	mov	r5, r0
   38a08:	bl	5248 <__errno_location@plt>
   38a0c:	mov	r4, r0
   38a10:	mov	r0, r5
   38a14:	ldr	r5, [r4]
   38a18:	bl	4d14 <unlink@plt>
   38a1c:	cmp	r0, #0
   38a20:	ldrlt	r0, [r4]
   38a24:	movge	r0, #0
   38a28:	str	r5, [r4]
   38a2c:	rsblt	r0, r0, #0
   38a30:	pop	{r3, r4, r5, pc}
   38a34:	push	{r3, r4, r5, lr}
   38a38:	subs	r4, r0, #0
   38a3c:	beq	38b6c <acl_create_entry@plt+0x338e8>
   38a40:	ldrb	r5, [r4]
   38a44:	cmp	r5, #49	; 0x31
   38a48:	bne	38a60 <acl_create_entry@plt+0x337dc>
   38a4c:	ldrb	r3, [r4, #1]
   38a50:	cmp	r3, #0
   38a54:	bne	38a60 <acl_create_entry@plt+0x337dc>
   38a58:	mov	r0, #1
   38a5c:	pop	{r3, r4, r5, pc}
   38a60:	ldr	r1, [pc, #292]	; 38b8c <acl_create_entry@plt+0x33908>
   38a64:	mov	r0, r4
   38a68:	add	r1, pc, r1
   38a6c:	bl	4a08 <strcasecmp@plt>
   38a70:	cmp	r0, #0
   38a74:	beq	38a58 <acl_create_entry@plt+0x337d4>
   38a78:	ldr	r1, [pc, #272]	; 38b90 <acl_create_entry@plt+0x3390c>
   38a7c:	mov	r0, r4
   38a80:	add	r1, pc, r1
   38a84:	bl	4a08 <strcasecmp@plt>
   38a88:	cmp	r0, #0
   38a8c:	beq	38a58 <acl_create_entry@plt+0x337d4>
   38a90:	ldr	r1, [pc, #252]	; 38b94 <acl_create_entry@plt+0x33910>
   38a94:	mov	r0, r4
   38a98:	add	r1, pc, r1
   38a9c:	bl	4a08 <strcasecmp@plt>
   38aa0:	cmp	r0, #0
   38aa4:	beq	38a58 <acl_create_entry@plt+0x337d4>
   38aa8:	ldr	r1, [pc, #232]	; 38b98 <acl_create_entry@plt+0x33914>
   38aac:	mov	r0, r4
   38ab0:	add	r1, pc, r1
   38ab4:	bl	4a08 <strcasecmp@plt>
   38ab8:	cmp	r0, #0
   38abc:	beq	38a58 <acl_create_entry@plt+0x337d4>
   38ac0:	ldr	r1, [pc, #212]	; 38b9c <acl_create_entry@plt+0x33918>
   38ac4:	mov	r0, r4
   38ac8:	add	r1, pc, r1
   38acc:	bl	4a08 <strcasecmp@plt>
   38ad0:	cmp	r0, #0
   38ad4:	beq	38a58 <acl_create_entry@plt+0x337d4>
   38ad8:	cmp	r5, #48	; 0x30
   38adc:	beq	38b5c <acl_create_entry@plt+0x338d8>
   38ae0:	ldr	r1, [pc, #184]	; 38ba0 <acl_create_entry@plt+0x3391c>
   38ae4:	mov	r0, r4
   38ae8:	add	r1, pc, r1
   38aec:	bl	4a08 <strcasecmp@plt>
   38af0:	cmp	r0, #0
   38af4:	popeq	{r3, r4, r5, pc}
   38af8:	ldr	r1, [pc, #164]	; 38ba4 <acl_create_entry@plt+0x33920>
   38afc:	mov	r0, r4
   38b00:	add	r1, pc, r1
   38b04:	bl	4a08 <strcasecmp@plt>
   38b08:	cmp	r0, #0
   38b0c:	popeq	{r3, r4, r5, pc}
   38b10:	ldr	r1, [pc, #144]	; 38ba8 <acl_create_entry@plt+0x33924>
   38b14:	mov	r0, r4
   38b18:	add	r1, pc, r1
   38b1c:	bl	4a08 <strcasecmp@plt>
   38b20:	cmp	r0, #0
   38b24:	popeq	{r3, r4, r5, pc}
   38b28:	ldr	r1, [pc, #124]	; 38bac <acl_create_entry@plt+0x33928>
   38b2c:	mov	r0, r4
   38b30:	add	r1, pc, r1
   38b34:	bl	4a08 <strcasecmp@plt>
   38b38:	cmp	r0, #0
   38b3c:	popeq	{r3, r4, r5, pc}
   38b40:	ldr	r1, [pc, #104]	; 38bb0 <acl_create_entry@plt+0x3392c>
   38b44:	mov	r0, r4
   38b48:	add	r1, pc, r1
   38b4c:	bl	4a08 <strcasecmp@plt>
   38b50:	cmp	r0, #0
   38b54:	mvnne	r0, #21
   38b58:	pop	{r3, r4, r5, pc}
   38b5c:	ldrb	r0, [r4, #1]
   38b60:	cmp	r0, #0
   38b64:	popeq	{r3, r4, r5, pc}
   38b68:	b	38ae0 <acl_create_entry@plt+0x3385c>
   38b6c:	ldr	r0, [pc, #64]	; 38bb4 <acl_create_entry@plt+0x33930>
   38b70:	movw	r2, #318	; 0x13e
   38b74:	ldr	r1, [pc, #60]	; 38bb8 <acl_create_entry@plt+0x33934>
   38b78:	ldr	r3, [pc, #60]	; 38bbc <acl_create_entry@plt+0x33938>
   38b7c:	add	r0, pc, r0
   38b80:	add	r1, pc, r1
   38b84:	add	r3, pc, r3
   38b88:	bl	33308 <acl_create_entry@plt+0x2e084>
   38b8c:	ldrdeq	r6, [r1], -ip
   38b90:	andeq	r6, r1, r0, lsr #1
   38b94:			; <UNDEFINED> instruction: 0x000164b0
   38b98:	strdeq	r6, [r1], -r0
   38b9c:	andeq	r2, r1, r8, asr #10
   38ba0:	andeq	pc, r0, r8, lsr #27
   38ba4:	andeq	r2, r1, ip, asr #12
   38ba8:	andeq	r4, r1, r0, ror lr
   38bac:	andeq	ip, r0, ip, ror #5
   38bb0:	andeq	ip, r0, r4, lsl sl
   38bb4:	muleq	r0, r0, r9
   38bb8:	andeq	r6, r1, r8, lsr #5
   38bbc:	andeq	r7, r1, r0, lsr r9
   38bc0:	ldr	r3, [pc, #248]	; 38cc0 <acl_create_entry@plt+0x33a3c>
   38bc4:	ldr	r2, [pc, #248]	; 38cc4 <acl_create_entry@plt+0x33a40>
   38bc8:	add	r3, pc, r3
   38bcc:	push	{r4, r5, r6, r7, r8, lr}
   38bd0:	subs	r7, r0, #0
   38bd4:	ldr	r5, [r3, r2]
   38bd8:	sub	sp, sp, #8
   38bdc:	mov	r4, #0
   38be0:	mov	r8, r1
   38be4:	str	r4, [sp]
   38be8:	ldr	r3, [r5]
   38bec:	str	r3, [sp, #4]
   38bf0:	beq	38ca0 <acl_create_entry@plt+0x33a1c>
   38bf4:	cmp	r1, #0
   38bf8:	beq	38c80 <acl_create_entry@plt+0x339fc>
   38bfc:	bl	5248 <__errno_location@plt>
   38c00:	mov	r2, r4
   38c04:	mov	r1, sp
   38c08:	str	r4, [r0]
   38c0c:	mov	r6, r0
   38c10:	mov	r0, r7
   38c14:	bl	4d20 <strtoul@plt>
   38c18:	ldr	r3, [sp]
   38c1c:	cmp	r3, #0
   38c20:	beq	38c74 <acl_create_entry@plt+0x339f0>
   38c24:	cmp	r7, r3
   38c28:	beq	38c74 <acl_create_entry@plt+0x339f0>
   38c2c:	ldrb	r3, [r3]
   38c30:	cmp	r3, #0
   38c34:	ldr	r3, [r6]
   38c38:	beq	38c64 <acl_create_entry@plt+0x339e0>
   38c3c:	cmp	r3, #0
   38c40:	rsbgt	r3, r3, #0
   38c44:	mvnle	r3, #21
   38c48:	ldr	r2, [sp, #4]
   38c4c:	mov	r0, r3
   38c50:	ldr	r3, [r5]
   38c54:	cmp	r2, r3
   38c58:	bne	38c7c <acl_create_entry@plt+0x339f8>
   38c5c:	add	sp, sp, #8
   38c60:	pop	{r4, r5, r6, r7, r8, pc}
   38c64:	cmp	r3, #0
   38c68:	streq	r0, [r8]
   38c6c:	beq	38c48 <acl_create_entry@plt+0x339c4>
   38c70:	b	38c3c <acl_create_entry@plt+0x339b8>
   38c74:	ldr	r3, [r6]
   38c78:	b	38c3c <acl_create_entry@plt+0x339b8>
   38c7c:	bl	4f6c <__stack_chk_fail@plt>
   38c80:	ldr	r0, [pc, #64]	; 38cc8 <acl_create_entry@plt+0x33a44>
   38c84:	movw	r2, #386	; 0x182
   38c88:	ldr	r1, [pc, #60]	; 38ccc <acl_create_entry@plt+0x33a48>
   38c8c:	ldr	r3, [pc, #60]	; 38cd0 <acl_create_entry@plt+0x33a4c>
   38c90:	add	r0, pc, r0
   38c94:	add	r1, pc, r1
   38c98:	add	r3, pc, r3
   38c9c:	bl	33308 <acl_create_entry@plt+0x2e084>
   38ca0:	ldr	r0, [pc, #44]	; 38cd4 <acl_create_entry@plt+0x33a50>
   38ca4:	movw	r2, #385	; 0x181
   38ca8:	ldr	r1, [pc, #40]	; 38cd8 <acl_create_entry@plt+0x33a54>
   38cac:	ldr	r3, [pc, #40]	; 38cdc <acl_create_entry@plt+0x33a58>
   38cb0:	add	r0, pc, r0
   38cb4:	add	r1, pc, r1
   38cb8:	add	r3, pc, r3
   38cbc:	bl	33308 <acl_create_entry@plt+0x2e084>
   38cc0:	andeq	r2, r3, r8, lsr r0
   38cc4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   38cc8:	andeq	r6, r1, r0, asr #5
   38ccc:	muleq	r1, r4, r1
   38cd0:	andeq	r7, r1, r4, lsr r7
   38cd4:	andeq	r4, r1, r0, lsr r6
   38cd8:	andeq	r6, r1, r4, ror r1
   38cdc:	andeq	r7, r1, r4, lsl r7
   38ce0:	ldr	r3, [pc, #200]	; 38db0 <acl_create_entry@plt+0x33b2c>
   38ce4:	cmp	r0, #0
   38ce8:	ldr	r2, [pc, #196]	; 38db4 <acl_create_entry@plt+0x33b30>
   38cec:	add	r3, pc, r3
   38cf0:	push	{r4, r5, r6, lr}
   38cf4:	sub	sp, sp, #8
   38cf8:	ldr	r4, [r3, r2]
   38cfc:	mov	r5, #0
   38d00:	mov	r6, r1
   38d04:	str	r5, [sp]
   38d08:	ldr	r3, [r4]
   38d0c:	str	r3, [sp, #4]
   38d10:	beq	38d90 <acl_create_entry@plt+0x33b0c>
   38d14:	cmp	r1, #0
   38d18:	beq	38d70 <acl_create_entry@plt+0x33aec>
   38d1c:	mov	r1, sp
   38d20:	bl	38bc0 <acl_create_entry@plt+0x3393c>
   38d24:	cmp	r0, #0
   38d28:	blt	38d4c <acl_create_entry@plt+0x33ac8>
   38d2c:	ldr	r3, [sp]
   38d30:	cmn	r3, #1
   38d34:	beq	38d64 <acl_create_entry@plt+0x33ae0>
   38d38:	movw	r2, #65535	; 0xffff
   38d3c:	cmp	r3, r2
   38d40:	beq	38d64 <acl_create_entry@plt+0x33ae0>
   38d44:	mov	r0, r5
   38d48:	str	r3, [r6]
   38d4c:	ldr	r2, [sp, #4]
   38d50:	ldr	r3, [r4]
   38d54:	cmp	r2, r3
   38d58:	bne	38d6c <acl_create_entry@plt+0x33ae8>
   38d5c:	add	sp, sp, #8
   38d60:	pop	{r4, r5, r6, pc}
   38d64:	mvn	r0, #5
   38d68:	b	38d4c <acl_create_entry@plt+0x33ac8>
   38d6c:	bl	4f6c <__stack_chk_fail@plt>
   38d70:	ldr	r0, [pc, #64]	; 38db8 <acl_create_entry@plt+0x33b34>
   38d74:	movw	r2, #358	; 0x166
   38d78:	ldr	r1, [pc, #60]	; 38dbc <acl_create_entry@plt+0x33b38>
   38d7c:	ldr	r3, [pc, #60]	; 38dc0 <acl_create_entry@plt+0x33b3c>
   38d80:	add	r0, pc, r0
   38d84:	add	r1, pc, r1
   38d88:	add	r3, pc, r3
   38d8c:	bl	33308 <acl_create_entry@plt+0x2e084>
   38d90:	ldr	r0, [pc, #44]	; 38dc4 <acl_create_entry@plt+0x33b40>
   38d94:	movw	r2, #357	; 0x165
   38d98:	ldr	r1, [pc, #40]	; 38dc8 <acl_create_entry@plt+0x33b44>
   38d9c:	ldr	r3, [pc, #40]	; 38dcc <acl_create_entry@plt+0x33b48>
   38da0:	add	r0, pc, r0
   38da4:	add	r1, pc, r1
   38da8:	add	r3, pc, r3
   38dac:	bl	33308 <acl_create_entry@plt+0x2e084>
   38db0:	andeq	r1, r3, r4, lsl pc
   38db4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   38db8:	andeq	r6, r1, r0, ror #3
   38dbc:	andeq	r6, r1, r4, lsr #1
   38dc0:	andeq	r7, r1, r4, asr #11
   38dc4:	andeq	r4, r1, r0, asr #10
   38dc8:	andeq	r6, r1, r4, lsl #1
   38dcc:	andeq	r7, r1, r4, lsr #11
   38dd0:	ldr	r3, [pc, #248]	; 38ed0 <acl_create_entry@plt+0x33c4c>
   38dd4:	ldr	r2, [pc, #248]	; 38ed4 <acl_create_entry@plt+0x33c50>
   38dd8:	add	r3, pc, r3
   38ddc:	push	{r4, r5, r6, r7, r8, lr}
   38de0:	subs	r7, r0, #0
   38de4:	ldr	r5, [r3, r2]
   38de8:	sub	sp, sp, #8
   38dec:	mov	r4, #0
   38df0:	mov	r8, r1
   38df4:	str	r4, [sp]
   38df8:	ldr	r3, [r5]
   38dfc:	str	r3, [sp, #4]
   38e00:	beq	38eb0 <acl_create_entry@plt+0x33c2c>
   38e04:	cmp	r1, #0
   38e08:	beq	38e90 <acl_create_entry@plt+0x33c0c>
   38e0c:	bl	5248 <__errno_location@plt>
   38e10:	mov	r2, r4
   38e14:	mov	r1, sp
   38e18:	str	r4, [r0]
   38e1c:	mov	r6, r0
   38e20:	mov	r0, r7
   38e24:	bl	4da4 <strtol@plt>
   38e28:	ldr	r3, [sp]
   38e2c:	cmp	r3, #0
   38e30:	beq	38e84 <acl_create_entry@plt+0x33c00>
   38e34:	cmp	r7, r3
   38e38:	beq	38e84 <acl_create_entry@plt+0x33c00>
   38e3c:	ldrb	r3, [r3]
   38e40:	cmp	r3, #0
   38e44:	ldr	r3, [r6]
   38e48:	beq	38e74 <acl_create_entry@plt+0x33bf0>
   38e4c:	cmp	r3, #0
   38e50:	rsbgt	r3, r3, #0
   38e54:	mvnle	r3, #21
   38e58:	ldr	r2, [sp, #4]
   38e5c:	mov	r0, r3
   38e60:	ldr	r3, [r5]
   38e64:	cmp	r2, r3
   38e68:	bne	38e8c <acl_create_entry@plt+0x33c08>
   38e6c:	add	sp, sp, #8
   38e70:	pop	{r4, r5, r6, r7, r8, pc}
   38e74:	cmp	r3, #0
   38e78:	streq	r0, [r8]
   38e7c:	beq	38e58 <acl_create_entry@plt+0x33bd4>
   38e80:	b	38e4c <acl_create_entry@plt+0x33bc8>
   38e84:	ldr	r3, [r6]
   38e88:	b	38e4c <acl_create_entry@plt+0x33bc8>
   38e8c:	bl	4f6c <__stack_chk_fail@plt>
   38e90:	ldr	r0, [pc, #64]	; 38ed8 <acl_create_entry@plt+0x33c54>
   38e94:	movw	r2, #406	; 0x196
   38e98:	ldr	r1, [pc, #60]	; 38edc <acl_create_entry@plt+0x33c58>
   38e9c:	ldr	r3, [pc, #60]	; 38ee0 <acl_create_entry@plt+0x33c5c>
   38ea0:	add	r0, pc, r0
   38ea4:	add	r1, pc, r1
   38ea8:	add	r3, pc, r3
   38eac:	bl	33308 <acl_create_entry@plt+0x2e084>
   38eb0:	ldr	r0, [pc, #44]	; 38ee4 <acl_create_entry@plt+0x33c60>
   38eb4:	movw	r2, #405	; 0x195
   38eb8:	ldr	r1, [pc, #40]	; 38ee8 <acl_create_entry@plt+0x33c64>
   38ebc:	ldr	r3, [pc, #40]	; 38eec <acl_create_entry@plt+0x33c68>
   38ec0:	add	r0, pc, r0
   38ec4:	add	r1, pc, r1
   38ec8:	add	r3, pc, r3
   38ecc:	bl	33308 <acl_create_entry@plt+0x2e084>
   38ed0:	andeq	r1, r3, r8, lsr #28
   38ed4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   38ed8:	andeq	r6, r1, r8, asr #1
   38edc:	andeq	r5, r1, r4, lsl #31
   38ee0:	strdeq	r5, [r1], -r0
   38ee4:	andeq	r4, r1, r0, lsr #8
   38ee8:	andeq	r5, r1, r4, ror #30
   38eec:	ldrdeq	r5, [r1], -r0
   38ef0:	ldr	r3, [pc, #284]	; 39014 <acl_create_entry@plt+0x33d90>
   38ef4:	ldr	r2, [pc, #284]	; 39018 <acl_create_entry@plt+0x33d94>
   38ef8:	add	r3, pc, r3
   38efc:	push	{r4, r5, r6, r7, r8, lr}
   38f00:	subs	r7, r0, #0
   38f04:	ldr	r5, [r3, r2]
   38f08:	sub	sp, sp, #8
   38f0c:	mov	r4, #0
   38f10:	mov	r8, r1
   38f14:	str	r4, [sp]
   38f18:	ldr	r3, [r5]
   38f1c:	str	r3, [sp, #4]
   38f20:	beq	38ff4 <acl_create_entry@plt+0x33d70>
   38f24:	cmp	r1, #0
   38f28:	beq	38fd4 <acl_create_entry@plt+0x33d50>
   38f2c:	bl	5248 <__errno_location@plt>
   38f30:	mov	r2, r4
   38f34:	mov	r1, sp
   38f38:	str	r4, [r0]
   38f3c:	mov	r6, r0
   38f40:	mov	r0, r7
   38f44:	bl	4d20 <strtoul@plt>
   38f48:	ldr	r3, [sp]
   38f4c:	cmp	r3, #0
   38f50:	beq	38fb0 <acl_create_entry@plt+0x33d2c>
   38f54:	cmp	r7, r3
   38f58:	beq	38fb0 <acl_create_entry@plt+0x33d2c>
   38f5c:	ldrb	r3, [r3]
   38f60:	cmp	r3, #0
   38f64:	ldr	r3, [r6]
   38f68:	beq	38f94 <acl_create_entry@plt+0x33d10>
   38f6c:	cmp	r3, #0
   38f70:	rsbgt	r3, r3, #0
   38f74:	ble	38fc0 <acl_create_entry@plt+0x33d3c>
   38f78:	ldr	r2, [sp, #4]
   38f7c:	mov	r0, r3
   38f80:	ldr	r3, [r5]
   38f84:	cmp	r2, r3
   38f88:	bne	38fd0 <acl_create_entry@plt+0x33d4c>
   38f8c:	add	sp, sp, #8
   38f90:	pop	{r4, r5, r6, r7, r8, pc}
   38f94:	cmp	r3, #0
   38f98:	bne	38f6c <acl_create_entry@plt+0x33ce8>
   38f9c:	uxtb	r2, r0
   38fa0:	cmp	r2, r0
   38fa4:	bne	38fc8 <acl_create_entry@plt+0x33d44>
   38fa8:	strb	r2, [r8]
   38fac:	b	38f78 <acl_create_entry@plt+0x33cf4>
   38fb0:	ldr	r3, [r6]
   38fb4:	cmp	r3, #0
   38fb8:	rsbgt	r3, r3, #0
   38fbc:	bgt	38f78 <acl_create_entry@plt+0x33cf4>
   38fc0:	mvn	r3, #21
   38fc4:	b	38f78 <acl_create_entry@plt+0x33cf4>
   38fc8:	mvn	r3, #33	; 0x21
   38fcc:	b	38f78 <acl_create_entry@plt+0x33cf4>
   38fd0:	bl	4f6c <__stack_chk_fail@plt>
   38fd4:	ldr	r0, [pc, #64]	; 3901c <acl_create_entry@plt+0x33d98>
   38fd8:	movw	r2, #426	; 0x1aa
   38fdc:	ldr	r1, [pc, #60]	; 39020 <acl_create_entry@plt+0x33d9c>
   38fe0:	ldr	r3, [pc, #60]	; 39024 <acl_create_entry@plt+0x33da0>
   38fe4:	add	r0, pc, r0
   38fe8:	add	r1, pc, r1
   38fec:	add	r3, pc, r3
   38ff0:	bl	33308 <acl_create_entry@plt+0x2e084>
   38ff4:	ldr	r0, [pc, #44]	; 39028 <acl_create_entry@plt+0x33da4>
   38ff8:	movw	r2, #425	; 0x1a9
   38ffc:	ldr	r1, [pc, #40]	; 3902c <acl_create_entry@plt+0x33da8>
   39000:	ldr	r3, [pc, #40]	; 39030 <acl_create_entry@plt+0x33dac>
   39004:	add	r0, pc, r0
   39008:	add	r1, pc, r1
   3900c:	add	r3, pc, r3
   39010:	bl	33308 <acl_create_entry@plt+0x2e084>
   39014:	andeq	r1, r3, r8, lsl #26
   39018:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3901c:			; <UNDEFINED> instruction: 0x0000f4bc
   39020:	andeq	r5, r1, r0, asr #28
   39024:	andeq	r7, r1, r8, lsl r3
   39028:	ldrdeq	r4, [r1], -ip
   3902c:	andeq	r5, r1, r0, lsr #28
   39030:	strdeq	r7, [r1], -r8
   39034:	ldr	ip, [pc, #356]	; 391a0 <acl_create_entry@plt+0x33f1c>
   39038:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3903c:	mov	r6, r0
   39040:	ldr	r0, [pc, #348]	; 391a4 <acl_create_entry@plt+0x33f20>
   39044:	add	ip, pc, ip
   39048:	ldr	r4, [r6]
   3904c:	mov	r9, r3
   39050:	sub	sp, sp, #8
   39054:	mov	r7, r1
   39058:	ldr	r5, [ip, r0]
   3905c:	mov	r8, r2
   39060:	ldrb	ip, [r4]
   39064:	ldr	r3, [r5]
   39068:	cmp	ip, #0
   3906c:	moveq	r0, ip
   39070:	str	r3, [sp, #4]
   39074:	beq	39118 <acl_create_entry@plt+0x33e94>
   39078:	mov	r0, r4
   3907c:	mov	r1, r2
   39080:	bl	50e0 <strspn@plt>
   39084:	ldrb	sl, [r4, r0]
   39088:	add	r4, r4, r0
   3908c:	cmp	sl, #0
   39090:	beq	39190 <acl_create_entry@plt+0x33f0c>
   39094:	cmp	r9, #0
   39098:	beq	39130 <acl_create_entry@plt+0x33eac>
   3909c:	ldr	r0, [pc, #260]	; 391a8 <acl_create_entry@plt+0x33f24>
   390a0:	mov	r1, sl
   390a4:	add	r0, pc, r0
   390a8:	bl	49e4 <strchr@plt>
   390ac:	cmp	r0, #0
   390b0:	beq	39154 <acl_create_entry@plt+0x33ed0>
   390b4:	add	r9, r4, #1
   390b8:	mov	r1, sp
   390bc:	mov	r3, #0
   390c0:	strb	sl, [sp]
   390c4:	mov	r0, r9
   390c8:	strb	r3, [sp, #1]
   390cc:	bl	3851c <acl_create_entry@plt+0x33298>
   390d0:	add	r3, r4, r0
   390d4:	str	r0, [r7]
   390d8:	ldrb	r3, [r3, #1]
   390dc:	cmp	r3, #0
   390e0:	beq	39190 <acl_create_entry@plt+0x33f0c>
   390e4:	cmp	sl, r3
   390e8:	bne	39190 <acl_create_entry@plt+0x33f0c>
   390ec:	add	r0, r0, #2
   390f0:	add	r7, r4, r0
   390f4:	ldrb	r1, [r4, r0]
   390f8:	cmp	r1, #0
   390fc:	beq	39110 <acl_create_entry@plt+0x33e8c>
   39100:	mov	r0, r8
   39104:	bl	49e4 <strchr@plt>
   39108:	cmp	r0, #0
   3910c:	beq	39190 <acl_create_entry@plt+0x33f0c>
   39110:	mov	r0, r9
   39114:	str	r7, [r6]
   39118:	ldr	r2, [sp, #4]
   3911c:	ldr	r3, [r5]
   39120:	cmp	r2, r3
   39124:	bne	3919c <acl_create_entry@plt+0x33f18>
   39128:	add	sp, sp, #8
   3912c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39130:	mov	r0, r4
   39134:	mov	r1, r8
   39138:	bl	5140 <strcspn@plt>
   3913c:	mov	r3, r0
   39140:	mov	r0, r4
   39144:	add	r4, r4, r3
   39148:	str	r3, [r7]
   3914c:	str	r4, [r6]
   39150:	b	39118 <acl_create_entry@plt+0x33e94>
   39154:	mov	r1, r8
   39158:	mov	r0, r4
   3915c:	bl	3851c <acl_create_entry@plt+0x33298>
   39160:	str	r0, [r7]
   39164:	add	r7, r4, r0
   39168:	ldrb	r1, [r4, r0]
   3916c:	cmp	r1, #0
   39170:	beq	39184 <acl_create_entry@plt+0x33f00>
   39174:	mov	r0, r8
   39178:	bl	49e4 <strchr@plt>
   3917c:	cmp	r0, #0
   39180:	beq	3914c <acl_create_entry@plt+0x33ec8>
   39184:	str	r7, [r6]
   39188:	mov	r0, r4
   3918c:	b	39118 <acl_create_entry@plt+0x33e94>
   39190:	str	r4, [r6]
   39194:	mov	r0, #0
   39198:	b	39118 <acl_create_entry@plt+0x33e94>
   3919c:	bl	4f6c <__stack_chk_fail@plt>
   391a0:			; <UNDEFINED> instruction: 0x00031bbc
   391a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   391a8:	andeq	r5, r1, r4, ror #29
   391ac:	cmp	r0, #0
   391b0:	push	{r3, lr}
   391b4:	beq	39210 <acl_create_entry@plt+0x33f8c>
   391b8:	ldrb	r3, [r0]
   391bc:	cmp	r3, #0
   391c0:	beq	39208 <acl_create_entry@plt+0x33f84>
   391c4:	cmp	r3, #10
   391c8:	beq	39208 <acl_create_entry@plt+0x33f84>
   391cc:	cmp	r3, #13
   391d0:	addne	r2, r0, #1
   391d4:	bne	391ec <acl_create_entry@plt+0x33f68>
   391d8:	b	39208 <acl_create_entry@plt+0x33f84>
   391dc:	cmp	r3, #10
   391e0:	beq	391fc <acl_create_entry@plt+0x33f78>
   391e4:	cmp	r3, #13
   391e8:	beq	391fc <acl_create_entry@plt+0x33f78>
   391ec:	mov	r1, r2
   391f0:	ldrb	r3, [r2], #1
   391f4:	cmp	r3, #0
   391f8:	bne	391dc <acl_create_entry@plt+0x33f58>
   391fc:	mov	r3, #0
   39200:	strb	r3, [r1]
   39204:	pop	{r3, pc}
   39208:	mov	r1, r0
   3920c:	b	391fc <acl_create_entry@plt+0x33f78>
   39210:	ldr	r0, [pc, #24]	; 39230 <acl_create_entry@plt+0x33fac>
   39214:	movw	r2, #670	; 0x29e
   39218:	ldr	r1, [pc, #20]	; 39234 <acl_create_entry@plt+0x33fb0>
   3921c:	ldr	r3, [pc, #20]	; 39238 <acl_create_entry@plt+0x33fb4>
   39220:	add	r0, pc, r0
   39224:	add	r1, pc, r1
   39228:	add	r3, pc, r3
   3922c:	bl	33308 <acl_create_entry@plt+0x2e084>
   39230:	andeq	r4, r1, r0, asr #1
   39234:	andeq	r5, r1, r4, lsl #24
   39238:	andeq	r7, r1, ip, lsl #2
   3923c:	ldr	r3, [pc, #208]	; 39314 <acl_create_entry@plt+0x34090>
   39240:	push	{r4, r5, r6, fp, lr}
   39244:	add	fp, sp, #16
   39248:	ldr	r2, [pc, #200]	; 39318 <acl_create_entry@plt+0x34094>
   3924c:	sub	sp, sp, #20
   39250:	add	r3, pc, r3
   39254:	subs	r6, r1, #0
   39258:	ldr	r4, [r3, r2]
   3925c:	ldr	r3, [r4]
   39260:	str	r3, [fp, #-24]	; 0xffffffe8
   39264:	beq	392f4 <acl_create_entry@plt+0x34070>
   39268:	cmp	r0, #0
   3926c:	blt	392d4 <acl_create_entry@plt+0x34050>
   39270:	bne	392a8 <acl_create_entry@plt+0x34024>
   39274:	ldr	r5, [pc, #160]	; 3931c <acl_create_entry@plt+0x34098>
   39278:	add	r5, pc, r5
   3927c:	mov	r0, r5
   39280:	mov	r1, r6
   39284:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   39288:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3928c:	ldr	r3, [r4]
   39290:	cmn	r0, #2
   39294:	mvneq	r0, #2
   39298:	cmp	r2, r3
   3929c:	bne	392d0 <acl_create_entry@plt+0x3404c>
   392a0:	sub	sp, fp, #16
   392a4:	pop	{r4, r5, r6, fp, pc}
   392a8:	sub	sp, sp, #32
   392ac:	ldr	r3, [pc, #108]	; 39320 <acl_create_entry@plt+0x3409c>
   392b0:	add	r5, sp, #8
   392b4:	mov	r1, #1
   392b8:	str	r0, [sp]
   392bc:	mov	r2, #24
   392c0:	mov	r0, r5
   392c4:	add	r3, pc, r3
   392c8:	bl	514c <__sprintf_chk@plt>
   392cc:	b	3927c <acl_create_entry@plt+0x33ff8>
   392d0:	bl	4f6c <__stack_chk_fail@plt>
   392d4:	ldr	r0, [pc, #72]	; 39324 <acl_create_entry@plt+0x340a0>
   392d8:	movw	r2, #706	; 0x2c2
   392dc:	ldr	r1, [pc, #68]	; 39328 <acl_create_entry@plt+0x340a4>
   392e0:	ldr	r3, [pc, #68]	; 3932c <acl_create_entry@plt+0x340a8>
   392e4:	add	r0, pc, r0
   392e8:	add	r1, pc, r1
   392ec:	add	r3, pc, r3
   392f0:	bl	33308 <acl_create_entry@plt+0x2e084>
   392f4:	ldr	r0, [pc, #52]	; 39330 <acl_create_entry@plt+0x340ac>
   392f8:	movw	r2, #705	; 0x2c1
   392fc:	ldr	r1, [pc, #48]	; 39334 <acl_create_entry@plt+0x340b0>
   39300:	ldr	r3, [pc, #48]	; 39338 <acl_create_entry@plt+0x340b4>
   39304:	add	r0, pc, r0
   39308:	add	r1, pc, r1
   3930c:	add	r3, pc, r3
   39310:	bl	33308 <acl_create_entry@plt+0x2e084>
   39314:			; <UNDEFINED> instruction: 0x000319b0
   39318:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3931c:	andeq	r5, r1, ip, asr #26
   39320:	andeq	r5, r1, r0, lsl sp
   39324:			; <UNDEFINED> instruction: 0x0000f8b0
   39328:	andeq	r5, r1, r0, asr #22
   3932c:	andeq	r7, r1, r4, ror #2
   39330:	andeq	lr, r0, ip, asr sp
   39334:	andeq	r5, r1, r0, lsr #22
   39338:	andeq	r7, r1, r4, asr #2
   3933c:	rsbs	r3, r0, #1
   39340:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39344:	movcc	r3, #0
   39348:	rsbs	r4, r1, #1
   3934c:	mov	r7, r1
   39350:	mov	r6, r2
   39354:	mov	sl, r0
   39358:	movcc	r4, #0
   3935c:	tst	r3, r4
   39360:	bne	393c4 <acl_create_entry@plt+0x34140>
   39364:	cmp	r3, #0
   39368:	bne	393dc <acl_create_entry@plt+0x34158>
   3936c:	cmp	r4, #0
   39370:	bne	393ec <acl_create_entry@plt+0x34168>
   39374:	bl	4ce4 <strlen@plt>
   39378:	mvn	r3, r0
   3937c:	cmp	r6, r3
   39380:	mov	r5, r0
   39384:	bhi	393d4 <acl_create_entry@plt+0x34150>
   39388:	add	r9, r0, r6
   3938c:	add	r0, r9, #1
   39390:	bl	4f24 <malloc@plt>
   39394:	subs	r8, r0, #0
   39398:	beq	393f4 <acl_create_entry@plt+0x34170>
   3939c:	mov	r1, sl
   393a0:	mov	r2, r5
   393a4:	bl	4d38 <memcpy@plt>
   393a8:	add	r0, r8, r5
   393ac:	mov	r1, r7
   393b0:	mov	r2, r6
   393b4:	bl	4d38 <memcpy@plt>
   393b8:	strb	r4, [r8, r9]
   393bc:	mov	r0, r8
   393c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   393c4:	mov	r0, #1
   393c8:	mov	r1, r0
   393cc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   393d0:	b	4a38 <calloc@plt>
   393d4:	mov	r0, r4
   393d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   393dc:	mov	r0, r1
   393e0:	mov	r1, r2
   393e4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   393e8:	b	4ae0 <__strndup@plt>
   393ec:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   393f0:	b	51c4 <__strdup@plt>
   393f4:	mov	r0, r8
   393f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   393fc:	push	{r3, r4, r5, lr}
   39400:	subs	r4, r1, #0
   39404:	mov	r5, r0
   39408:	beq	39428 <acl_create_entry@plt+0x341a4>
   3940c:	mov	r0, r4
   39410:	bl	4ce4 <strlen@plt>
   39414:	mov	r1, r4
   39418:	mov	r2, r0
   3941c:	mov	r0, r5
   39420:	pop	{r3, r4, r5, lr}
   39424:	b	3933c <acl_create_entry@plt+0x340b8>
   39428:	mov	r2, r4
   3942c:	mov	r0, r5
   39430:	mov	r1, r4
   39434:	pop	{r3, r4, r5, lr}
   39438:	b	3933c <acl_create_entry@plt+0x340b8>
   3943c:	push	{r4, r5, r6, lr}
   39440:	mov	r5, r0
   39444:	ldr	r6, [pc, #88]	; 394a4 <acl_create_entry@plt+0x34220>
   39448:	add	r6, pc, r6
   3944c:	mov	r1, r6
   39450:	bl	50e0 <strspn@plt>
   39454:	mov	r1, #0
   39458:	add	r5, r5, r0
   3945c:	mov	r0, r5
   39460:	bl	4930 <__rawmemchr@plt>
   39464:	cmp	r5, r0
   39468:	mov	r4, r0
   3946c:	bcc	39480 <acl_create_entry@plt+0x341fc>
   39470:	b	39494 <acl_create_entry@plt+0x34210>
   39474:	sub	r4, r4, #1
   39478:	cmp	r4, r5
   3947c:	beq	39494 <acl_create_entry@plt+0x34210>
   39480:	mov	r0, r6
   39484:	ldrb	r1, [r4, #-1]
   39488:	bl	49e4 <strchr@plt>
   3948c:	cmp	r0, #0
   39490:	bne	39474 <acl_create_entry@plt+0x341f0>
   39494:	mov	r3, #0
   39498:	mov	r0, r5
   3949c:	strb	r3, [r4]
   394a0:	pop	{r4, r5, r6, pc}
   394a4:	andeq	lr, r0, r0, lsl #23
   394a8:	push	{r4, r5, r6, r7, r8, lr}
   394ac:	subs	r5, r0, #0
   394b0:	mov	r4, r1
   394b4:	beq	39540 <acl_create_entry@plt+0x342bc>
   394b8:	cmp	r1, #0
   394bc:	beq	39560 <acl_create_entry@plt+0x342dc>
   394c0:	mov	r0, r1
   394c4:	bl	3486c <acl_create_entry@plt+0x2f5e8>
   394c8:	cmp	r0, #0
   394cc:	bne	3952c <acl_create_entry@plt+0x342a8>
   394d0:	mov	r0, r5
   394d4:	mov	r1, #47	; 0x2f
   394d8:	bl	4aa4 <strrchr@plt>
   394dc:	subs	r7, r0, #0
   394e0:	mov	r0, r4
   394e4:	beq	39538 <acl_create_entry@plt+0x342b4>
   394e8:	bl	4ce4 <strlen@plt>
   394ec:	add	r7, r7, #1
   394f0:	rsb	r7, r5, r7
   394f4:	mov	r6, r0
   394f8:	add	r0, r7, #1
   394fc:	add	r0, r0, r6
   39500:	bl	4f24 <malloc@plt>
   39504:	subs	r8, r0, #0
   39508:	beq	39524 <acl_create_entry@plt+0x342a0>
   3950c:	mov	r1, r5
   39510:	mov	r2, r7
   39514:	bl	4cd8 <mempcpy@plt>
   39518:	mov	r1, r4
   3951c:	add	r2, r6, #1
   39520:	bl	4d38 <memcpy@plt>
   39524:	mov	r0, r8
   39528:	pop	{r4, r5, r6, r7, r8, pc}
   3952c:	mov	r0, r4
   39530:	pop	{r4, r5, r6, r7, r8, lr}
   39534:	b	51c4 <__strdup@plt>
   39538:	pop	{r4, r5, r6, r7, r8, lr}
   3953c:	b	51c4 <__strdup@plt>
   39540:	ldr	r0, [pc, #56]	; 39580 <acl_create_entry@plt+0x342fc>
   39544:	movw	r2, #1215	; 0x4bf
   39548:	ldr	r1, [pc, #52]	; 39584 <acl_create_entry@plt+0x34300>
   3954c:	ldr	r3, [pc, #52]	; 39588 <acl_create_entry@plt+0x34304>
   39550:	add	r0, pc, r0
   39554:	add	r1, pc, r1
   39558:	add	r3, pc, r3
   3955c:	bl	33308 <acl_create_entry@plt+0x2e084>
   39560:	ldr	r0, [pc, #36]	; 3958c <acl_create_entry@plt+0x34308>
   39564:	mov	r2, #1216	; 0x4c0
   39568:	ldr	r1, [pc, #32]	; 39590 <acl_create_entry@plt+0x3430c>
   3956c:	ldr	r3, [pc, #32]	; 39594 <acl_create_entry@plt+0x34310>
   39570:	add	r0, pc, r0
   39574:	add	r1, pc, r1
   39578:	add	r3, pc, r3
   3957c:	bl	33308 <acl_create_entry@plt+0x2e084>
   39580:			; <UNDEFINED> instruction: 0x000102b0
   39584:	ldrdeq	r5, [r1], -r4
   39588:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   3958c:	andeq	lr, r0, ip, ror #21
   39590:			; <UNDEFINED> instruction: 0x000158b4
   39594:	andeq	r6, r1, r4, ror pc
   39598:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3959c:	subs	r6, r0, #0
   395a0:	mov	r7, r1
   395a4:	beq	396dc <acl_create_entry@plt+0x34458>
   395a8:	cmp	r1, #0
   395ac:	beq	396fc <acl_create_entry@plt+0x34478>
   395b0:	bl	4ce4 <strlen@plt>
   395b4:	cmp	r0, #0
   395b8:	beq	395ec <acl_create_entry@plt+0x34368>
   395bc:	sub	r5, r0, #1
   395c0:	ldrb	r2, [r6, r5]
   395c4:	cmp	r2, #47	; 0x2f
   395c8:	beq	395e4 <acl_create_entry@plt+0x34360>
   395cc:	b	395f4 <acl_create_entry@plt+0x34370>
   395d0:	sub	r4, r5, #1
   395d4:	ldrb	r2, [r6, r4]
   395d8:	cmp	r2, #47	; 0x2f
   395dc:	bne	395fc <acl_create_entry@plt+0x34378>
   395e0:	mov	r5, r4
   395e4:	cmp	r5, #0
   395e8:	bne	395d0 <acl_create_entry@plt+0x3434c>
   395ec:	mov	r0, #0
   395f0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   395f4:	sub	r4, r0, #1
   395f8:	mov	r5, r0
   395fc:	add	r3, r6, r5
   39600:	b	39610 <acl_create_entry@plt+0x3438c>
   39604:	ldrb	r2, [r3, #-1]
   39608:	mov	r5, r4
   3960c:	sub	r4, r4, #1
   39610:	cmp	r2, #47	; 0x2f
   39614:	beq	3962c <acl_create_entry@plt+0x343a8>
   39618:	cmp	r4, #0
   3961c:	sub	r3, r3, #1
   39620:	bne	39604 <acl_create_entry@plt+0x34380>
   39624:	mov	r0, #0
   39628:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3962c:	cmp	r5, #0
   39630:	beq	395ec <acl_create_entry@plt+0x34368>
   39634:	add	r3, r6, r4
   39638:	mov	r5, r4
   3963c:	b	39654 <acl_create_entry@plt+0x343d0>
   39640:	ldrb	r2, [r3, #-1]!
   39644:	sub	r4, r4, #1
   39648:	cmp	r2, #47	; 0x2f
   3964c:	bne	39660 <acl_create_entry@plt+0x343dc>
   39650:	mov	r5, r4
   39654:	cmp	r4, #0
   39658:	bne	39640 <acl_create_entry@plt+0x343bc>
   3965c:	b	395ec <acl_create_entry@plt+0x34368>
   39660:	mov	r0, r6
   39664:	mov	r1, r5
   39668:	bl	4ae0 <__strndup@plt>
   3966c:	subs	r8, r0, #0
   39670:	beq	396d4 <acl_create_entry@plt+0x34450>
   39674:	mov	r0, r7
   39678:	mov	r1, r8
   3967c:	bl	349c0 <acl_create_entry@plt+0x2f73c>
   39680:	cmp	r0, #0
   39684:	mov	r0, r8
   39688:	bne	396c8 <acl_create_entry@plt+0x34444>
   3968c:	bl	4fcc <rmdir@plt>
   39690:	mov	r9, r0
   39694:	mov	r0, r8
   39698:	bl	4b7c <free@plt>
   3969c:	cmp	r9, #0
   396a0:	blt	396b0 <acl_create_entry@plt+0x3442c>
   396a4:	add	r3, r6, r5
   396a8:	ldrb	r2, [r3, #-1]
   396ac:	b	39610 <acl_create_entry@plt+0x3438c>
   396b0:	bl	5248 <__errno_location@plt>
   396b4:	ldr	r0, [r0]
   396b8:	cmp	r0, #2
   396bc:	beq	396a4 <acl_create_entry@plt+0x34420>
   396c0:	rsb	r0, r0, #0
   396c4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   396c8:	bl	4b7c <free@plt>
   396cc:	mov	r0, #0
   396d0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   396d4:	mvn	r0, #11
   396d8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   396dc:	ldr	r0, [pc, #56]	; 3971c <acl_create_entry@plt+0x34498>
   396e0:	movw	r2, #1242	; 0x4da
   396e4:	ldr	r1, [pc, #52]	; 39720 <acl_create_entry@plt+0x3449c>
   396e8:	ldr	r3, [pc, #52]	; 39724 <acl_create_entry@plt+0x344a0>
   396ec:	add	r0, pc, r0
   396f0:	add	r1, pc, r1
   396f4:	add	r3, pc, r3
   396f8:	bl	33308 <acl_create_entry@plt+0x2e084>
   396fc:	ldr	r0, [pc, #36]	; 39728 <acl_create_entry@plt+0x344a4>
   39700:	movw	r2, #1243	; 0x4db
   39704:	ldr	r1, [pc, #32]	; 3972c <acl_create_entry@plt+0x344a8>
   39708:	ldr	r3, [pc, #32]	; 39730 <acl_create_entry@plt+0x344ac>
   3970c:	add	r0, pc, r0
   39710:	add	r1, pc, r1
   39714:	add	r3, pc, r3
   39718:	bl	33308 <acl_create_entry@plt+0x2e084>
   3971c:	andeq	r0, r1, r4, lsl r1
   39720:	andeq	r5, r1, r8, lsr r7
   39724:	andeq	r6, r1, r4, lsl #25
   39728:	andeq	fp, r0, ip, lsl #7
   3972c:	andeq	r5, r1, r8, lsl r7
   39730:	andeq	r6, r1, r4, ror #24
   39734:	sub	r3, r0, #48	; 0x30
   39738:	uxtb	r2, r3
   3973c:	cmp	r2, #9
   39740:	bls	3976c <acl_create_entry@plt+0x344e8>
   39744:	sub	r3, r0, #97	; 0x61
   39748:	cmp	r3, #5
   3974c:	bls	39764 <acl_create_entry@plt+0x344e0>
   39750:	sub	r3, r0, #65	; 0x41
   39754:	cmp	r3, #5
   39758:	subls	r0, r0, #55	; 0x37
   3975c:	mvnhi	r0, #21
   39760:	bx	lr
   39764:	sub	r0, r0, #87	; 0x57
   39768:	bx	lr
   3976c:	mov	r0, r3
   39770:	bx	lr
   39774:	push	{r4, r5, r6, lr}
   39778:	subs	r5, r0, #0
   3977c:	beq	397f4 <acl_create_entry@plt+0x34570>
   39780:	bl	4ce4 <strlen@plt>
   39784:	lsl	r4, r0, #2
   39788:	mvn	r0, #0
   3978c:	add	r4, r4, #1
   39790:	mov	r1, r4
   39794:	bl	3eebc <acl_create_entry@plt+0x39c38>
   39798:	cmp	r0, #0
   3979c:	beq	397ec <acl_create_entry@plt+0x34568>
   397a0:	mov	r0, r4
   397a4:	bl	4f24 <malloc@plt>
   397a8:	subs	r6, r0, #0
   397ac:	beq	397ec <acl_create_entry@plt+0x34568>
   397b0:	ldrb	r3, [r5]
   397b4:	mov	r4, r6
   397b8:	cmp	r3, #0
   397bc:	beq	397dc <acl_create_entry@plt+0x34558>
   397c0:	mov	r0, r3
   397c4:	mov	r1, r4
   397c8:	bl	3827c <acl_create_entry@plt+0x32ff8>
   397cc:	ldrb	r3, [r5, #1]!
   397d0:	cmp	r3, #0
   397d4:	add	r4, r4, r0
   397d8:	bne	397c0 <acl_create_entry@plt+0x3453c>
   397dc:	mov	r3, #0
   397e0:	mov	r0, r6
   397e4:	strb	r3, [r4]
   397e8:	pop	{r4, r5, r6, pc}
   397ec:	mov	r0, #0
   397f0:	pop	{r4, r5, r6, pc}
   397f4:	ldr	r0, [pc, #24]	; 39814 <acl_create_entry@plt+0x34590>
   397f8:	movw	r2, #1375	; 0x55f
   397fc:	ldr	r1, [pc, #20]	; 39818 <acl_create_entry@plt+0x34594>
   39800:	ldr	r3, [pc, #20]	; 3981c <acl_create_entry@plt+0x34598>
   39804:	add	r0, pc, r0
   39808:	add	r1, pc, r1
   3980c:	add	r3, pc, r3
   39810:	bl	33308 <acl_create_entry@plt+0x2e084>
   39814:	ldrdeq	r3, [r1], -ip
   39818:	andeq	r5, r1, r0, lsr #12
   3981c:	ldrdeq	r5, [r1], -ip
   39820:	cmp	r0, #0
   39824:	push	{r3, lr}
   39828:	beq	39860 <acl_create_entry@plt+0x345dc>
   3982c:	ldrb	r3, [r0]
   39830:	cmp	r3, #0
   39834:	addne	r2, r0, #1
   39838:	beq	3985c <acl_create_entry@plt+0x345d8>
   3983c:	sub	r1, r3, #65	; 0x41
   39840:	cmp	r1, #25
   39844:	addls	r3, r3, #32
   39848:	strbls	r3, [r2, #-1]
   3984c:	ldrb	r3, [r2], #1
   39850:	cmp	r3, #0
   39854:	bne	3983c <acl_create_entry@plt+0x345b8>
   39858:	pop	{r3, pc}
   3985c:	pop	{r3, pc}
   39860:	ldr	r0, [pc, #24]	; 39880 <acl_create_entry@plt+0x345fc>
   39864:	movw	r2, #1769	; 0x6e9
   39868:	ldr	r1, [pc, #20]	; 39884 <acl_create_entry@plt+0x34600>
   3986c:	ldr	r3, [pc, #20]	; 39888 <acl_create_entry@plt+0x34604>
   39870:	add	r0, pc, r0
   39874:	add	r1, pc, r1
   39878:	add	r3, pc, r3
   3987c:	bl	33308 <acl_create_entry@plt+0x2e084>
   39880:	andeq	r5, r1, r0, lsr r7
   39884:			; <UNDEFINED> instruction: 0x000155b4
   39888:	strdeq	r6, [r1], -r0
   3988c:	push	{r4, lr}
   39890:	subs	r4, r0, #0
   39894:	beq	398c0 <acl_create_entry@plt+0x3463c>
   39898:	ldr	r1, [pc, #64]	; 398e0 <acl_create_entry@plt+0x3465c>
   3989c:	add	r1, pc, r1
   398a0:	bl	3869c <acl_create_entry@plt+0x33418>
   398a4:	cmp	r0, #0
   398a8:	beq	398b4 <acl_create_entry@plt+0x34630>
   398ac:	mov	r0, #1
   398b0:	pop	{r4, pc}
   398b4:	mov	r0, r4
   398b8:	pop	{r4, lr}
   398bc:	b	38760 <acl_create_entry@plt+0x334dc>
   398c0:	ldr	r0, [pc, #28]	; 398e4 <acl_create_entry@plt+0x34660>
   398c4:	movw	r2, #1800	; 0x708
   398c8:	ldr	r1, [pc, #24]	; 398e8 <acl_create_entry@plt+0x34664>
   398cc:	ldr	r3, [pc, #24]	; 398ec <acl_create_entry@plt+0x34668>
   398d0:	add	r0, pc, r0
   398d4:	add	r1, pc, r1
   398d8:	add	r3, pc, r3
   398dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   398e0:	andeq	r5, r1, r8, lsr r8
   398e4:	andeq	lr, r0, ip, lsl #15
   398e8:	andeq	r5, r1, r4, asr r5
   398ec:	andeq	r6, r1, ip, ror #23
   398f0:	tst	r1, #64	; 0x40
   398f4:	push	{r3, r4, r5, r6, r7, lr}
   398f8:	mov	r5, r1
   398fc:	mov	r7, r0
   39900:	moveq	r4, #21
   39904:	beq	39914 <acl_create_entry@plt+0x34690>
   39908:	b	39994 <acl_create_entry@plt+0x34710>
   3990c:	movw	r0, #50000	; 0xc350
   39910:	bl	4b28 <usleep@plt>
   39914:	mov	r0, r7
   39918:	mov	r1, r5
   3991c:	mov	r2, #0
   39920:	bl	4df8 <open64@plt>
   39924:	subs	r6, r0, #0
   39928:	bge	39950 <acl_create_entry@plt+0x346cc>
   3992c:	bl	5248 <__errno_location@plt>
   39930:	ldr	r3, [r0]
   39934:	cmp	r3, #5
   39938:	bne	39970 <acl_create_entry@plt+0x346ec>
   3993c:	subs	r4, r4, #1
   39940:	bne	3990c <acl_create_entry@plt+0x34688>
   39944:	mvn	r6, #4
   39948:	mov	r0, r6
   3994c:	pop	{r3, r4, r5, r6, r7, pc}
   39950:	bl	4c84 <isatty@plt>
   39954:	cmp	r0, #0
   39958:	blt	3997c <acl_create_entry@plt+0x346f8>
   3995c:	bne	39948 <acl_create_entry@plt+0x346c4>
   39960:	mov	r0, r6
   39964:	mvn	r6, #24
   39968:	bl	38998 <acl_create_entry@plt+0x33714>
   3996c:	b	39948 <acl_create_entry@plt+0x346c4>
   39970:	rsb	r6, r3, #0
   39974:	mov	r0, r6
   39978:	pop	{r3, r4, r5, r6, r7, pc}
   3997c:	mov	r0, r6
   39980:	bl	38998 <acl_create_entry@plt+0x33714>
   39984:	bl	5248 <__errno_location@plt>
   39988:	ldr	r6, [r0]
   3998c:	rsb	r6, r6, #0
   39990:	b	39948 <acl_create_entry@plt+0x346c4>
   39994:	ldr	r0, [pc, #24]	; 399b4 <acl_create_entry@plt+0x34730>
   39998:	movw	r2, #2231	; 0x8b7
   3999c:	ldr	r1, [pc, #20]	; 399b8 <acl_create_entry@plt+0x34734>
   399a0:	ldr	r3, [pc, #20]	; 399bc <acl_create_entry@plt+0x34738>
   399a4:	add	r0, pc, r0
   399a8:	add	r1, pc, r1
   399ac:	add	r3, pc, r3
   399b0:	bl	33308 <acl_create_entry@plt+0x2e084>
   399b4:	andeq	r5, r1, r0, lsl #15
   399b8:	andeq	r5, r1, r0, lsl #9
   399bc:	andeq	r5, r1, ip, asr #7
   399c0:	ldr	r2, [pc, #220]	; 39aa4 <acl_create_entry@plt+0x34820>
   399c4:	movw	r3, #63480	; 0xf7f8
   399c8:	ldr	r1, [pc, #216]	; 39aa8 <acl_create_entry@plt+0x34824>
   399cc:	movt	r3, #65535	; 0xffff
   399d0:	add	r2, pc, r2
   399d4:	push	{r4, r5, r6, r7, lr}
   399d8:	sub	sp, sp, #2064	; 0x810
   399dc:	ldr	r7, [r2, r1]
   399e0:	sub	sp, sp, #4
   399e4:	mov	r2, #0
   399e8:	mov	r4, r0
   399ec:	str	r2, [sp, #8]
   399f0:	add	r6, sp, #12
   399f4:	ldr	r2, [r7]
   399f8:	add	r5, sp, #4
   399fc:	str	r0, [sp, #4]
   39a00:	add	r0, sp, #2064	; 0x810
   39a04:	mov	r1, #1
   39a08:	str	r2, [sp, #2060]	; 0x80c
   39a0c:	strh	r1, [r0, r3]
   39a10:	mov	r0, r5
   39a14:	mov	r1, #1
   39a18:	mov	r2, #0
   39a1c:	bl	4f9c <poll@plt>
   39a20:	cmp	r0, #0
   39a24:	blt	39a50 <acl_create_entry@plt+0x347cc>
   39a28:	beq	39a48 <acl_create_entry@plt+0x347c4>
   39a2c:	mov	r0, r4
   39a30:	mov	r1, r6
   39a34:	mov	r2, #2048	; 0x800
   39a38:	bl	4b94 <read@plt>
   39a3c:	cmp	r0, #0
   39a40:	blt	39a80 <acl_create_entry@plt+0x347fc>
   39a44:	bne	39a10 <acl_create_entry@plt+0x3478c>
   39a48:	mov	r0, #0
   39a4c:	b	39a64 <acl_create_entry@plt+0x347e0>
   39a50:	bl	5248 <__errno_location@plt>
   39a54:	ldr	r0, [r0]
   39a58:	cmp	r0, #4
   39a5c:	beq	39a10 <acl_create_entry@plt+0x3478c>
   39a60:	rsb	r0, r0, #0
   39a64:	ldr	r2, [sp, #2060]	; 0x80c
   39a68:	ldr	r3, [r7]
   39a6c:	cmp	r2, r3
   39a70:	bne	39aa0 <acl_create_entry@plt+0x3481c>
   39a74:	add	sp, sp, #2064	; 0x810
   39a78:	add	sp, sp, #4
   39a7c:	pop	{r4, r5, r6, r7, pc}
   39a80:	bl	5248 <__errno_location@plt>
   39a84:	ldr	r0, [r0]
   39a88:	cmp	r0, #4
   39a8c:	beq	39a10 <acl_create_entry@plt+0x3478c>
   39a90:	cmp	r0, #11
   39a94:	bne	39a60 <acl_create_entry@plt+0x347dc>
   39a98:	mov	r0, #0
   39a9c:	b	39a64 <acl_create_entry@plt+0x347e0>
   39aa0:	bl	4f6c <__stack_chk_fail@plt>
   39aa4:	andeq	r1, r3, r0, lsr r2
   39aa8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   39aac:	andeq	r0, r0, r0
   39ab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39ab4:	vpush	{d8-d9}
   39ab8:	sub	sp, sp, #60	; 0x3c
   39abc:	ldr	r1, [pc, #868]	; 39e28 <acl_create_entry@plt+0x34ba4>
   39ac0:	subs	r9, r0, #0
   39ac4:	ldr	r4, [sp, #112]	; 0x70
   39ac8:	ldr	r0, [pc, #860]	; 39e2c <acl_create_entry@plt+0x34ba8>
   39acc:	add	r1, pc, r1
   39ad0:	str	r4, [sp, #32]
   39ad4:	ldr	r0, [r1, r0]
   39ad8:	ldr	r1, [r0]
   39adc:	str	r0, [sp, #28]
   39ae0:	str	r1, [sp, #52]	; 0x34
   39ae4:	beq	39db0 <acl_create_entry@plt+0x34b2c>
   39ae8:	cmp	r3, #0
   39aec:	cmpeq	r2, #1024	; 0x400
   39af0:	moveq	r1, #0
   39af4:	movne	r1, #1
   39af8:	cmp	r3, #0
   39afc:	cmpeq	r2, #1000	; 0x3e8
   39b00:	moveq	r1, #0
   39b04:	andne	r1, r1, #1
   39b08:	cmp	r1, #0
   39b0c:	bne	39df4 <acl_create_entry@plt+0x34b70>
   39b10:	ldr	r5, [sp, #32]
   39b14:	cmp	r5, #0
   39b18:	beq	39dd0 <acl_create_entry@plt+0x34b4c>
   39b1c:	cmp	r3, #0
   39b20:	cmpeq	r2, #1000	; 0x3e8
   39b24:	beq	39d90 <acl_create_entry@plt+0x34b0c>
   39b28:	ldr	r4, [pc, #768]	; 39e30 <acl_create_entry@plt+0x34bac>
   39b2c:	add	r4, pc, r4
   39b30:	str	r4, [sp, #24]
   39b34:	ldr	r5, [pc, #760]	; 39e34 <acl_create_entry@plt+0x34bb0>
   39b38:	add	ip, sp, #48	; 0x30
   39b3c:	mov	r4, #0
   39b40:	str	ip, [sp, #36]	; 0x24
   39b44:	add	r5, pc, r5
   39b48:	str	r5, [sp, #20]
   39b4c:	mov	r5, #0
   39b50:	strd	r4, [sp, #8]
   39b54:	add	r5, sp, #44	; 0x2c
   39b58:	str	r5, [sp, #16]
   39b5c:	bl	5248 <__errno_location@plt>
   39b60:	mov	r8, #0
   39b64:	vldr	d9, [pc, #684]	; 39e18 <acl_create_entry@plt+0x34b94>
   39b68:	mov	fp, r0
   39b6c:	mov	r0, #0
   39b70:	add	r1, sp, #44	; 0x2c
   39b74:	str	r0, [fp]
   39b78:	mov	r2, #10
   39b7c:	mov	r0, r9
   39b80:	bl	4ad4 <strtoll@plt>
   39b84:	ldr	sl, [fp]
   39b88:	cmp	sl, #0
   39b8c:	strd	r0, [sp]
   39b90:	bgt	39da0 <acl_create_entry@plt+0x34b1c>
   39b94:	ldrd	r4, [sp]
   39b98:	cmp	r4, #0
   39b9c:	sbcs	r5, r5, #0
   39ba0:	blt	39d88 <acl_create_entry@plt+0x34b04>
   39ba4:	ldr	r4, [sp, #44]	; 0x2c
   39ba8:	cmp	r4, r9
   39bac:	beq	39cf4 <acl_create_entry@plt+0x34a70>
   39bb0:	ldrb	r3, [r4]
   39bb4:	cmp	r3, #46	; 0x2e
   39bb8:	beq	39d1c <acl_create_entry@plt+0x34a98>
   39bbc:	vldr	d8, [pc, #604]	; 39e20 <acl_create_entry@plt+0x34b9c>
   39bc0:	mov	r0, r4
   39bc4:	ldr	r1, [sp, #20]
   39bc8:	bl	50e0 <strspn@plt>
   39bcc:	cmp	r8, #8
   39bd0:	add	r4, r4, r0
   39bd4:	str	r4, [sp, #44]	; 0x2c
   39bd8:	beq	39cf4 <acl_create_entry@plt+0x34a70>
   39bdc:	ldr	ip, [sp, #24]
   39be0:	add	r5, ip, r8, lsl #4
   39be4:	b	39bf8 <acl_create_entry@plt+0x34974>
   39be8:	add	r8, r8, #1
   39bec:	add	r5, r5, #16
   39bf0:	cmp	r8, #8
   39bf4:	beq	39cf4 <acl_create_entry@plt+0x34a70>
   39bf8:	ldr	r6, [r5]
   39bfc:	mov	r0, r6
   39c00:	bl	4ce4 <strlen@plt>
   39c04:	mov	r1, r6
   39c08:	mov	r9, r0
   39c0c:	mov	r0, r4
   39c10:	mov	r2, r9
   39c14:	bl	5164 <strncmp@plt>
   39c18:	cmp	r0, #0
   39c1c:	bne	39be8 <acl_create_entry@plt+0x34964>
   39c20:	adds	r9, r4, r9
   39c24:	beq	39be8 <acl_create_entry@plt+0x34964>
   39c28:	vcmpe.f64	d8, #0.0
   39c2c:	ldr	r4, [r5, #8]
   39c30:	ldr	r5, [r5, #12]
   39c34:	mov	sl, r0
   39c38:	ldrd	r6, [sp]
   39c3c:	mvn	r0, #0
   39c40:	mvn	r1, #0
   39c44:	mov	r2, r4
   39c48:	vmrs	APSR_nzcv, fpscr
   39c4c:	mov	r3, r5
   39c50:	movle	ip, #0
   39c54:	movgt	ip, #1
   39c58:	adds	r6, r6, ip
   39c5c:	adc	r7, r7, #0
   39c60:	bl	3f708 <acl_create_entry@plt+0x3a484>
   39c64:	cmp	r7, r1
   39c68:	cmpeq	r6, r0
   39c6c:	bhi	39d88 <acl_create_entry@plt+0x34b04>
   39c70:	mov	r0, r4
   39c74:	mov	r1, r5
   39c78:	bl	3f64c <acl_create_entry@plt+0x3a3c8>
   39c7c:	vmov	d7, r0, r1
   39c80:	vmul.f64	d7, d8, d7
   39c84:	vmov	r0, r1, d7
   39c88:	bl	3f758 <acl_create_entry@plt+0x3a4d4>
   39c8c:	ldr	r2, [sp]
   39c90:	ldrd	r6, [sp, #8]
   39c94:	mul	r3, r2, r5
   39c98:	ldr	r5, [sp, #4]
   39c9c:	mvn	r6, r6
   39ca0:	mvn	r7, r7
   39ca4:	mla	r3, r4, r5, r3
   39ca8:	umull	r4, r5, r2, r4
   39cac:	add	r5, r3, r5
   39cb0:	adds	r0, r0, r4
   39cb4:	adc	r1, r1, r5
   39cb8:	cmp	r1, r7
   39cbc:	cmpeq	r0, r6
   39cc0:	bhi	39d88 <acl_create_entry@plt+0x34b04>
   39cc4:	ldrd	r4, [sp, #8]
   39cc8:	add	r8, r8, #1
   39ccc:	ldrb	r3, [r9]
   39cd0:	adds	r4, r4, r0
   39cd4:	adc	r5, r5, r1
   39cd8:	cmp	r3, #0
   39cdc:	strd	r4, [sp, #8]
   39ce0:	bne	39b6c <acl_create_entry@plt+0x348e8>
   39ce4:	ldrd	r4, [sp, #8]
   39ce8:	ldr	ip, [sp, #32]
   39cec:	strd	r4, [ip]
   39cf0:	b	39cf8 <acl_create_entry@plt+0x34a74>
   39cf4:	mvn	sl, #21
   39cf8:	ldr	r4, [sp, #28]
   39cfc:	mov	r0, sl
   39d00:	ldr	r2, [sp, #52]	; 0x34
   39d04:	ldr	r3, [r4]
   39d08:	cmp	r2, r3
   39d0c:	bne	39df0 <acl_create_entry@plt+0x34b6c>
   39d10:	add	sp, sp, #60	; 0x3c
   39d14:	vpop	{d8-d9}
   39d18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39d1c:	add	r0, r4, #1
   39d20:	str	r0, [sp, #44]	; 0x2c
   39d24:	ldrb	r3, [r4, #1]
   39d28:	sub	r3, r3, #48	; 0x30
   39d2c:	cmp	r3, #9
   39d30:	movhi	r4, r0
   39d34:	bhi	39bbc <acl_create_entry@plt+0x34938>
   39d38:	add	r1, sp, #48	; 0x30
   39d3c:	mov	r2, #10
   39d40:	bl	4b64 <strtoull@plt>
   39d44:	ldr	r3, [fp]
   39d48:	cmp	r3, #34	; 0x22
   39d4c:	beq	39d88 <acl_create_entry@plt+0x34b04>
   39d50:	bl	3f64c <acl_create_entry@plt+0x3a3c8>
   39d54:	ldr	r2, [sp, #44]	; 0x2c
   39d58:	ldr	r4, [sp, #48]	; 0x30
   39d5c:	cmp	r4, r2
   39d60:	vmov	d8, r0, r1
   39d64:	bls	39da8 <acl_create_entry@plt+0x34b24>
   39d68:	rsb	r2, r2, r4
   39d6c:	mov	r3, #0
   39d70:	add	r3, r3, #1
   39d74:	vmul.f64	d8, d8, d9
   39d78:	cmp	r3, r2
   39d7c:	bne	39d70 <acl_create_entry@plt+0x34aec>
   39d80:	str	r4, [sp, #44]	; 0x2c
   39d84:	b	39bc0 <acl_create_entry@plt+0x3493c>
   39d88:	mvn	sl, #33	; 0x21
   39d8c:	b	39cf8 <acl_create_entry@plt+0x34a74>
   39d90:	ldr	ip, [pc, #160]	; 39e38 <acl_create_entry@plt+0x34bb4>
   39d94:	add	ip, pc, ip
   39d98:	str	ip, [sp, #24]
   39d9c:	b	39b34 <acl_create_entry@plt+0x348b0>
   39da0:	rsb	sl, sl, #0
   39da4:	b	39cf8 <acl_create_entry@plt+0x34a74>
   39da8:	mov	r4, r2
   39dac:	b	39bc0 <acl_create_entry@plt+0x3493c>
   39db0:	ldr	r0, [pc, #132]	; 39e3c <acl_create_entry@plt+0x34bb8>
   39db4:	movw	r2, #2687	; 0xa7f
   39db8:	ldr	r1, [pc, #128]	; 39e40 <acl_create_entry@plt+0x34bbc>
   39dbc:	ldr	r3, [pc, #128]	; 39e44 <acl_create_entry@plt+0x34bc0>
   39dc0:	add	r0, pc, r0
   39dc4:	add	r1, pc, r1
   39dc8:	add	r3, pc, r3
   39dcc:	bl	33308 <acl_create_entry@plt+0x2e084>
   39dd0:	ldr	r0, [pc, #112]	; 39e48 <acl_create_entry@plt+0x34bc4>
   39dd4:	movw	r2, #2689	; 0xa81
   39dd8:	ldr	r1, [pc, #108]	; 39e4c <acl_create_entry@plt+0x34bc8>
   39ddc:	ldr	r3, [pc, #108]	; 39e50 <acl_create_entry@plt+0x34bcc>
   39de0:	add	r0, pc, r0
   39de4:	add	r1, pc, r1
   39de8:	add	r3, pc, r3
   39dec:	bl	33308 <acl_create_entry@plt+0x2e084>
   39df0:	bl	4f6c <__stack_chk_fail@plt>
   39df4:	ldr	r0, [pc, #88]	; 39e54 <acl_create_entry@plt+0x34bd0>
   39df8:	mov	r2, #2688	; 0xa80
   39dfc:	ldr	r1, [pc, #84]	; 39e58 <acl_create_entry@plt+0x34bd4>
   39e00:	ldr	r3, [pc, #84]	; 39e5c <acl_create_entry@plt+0x34bd8>
   39e04:	add	r0, pc, r0
   39e08:	add	r1, pc, r1
   39e0c:	add	r3, pc, r3
   39e10:	bl	33308 <acl_create_entry@plt+0x2e084>
   39e14:	nop	{0}
   39e18:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   39e1c:	svccc	0x00b99999
	...
   39e28:	andeq	r1, r3, r4, lsr r1
   39e2c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   39e30:	strdeq	r0, [r3], -r4
   39e34:	andeq	lr, r0, r4, lsl #9
   39e38:	andeq	r0, r3, ip, lsl #14
   39e3c:	andeq	r5, r1, r0, ror #3
   39e40:	andeq	r5, r1, r4, rrx
   39e44:	ldrdeq	r6, [r1], -ip
   39e48:	andeq	r2, r1, r4, lsr #21
   39e4c:	andeq	r5, r1, r4, asr #32
   39e50:			; <UNDEFINED> instruction: 0x000165bc
   39e54:	muleq	r1, ip, r3
   39e58:	andeq	r5, r1, r0, lsr #32
   39e5c:	muleq	r1, r8, r5
   39e60:	push	{r4, r5, r6, lr}
   39e64:	bl	48ac <opendir@plt>
   39e68:	subs	r4, r0, #0
   39e6c:	beq	39ecc <acl_create_entry@plt+0x34c48>
   39e70:	bl	5248 <__errno_location@plt>
   39e74:	mov	r6, #0
   39e78:	mov	r5, r0
   39e7c:	b	39e90 <acl_create_entry@plt+0x34c0c>
   39e80:	add	r0, r0, #19
   39e84:	bl	3988c <acl_create_entry@plt+0x34608>
   39e88:	cmp	r0, #0
   39e8c:	beq	39ec4 <acl_create_entry@plt+0x34c40>
   39e90:	str	r6, [r5]
   39e94:	mov	r0, r4
   39e98:	bl	50f8 <readdir64@plt>
   39e9c:	cmp	r0, #0
   39ea0:	bne	39e80 <acl_create_entry@plt+0x34bfc>
   39ea4:	ldr	r3, [r5]
   39ea8:	cmp	r3, #0
   39eac:	rsbne	r5, r3, #0
   39eb0:	moveq	r5, #1
   39eb4:	mov	r0, r4
   39eb8:	bl	4eac <closedir@plt>
   39ebc:	mov	r0, r5
   39ec0:	pop	{r4, r5, r6, pc}
   39ec4:	mov	r5, r0
   39ec8:	b	39eb4 <acl_create_entry@plt+0x34c30>
   39ecc:	bl	5248 <__errno_location@plt>
   39ed0:	ldr	r5, [r0]
   39ed4:	rsb	r5, r5, #0
   39ed8:	mov	r0, r5
   39edc:	pop	{r4, r5, r6, pc}
   39ee0:	mov	r5, r0
   39ee4:	mov	r4, #0
   39ee8:	mov	r0, r4
   39eec:	bl	4eac <closedir@plt>
   39ef0:	mov	r0, r5
   39ef4:	bl	51d0 <_Unwind_Resume@plt>
   39ef8:	mov	r5, r0
   39efc:	b	39ee8 <acl_create_entry@plt+0x34c64>
   39f00:	push	{r3, r4, r5, lr}
   39f04:	bl	51c4 <__strdup@plt>
   39f08:	subs	r4, r0, #0
   39f0c:	beq	39f44 <acl_create_entry@plt+0x34cc0>
   39f10:	bl	4a14 <dirname@plt>
   39f14:	subs	r3, r0, #0
   39f18:	beq	39f4c <acl_create_entry@plt+0x34cc8>
   39f1c:	cmp	r3, r4
   39f20:	beq	39f3c <acl_create_entry@plt+0x34cb8>
   39f24:	bl	51c4 <__strdup@plt>
   39f28:	mov	r5, r0
   39f2c:	mov	r0, r4
   39f30:	bl	4b7c <free@plt>
   39f34:	mov	r0, r5
   39f38:	pop	{r3, r4, r5, pc}
   39f3c:	mov	r0, r3
   39f40:	pop	{r3, r4, r5, pc}
   39f44:	mov	r0, r4
   39f48:	pop	{r3, r4, r5, pc}
   39f4c:	ldr	r0, [pc, #24]	; 39f6c <acl_create_entry@plt+0x34ce8>
   39f50:	movw	r2, #2879	; 0xb3f
   39f54:	ldr	r1, [pc, #20]	; 39f70 <acl_create_entry@plt+0x34cec>
   39f58:	ldr	r3, [pc, #20]	; 39f74 <acl_create_entry@plt+0x34cf0>
   39f5c:	add	r0, pc, r0
   39f60:	add	r1, pc, r1
   39f64:	add	r3, pc, r3
   39f68:	bl	33308 <acl_create_entry@plt+0x2e084>
   39f6c:	andeq	r5, r1, r4, ror #4
   39f70:	andeq	r4, r1, r8, asr #29
   39f74:	andeq	r6, r1, r8, asr #9
   39f78:	push	{r3, r4, r5, lr}
   39f7c:	ldr	r3, [pc, #84]	; 39fd8 <acl_create_entry@plt+0x34d54>
   39f80:	add	r3, pc, r3
   39f84:	ldrb	r3, [r3]
   39f88:	cmp	r3, #0
   39f8c:	popne	{r3, r4, r5, pc}
   39f90:	mov	r0, #25
   39f94:	bl	48c4 <getauxval@plt>
   39f98:	cmp	r0, #0
   39f9c:	ldrne	r5, [r0]
   39fa0:	moveq	r5, r0
   39fa4:	mov	r0, #0
   39fa8:	bl	376c4 <acl_create_entry@plt+0x32440>
   39fac:	mov	r4, r0
   39fb0:	mov	r0, #224	; 0xe0
   39fb4:	bl	51dc <syscall@plt>
   39fb8:	eor	r0, r0, r4
   39fbc:	eor	r0, r0, r5
   39fc0:	bl	4870 <srand@plt>
   39fc4:	ldr	r3, [pc, #16]	; 39fdc <acl_create_entry@plt+0x34d58>
   39fc8:	mov	r2, #1
   39fcc:	add	r3, pc, r3
   39fd0:	strb	r2, [r3]
   39fd4:	pop	{r3, r4, r5, pc}
   39fd8:	andeq	r1, r3, ip, asr #18
   39fdc:	andeq	r1, r3, r0, lsl #18
   39fe0:	ldr	r3, [pc, #164]	; 3a08c <acl_create_entry@plt+0x34e08>
   39fe4:	ldr	r2, [pc, #164]	; 3a090 <acl_create_entry@plt+0x34e0c>
   39fe8:	add	r3, pc, r3
   39fec:	push	{r4, r5, r6, lr}
   39ff0:	sub	sp, sp, #400	; 0x190
   39ff4:	ldr	r5, [r3, r2]
   39ff8:	add	r4, sp, #4
   39ffc:	mov	r0, r4
   3a000:	ldr	r3, [r5]
   3a004:	str	r3, [sp, #396]	; 0x18c
   3a008:	bl	4a80 <uname@plt>
   3a00c:	cmp	r0, #0
   3a010:	blt	3a06c <acl_create_entry@plt+0x34de8>
   3a014:	ldrb	r3, [sp, #69]	; 0x45
   3a018:	cmp	r3, #0
   3a01c:	bne	3a040 <acl_create_entry@plt+0x34dbc>
   3a020:	mov	r0, r4
   3a024:	bl	51c4 <__strdup@plt>
   3a028:	ldr	r2, [sp, #396]	; 0x18c
   3a02c:	ldr	r3, [r5]
   3a030:	cmp	r2, r3
   3a034:	bne	3a068 <acl_create_entry@plt+0x34de4>
   3a038:	add	sp, sp, #400	; 0x190
   3a03c:	pop	{r4, r5, r6, pc}
   3a040:	add	r6, r4, #65	; 0x41
   3a044:	ldr	r1, [pc, #72]	; 3a094 <acl_create_entry@plt+0x34e10>
   3a048:	mov	r0, r6
   3a04c:	add	r1, pc, r1
   3a050:	bl	520c <strcmp@plt>
   3a054:	cmp	r0, #0
   3a058:	beq	3a020 <acl_create_entry@plt+0x34d9c>
   3a05c:	mov	r0, r6
   3a060:	bl	51c4 <__strdup@plt>
   3a064:	b	3a028 <acl_create_entry@plt+0x34da4>
   3a068:	bl	4f6c <__stack_chk_fail@plt>
   3a06c:	ldr	r0, [pc, #36]	; 3a098 <acl_create_entry@plt+0x34e14>
   3a070:	mov	r2, #3056	; 0xbf0
   3a074:	ldr	r1, [pc, #32]	; 3a09c <acl_create_entry@plt+0x34e18>
   3a078:	ldr	r3, [pc, #32]	; 3a0a0 <acl_create_entry@plt+0x34e1c>
   3a07c:	add	r0, pc, r0
   3a080:	add	r1, pc, r1
   3a084:	add	r3, pc, r3
   3a088:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a08c:	andeq	r0, r3, r8, lsl ip
   3a090:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3a094:	andeq	r5, r1, r4, asr #3
   3a098:	muleq	r1, ip, r8
   3a09c:	andeq	r4, r1, r8, lsr #27
   3a0a0:			; <UNDEFINED> instruction: 0x000163b8
   3a0a4:	ldr	r3, [pc, #368]	; 3a21c <acl_create_entry@plt+0x34f98>
   3a0a8:	cmp	r0, #0
   3a0ac:	push	{r4, r5, r6, fp, lr}
   3a0b0:	add	fp, sp, #16
   3a0b4:	ldr	r2, [pc, #356]	; 3a220 <acl_create_entry@plt+0x34f9c>
   3a0b8:	sub	sp, sp, #28
   3a0bc:	add	r3, pc, r3
   3a0c0:	mov	r4, r1
   3a0c4:	mov	r1, #0
   3a0c8:	ldr	r5, [r3, r2]
   3a0cc:	str	r1, [fp, #-32]	; 0xffffffe0
   3a0d0:	ldr	r3, [r5]
   3a0d4:	str	r3, [fp, #-24]	; 0xffffffe8
   3a0d8:	blt	3a1e8 <acl_create_entry@plt+0x34f64>
   3a0dc:	bne	3a1a4 <acl_create_entry@plt+0x34f20>
   3a0e0:	ldr	r6, [pc, #316]	; 3a224 <acl_create_entry@plt+0x34fa0>
   3a0e4:	add	r6, pc, r6
   3a0e8:	mov	r0, r6
   3a0ec:	sub	r1, fp, #32
   3a0f0:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   3a0f4:	cmp	r0, #0
   3a0f8:	blt	3a1cc <acl_create_entry@plt+0x34f48>
   3a0fc:	ldr	r6, [fp, #-32]	; 0xffffffe0
   3a100:	mov	r1, #41	; 0x29
   3a104:	mov	r0, r6
   3a108:	bl	4aa4 <strrchr@plt>
   3a10c:	cmp	r0, #0
   3a110:	beq	3a1d8 <acl_create_entry@plt+0x34f54>
   3a114:	ldr	r1, [pc, #268]	; 3a228 <acl_create_entry@plt+0x34fa4>
   3a118:	add	r0, r0, #1
   3a11c:	sub	r2, fp, #28
   3a120:	add	r1, pc, r1
   3a124:	bl	4cf0 <sscanf@plt>
   3a128:	cmp	r0, #1
   3a12c:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   3a130:	mvnne	r6, #4
   3a134:	bne	3a164 <acl_create_entry@plt+0x34ee0>
   3a138:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3a13c:	mov	r1, #0
   3a140:	ubfx	r2, r3, #8, #12
   3a144:	cmp	r2, r1
   3a148:	beq	3a184 <acl_create_entry@plt+0x34f00>
   3a14c:	cmp	r4, #0
   3a150:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a154:	strne	r3, [r4]
   3a158:	moveq	r6, r4
   3a15c:	movne	r6, #0
   3a160:	strne	r1, [r4, #4]
   3a164:	bl	4b7c <free@plt>
   3a168:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3a16c:	ldr	r3, [r5]
   3a170:	mov	r0, r6
   3a174:	cmp	r2, r3
   3a178:	bne	3a1e4 <acl_create_entry@plt+0x34f60>
   3a17c:	sub	sp, fp, #16
   3a180:	pop	{r4, r5, r6, fp, pc}
   3a184:	lsr	r0, r3, #12
   3a188:	uxtb	r2, r3
   3a18c:	bic	r0, r0, #255	; 0xff
   3a190:	orrs	r2, r0, r2
   3a194:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   3a198:	mvneq	r6, #1
   3a19c:	bne	3a14c <acl_create_entry@plt+0x34ec8>
   3a1a0:	b	3a164 <acl_create_entry@plt+0x34ee0>
   3a1a4:	sub	sp, sp, #32
   3a1a8:	ldr	r3, [pc, #124]	; 3a22c <acl_create_entry@plt+0x34fa8>
   3a1ac:	add	r6, sp, #8
   3a1b0:	mov	r1, #1
   3a1b4:	str	r0, [sp]
   3a1b8:	mov	r2, #24
   3a1bc:	mov	r0, r6
   3a1c0:	add	r3, pc, r3
   3a1c4:	bl	514c <__sprintf_chk@plt>
   3a1c8:	b	3a0e8 <acl_create_entry@plt+0x34e64>
   3a1cc:	mov	r6, r0
   3a1d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a1d4:	b	3a164 <acl_create_entry@plt+0x34ee0>
   3a1d8:	mov	r0, r6
   3a1dc:	mvn	r6, #4
   3a1e0:	b	3a164 <acl_create_entry@plt+0x34ee0>
   3a1e4:	bl	4f6c <__stack_chk_fail@plt>
   3a1e8:	ldr	r0, [pc, #64]	; 3a230 <acl_create_entry@plt+0x34fac>
   3a1ec:	movw	r2, #3177	; 0xc69
   3a1f0:	ldr	r1, [pc, #60]	; 3a234 <acl_create_entry@plt+0x34fb0>
   3a1f4:	ldr	r3, [pc, #60]	; 3a238 <acl_create_entry@plt+0x34fb4>
   3a1f8:	add	r0, pc, r0
   3a1fc:	add	r1, pc, r1
   3a200:	add	r3, pc, r3
   3a204:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a208:	mov	r4, r0
   3a20c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a210:	bl	4b7c <free@plt>
   3a214:	mov	r0, r4
   3a218:	bl	51d0 <_Unwind_Resume@plt>
   3a21c:	andeq	r0, r3, r4, asr #22
   3a220:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3a224:	andeq	r4, r1, ip, asr #29
   3a228:	andeq	r5, r1, r0, lsl #2
   3a22c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   3a230:	muleq	r0, ip, r9
   3a234:	andeq	r4, r1, ip, lsr #24
   3a238:	ldrdeq	r4, [r1], -r8
   3a23c:	cmp	r0, #0
   3a240:	push	{r3, lr}
   3a244:	beq	3a284 <acl_create_entry@plt+0x35000>
   3a248:	ldr	r1, [r0, #16]
   3a24c:	and	r3, r1, #61440	; 0xf000
   3a250:	cmp	r3, #32768	; 0x8000
   3a254:	beq	3a26c <acl_create_entry@plt+0x34fe8>
   3a258:	and	r1, r1, #45056	; 0xb000
   3a25c:	subs	r3, r1, #8192	; 0x2000
   3a260:	rsbs	r0, r3, #0
   3a264:	adcs	r0, r0, r3
   3a268:	pop	{r3, pc}
   3a26c:	ldrd	r2, [r0, #48]	; 0x30
   3a270:	cmp	r2, #1
   3a274:	sbcs	r0, r3, #0
   3a278:	bge	3a258 <acl_create_entry@plt+0x34fd4>
   3a27c:	mov	r0, #1
   3a280:	pop	{r3, pc}
   3a284:	ldr	r0, [pc, #24]	; 3a2a4 <acl_create_entry@plt+0x35020>
   3a288:	movw	r2, #4215	; 0x1077
   3a28c:	ldr	r1, [pc, #20]	; 3a2a8 <acl_create_entry@plt+0x35024>
   3a290:	ldr	r3, [pc, #20]	; 3a2ac <acl_create_entry@plt+0x35028>
   3a294:	add	r0, pc, r0
   3a298:	add	r1, pc, r1
   3a29c:	add	r3, pc, r3
   3a2a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a2a4:	andeq	r4, r1, r0, asr #24
   3a2a8:	muleq	r1, r0, fp
   3a2ac:	andeq	r4, r1, ip, lsr #22
   3a2b0:	ldr	r3, [pc, #136]	; 3a340 <acl_create_entry@plt+0x350bc>
   3a2b4:	subs	r1, r0, #0
   3a2b8:	ldr	r2, [pc, #132]	; 3a344 <acl_create_entry@plt+0x350c0>
   3a2bc:	add	r3, pc, r3
   3a2c0:	push	{r4, r5, lr}
   3a2c4:	sub	sp, sp, #116	; 0x74
   3a2c8:	ldr	r4, [r3, r2]
   3a2cc:	ldr	r3, [r4]
   3a2d0:	str	r3, [sp, #108]	; 0x6c
   3a2d4:	blt	3a320 <acl_create_entry@plt+0x3509c>
   3a2d8:	mov	r0, #3
   3a2dc:	mov	r2, sp
   3a2e0:	bl	4b04 <__fxstat64@plt>
   3a2e4:	cmp	r0, #0
   3a2e8:	blt	3a30c <acl_create_entry@plt+0x35088>
   3a2ec:	mov	r0, sp
   3a2f0:	bl	3a23c <acl_create_entry@plt+0x34fb8>
   3a2f4:	ldr	r2, [sp, #108]	; 0x6c
   3a2f8:	ldr	r3, [r4]
   3a2fc:	cmp	r2, r3
   3a300:	bne	3a31c <acl_create_entry@plt+0x35098>
   3a304:	add	sp, sp, #116	; 0x74
   3a308:	pop	{r4, r5, pc}
   3a30c:	bl	5248 <__errno_location@plt>
   3a310:	ldr	r0, [r0]
   3a314:	rsb	r0, r0, #0
   3a318:	b	3a2f4 <acl_create_entry@plt+0x35070>
   3a31c:	bl	4f6c <__stack_chk_fail@plt>
   3a320:	ldr	r0, [pc, #32]	; 3a348 <acl_create_entry@plt+0x350c4>
   3a324:	movw	r2, #4240	; 0x1090
   3a328:	ldr	r1, [pc, #28]	; 3a34c <acl_create_entry@plt+0x350c8>
   3a32c:	ldr	r3, [pc, #28]	; 3a350 <acl_create_entry@plt+0x350cc>
   3a330:	add	r0, pc, r0
   3a334:	add	r1, pc, r1
   3a338:	add	r3, pc, r3
   3a33c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a340:	andeq	r0, r3, r4, asr #18
   3a344:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3a348:	andeq	r1, r1, r0, ror sp
   3a34c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   3a350:	ldrdeq	r5, [r1], -r8
   3a354:	cmp	r0, #0
   3a358:	push	{r3, r4, r5, lr}
   3a35c:	mov	r5, r1
   3a360:	beq	3a3ac <acl_create_entry@plt+0x35128>
   3a364:	ldrb	r3, [r0, #18]
   3a368:	cmp	r3, #10
   3a36c:	beq	3a378 <acl_create_entry@plt+0x350f4>
   3a370:	tst	r3, #247	; 0xf7
   3a374:	bne	3a3a4 <acl_create_entry@plt+0x35120>
   3a378:	add	r4, r0, #19
   3a37c:	mov	r0, r4
   3a380:	bl	38760 <acl_create_entry@plt+0x334dc>
   3a384:	cmp	r0, #0
   3a388:	bne	3a3a4 <acl_create_entry@plt+0x35120>
   3a38c:	mov	r0, r4
   3a390:	mov	r1, r5
   3a394:	bl	3869c <acl_create_entry@plt+0x33418>
   3a398:	adds	r0, r0, #0
   3a39c:	movne	r0, #1
   3a3a0:	pop	{r3, r4, r5, pc}
   3a3a4:	mov	r0, #0
   3a3a8:	pop	{r3, r4, r5, pc}
   3a3ac:	ldr	r0, [pc, #24]	; 3a3cc <acl_create_entry@plt+0x35148>
   3a3b0:	movw	r2, #4426	; 0x114a
   3a3b4:	ldr	r1, [pc, #20]	; 3a3d0 <acl_create_entry@plt+0x3514c>
   3a3b8:	ldr	r3, [pc, #20]	; 3a3d4 <acl_create_entry@plt+0x35150>
   3a3bc:	add	r0, pc, r0
   3a3c0:	add	r1, pc, r1
   3a3c4:	add	r3, pc, r3
   3a3c8:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a3cc:	andeq	r4, r1, r0, ror #31
   3a3d0:	andeq	r4, r1, r8, ror #20
   3a3d4:	andeq	r5, r1, ip, ror #31
   3a3d8:	push	{r3, r4, r5, lr}
   3a3dc:	subs	r4, r0, #0
   3a3e0:	mov	r5, r1
   3a3e4:	beq	3a41c <acl_create_entry@plt+0x35198>
   3a3e8:	ldrb	r3, [r4]
   3a3ec:	mov	r0, r4
   3a3f0:	mov	r1, r5
   3a3f4:	cmp	r3, #0
   3a3f8:	beq	3a41c <acl_create_entry@plt+0x35198>
   3a3fc:	bl	520c <strcmp@plt>
   3a400:	mov	r1, #0
   3a404:	cmp	r0, r1
   3a408:	mov	r0, r4
   3a40c:	beq	3a424 <acl_create_entry@plt+0x351a0>
   3a410:	bl	4930 <__rawmemchr@plt>
   3a414:	adds	r4, r0, #1
   3a418:	bne	3a3e8 <acl_create_entry@plt+0x35164>
   3a41c:	mov	r0, #0
   3a420:	pop	{r3, r4, r5, pc}
   3a424:	mov	r0, #1
   3a428:	pop	{r3, r4, r5, pc}
   3a42c:	ldr	ip, [pc, #144]	; 3a4c4 <acl_create_entry@plt+0x35240>
   3a430:	push	{r4, r5, r6, lr}
   3a434:	add	ip, pc, ip
   3a438:	ldr	r6, [pc, #136]	; 3a4c8 <acl_create_entry@plt+0x35244>
   3a43c:	mvn	r4, #0
   3a440:	mvn	r5, #0
   3a444:	cmp	r3, r5
   3a448:	cmpeq	r2, r4
   3a44c:	sub	sp, sp, #24
   3a450:	mov	lr, #0
   3a454:	ldr	r4, [ip, r6]
   3a458:	moveq	r2, lr
   3a45c:	stmib	sp, {r0, lr}
   3a460:	strh	r1, [sp, #8]
   3a464:	ldr	r0, [r4]
   3a468:	str	r0, [sp, #20]
   3a46c:	beq	3a47c <acl_create_entry@plt+0x351f8>
   3a470:	add	r0, sp, #12
   3a474:	bl	37750 <acl_create_entry@plt+0x324cc>
   3a478:	mov	r2, r0
   3a47c:	add	r0, sp, #4
   3a480:	mov	r1, #1
   3a484:	mov	r3, #0
   3a488:	bl	4af8 <ppoll@plt>
   3a48c:	cmp	r0, #0
   3a490:	blt	3a4b0 <acl_create_entry@plt+0x3522c>
   3a494:	ldrshne	r0, [sp, #10]
   3a498:	ldr	r2, [sp, #20]
   3a49c:	ldr	r3, [r4]
   3a4a0:	cmp	r2, r3
   3a4a4:	bne	3a4c0 <acl_create_entry@plt+0x3523c>
   3a4a8:	add	sp, sp, #24
   3a4ac:	pop	{r4, r5, r6, pc}
   3a4b0:	bl	5248 <__errno_location@plt>
   3a4b4:	ldr	r0, [r0]
   3a4b8:	rsb	r0, r0, #0
   3a4bc:	b	3a498 <acl_create_entry@plt+0x35214>
   3a4c0:	bl	4f6c <__stack_chk_fail@plt>
   3a4c4:	andeq	r0, r3, ip, asr #15
   3a4c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3a4cc:	push	{r4, r5, r6, r7, r8, lr}
   3a4d0:	subs	r7, r0, #0
   3a4d4:	mov	r5, r1
   3a4d8:	mov	r4, r2
   3a4dc:	mov	r8, r3
   3a4e0:	blt	3a5a4 <acl_create_entry@plt+0x35320>
   3a4e4:	cmp	r1, #0
   3a4e8:	beq	3a584 <acl_create_entry@plt+0x35300>
   3a4ec:	cmp	r2, #0
   3a4f0:	movne	r6, #0
   3a4f4:	bne	3a514 <acl_create_entry@plt+0x35290>
   3a4f8:	b	3a57c <acl_create_entry@plt+0x352f8>
   3a4fc:	beq	3a554 <acl_create_entry@plt+0x352d0>
   3a500:	add	r5, r5, r0
   3a504:	rsb	r4, r0, r4
   3a508:	add	r6, r6, r0
   3a50c:	cmp	r4, #0
   3a510:	beq	3a554 <acl_create_entry@plt+0x352d0>
   3a514:	mov	r0, r7
   3a518:	mov	r1, r5
   3a51c:	mov	r2, r4
   3a520:	bl	4b94 <read@plt>
   3a524:	cmp	r0, #0
   3a528:	bge	3a4fc <acl_create_entry@plt+0x35278>
   3a52c:	bl	5248 <__errno_location@plt>
   3a530:	ldr	r0, [r0]
   3a534:	cmp	r0, #4
   3a538:	beq	3a50c <acl_create_entry@plt+0x35288>
   3a53c:	cmp	r0, #11
   3a540:	bne	3a54c <acl_create_entry@plt+0x352c8>
   3a544:	cmp	r8, #0
   3a548:	bne	3a564 <acl_create_entry@plt+0x352e0>
   3a54c:	cmp	r6, #0
   3a550:	beq	3a55c <acl_create_entry@plt+0x352d8>
   3a554:	mov	r0, r6
   3a558:	pop	{r4, r5, r6, r7, r8, pc}
   3a55c:	rsb	r0, r0, #0
   3a560:	pop	{r4, r5, r6, r7, r8, pc}
   3a564:	mov	r0, r7
   3a568:	mov	r1, #1
   3a56c:	mvn	r2, #0
   3a570:	mvn	r3, #0
   3a574:	bl	3a42c <acl_create_entry@plt+0x351a8>
   3a578:	b	3a50c <acl_create_entry@plt+0x35288>
   3a57c:	mov	r0, r2
   3a580:	pop	{r4, r5, r6, r7, r8, pc}
   3a584:	ldr	r0, [pc, #56]	; 3a5c4 <acl_create_entry@plt+0x35340>
   3a588:	movw	r2, #2567	; 0xa07
   3a58c:	ldr	r1, [pc, #52]	; 3a5c8 <acl_create_entry@plt+0x35344>
   3a590:	ldr	r3, [pc, #52]	; 3a5cc <acl_create_entry@plt+0x35348>
   3a594:	add	r0, pc, r0
   3a598:	add	r1, pc, r1
   3a59c:	add	r3, pc, r3
   3a5a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a5a4:	ldr	r0, [pc, #36]	; 3a5d0 <acl_create_entry@plt+0x3534c>
   3a5a8:	movw	r2, #2566	; 0xa06
   3a5ac:	ldr	r1, [pc, #32]	; 3a5d4 <acl_create_entry@plt+0x35350>
   3a5b0:	ldr	r3, [pc, #32]	; 3a5d8 <acl_create_entry@plt+0x35354>
   3a5b4:	add	r0, pc, r0
   3a5b8:	add	r1, pc, r1
   3a5bc:	add	r3, pc, r3
   3a5c0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a5c4:	andeq	r4, r1, ip, lsr #7
   3a5c8:	muleq	r1, r0, r8
   3a5cc:	andeq	r5, r1, r4, asr #30
   3a5d0:	andeq	r1, r1, ip, ror #21
   3a5d4:	andeq	r4, r1, r0, ror r8
   3a5d8:	andeq	r5, r1, r4, lsr #30
   3a5dc:	push	{r3, r4, r5, r6, r7, lr}
   3a5e0:	mov	r6, r0
   3a5e4:	ldr	r5, [pc, #236]	; 3a6d8 <acl_create_entry@plt+0x35454>
   3a5e8:	mov	r4, r1
   3a5ec:	add	r5, pc, r5
   3a5f0:	ldr	r3, [r5]
   3a5f4:	cmp	r3, #0
   3a5f8:	beq	3a648 <acl_create_entry@plt+0x353c4>
   3a5fc:	mov	r0, #384	; 0x180
   3a600:	mov	r1, r6
   3a604:	mov	r2, r4
   3a608:	mov	r3, #1
   3a60c:	bl	51dc <syscall@plt>
   3a610:	cmp	r4, r0
   3a614:	beq	3a6b0 <acl_create_entry@plt+0x3542c>
   3a618:	cmp	r0, #0
   3a61c:	bge	3a6c8 <acl_create_entry@plt+0x35444>
   3a620:	bl	5248 <__errno_location@plt>
   3a624:	ldr	r0, [r0]
   3a628:	cmp	r0, #38	; 0x26
   3a62c:	moveq	r3, #0
   3a630:	streq	r3, [r5]
   3a634:	beq	3a648 <acl_create_entry@plt+0x353c4>
   3a638:	cmp	r0, #11
   3a63c:	bne	3a6a8 <acl_create_entry@plt+0x35424>
   3a640:	mov	r3, #1
   3a644:	str	r3, [r5]
   3a648:	ldr	r0, [pc, #140]	; 3a6dc <acl_create_entry@plt+0x35458>
   3a64c:	mov	r1, #256	; 0x100
   3a650:	movt	r1, #8
   3a654:	add	r0, pc, r0
   3a658:	bl	4df8 <open64@plt>
   3a65c:	subs	r7, r0, #0
   3a660:	blt	3a698 <acl_create_entry@plt+0x35414>
   3a664:	mov	r1, r6
   3a668:	mov	r2, r4
   3a66c:	mov	r3, #1
   3a670:	bl	3a4cc <acl_create_entry@plt+0x35248>
   3a674:	mov	r5, r0
   3a678:	mov	r0, r7
   3a67c:	bl	38998 <acl_create_entry@plt+0x33714>
   3a680:	cmp	r5, #0
   3a684:	blt	3a6c0 <acl_create_entry@plt+0x3543c>
   3a688:	cmp	r5, r4
   3a68c:	bne	3a6c8 <acl_create_entry@plt+0x35444>
   3a690:	mov	r0, #0
   3a694:	pop	{r3, r4, r5, r6, r7, pc}
   3a698:	bl	5248 <__errno_location@plt>
   3a69c:	ldr	r0, [r0]
   3a6a0:	cmp	r0, #2
   3a6a4:	beq	3a6d0 <acl_create_entry@plt+0x3544c>
   3a6a8:	rsb	r0, r0, #0
   3a6ac:	pop	{r3, r4, r5, r6, r7, pc}
   3a6b0:	mov	r3, #1
   3a6b4:	mov	r0, #0
   3a6b8:	str	r3, [r5]
   3a6bc:	pop	{r3, r4, r5, r6, r7, pc}
   3a6c0:	mov	r0, r5
   3a6c4:	pop	{r3, r4, r5, r6, r7, pc}
   3a6c8:	mvn	r0, #4
   3a6cc:	pop	{r3, r4, r5, r6, r7, pc}
   3a6d0:	mvn	r0, #37	; 0x25
   3a6d4:	pop	{r3, r4, r5, r6, r7, pc}
   3a6d8:	andeq	r0, r3, r8, ror sl
   3a6dc:	andeq	r4, r1, ip, ror #27
   3a6e0:	push	{r3, r4, r5, lr}
   3a6e4:	mov	r4, r0
   3a6e8:	mov	r5, r1
   3a6ec:	bl	3a5dc <acl_create_entry@plt+0x35358>
   3a6f0:	cmp	r0, #0
   3a6f4:	popge	{r3, r4, r5, pc}
   3a6f8:	add	r5, r4, r5
   3a6fc:	bl	39f78 <acl_create_entry@plt+0x34cf4>
   3a700:	cmp	r4, r5
   3a704:	popcs	{r3, r4, r5, pc}
   3a708:	bl	50c8 <rand@plt>
   3a70c:	strb	r0, [r4], #1
   3a710:	cmp	r4, r5
   3a714:	bne	3a708 <acl_create_entry@plt+0x35484>
   3a718:	pop	{r3, r4, r5, pc}
   3a71c:	ldr	ip, [pc, #460]	; 3a8f0 <acl_create_entry@plt+0x3566c>
   3a720:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3a724:	subs	r6, r0, #0
   3a728:	ldr	r0, [pc, #452]	; 3a8f4 <acl_create_entry@plt+0x35670>
   3a72c:	add	ip, pc, ip
   3a730:	mov	sl, r3
   3a734:	sub	sp, sp, #8
   3a738:	mov	r8, r1
   3a73c:	mov	r9, r2
   3a740:	ldr	r5, [ip, r0]
   3a744:	ldr	r7, [sp, #40]	; 0x28
   3a748:	ldr	r3, [r5]
   3a74c:	str	r3, [sp, #4]
   3a750:	beq	3a8d0 <acl_create_entry@plt+0x3564c>
   3a754:	ldr	r4, [r6]
   3a758:	cmp	r4, #0
   3a75c:	beq	3a8b0 <acl_create_entry@plt+0x3562c>
   3a760:	ldr	r1, [pc, #400]	; 3a8f8 <acl_create_entry@plt+0x35674>
   3a764:	mov	r0, r4
   3a768:	add	r1, pc, r1
   3a76c:	bl	520c <strcmp@plt>
   3a770:	cmp	r0, #0
   3a774:	bne	3a7dc <acl_create_entry@plt+0x35558>
   3a778:	cmp	r8, #0
   3a77c:	ldr	r3, [pc, #376]	; 3a8fc <acl_create_entry@plt+0x35678>
   3a780:	add	r3, pc, r3
   3a784:	str	r3, [r6]
   3a788:	movne	r3, #0
   3a78c:	strne	r3, [r8]
   3a790:	cmp	r9, #0
   3a794:	movne	r3, #0
   3a798:	strne	r3, [r9]
   3a79c:	cmp	sl, #0
   3a7a0:	ldrne	r3, [pc, #344]	; 3a900 <acl_create_entry@plt+0x3567c>
   3a7a4:	addne	r3, pc, r3
   3a7a8:	strne	r3, [sl]
   3a7ac:	cmp	r7, #0
   3a7b0:	beq	3a870 <acl_create_entry@plt+0x355ec>
   3a7b4:	ldr	r3, [pc, #328]	; 3a904 <acl_create_entry@plt+0x35680>
   3a7b8:	mov	r0, #0
   3a7bc:	add	r3, pc, r3
   3a7c0:	str	r3, [r7]
   3a7c4:	ldr	r2, [sp, #4]
   3a7c8:	ldr	r3, [r5]
   3a7cc:	cmp	r2, r3
   3a7d0:	bne	3a8ac <acl_create_entry@plt+0x35628>
   3a7d4:	add	sp, sp, #8
   3a7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a7dc:	ldrb	r3, [r4]
   3a7e0:	cmp	r3, #48	; 0x30
   3a7e4:	beq	3a860 <acl_create_entry@plt+0x355dc>
   3a7e8:	mov	r0, r4
   3a7ec:	mov	r1, sp
   3a7f0:	bl	38ce0 <acl_create_entry@plt+0x33a5c>
   3a7f4:	cmp	r0, #0
   3a7f8:	blt	3a878 <acl_create_entry@plt+0x355f4>
   3a7fc:	bl	5248 <__errno_location@plt>
   3a800:	mov	r3, #0
   3a804:	mov	r4, r0
   3a808:	ldr	r0, [sp]
   3a80c:	str	r3, [r4]
   3a810:	bl	4d50 <getpwuid@plt>
   3a814:	cmp	r0, #0
   3a818:	beq	3a898 <acl_create_entry@plt+0x35614>
   3a81c:	ldr	r2, [r0]
   3a820:	str	r2, [r6]
   3a824:	cmp	r8, #0
   3a828:	ldrne	r2, [r0, #8]
   3a82c:	strne	r2, [r8]
   3a830:	cmp	r9, #0
   3a834:	ldrne	r2, [r0, #12]
   3a838:	strne	r2, [r9]
   3a83c:	cmp	sl, #0
   3a840:	ldrne	r2, [r0, #20]
   3a844:	strne	r2, [sl]
   3a848:	cmp	r7, #0
   3a84c:	beq	3a870 <acl_create_entry@plt+0x355ec>
   3a850:	ldr	r3, [r0, #24]
   3a854:	mov	r0, #0
   3a858:	str	r3, [r7]
   3a85c:	b	3a7c4 <acl_create_entry@plt+0x35540>
   3a860:	ldrb	r3, [r4, #1]
   3a864:	cmp	r3, #0
   3a868:	beq	3a778 <acl_create_entry@plt+0x354f4>
   3a86c:	b	3a7e8 <acl_create_entry@plt+0x35564>
   3a870:	mov	r0, #0
   3a874:	b	3a7c4 <acl_create_entry@plt+0x35540>
   3a878:	bl	5248 <__errno_location@plt>
   3a87c:	mov	r3, #0
   3a880:	mov	r4, r0
   3a884:	str	r3, [r0]
   3a888:	ldr	r0, [r6]
   3a88c:	bl	526c <getpwnam@plt>
   3a890:	cmp	r0, #0
   3a894:	bne	3a824 <acl_create_entry@plt+0x355a0>
   3a898:	ldr	r0, [r4]
   3a89c:	cmp	r0, #0
   3a8a0:	rsbgt	r0, r0, #0
   3a8a4:	mvnle	r0, #2
   3a8a8:	b	3a7c4 <acl_create_entry@plt+0x35540>
   3a8ac:	bl	4f6c <__stack_chk_fail@plt>
   3a8b0:	ldr	r0, [pc, #80]	; 3a908 <acl_create_entry@plt+0x35684>
   3a8b4:	movw	r2, #4970	; 0x136a
   3a8b8:	ldr	r1, [pc, #76]	; 3a90c <acl_create_entry@plt+0x35688>
   3a8bc:	ldr	r3, [pc, #76]	; 3a910 <acl_create_entry@plt+0x3568c>
   3a8c0:	add	r0, pc, r0
   3a8c4:	add	r1, pc, r1
   3a8c8:	add	r3, pc, r3
   3a8cc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a8d0:	ldr	r0, [pc, #60]	; 3a914 <acl_create_entry@plt+0x35690>
   3a8d4:	movw	r2, #4969	; 0x1369
   3a8d8:	ldr	r1, [pc, #56]	; 3a918 <acl_create_entry@plt+0x35694>
   3a8dc:	ldr	r3, [pc, #56]	; 3a91c <acl_create_entry@plt+0x35698>
   3a8e0:	add	r0, pc, r0
   3a8e4:	add	r1, pc, r1
   3a8e8:	add	r3, pc, r3
   3a8ec:	bl	33308 <acl_create_entry@plt+0x2e084>
   3a8f0:	ldrdeq	r0, [r3], -r4
   3a8f4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3a8f8:			; <UNDEFINED> instruction: 0x00014bb0
   3a8fc:	muleq	r1, r8, fp
   3a900:	andeq	r4, r1, r4, lsl #18
   3a904:	andeq	r4, r1, r0, ror #25
   3a908:	ldrdeq	r4, [r1], -r0
   3a90c:	andeq	r4, r1, r4, ror #10
   3a910:	muleq	r1, r0, sl
   3a914:	andeq	r4, r1, r4, lsr #23
   3a918:	andeq	r4, r1, r4, asr #10
   3a91c:	andeq	r5, r1, r0, ror sl
   3a920:	ldr	r3, [pc, #324]	; 3aa6c <acl_create_entry@plt+0x357e8>
   3a924:	ldr	r2, [pc, #324]	; 3aa70 <acl_create_entry@plt+0x357ec>
   3a928:	add	r3, pc, r3
   3a92c:	push	{r4, r5, r6, r7, lr}
   3a930:	subs	r5, r0, #0
   3a934:	ldr	r4, [r3, r2]
   3a938:	sub	sp, sp, #12
   3a93c:	mov	r7, r1
   3a940:	ldr	r3, [r4]
   3a944:	str	r3, [sp, #4]
   3a948:	beq	3aa4c <acl_create_entry@plt+0x357c8>
   3a94c:	ldr	r6, [r5]
   3a950:	ldr	r1, [pc, #284]	; 3aa74 <acl_create_entry@plt+0x357f0>
   3a954:	mov	r0, r6
   3a958:	add	r1, pc, r1
   3a95c:	bl	520c <strcmp@plt>
   3a960:	cmp	r0, #0
   3a964:	bne	3a99c <acl_create_entry@plt+0x35718>
   3a968:	cmp	r7, #0
   3a96c:	ldr	r3, [pc, #260]	; 3aa78 <acl_create_entry@plt+0x357f4>
   3a970:	movne	r0, #0
   3a974:	add	r3, pc, r3
   3a978:	str	r3, [r5]
   3a97c:	strne	r0, [r7]
   3a980:	beq	3aa0c <acl_create_entry@plt+0x35788>
   3a984:	ldr	r2, [sp, #4]
   3a988:	ldr	r3, [r4]
   3a98c:	cmp	r2, r3
   3a990:	bne	3aa48 <acl_create_entry@plt+0x357c4>
   3a994:	add	sp, sp, #12
   3a998:	pop	{r4, r5, r6, r7, pc}
   3a99c:	ldrb	r3, [r6]
   3a9a0:	cmp	r3, #48	; 0x30
   3a9a4:	beq	3a9fc <acl_create_entry@plt+0x35778>
   3a9a8:	mov	r0, r6
   3a9ac:	mov	r1, sp
   3a9b0:	bl	38ce0 <acl_create_entry@plt+0x33a5c>
   3a9b4:	cmp	r0, #0
   3a9b8:	blt	3aa14 <acl_create_entry@plt+0x35790>
   3a9bc:	bl	5248 <__errno_location@plt>
   3a9c0:	mov	r3, #0
   3a9c4:	mov	r6, r0
   3a9c8:	ldr	r0, [sp]
   3a9cc:	str	r3, [r6]
   3a9d0:	bl	4fd8 <getgrgid@plt>
   3a9d4:	cmp	r0, #0
   3a9d8:	beq	3aa34 <acl_create_entry@plt+0x357b0>
   3a9dc:	ldr	r2, [r0]
   3a9e0:	str	r2, [r5]
   3a9e4:	cmp	r7, #0
   3a9e8:	beq	3aa0c <acl_create_entry@plt+0x35788>
   3a9ec:	ldr	r3, [r0, #8]
   3a9f0:	mov	r0, #0
   3a9f4:	str	r3, [r7]
   3a9f8:	b	3a984 <acl_create_entry@plt+0x35700>
   3a9fc:	ldrb	r3, [r6, #1]
   3aa00:	cmp	r3, #0
   3aa04:	beq	3a968 <acl_create_entry@plt+0x356e4>
   3aa08:	b	3a9a8 <acl_create_entry@plt+0x35724>
   3aa0c:	mov	r0, #0
   3aa10:	b	3a984 <acl_create_entry@plt+0x35700>
   3aa14:	bl	5248 <__errno_location@plt>
   3aa18:	mov	r3, #0
   3aa1c:	mov	r6, r0
   3aa20:	str	r3, [r0]
   3aa24:	ldr	r0, [r5]
   3aa28:	bl	4a20 <getgrnam@plt>
   3aa2c:	cmp	r0, #0
   3aa30:	bne	3a9e4 <acl_create_entry@plt+0x35760>
   3aa34:	ldr	r0, [r6]
   3aa38:	cmp	r0, #0
   3aa3c:	rsbgt	r0, r0, #0
   3aa40:	mvnle	r0, #2
   3aa44:	b	3a984 <acl_create_entry@plt+0x35700>
   3aa48:	bl	4f6c <__stack_chk_fail@plt>
   3aa4c:	ldr	r0, [pc, #40]	; 3aa7c <acl_create_entry@plt+0x357f8>
   3aa50:	movw	r2, #5065	; 0x13c9
   3aa54:	ldr	r1, [pc, #36]	; 3aa80 <acl_create_entry@plt+0x357fc>
   3aa58:	ldr	r3, [pc, #36]	; 3aa84 <acl_create_entry@plt+0x35800>
   3aa5c:	add	r0, pc, r0
   3aa60:	add	r1, pc, r1
   3aa64:	add	r3, pc, r3
   3aa68:	bl	33308 <acl_create_entry@plt+0x2e084>
   3aa6c:	ldrdeq	r0, [r3], -r8
   3aa70:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3aa74:	andeq	r4, r1, r0, asr #19
   3aa78:	andeq	r4, r1, r4, lsr #19
   3aa7c:	andeq	r4, r1, r8, asr #20
   3aa80:	andeq	r4, r1, r8, asr #7
   3aa84:	andeq	r4, r1, r4, asr r3
   3aa88:	ldr	r3, [pc, #272]	; 3aba0 <acl_create_entry@plt+0x3591c>
   3aa8c:	ldr	r2, [pc, #272]	; 3aba4 <acl_create_entry@plt+0x35920>
   3aa90:	add	r3, pc, r3
   3aa94:	push	{r4, r5, r6, r7, r8, lr}
   3aa98:	subs	r8, r0, #0
   3aa9c:	ldr	r5, [r3, r2]
   3aaa0:	sub	sp, sp, #40	; 0x28
   3aaa4:	mov	r4, #0
   3aaa8:	str	r4, [sp]
   3aaac:	ldr	r3, [r5]
   3aab0:	str	r4, [sp, #4]
   3aab4:	str	r4, [sp, #8]
   3aab8:	str	r4, [sp, #12]
   3aabc:	str	r3, [sp, #36]	; 0x24
   3aac0:	str	r4, [sp, #16]
   3aac4:	str	r4, [sp, #20]
   3aac8:	str	r4, [sp, #24]
   3aacc:	str	r4, [sp, #28]
   3aad0:	str	r4, [sp, #32]
   3aad4:	beq	3ab6c <acl_create_entry@plt+0x358e8>
   3aad8:	bl	5248 <__errno_location@plt>
   3aadc:	mov	r3, sp
   3aae0:	movw	r1, #1028	; 0x404
   3aae4:	mov	r2, r4
   3aae8:	mov	r7, r0
   3aaec:	mov	r0, r8
   3aaf0:	str	r4, [r7]
   3aaf4:	bl	4cc0 <glob64@plt>
   3aaf8:	cmp	r0, #3
   3aafc:	beq	3ab28 <acl_create_entry@plt+0x358a4>
   3ab00:	cmp	r0, #1
   3ab04:	beq	3ab60 <acl_create_entry@plt+0x358dc>
   3ab08:	cmp	r0, #0
   3ab0c:	bne	3ab4c <acl_create_entry@plt+0x358c8>
   3ab10:	ldr	r4, [sp, #4]
   3ab14:	cmp	r4, #0
   3ab18:	beq	3ab28 <acl_create_entry@plt+0x358a4>
   3ab1c:	ldr	r4, [r4]
   3ab20:	adds	r4, r4, #0
   3ab24:	movne	r4, #1
   3ab28:	mov	r0, sp
   3ab2c:	bl	4c00 <globfree64@plt>
   3ab30:	ldr	r2, [sp, #36]	; 0x24
   3ab34:	ldr	r3, [r5]
   3ab38:	mov	r0, r4
   3ab3c:	cmp	r2, r3
   3ab40:	bne	3ab68 <acl_create_entry@plt+0x358e4>
   3ab44:	add	sp, sp, #40	; 0x28
   3ab48:	pop	{r4, r5, r6, r7, r8, pc}
   3ab4c:	ldr	r4, [r7]
   3ab50:	cmp	r4, #0
   3ab54:	rsbne	r4, r4, #0
   3ab58:	mvneq	r4, #4
   3ab5c:	b	3ab28 <acl_create_entry@plt+0x358a4>
   3ab60:	mvn	r4, #11
   3ab64:	b	3ab28 <acl_create_entry@plt+0x358a4>
   3ab68:	bl	4f6c <__stack_chk_fail@plt>
   3ab6c:	ldr	r0, [pc, #52]	; 3aba8 <acl_create_entry@plt+0x35924>
   3ab70:	movw	r2, #5203	; 0x1453
   3ab74:	ldr	r1, [pc, #48]	; 3abac <acl_create_entry@plt+0x35928>
   3ab78:	ldr	r3, [pc, #48]	; 3abb0 <acl_create_entry@plt+0x3592c>
   3ab7c:	add	r0, pc, r0
   3ab80:	add	r1, pc, r1
   3ab84:	add	r3, pc, r3
   3ab88:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ab8c:	mov	r4, r0
   3ab90:	mov	r0, sp
   3ab94:	bl	4c00 <globfree64@plt>
   3ab98:	mov	r0, r4
   3ab9c:	bl	51d0 <_Unwind_Resume@plt>
   3aba0:	andeq	r0, r3, r0, ror r1
   3aba4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3aba8:	andeq	lr, r0, r4, lsl #25
   3abac:	andeq	r4, r1, r8, lsr #5
   3abb0:			; <UNDEFINED> instruction: 0x000157bc
   3abb4:	push	{r0, r1, r2, r3}
   3abb8:	ldr	r3, [pc, #272]	; 3acd0 <acl_create_entry@plt+0x35a4c>
   3abbc:	ldr	r2, [pc, #272]	; 3acd4 <acl_create_entry@plt+0x35a50>
   3abc0:	add	r3, pc, r3
   3abc4:	push	{r4, r5, r6, r7, r8, lr}
   3abc8:	sub	sp, sp, #8
   3abcc:	ldr	r6, [r3, r2]
   3abd0:	add	r7, sp, #36	; 0x24
   3abd4:	ldr	r5, [sp, #32]
   3abd8:	str	r7, [sp]
   3abdc:	ldr	r3, [r6]
   3abe0:	cmp	r5, #0
   3abe4:	str	r3, [sp, #4]
   3abe8:	beq	3acb0 <acl_create_entry@plt+0x35a2c>
   3abec:	mov	r0, r5
   3abf0:	add	r8, sp, #40	; 0x28
   3abf4:	bl	4ce4 <strlen@plt>
   3abf8:	str	r8, [sp]
   3abfc:	mov	r4, r0
   3ac00:	ldr	r0, [sp, #36]	; 0x24
   3ac04:	cmp	r0, #0
   3ac08:	bne	3ac2c <acl_create_entry@plt+0x359a8>
   3ac0c:	b	3ac60 <acl_create_entry@plt+0x359dc>
   3ac10:	ldr	r3, [sp]
   3ac14:	add	r4, r4, r0
   3ac18:	add	r2, r3, #4
   3ac1c:	str	r2, [sp]
   3ac20:	ldr	r0, [r3]
   3ac24:	cmp	r0, #0
   3ac28:	beq	3ac60 <acl_create_entry@plt+0x359dc>
   3ac2c:	bl	4ce4 <strlen@plt>
   3ac30:	mvn	r3, r4
   3ac34:	cmp	r0, r3
   3ac38:	bls	3ac10 <acl_create_entry@plt+0x3598c>
   3ac3c:	mov	r0, #0
   3ac40:	ldr	r2, [sp, #4]
   3ac44:	ldr	r3, [r6]
   3ac48:	cmp	r2, r3
   3ac4c:	bne	3accc <acl_create_entry@plt+0x35a48>
   3ac50:	add	sp, sp, #8
   3ac54:	pop	{r4, r5, r6, r7, r8, lr}
   3ac58:	add	sp, sp, #16
   3ac5c:	bx	lr
   3ac60:	adds	r0, r4, #1
   3ac64:	bl	4f24 <malloc@plt>
   3ac68:	subs	r4, r0, #0
   3ac6c:	beq	3ac3c <acl_create_entry@plt+0x359b8>
   3ac70:	mov	r1, r5
   3ac74:	mov	r0, r4
   3ac78:	bl	4a5c <stpcpy@plt>
   3ac7c:	ldr	r1, [sp, #36]	; 0x24
   3ac80:	str	r8, [sp]
   3ac84:	cmp	r1, #0
   3ac88:	addne	r7, r7, #8
   3ac8c:	beq	3aca8 <acl_create_entry@plt+0x35a24>
   3ac90:	bl	4a5c <stpcpy@plt>
   3ac94:	str	r7, [sp]
   3ac98:	add	r7, r7, #4
   3ac9c:	ldr	r1, [r7, #-8]
   3aca0:	cmp	r1, #0
   3aca4:	bne	3ac90 <acl_create_entry@plt+0x35a0c>
   3aca8:	mov	r0, r4
   3acac:	b	3ac40 <acl_create_entry@plt+0x359bc>
   3acb0:	mov	r0, #1
   3acb4:	bl	4f24 <malloc@plt>
   3acb8:	subs	r3, r0, #0
   3acbc:	strbne	r5, [r3]
   3acc0:	movne	r0, r3
   3acc4:	bne	3ac40 <acl_create_entry@plt+0x359bc>
   3acc8:	b	3ac3c <acl_create_entry@plt+0x359b8>
   3accc:	bl	4f6c <__stack_chk_fail@plt>
   3acd0:	andeq	r0, r3, r0, asr #32
   3acd4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3acd8:	ldr	r3, [pc, #200]	; 3ada8 <acl_create_entry@plt+0x35b24>
   3acdc:	ldr	r2, [pc, #200]	; 3adac <acl_create_entry@plt+0x35b28>
   3ace0:	add	r3, pc, r3
   3ace4:	push	{r4, r5, r6, r7, lr}
   3ace8:	subs	r6, r0, #0
   3acec:	ldr	r7, [r3, r2]
   3acf0:	sub	sp, sp, #12
   3acf4:	ldr	r5, [pc, #180]	; 3adb0 <acl_create_entry@plt+0x35b2c>
   3acf8:	mov	r4, #0
   3acfc:	str	r4, [sp]
   3ad00:	ldr	r3, [r7]
   3ad04:	add	r5, pc, r5
   3ad08:	sub	r5, r5, #4
   3ad0c:	str	r3, [sp, #4]
   3ad10:	beq	3ad84 <acl_create_entry@plt+0x35b00>
   3ad14:	ldr	r0, [r5, #4]!
   3ad18:	cmp	r0, #0
   3ad1c:	beq	3ad30 <acl_create_entry@plt+0x35aac>
   3ad20:	mov	r1, r6
   3ad24:	bl	520c <strcmp@plt>
   3ad28:	cmp	r0, #0
   3ad2c:	beq	3ad74 <acl_create_entry@plt+0x35af0>
   3ad30:	add	r4, r4, #1
   3ad34:	cmp	r4, #8
   3ad38:	bne	3ad14 <acl_create_entry@plt+0x35a90>
   3ad3c:	mov	r0, r6
   3ad40:	mov	r1, sp
   3ad44:	bl	38bc0 <acl_create_entry@plt+0x3393c>
   3ad48:	cmp	r0, #0
   3ad4c:	blt	3ad7c <acl_create_entry@plt+0x35af8>
   3ad50:	ldr	r0, [sp]
   3ad54:	cmp	r0, #7
   3ad58:	mvnhi	r0, #0
   3ad5c:	ldr	r2, [sp, #4]
   3ad60:	ldr	r3, [r7]
   3ad64:	cmp	r2, r3
   3ad68:	bne	3ada4 <acl_create_entry@plt+0x35b20>
   3ad6c:	add	sp, sp, #12
   3ad70:	pop	{r4, r5, r6, r7, pc}
   3ad74:	mov	r0, r4
   3ad78:	b	3ad5c <acl_create_entry@plt+0x35ad8>
   3ad7c:	mvn	r0, #0
   3ad80:	b	3ad5c <acl_create_entry@plt+0x35ad8>
   3ad84:	ldr	r0, [pc, #40]	; 3adb4 <acl_create_entry@plt+0x35b30>
   3ad88:	movw	r2, #5501	; 0x157d
   3ad8c:	ldr	r1, [pc, #36]	; 3adb8 <acl_create_entry@plt+0x35b34>
   3ad90:	ldr	r3, [pc, #36]	; 3adbc <acl_create_entry@plt+0x35b38>
   3ad94:	add	r0, pc, r0
   3ad98:	add	r1, pc, r1
   3ad9c:	add	r3, pc, r3
   3ada0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ada4:	bl	4f6c <__stack_chk_fail@plt>
   3ada8:	andeq	pc, r2, r0, lsr #30
   3adac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3adb0:	andeq	pc, r2, ip, lsl r8	; <UNPREDICTABLE>
   3adb4:	andeq	r2, r1, ip, asr #10
   3adb8:	muleq	r1, r0, r0
   3adbc:	andeq	r5, r1, r8, asr #12
   3adc0:	push	{r4, r5, r6, lr}
   3adc4:	subs	r6, r0, #0
   3adc8:	mov	r4, r1
   3adcc:	beq	3adf4 <acl_create_entry@plt+0x35b70>
   3add0:	mov	r0, r1
   3add4:	bl	4f24 <malloc@plt>
   3add8:	subs	r5, r0, #0
   3addc:	beq	3adec <acl_create_entry@plt+0x35b68>
   3ade0:	mov	r1, r6
   3ade4:	mov	r2, r4
   3ade8:	bl	4d38 <memcpy@plt>
   3adec:	mov	r0, r5
   3adf0:	pop	{r4, r5, r6, pc}
   3adf4:	ldr	r0, [pc, #24]	; 3ae14 <acl_create_entry@plt+0x35b90>
   3adf8:	movw	r2, #5690	; 0x163a
   3adfc:	ldr	r1, [pc, #20]	; 3ae18 <acl_create_entry@plt+0x35b94>
   3ae00:	ldr	r3, [pc, #20]	; 3ae1c <acl_create_entry@plt+0x35b98>
   3ae04:	add	r0, pc, r0
   3ae08:	add	r1, pc, r1
   3ae0c:	add	r3, pc, r3
   3ae10:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ae14:	andeq	r5, r1, r4, asr #19
   3ae18:	andeq	r4, r1, r0, lsr #32
   3ae1c:	andeq	r5, r1, r8, ror #12
   3ae20:	ldr	ip, [pc, #228]	; 3af0c <acl_create_entry@plt+0x35c88>
   3ae24:	mov	r2, #7
   3ae28:	push	{r4, r5, r6, r7, r8, lr}
   3ae2c:	add	ip, pc, ip
   3ae30:	ldr	lr, [pc, #216]	; 3af10 <acl_create_entry@plt+0x35c8c>
   3ae34:	sub	sp, sp, #24
   3ae38:	add	r4, sp, #12
   3ae3c:	mov	r6, r1
   3ae40:	mov	r1, #1
   3ae44:	mov	r7, r0
   3ae48:	ldr	r5, [ip, lr]
   3ae4c:	mov	ip, #4
   3ae50:	add	lr, sp, #16
   3ae54:	str	ip, [sp, #16]
   3ae58:	str	lr, [sp]
   3ae5c:	mov	r3, r4
   3ae60:	ldr	ip, [r5]
   3ae64:	str	ip, [sp, #20]
   3ae68:	bl	51b8 <getsockopt@plt>
   3ae6c:	cmp	r0, #0
   3ae70:	blt	3ae80 <acl_create_entry@plt+0x35bfc>
   3ae74:	ldr	r3, [sp, #16]
   3ae78:	cmp	r3, #4
   3ae7c:	beq	3aec4 <acl_create_entry@plt+0x35c40>
   3ae80:	mov	r8, #4
   3ae84:	mov	r0, r7
   3ae88:	str	r8, [sp]
   3ae8c:	mov	r1, #1
   3ae90:	mov	r2, #32
   3ae94:	mov	r3, r4
   3ae98:	str	r6, [sp, #12]
   3ae9c:	bl	51e8 <setsockopt@plt>
   3aea0:	cmp	r0, #0
   3aea4:	blt	3aed8 <acl_create_entry@plt+0x35c54>
   3aea8:	mov	r0, #1
   3aeac:	ldr	r2, [sp, #20]
   3aeb0:	ldr	r3, [r5]
   3aeb4:	cmp	r2, r3
   3aeb8:	bne	3af08 <acl_create_entry@plt+0x35c84>
   3aebc:	add	sp, sp, #24
   3aec0:	pop	{r4, r5, r6, r7, r8, pc}
   3aec4:	ldr	r3, [sp, #12]
   3aec8:	cmp	r3, r6, lsl #1
   3aecc:	movcs	r0, #0
   3aed0:	bcc	3ae80 <acl_create_entry@plt+0x35bfc>
   3aed4:	b	3aeac <acl_create_entry@plt+0x35c28>
   3aed8:	str	r8, [sp]
   3aedc:	mov	r0, r7
   3aee0:	mov	r3, r4
   3aee4:	mov	r1, #1
   3aee8:	mov	r2, #7
   3aeec:	bl	51e8 <setsockopt@plt>
   3aef0:	cmp	r0, #0
   3aef4:	bge	3aea8 <acl_create_entry@plt+0x35c24>
   3aef8:	bl	5248 <__errno_location@plt>
   3aefc:	ldr	r0, [r0]
   3af00:	rsb	r0, r0, #0
   3af04:	b	3aeac <acl_create_entry@plt+0x35c28>
   3af08:	bl	4f6c <__stack_chk_fail@plt>
   3af0c:	ldrdeq	pc, [r2], -r4
   3af10:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3af14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3af18:	add	fp, sp, #32
   3af1c:	ldr	r3, [pc, #572]	; 3b160 <acl_create_entry@plt+0x35edc>
   3af20:	sub	sp, sp, #2080	; 0x820
   3af24:	sub	sp, sp, #4
   3af28:	ldr	ip, [pc, #564]	; 3b164 <acl_create_entry@plt+0x35ee0>
   3af2c:	add	r3, pc, r3
   3af30:	str	r2, [fp, #-2104]	; 0xfffff7c8
   3af34:	cmp	r0, #0
   3af38:	ldr	ip, [r3, ip]
   3af3c:	mov	r9, r1
   3af40:	ldr	r3, [ip]
   3af44:	str	ip, [fp, #-2108]	; 0xfffff7c4
   3af48:	str	r3, [fp, #-40]	; 0xffffffd8
   3af4c:	blt	3b0f0 <acl_create_entry@plt+0x35e6c>
   3af50:	cmp	r1, #0
   3af54:	beq	3b110 <acl_create_entry@plt+0x35e8c>
   3af58:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   3af5c:	cmp	r1, #0
   3af60:	beq	3b130 <acl_create_entry@plt+0x35eac>
   3af64:	ldr	r4, [pc, #508]	; 3b168 <acl_create_entry@plt+0x35ee4>
   3af68:	cmp	r0, #0
   3af6c:	add	r4, pc, r4
   3af70:	bne	3b070 <acl_create_entry@plt+0x35dec>
   3af74:	ldr	r1, [pc, #496]	; 3b16c <acl_create_entry@plt+0x35ee8>
   3af78:	mov	r0, r4
   3af7c:	add	r1, pc, r1
   3af80:	bl	4d44 <fopen64@plt>
   3af84:	subs	r5, r0, #0
   3af88:	beq	3b0cc <acl_create_entry@plt+0x35e48>
   3af8c:	mov	r0, r9
   3af90:	sub	r7, fp, #2080	; 0x820
   3af94:	bl	4ce4 <strlen@plt>
   3af98:	sub	r7, r7, #4
   3af9c:	sub	r2, fp, #36	; 0x24
   3afa0:	movw	r6, #2047	; 0x7ff
   3afa4:	add	r2, r2, r0
   3afa8:	str	r0, [fp, #-2096]	; 0xfffff7d0
   3afac:	str	r2, [fp, #-2100]	; 0xfffff7cc
   3afb0:	mov	r4, #0
   3afb4:	b	3afcc <acl_create_entry@plt+0x35d48>
   3afb8:	sub	sl, r7, #4
   3afbc:	strb	r0, [sl, r4]
   3afc0:	add	r4, r4, #1
   3afc4:	cmp	r4, r6
   3afc8:	beq	3b068 <acl_create_entry@plt+0x35de4>
   3afcc:	mov	r0, r5
   3afd0:	bl	49d8 <_IO_getc@plt>
   3afd4:	cmn	r0, #1
   3afd8:	beq	3b0bc <acl_create_entry@plt+0x35e38>
   3afdc:	cmp	r0, #0
   3afe0:	bne	3afb8 <acl_create_entry@plt+0x35d34>
   3afe4:	sub	sl, fp, #2080	; 0x820
   3afe8:	mov	r8, r0
   3afec:	sub	sl, sl, #8
   3aff0:	sub	r3, fp, #36	; 0x24
   3aff4:	mov	r0, sl
   3aff8:	add	r4, r3, r4
   3affc:	mov	r1, r9
   3b000:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   3b004:	mov	r3, #0
   3b008:	strb	r3, [r4, #-2052]	; 0xfffff7fc
   3b00c:	bl	48b8 <memcmp@plt>
   3b010:	cmp	r0, #0
   3b014:	bne	3b028 <acl_create_entry@plt+0x35da4>
   3b018:	ldr	r1, [fp, #-2100]	; 0xfffff7cc
   3b01c:	ldrb	r2, [r1, #-2052]	; 0xfffff7fc
   3b020:	cmp	r2, #61	; 0x3d
   3b024:	beq	3b098 <acl_create_entry@plt+0x35e14>
   3b028:	cmp	r8, #0
   3b02c:	beq	3afb0 <acl_create_entry@plt+0x35d2c>
   3b030:	mov	r4, #0
   3b034:	mov	r0, r4
   3b038:	ldr	r3, [fp, #-2104]	; 0xfffff7c8
   3b03c:	str	r0, [r3]
   3b040:	mov	r0, r5
   3b044:	bl	499c <fclose@plt>
   3b048:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   3b04c:	mov	r0, r4
   3b050:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3b054:	ldr	r3, [r1]
   3b058:	cmp	r2, r3
   3b05c:	bne	3b158 <acl_create_entry@plt+0x35ed4>
   3b060:	sub	sp, fp, #32
   3b064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b068:	mov	r8, #0
   3b06c:	b	3aff0 <acl_create_entry@plt+0x35d6c>
   3b070:	sub	sp, sp, #40	; 0x28
   3b074:	ldr	r3, [pc, #244]	; 3b170 <acl_create_entry@plt+0x35eec>
   3b078:	add	r4, sp, #8
   3b07c:	mov	r1, #1
   3b080:	str	r0, [sp]
   3b084:	mov	r2, #27
   3b088:	mov	r0, r4
   3b08c:	add	r3, pc, r3
   3b090:	bl	514c <__sprintf_chk@plt>
   3b094:	b	3af74 <acl_create_entry@plt+0x35cf0>
   3b098:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   3b09c:	add	r0, r2, #1
   3b0a0:	add	r0, sl, r0
   3b0a4:	bl	51c4 <__strdup@plt>
   3b0a8:	cmp	r0, #0
   3b0ac:	mvneq	r4, #11
   3b0b0:	beq	3b040 <acl_create_entry@plt+0x35dbc>
   3b0b4:	mov	r4, #1
   3b0b8:	b	3b038 <acl_create_entry@plt+0x35db4>
   3b0bc:	sub	sl, fp, #2080	; 0x820
   3b0c0:	mov	r8, #1
   3b0c4:	sub	sl, sl, #8
   3b0c8:	b	3aff0 <acl_create_entry@plt+0x35d6c>
   3b0cc:	bl	5248 <__errno_location@plt>
   3b0d0:	ldr	r4, [r0]
   3b0d4:	rsb	r4, r4, #0
   3b0d8:	b	3b048 <acl_create_entry@plt+0x35dc4>
   3b0dc:	mov	r4, r0
   3b0e0:	mov	r0, r5
   3b0e4:	bl	499c <fclose@plt>
   3b0e8:	mov	r0, r4
   3b0ec:	bl	51d0 <_Unwind_Resume@plt>
   3b0f0:	ldr	r0, [pc, #124]	; 3b174 <acl_create_entry@plt+0x35ef0>
   3b0f4:	movw	r2, #5869	; 0x16ed
   3b0f8:	ldr	r1, [pc, #120]	; 3b178 <acl_create_entry@plt+0x35ef4>
   3b0fc:	ldr	r3, [pc, #120]	; 3b17c <acl_create_entry@plt+0x35ef8>
   3b100:	add	r0, pc, r0
   3b104:	add	r1, pc, r1
   3b108:	add	r3, pc, r3
   3b10c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3b110:	ldr	r0, [pc, #104]	; 3b180 <acl_create_entry@plt+0x35efc>
   3b114:	movw	r2, #5870	; 0x16ee
   3b118:	ldr	r1, [pc, #100]	; 3b184 <acl_create_entry@plt+0x35f00>
   3b11c:	ldr	r3, [pc, #100]	; 3b188 <acl_create_entry@plt+0x35f04>
   3b120:	add	r0, pc, r0
   3b124:	add	r1, pc, r1
   3b128:	add	r3, pc, r3
   3b12c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3b130:	ldr	r0, [pc, #84]	; 3b18c <acl_create_entry@plt+0x35f08>
   3b134:	movw	r2, #5871	; 0x16ef
   3b138:	ldr	r1, [pc, #80]	; 3b190 <acl_create_entry@plt+0x35f0c>
   3b13c:	ldr	r3, [pc, #80]	; 3b194 <acl_create_entry@plt+0x35f10>
   3b140:	add	r0, pc, r0
   3b144:	add	r1, pc, r1
   3b148:	add	r3, pc, r3
   3b14c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3b150:	mov	r4, r0
   3b154:	b	3b0e8 <acl_create_entry@plt+0x35e64>
   3b158:	bl	4f6c <__stack_chk_fail@plt>
   3b15c:	b	3b150 <acl_create_entry@plt+0x35ecc>
   3b160:	ldrdeq	pc, [r2], -r4
   3b164:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3b168:	andeq	r4, r1, r8, lsr #17
   3b16c:	andeq	r1, r1, r8, lsr #12
   3b170:	muleq	r1, ip, r7
   3b174:	muleq	r0, r4, sl
   3b178:	andeq	r3, r1, r4, lsr #26
   3b17c:	andeq	r3, r1, r8, ror #25
   3b180:	andeq	r2, r1, ip, ror #11
   3b184:	andeq	r3, r1, r4, lsl #26
   3b188:	andeq	r3, r1, r8, asr #25
   3b18c:	andeq	lr, r0, r4, lsr ip
   3b190:	andeq	r3, r1, r4, ror #25
   3b194:	andeq	r3, r1, r8, lsr #25
   3b198:	push	{r3, r4, r5, lr}
   3b19c:	subs	r5, r0, #0
   3b1a0:	beq	3b1d0 <acl_create_entry@plt+0x35f4c>
   3b1a4:	ldrb	r4, [r5]
   3b1a8:	cmp	r4, #0
   3b1ac:	beq	3b1c8 <acl_create_entry@plt+0x35f44>
   3b1b0:	mov	r1, #47	; 0x2f
   3b1b4:	bl	49e4 <strchr@plt>
   3b1b8:	cmp	r0, #0
   3b1bc:	beq	3b1d8 <acl_create_entry@plt+0x35f54>
   3b1c0:	mov	r0, #0
   3b1c4:	pop	{r3, r4, r5, pc}
   3b1c8:	mov	r0, r4
   3b1cc:	pop	{r3, r4, r5, pc}
   3b1d0:	mov	r0, r5
   3b1d4:	pop	{r3, r4, r5, pc}
   3b1d8:	cmp	r4, #46	; 0x2e
   3b1dc:	beq	3b1f8 <acl_create_entry@plt+0x35f74>
   3b1e0:	mov	r0, r5
   3b1e4:	bl	4ce4 <strlen@plt>
   3b1e8:	cmp	r0, #4096	; 0x1000
   3b1ec:	movhi	r0, #0
   3b1f0:	movls	r0, #1
   3b1f4:	pop	{r3, r4, r5, pc}
   3b1f8:	ldrb	r0, [r5, #1]
   3b1fc:	cmp	r0, #0
   3b200:	popeq	{r3, r4, r5, pc}
   3b204:	cmp	r0, #46	; 0x2e
   3b208:	bne	3b1e0 <acl_create_entry@plt+0x35f5c>
   3b20c:	ldrb	r0, [r5, #2]
   3b210:	cmp	r0, #0
   3b214:	popeq	{r3, r4, r5, pc}
   3b218:	b	3b1e0 <acl_create_entry@plt+0x35f5c>
   3b21c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b220:	subs	r6, r2, #0
   3b224:	mov	r7, r0
   3b228:	mov	r8, r1
   3b22c:	mov	r9, r3
   3b230:	ldr	fp, [sp, #44]	; 0x2c
   3b234:	movne	r5, #0
   3b238:	bne	3b250 <acl_create_entry@plt+0x35fcc>
   3b23c:	b	3b284 <acl_create_entry@plt+0x36000>
   3b240:	add	r5, r4, #1
   3b244:	beq	3b28c <acl_create_entry@plt+0x36008>
   3b248:	cmp	r5, r6
   3b24c:	bcs	3b284 <acl_create_entry@plt+0x36000>
   3b250:	add	r4, r6, r5
   3b254:	mov	r0, r7
   3b258:	mov	r2, fp
   3b25c:	ldr	r3, [sp, #40]	; 0x28
   3b260:	lsr	r4, r4, #1
   3b264:	mla	sl, r9, r4, r8
   3b268:	mov	r1, sl
   3b26c:	blx	r3
   3b270:	cmp	r0, #0
   3b274:	bge	3b240 <acl_create_entry@plt+0x35fbc>
   3b278:	mov	r6, r4
   3b27c:	cmp	r5, r6
   3b280:	bcc	3b250 <acl_create_entry@plt+0x35fcc>
   3b284:	mov	r0, #0
   3b288:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b28c:	mov	r0, sl
   3b290:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b294:	ldr	r3, [pc, #724]	; 3b570 <acl_create_entry@plt+0x362ec>
   3b298:	ldr	r2, [pc, #724]	; 3b574 <acl_create_entry@plt+0x362f0>
   3b29c:	add	r3, pc, r3
   3b2a0:	ldr	r0, [pc, #720]	; 3b578 <acl_create_entry@plt+0x362f4>
   3b2a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b2a8:	sub	sp, sp, #36	; 0x24
   3b2ac:	ldr	r2, [r3, r2]
   3b2b0:	add	r0, pc, r0
   3b2b4:	ldr	r3, [r2]
   3b2b8:	str	r2, [sp, #4]
   3b2bc:	str	r3, [sp, #28]
   3b2c0:	bl	48ac <opendir@plt>
   3b2c4:	subs	r6, r0, #0
   3b2c8:	beq	3b4d0 <acl_create_entry@plt+0x3624c>
   3b2cc:	bl	5248 <__errno_location@plt>
   3b2d0:	ldr	sl, [pc, #676]	; 3b57c <acl_create_entry@plt+0x362f8>
   3b2d4:	ldr	r1, [pc, #676]	; 3b580 <acl_create_entry@plt+0x362fc>
   3b2d8:	mov	r9, #0
   3b2dc:	ldr	r2, [pc, #672]	; 3b584 <acl_create_entry@plt+0x36300>
   3b2e0:	mov	r8, r9
   3b2e4:	add	r1, pc, r1
   3b2e8:	add	sl, pc, sl
   3b2ec:	add	r2, pc, r2
   3b2f0:	str	r1, [sp, #8]
   3b2f4:	str	r2, [sp, #12]
   3b2f8:	mov	r7, r0
   3b2fc:	b	3b310 <acl_create_entry@plt+0x3608c>
   3b300:	mov	r0, r4
   3b304:	bl	38998 <acl_create_entry@plt+0x33714>
   3b308:	mov	r0, r5
   3b30c:	bl	38998 <acl_create_entry@plt+0x33714>
   3b310:	str	r8, [r7]
   3b314:	mov	r0, r6
   3b318:	bl	50f8 <readdir64@plt>
   3b31c:	cmp	r0, #0
   3b320:	beq	3b424 <acl_create_entry@plt+0x361a0>
   3b324:	add	r4, r0, #19
   3b328:	mov	r0, r4
   3b32c:	bl	3988c <acl_create_entry@plt+0x34608>
   3b330:	cmp	r0, #0
   3b334:	mvnne	r4, #0
   3b338:	movne	r5, r4
   3b33c:	bne	3b300 <acl_create_entry@plt+0x3607c>
   3b340:	mov	r0, r6
   3b344:	bl	4e58 <dirfd@plt>
   3b348:	mov	r2, #16640	; 0x4100
   3b34c:	mov	r1, r4
   3b350:	movt	r2, #8
   3b354:	bl	4bd0 <openat64@plt>
   3b358:	subs	r4, r0, #0
   3b35c:	blt	3b488 <acl_create_entry@plt+0x36204>
   3b360:	mov	r2, #256	; 0x100
   3b364:	mov	r1, sl
   3b368:	movt	r2, #8
   3b36c:	bl	4bd0 <openat64@plt>
   3b370:	subs	r5, r0, #0
   3b374:	blt	3b4a0 <acl_create_entry@plt+0x3621c>
   3b378:	add	fp, sp, #20
   3b37c:	mov	r2, #6
   3b380:	mov	r1, fp
   3b384:	bl	4b94 <read@plt>
   3b388:	subs	r2, r0, #0
   3b38c:	blt	3b4e8 <acl_create_entry@plt+0x36264>
   3b390:	cmp	r2, #6
   3b394:	bne	3b300 <acl_create_entry@plt+0x3607c>
   3b398:	mov	r0, fp
   3b39c:	ldr	r1, [sp, #8]
   3b3a0:	bl	48b8 <memcmp@plt>
   3b3a4:	cmp	r0, #0
   3b3a8:	bne	3b300 <acl_create_entry@plt+0x3607c>
   3b3ac:	mov	r0, r5
   3b3b0:	bl	38998 <acl_create_entry@plt+0x33714>
   3b3b4:	mov	r2, #256	; 0x100
   3b3b8:	mov	r0, r4
   3b3bc:	ldr	r1, [sp, #12]
   3b3c0:	movt	r2, #8
   3b3c4:	bl	4bd0 <openat64@plt>
   3b3c8:	subs	r5, r0, #0
   3b3cc:	blt	3b4a0 <acl_create_entry@plt+0x3621c>
   3b3d0:	mov	r1, fp
   3b3d4:	mov	r2, #6
   3b3d8:	bl	4b94 <read@plt>
   3b3dc:	cmp	r0, #0
   3b3e0:	blt	3b4e8 <acl_create_entry@plt+0x36264>
   3b3e4:	cmp	r0, #2
   3b3e8:	bne	3b4f4 <acl_create_entry@plt+0x36270>
   3b3ec:	ldrb	r3, [sp, #21]
   3b3f0:	cmp	r3, #10
   3b3f4:	bne	3b4f4 <acl_create_entry@plt+0x36270>
   3b3f8:	ldrb	r3, [sp, #20]
   3b3fc:	cmp	r3, #49	; 0x31
   3b400:	beq	3b500 <acl_create_entry@plt+0x3627c>
   3b404:	cmp	r3, #48	; 0x30
   3b408:	bne	3b4f4 <acl_create_entry@plt+0x36270>
   3b40c:	mov	r0, r4
   3b410:	bl	38998 <acl_create_entry@plt+0x33714>
   3b414:	mov	r0, r5
   3b418:	bl	38998 <acl_create_entry@plt+0x33714>
   3b41c:	mov	r9, #1
   3b420:	b	3b310 <acl_create_entry@plt+0x3608c>
   3b424:	ldr	r3, [r7]
   3b428:	mvn	r4, #0
   3b42c:	cmp	r3, #0
   3b430:	rsbne	r7, r3, #0
   3b434:	movne	r5, r4
   3b438:	bne	3b4b0 <acl_create_entry@plt+0x3622c>
   3b43c:	mov	r7, r3
   3b440:	mov	r5, r4
   3b444:	mov	r0, r4
   3b448:	bl	38998 <acl_create_entry@plt+0x33714>
   3b44c:	mov	r0, r5
   3b450:	bl	38998 <acl_create_entry@plt+0x33714>
   3b454:	eor	r9, r9, #1
   3b458:	orr	r7, r7, r9
   3b45c:	uxtb	r7, r7
   3b460:	mov	r0, r6
   3b464:	bl	4eac <closedir@plt>
   3b468:	ldr	r1, [sp, #4]
   3b46c:	mov	r0, r7
   3b470:	ldr	r2, [sp, #28]
   3b474:	ldr	r3, [r1]
   3b478:	cmp	r2, r3
   3b47c:	bne	3b4fc <acl_create_entry@plt+0x36278>
   3b480:	add	sp, sp, #36	; 0x24
   3b484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b488:	ldr	r0, [r7]
   3b48c:	cmp	r0, #2
   3b490:	cmpne	r0, #20
   3b494:	bne	3b4c4 <acl_create_entry@plt+0x36240>
   3b498:	mvn	r5, #0
   3b49c:	b	3b300 <acl_create_entry@plt+0x3607c>
   3b4a0:	ldr	r3, [r7]
   3b4a4:	cmp	r3, #2
   3b4a8:	beq	3b300 <acl_create_entry@plt+0x3607c>
   3b4ac:	rsb	r7, r3, #0
   3b4b0:	mov	r0, r4
   3b4b4:	bl	38998 <acl_create_entry@plt+0x33714>
   3b4b8:	mov	r0, r5
   3b4bc:	bl	38998 <acl_create_entry@plt+0x33714>
   3b4c0:	b	3b460 <acl_create_entry@plt+0x361dc>
   3b4c4:	rsb	r7, r0, #0
   3b4c8:	mvn	r5, #0
   3b4cc:	b	3b4b0 <acl_create_entry@plt+0x3622c>
   3b4d0:	bl	5248 <__errno_location@plt>
   3b4d4:	ldr	r7, [r0]
   3b4d8:	cmp	r7, #2
   3b4dc:	rsbne	r7, r7, #0
   3b4e0:	moveq	r7, #1
   3b4e4:	b	3b468 <acl_create_entry@plt+0x361e4>
   3b4e8:	ldr	r7, [r7]
   3b4ec:	rsb	r7, r7, #0
   3b4f0:	b	3b4b0 <acl_create_entry@plt+0x3622c>
   3b4f4:	mvn	r7, #4
   3b4f8:	b	3b4b0 <acl_create_entry@plt+0x3622c>
   3b4fc:	bl	4f6c <__stack_chk_fail@plt>
   3b500:	mov	r7, #1
   3b504:	b	3b444 <acl_create_entry@plt+0x361c0>
   3b508:	mov	r7, r0
   3b50c:	mov	r0, r4
   3b510:	bl	38998 <acl_create_entry@plt+0x33714>
   3b514:	mov	r0, r5
   3b518:	bl	38998 <acl_create_entry@plt+0x33714>
   3b51c:	mov	r0, r6
   3b520:	bl	4eac <closedir@plt>
   3b524:	mov	r0, r7
   3b528:	bl	51d0 <_Unwind_Resume@plt>
   3b52c:	mov	r7, r0
   3b530:	b	3b514 <acl_create_entry@plt+0x36290>
   3b534:	mvn	r4, #0
   3b538:	mov	r7, r0
   3b53c:	mov	r5, r4
   3b540:	b	3b50c <acl_create_entry@plt+0x36288>
   3b544:	b	3b534 <acl_create_entry@plt+0x362b0>
   3b548:	mov	r7, r0
   3b54c:	b	3b524 <acl_create_entry@plt+0x362a0>
   3b550:	b	3b508 <acl_create_entry@plt+0x36284>
   3b554:	mov	r7, r0
   3b558:	b	3b51c <acl_create_entry@plt+0x36298>
   3b55c:	mov	r7, r0
   3b560:	mvn	r5, #0
   3b564:	b	3b50c <acl_create_entry@plt+0x36288>
   3b568:	b	3b534 <acl_create_entry@plt+0x362b0>
   3b56c:	b	3b52c <acl_create_entry@plt+0x362a8>
   3b570:	andeq	pc, r2, r4, ror #18
   3b574:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3b578:	andeq	r4, r1, r4, lsl #13
   3b57c:	andeq	r5, r1, r4, lsl #10
   3b580:	andeq	r4, r1, r8, ror #12
   3b584:	andeq	r4, r1, r8, ror #12
   3b588:	push	{r4, r5, r6, r7, r8, lr}
   3b58c:	subs	r7, r0, #0
   3b590:	mov	r4, r1
   3b594:	mov	r5, r2
   3b598:	mov	r6, r3
   3b59c:	beq	3b604 <acl_create_entry@plt+0x36380>
   3b5a0:	cmp	r1, #0
   3b5a4:	beq	3b624 <acl_create_entry@plt+0x363a0>
   3b5a8:	ldr	r3, [r1]
   3b5ac:	cmp	r3, r2
   3b5b0:	bcs	3b5f4 <acl_create_entry@plt+0x36370>
   3b5b4:	mov	r1, r6
   3b5b8:	mov	r0, #64	; 0x40
   3b5bc:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3b5c0:	lsl	r8, r5, #1
   3b5c4:	mul	r5, r6, r5
   3b5c8:	cmp	r8, r0
   3b5cc:	movcc	r8, r0
   3b5d0:	mul	r1, r6, r8
   3b5d4:	cmp	r1, r5
   3b5d8:	bcc	3b5fc <acl_create_entry@plt+0x36378>
   3b5dc:	ldr	r0, [r7]
   3b5e0:	bl	5194 <realloc@plt>
   3b5e4:	cmp	r0, #0
   3b5e8:	strne	r0, [r7]
   3b5ec:	strne	r8, [r4]
   3b5f0:	pop	{r4, r5, r6, r7, r8, pc}
   3b5f4:	ldr	r0, [r7]
   3b5f8:	pop	{r4, r5, r6, r7, r8, pc}
   3b5fc:	mov	r0, #0
   3b600:	pop	{r4, r5, r6, r7, r8, pc}
   3b604:	ldr	r0, [pc, #56]	; 3b644 <acl_create_entry@plt+0x363c0>
   3b608:	movw	r2, #6664	; 0x1a08
   3b60c:	ldr	r1, [pc, #52]	; 3b648 <acl_create_entry@plt+0x363c4>
   3b610:	ldr	r3, [pc, #52]	; 3b64c <acl_create_entry@plt+0x363c8>
   3b614:	add	r0, pc, r0
   3b618:	add	r1, pc, r1
   3b61c:	add	r3, pc, r3
   3b620:	bl	33308 <acl_create_entry@plt+0x2e084>
   3b624:	ldr	r0, [pc, #36]	; 3b650 <acl_create_entry@plt+0x363cc>
   3b628:	movw	r2, #6665	; 0x1a09
   3b62c:	ldr	r1, [pc, #32]	; 3b654 <acl_create_entry@plt+0x363d0>
   3b630:	ldr	r3, [pc, #32]	; 3b658 <acl_create_entry@plt+0x363d4>
   3b634:	add	r0, pc, r0
   3b638:	add	r1, pc, r1
   3b63c:	add	r3, pc, r3
   3b640:	bl	33308 <acl_create_entry@plt+0x2e084>
   3b644:			; <UNDEFINED> instruction: 0x000151b4
   3b648:	andeq	r3, r1, r0, lsl r8
   3b64c:	andeq	r4, r1, r4, ror lr
   3b650:	andeq	r1, r1, ip, asr r2
   3b654:	strdeq	r3, [r1], -r0
   3b658:	andeq	r4, r1, r4, asr lr
   3b65c:	ldr	ip, [pc, #852]	; 3b9b8 <acl_create_entry@plt+0x36734>
   3b660:	cmp	r3, #0
   3b664:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b668:	add	fp, sp, #32
   3b66c:	ldr	lr, [pc, #840]	; 3b9bc <acl_create_entry@plt+0x36738>
   3b670:	sub	sp, sp, #44	; 0x2c
   3b674:	add	ip, pc, ip
   3b678:	str	r3, [fp, #-64]	; 0xffffffc0
   3b67c:	mov	r4, r1
   3b680:	str	r2, [fp, #-68]	; 0xffffffbc
   3b684:	mov	r3, ip
   3b688:	str	r0, [fp, #-60]	; 0xffffffc4
   3b68c:	mov	r2, #0
   3b690:	ldr	lr, [ip, lr]
   3b694:	str	r2, [fp, #-48]	; 0xffffffd0
   3b698:	ldr	r3, [lr]
   3b69c:	str	lr, [fp, #-56]	; 0xffffffc8
   3b6a0:	str	r3, [fp, #-40]	; 0xffffffd8
   3b6a4:	beq	3b890 <acl_create_entry@plt+0x3660c>
   3b6a8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   3b6ac:	cmp	r2, #0
   3b6b0:	blt	3b8c8 <acl_create_entry@plt+0x36644>
   3b6b4:	bne	3b818 <acl_create_entry@plt+0x36594>
   3b6b8:	ldr	r5, [pc, #768]	; 3b9c0 <acl_create_entry@plt+0x3673c>
   3b6bc:	add	r5, pc, r5
   3b6c0:	ldr	r1, [pc, #764]	; 3b9c4 <acl_create_entry@plt+0x36740>
   3b6c4:	mov	r0, r5
   3b6c8:	add	r1, pc, r1
   3b6cc:	bl	4d44 <fopen64@plt>
   3b6d0:	subs	r6, r0, #0
   3b6d4:	beq	3b868 <acl_create_entry@plt+0x365e4>
   3b6d8:	cmp	r4, #0
   3b6dc:	bne	3b8f0 <acl_create_entry@plt+0x3666c>
   3b6e0:	str	r4, [fp, #-44]	; 0xffffffd4
   3b6e4:	sub	r7, fp, #48	; 0x30
   3b6e8:	sub	r8, fp, #44	; 0x2c
   3b6ec:	b	3b73c <acl_create_entry@plt+0x364b8>
   3b6f0:	mov	r0, r7
   3b6f4:	mov	r1, r8
   3b6f8:	add	r2, r4, #2
   3b6fc:	mov	r3, #1
   3b700:	bl	3b588 <acl_create_entry@plt+0x36304>
   3b704:	cmp	r0, #0
   3b708:	beq	3b808 <acl_create_entry@plt+0x36584>
   3b70c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3b710:	add	r9, r4, #1
   3b714:	add	sl, r3, r4
   3b718:	bl	4ec4 <__ctype_b_loc@plt>
   3b71c:	lsl	r1, r5, #1
   3b720:	mov	r4, r9
   3b724:	ldr	r0, [r0]
   3b728:	ldrh	r1, [r0, r1]
   3b72c:	tst	r1, #16384	; 0x4000
   3b730:	uxtbne	r5, r5
   3b734:	moveq	r5, #32
   3b738:	strb	r5, [sl]
   3b73c:	mov	r0, r6
   3b740:	bl	49d8 <_IO_getc@plt>
   3b744:	cmn	r0, #1
   3b748:	mov	r5, r0
   3b74c:	bne	3b6f0 <acl_create_entry@plt+0x3646c>
   3b750:	cmp	r4, #0
   3b754:	bne	3b854 <acl_create_entry@plt+0x365d0>
   3b758:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3b75c:	cmp	r0, #0
   3b760:	beq	3b770 <acl_create_entry@plt+0x364ec>
   3b764:	ldrb	r3, [r0]
   3b768:	cmp	r3, #0
   3b76c:	bne	3b7d4 <acl_create_entry@plt+0x36550>
   3b770:	mov	r3, #0
   3b774:	str	r3, [fp, #-44]	; 0xffffffd4
   3b778:	bl	4b7c <free@plt>
   3b77c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   3b780:	cmp	r2, #0
   3b784:	mvneq	r4, #1
   3b788:	beq	3b848 <acl_create_entry@plt+0x365c4>
   3b78c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3b790:	sub	r1, fp, #44	; 0x2c
   3b794:	bl	3923c <acl_create_entry@plt+0x33fb8>
   3b798:	cmp	r0, #0
   3b79c:	blt	3b878 <acl_create_entry@plt+0x365f4>
   3b7a0:	ldr	r0, [pc, #544]	; 3b9c8 <acl_create_entry@plt+0x36744>
   3b7a4:	mov	r3, #0
   3b7a8:	ldr	r2, [pc, #540]	; 3b9cc <acl_create_entry@plt+0x36748>
   3b7ac:	add	r0, pc, r0
   3b7b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   3b7b4:	add	r2, pc, r2
   3b7b8:	bl	3abb4 <acl_create_entry@plt+0x35930>
   3b7bc:	cmp	r0, #0
   3b7c0:	str	r0, [fp, #-48]	; 0xffffffd0
   3b7c4:	beq	3b844 <acl_create_entry@plt+0x365c0>
   3b7c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b7cc:	bl	4b7c <free@plt>
   3b7d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3b7d4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   3b7d8:	mov	r4, #0
   3b7dc:	str	r0, [r1]
   3b7e0:	mov	r0, r6
   3b7e4:	bl	499c <fclose@plt>
   3b7e8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3b7ec:	mov	r0, r4
   3b7f0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3b7f4:	ldr	r3, [r1]
   3b7f8:	cmp	r2, r3
   3b7fc:	bne	3b880 <acl_create_entry@plt+0x365fc>
   3b800:	sub	sp, fp, #32
   3b804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b808:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3b80c:	mvn	r4, #11
   3b810:	bl	4b7c <free@plt>
   3b814:	b	3b7e0 <acl_create_entry@plt+0x3655c>
   3b818:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3b81c:	sub	sp, sp, #40	; 0x28
   3b820:	add	r5, sp, #8
   3b824:	mov	r1, #1
   3b828:	mov	r2, #27
   3b82c:	str	r3, [sp]
   3b830:	mov	r0, r5
   3b834:	ldr	r3, [pc, #404]	; 3b9d0 <acl_create_entry@plt+0x3674c>
   3b838:	add	r3, pc, r3
   3b83c:	bl	514c <__sprintf_chk@plt>
   3b840:	b	3b6c0 <acl_create_entry@plt+0x3643c>
   3b844:	mvn	r4, #11
   3b848:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b84c:	bl	4b7c <free@plt>
   3b850:	b	3b7e0 <acl_create_entry@plt+0x3655c>
   3b854:	ldr	r2, [fp, #-48]	; 0xffffffd0
   3b858:	mov	r3, #0
   3b85c:	add	r4, r2, r4
   3b860:	strb	r3, [r4, #-1]
   3b864:	b	3b758 <acl_create_entry@plt+0x364d4>
   3b868:	bl	5248 <__errno_location@plt>
   3b86c:	ldr	r4, [r0]
   3b870:	rsb	r4, r4, #0
   3b874:	b	3b7e8 <acl_create_entry@plt+0x36564>
   3b878:	mov	r4, r0
   3b87c:	b	3b848 <acl_create_entry@plt+0x365c4>
   3b880:	bl	4f6c <__stack_chk_fail@plt>
   3b884:	mov	r4, r0
   3b888:	mov	r0, r4
   3b88c:	bl	51d0 <_Unwind_Resume@plt>
   3b890:	ldr	r0, [pc, #316]	; 3b9d4 <acl_create_entry@plt+0x36750>
   3b894:	movw	r2, #723	; 0x2d3
   3b898:	ldr	r1, [pc, #312]	; 3b9d8 <acl_create_entry@plt+0x36754>
   3b89c:	ldr	r3, [pc, #312]	; 3b9dc <acl_create_entry@plt+0x36758>
   3b8a0:	add	r0, pc, r0
   3b8a4:	add	r1, pc, r1
   3b8a8:	add	r3, pc, r3
   3b8ac:	bl	33308 <acl_create_entry@plt+0x2e084>
   3b8b0:	mov	r4, r0
   3b8b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b8b8:	bl	4b7c <free@plt>
   3b8bc:	mov	r0, r6
   3b8c0:	bl	499c <fclose@plt>
   3b8c4:	b	3b888 <acl_create_entry@plt+0x36604>
   3b8c8:	ldr	r0, [pc, #272]	; 3b9e0 <acl_create_entry@plt+0x3675c>
   3b8cc:	mov	r2, #724	; 0x2d4
   3b8d0:	ldr	r1, [pc, #268]	; 3b9e4 <acl_create_entry@plt+0x36760>
   3b8d4:	ldr	r3, [pc, #268]	; 3b9e8 <acl_create_entry@plt+0x36764>
   3b8d8:	add	r0, pc, r0
   3b8dc:	add	r1, pc, r1
   3b8e0:	add	r3, pc, r3
   3b8e4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3b8e8:	mov	r4, r0
   3b8ec:	b	3b8bc <acl_create_entry@plt+0x36638>
   3b8f0:	mov	r0, r4
   3b8f4:	bl	4f24 <malloc@plt>
   3b8f8:	cmp	r0, #0
   3b8fc:	mov	r7, r0
   3b900:	str	r0, [fp, #-48]	; 0xffffffd0
   3b904:	beq	3b9ac <acl_create_entry@plt+0x36728>
   3b908:	mov	r9, #32
   3b90c:	mov	r5, #0
   3b910:	b	3b930 <acl_create_entry@plt+0x366ac>
   3b914:	bl	4ec4 <__ctype_b_loc@plt>
   3b918:	lsl	r2, r8, #1
   3b91c:	ldr	r1, [r0]
   3b920:	ldrh	r2, [r1, r2]
   3b924:	tst	r2, #16384	; 0x4000
   3b928:	bne	3b978 <acl_create_entry@plt+0x366f4>
   3b92c:	mov	r5, #1
   3b930:	mov	r0, r6
   3b934:	bl	49d8 <_IO_getc@plt>
   3b938:	cmn	r0, #1
   3b93c:	mov	r8, r0
   3b940:	bne	3b914 <acl_create_entry@plt+0x36690>
   3b944:	cmp	r4, #4
   3b948:	movhi	r3, #0
   3b94c:	strbhi	r3, [r7]
   3b950:	bhi	3b758 <acl_create_entry@plt+0x364d4>
   3b954:	sub	r4, r4, #1
   3b958:	ldr	r1, [pc, #140]	; 3b9ec <acl_create_entry@plt+0x36768>
   3b95c:	mov	r0, r7
   3b960:	add	r1, pc, r1
   3b964:	mov	r2, r4
   3b968:	bl	4d38 <memcpy@plt>
   3b96c:	mov	r3, #0
   3b970:	strb	r3, [r7, r4]
   3b974:	b	3b758 <acl_create_entry@plt+0x364d4>
   3b978:	cmp	r5, #0
   3b97c:	beq	3b994 <acl_create_entry@plt+0x36710>
   3b980:	cmp	r4, #4
   3b984:	bls	3b954 <acl_create_entry@plt+0x366d0>
   3b988:	strb	r9, [r7]
   3b98c:	sub	r4, r4, #1
   3b990:	add	r7, r7, #1
   3b994:	cmp	r4, #4
   3b998:	bls	3b954 <acl_create_entry@plt+0x366d0>
   3b99c:	strb	r8, [r7]
   3b9a0:	sub	r4, r4, #1
   3b9a4:	add	r7, r7, #1
   3b9a8:	b	3b90c <acl_create_entry@plt+0x36688>
   3b9ac:	mvn	r4, #11
   3b9b0:	b	3b7e0 <acl_create_entry@plt+0x3655c>
   3b9b4:	b	3b884 <acl_create_entry@plt+0x36600>
   3b9b8:	andeq	pc, r2, ip, lsl #11
   3b9bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3b9c0:	andeq	r4, r1, r0, lsr #5
   3b9c4:	ldrdeq	r0, [r1], -ip
   3b9c8:	andeq	r3, r1, r0, lsr #31
   3b9cc:	andeq	pc, r0, r0, lsr #3
   3b9d0:			; <UNDEFINED> instruction: 0x000137b4
   3b9d4:			; <UNDEFINED> instruction: 0x000098b8
   3b9d8:	andeq	r3, r1, r4, lsl #11
   3b9dc:	strdeq	r3, [r1], -ip
   3b9e0:			; <UNDEFINED> instruction: 0x0000d2bc
   3b9e4:	andeq	r3, r1, ip, asr #10
   3b9e8:	andeq	r3, r1, r4, asr #9
   3b9ec:	andeq	r4, r1, r0, lsl r0
   3b9f0:	push	{r4, lr}
   3b9f4:	subs	r4, r0, #0
   3b9f8:	beq	3ba38 <acl_create_entry@plt+0x367b4>
   3b9fc:	mov	r0, #0
   3ba00:	bl	3cf4c <acl_create_entry@plt+0x37cc8>
   3ba04:	cmp	r0, #0
   3ba08:	ble	3ba24 <acl_create_entry@plt+0x367a0>
   3ba0c:	mov	r1, #0
   3ba10:	mov	r3, r4
   3ba14:	mov	r2, r1
   3ba18:	mov	r0, #1
   3ba1c:	pop	{r4, lr}
   3ba20:	b	3b65c <acl_create_entry@plt+0x363d8>
   3ba24:	ldr	r0, [pc, #44]	; 3ba58 <acl_create_entry@plt+0x367d4>
   3ba28:	mov	r1, r4
   3ba2c:	pop	{r4, lr}
   3ba30:	add	r0, pc, r0
   3ba34:	b	30e40 <acl_create_entry@plt+0x2bbbc>
   3ba38:	ldr	r0, [pc, #28]	; 3ba5c <acl_create_entry@plt+0x367d8>
   3ba3c:	movw	r2, #6791	; 0x1a87
   3ba40:	ldr	r1, [pc, #24]	; 3ba60 <acl_create_entry@plt+0x367dc>
   3ba44:	ldr	r3, [pc, #24]	; 3ba64 <acl_create_entry@plt+0x367e0>
   3ba48:	add	r0, pc, r0
   3ba4c:	add	r1, pc, r1
   3ba50:	add	r3, pc, r3
   3ba54:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ba58:			; <UNDEFINED> instruction: 0x000084b0
   3ba5c:	andeq	ip, r0, r8, asr sl
   3ba60:	ldrdeq	r3, [r1], -ip
   3ba64:	andeq	r4, r1, r4, lsl sl
   3ba68:	push	{r4, r5, r6, lr}
   3ba6c:	subs	r4, r0, #0
   3ba70:	mov	r6, r1
   3ba74:	beq	3bab8 <acl_create_entry@plt+0x36834>
   3ba78:	mov	r0, #63	; 0x3f
   3ba7c:	bl	4c60 <umask@plt>
   3ba80:	mov	r1, r6
   3ba84:	mov	r5, r0
   3ba88:	mov	r0, r4
   3ba8c:	bl	4ac8 <mkostemp64@plt>
   3ba90:	cmp	r0, #0
   3ba94:	movge	r4, r0
   3ba98:	bge	3baa8 <acl_create_entry@plt+0x36824>
   3ba9c:	bl	5248 <__errno_location@plt>
   3baa0:	ldr	r4, [r0]
   3baa4:	rsb	r4, r4, #0
   3baa8:	mov	r0, r5
   3baac:	bl	4c60 <umask@plt>
   3bab0:	mov	r0, r4
   3bab4:	pop	{r4, r5, r6, pc}
   3bab8:	ldr	r0, [pc, #44]	; 3baec <acl_create_entry@plt+0x36868>
   3babc:	movw	r2, #7114	; 0x1bca
   3bac0:	ldr	r1, [pc, #40]	; 3baf0 <acl_create_entry@plt+0x3686c>
   3bac4:	ldr	r3, [pc, #40]	; 3baf4 <acl_create_entry@plt+0x36870>
   3bac8:	add	r0, pc, r0
   3bacc:	add	r1, pc, r1
   3bad0:	add	r3, pc, r3
   3bad4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3bad8:	mov	r4, r0
   3badc:	mov	r0, r5
   3bae0:	bl	4c60 <umask@plt>
   3bae4:	mov	r0, r4
   3bae8:	bl	51d0 <_Unwind_Resume@plt>
   3baec:	andeq	r1, r1, ip, lsr ip
   3baf0:	andeq	r3, r1, ip, asr r3
   3baf4:	andeq	r4, r1, r0, lsl #20
   3baf8:	ldr	r3, [pc, #372]	; 3bc74 <acl_create_entry@plt+0x369f0>
   3bafc:	ldr	ip, [pc, #372]	; 3bc78 <acl_create_entry@plt+0x369f4>
   3bb00:	add	r3, pc, r3
   3bb04:	push	{r4, r5, r6, lr}
   3bb08:	sub	sp, sp, #128	; 0x80
   3bb0c:	ldr	r4, [r3, ip]
   3bb10:	mov	r6, r0
   3bb14:	add	r2, sp, #16
   3bb18:	mov	r0, #3
   3bb1c:	ldr	r3, [r4]
   3bb20:	str	r3, [sp, #124]	; 0x7c
   3bb24:	bl	4b04 <__fxstat64@plt>
   3bb28:	cmp	r0, #0
   3bb2c:	blt	3bc60 <acl_create_entry@plt+0x369dc>
   3bb30:	ldr	r5, [sp, #32]
   3bb34:	tst	r5, #73	; 0x49
   3bb38:	beq	3bb48 <acl_create_entry@plt+0x368c4>
   3bb3c:	bl	342fc <acl_create_entry@plt+0x2f078>
   3bb40:	cmp	r0, #3
   3bb44:	bgt	3bc1c <acl_create_entry@plt+0x36998>
   3bb48:	tst	r5, #2
   3bb4c:	bne	3bb78 <acl_create_entry@plt+0x368f4>
   3bb50:	bl	5068 <getpid@plt>
   3bb54:	cmp	r0, #1
   3bb58:	beq	3bbc4 <acl_create_entry@plt+0x36940>
   3bb5c:	mov	r0, #0
   3bb60:	ldr	r2, [sp, #124]	; 0x7c
   3bb64:	ldr	r3, [r4]
   3bb68:	cmp	r2, r3
   3bb6c:	bne	3bc70 <acl_create_entry@plt+0x369ec>
   3bb70:	add	sp, sp, #128	; 0x80
   3bb74:	pop	{r4, r5, r6, pc}
   3bb78:	bl	342fc <acl_create_entry@plt+0x2f078>
   3bb7c:	cmp	r0, #3
   3bb80:	ble	3bb50 <acl_create_entry@plt+0x368cc>
   3bb84:	ldr	r2, [pc, #240]	; 3bc7c <acl_create_entry@plt+0x369f8>
   3bb88:	mov	r1, #0
   3bb8c:	ldr	ip, [pc, #236]	; 3bc80 <acl_create_entry@plt+0x369fc>
   3bb90:	movw	r3, #7159	; 0x1bf7
   3bb94:	add	r2, pc, r2
   3bb98:	str	r2, [sp, #4]
   3bb9c:	ldr	r2, [pc, #224]	; 3bc84 <acl_create_entry@plt+0x36a00>
   3bba0:	add	ip, pc, ip
   3bba4:	mov	r0, #4
   3bba8:	str	ip, [sp]
   3bbac:	add	r2, pc, r2
   3bbb0:	str	r6, [sp, #8]
   3bbb4:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   3bbb8:	bl	5068 <getpid@plt>
   3bbbc:	cmp	r0, #1
   3bbc0:	bne	3bb5c <acl_create_entry@plt+0x368d8>
   3bbc4:	ldr	r3, [sp, #32]
   3bbc8:	and	r3, r3, #36	; 0x24
   3bbcc:	cmp	r3, #36	; 0x24
   3bbd0:	beq	3bb5c <acl_create_entry@plt+0x368d8>
   3bbd4:	bl	342fc <acl_create_entry@plt+0x2f078>
   3bbd8:	cmp	r0, #3
   3bbdc:	ble	3bb5c <acl_create_entry@plt+0x368d8>
   3bbe0:	ldr	r2, [pc, #160]	; 3bc88 <acl_create_entry@plt+0x36a04>
   3bbe4:	mov	r0, #4
   3bbe8:	ldr	ip, [pc, #156]	; 3bc8c <acl_create_entry@plt+0x36a08>
   3bbec:	mov	r1, #0
   3bbf0:	add	r2, pc, r2
   3bbf4:	str	r2, [sp, #4]
   3bbf8:	ldr	r2, [pc, #144]	; 3bc90 <acl_create_entry@plt+0x36a0c>
   3bbfc:	add	ip, pc, ip
   3bc00:	str	r6, [sp, #8]
   3bc04:	movw	r3, #7162	; 0x1bfa
   3bc08:	str	ip, [sp]
   3bc0c:	add	r2, pc, r2
   3bc10:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   3bc14:	mov	r0, #0
   3bc18:	b	3bb60 <acl_create_entry@plt+0x368dc>
   3bc1c:	ldr	r2, [pc, #112]	; 3bc94 <acl_create_entry@plt+0x36a10>
   3bc20:	mov	r0, #4
   3bc24:	ldr	ip, [pc, #108]	; 3bc98 <acl_create_entry@plt+0x36a14>
   3bc28:	mov	r1, #0
   3bc2c:	add	r2, pc, r2
   3bc30:	str	r2, [sp, #4]
   3bc34:	ldr	r2, [pc, #96]	; 3bc9c <acl_create_entry@plt+0x36a18>
   3bc38:	add	ip, pc, ip
   3bc3c:	str	r6, [sp, #8]
   3bc40:	movw	r3, #7156	; 0x1bf4
   3bc44:	str	ip, [sp]
   3bc48:	add	r2, pc, r2
   3bc4c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   3bc50:	ldr	r5, [sp, #32]
   3bc54:	tst	r5, #2
   3bc58:	beq	3bb50 <acl_create_entry@plt+0x368cc>
   3bc5c:	b	3bb78 <acl_create_entry@plt+0x368f4>
   3bc60:	bl	5248 <__errno_location@plt>
   3bc64:	ldr	r0, [r0]
   3bc68:	rsb	r0, r0, #0
   3bc6c:	b	3bb60 <acl_create_entry@plt+0x368dc>
   3bc70:	bl	4f6c <__stack_chk_fail@plt>
   3bc74:	andeq	pc, r2, r0, lsl #2
   3bc78:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3bc7c:	andeq	r3, r1, ip, ror #29
   3bc80:	andeq	r4, r1, r0, lsl #18
   3bc84:	andeq	r3, r1, ip, ror r2
   3bc88:	andeq	r3, r1, r4, lsl #30
   3bc8c:	andeq	r4, r1, r4, lsr #17
   3bc90:	andeq	r3, r1, ip, lsl r2
   3bc94:	andeq	r3, r1, r8, ror #27
   3bc98:	andeq	r4, r1, r8, ror #16
   3bc9c:	andeq	r3, r1, r0, ror #3
   3bca0:	push	{r3, r4, r5, r6, r7, lr}
   3bca4:	subs	r5, r0, #0
   3bca8:	mov	r4, r1
   3bcac:	beq	3bd74 <acl_create_entry@plt+0x36af0>
   3bcb0:	cmp	r1, #0
   3bcb4:	beq	3bd54 <acl_create_entry@plt+0x36ad0>
   3bcb8:	bl	5254 <basename@plt>
   3bcbc:	mov	r6, r0
   3bcc0:	bl	3b198 <acl_create_entry@plt+0x35f14>
   3bcc4:	cmp	r0, #0
   3bcc8:	beq	3bd44 <acl_create_entry@plt+0x36ac0>
   3bccc:	mov	r0, r5
   3bcd0:	bl	4ce4 <strlen@plt>
   3bcd4:	add	r0, r0, #9
   3bcd8:	bl	4f24 <malloc@plt>
   3bcdc:	subs	r7, r0, #0
   3bce0:	beq	3bd4c <acl_create_entry@plt+0x36ac8>
   3bce4:	rsb	r2, r5, r6
   3bce8:	mov	r1, r5
   3bcec:	bl	4cd8 <mempcpy@plt>
   3bcf0:	ldr	r3, [pc, #156]	; 3bd94 <acl_create_entry@plt+0x36b10>
   3bcf4:	mov	r1, r6
   3bcf8:	add	r3, pc, r3
   3bcfc:	ldrh	r3, [r3]
   3bd00:	strh	r3, [r0], #2
   3bd04:	bl	4a5c <stpcpy@plt>
   3bd08:	ldr	r2, [pc, #136]	; 3bd98 <acl_create_entry@plt+0x36b14>
   3bd0c:	add	r2, pc, r2
   3bd10:	ldrh	r1, [r2, #4]
   3bd14:	mov	r3, r0
   3bd18:	ldr	r0, [r2]
   3bd1c:	ldrb	r2, [r2, #6]
   3bd20:	strh	r1, [r3, #4]
   3bd24:	str	r0, [r3]
   3bd28:	mov	r0, r7
   3bd2c:	strb	r2, [r3, #6]
   3bd30:	bl	34934 <acl_create_entry@plt+0x2f6b0>
   3bd34:	mov	r3, #0
   3bd38:	str	r0, [r4]
   3bd3c:	mov	r0, r3
   3bd40:	pop	{r3, r4, r5, r6, r7, pc}
   3bd44:	mvn	r3, #21
   3bd48:	b	3bd3c <acl_create_entry@plt+0x36ab8>
   3bd4c:	mvn	r3, #11
   3bd50:	b	3bd3c <acl_create_entry@plt+0x36ab8>
   3bd54:	ldr	r0, [pc, #64]	; 3bd9c <acl_create_entry@plt+0x36b18>
   3bd58:	movw	r2, #7575	; 0x1d97
   3bd5c:	ldr	r1, [pc, #60]	; 3bda0 <acl_create_entry@plt+0x36b1c>
   3bd60:	ldr	r3, [pc, #60]	; 3bda4 <acl_create_entry@plt+0x36b20>
   3bd64:	add	r0, pc, r0
   3bd68:	add	r1, pc, r1
   3bd6c:	add	r3, pc, r3
   3bd70:	bl	33308 <acl_create_entry@plt+0x2e084>
   3bd74:	ldr	r0, [pc, #44]	; 3bda8 <acl_create_entry@plt+0x36b24>
   3bd78:	movw	r2, #7574	; 0x1d96
   3bd7c:	ldr	r1, [pc, #40]	; 3bdac <acl_create_entry@plt+0x36b28>
   3bd80:	ldr	r3, [pc, #40]	; 3bdb0 <acl_create_entry@plt+0x36b2c>
   3bd84:	add	r0, pc, r0
   3bd88:	add	r1, pc, r1
   3bd8c:	add	r3, pc, r3
   3bd90:	bl	33308 <acl_create_entry@plt+0x2e084>
   3bd94:	andeq	r3, r1, r8, lsl #31
   3bd98:	andeq	r3, r1, r8, ror pc
   3bd9c:	andeq	ip, r0, ip, lsr r7
   3bda0:	andeq	r3, r1, r0, asr #1
   3bda4:	muleq	r1, r4, r0
   3bda8:	andeq	r4, r1, r4, asr #20
   3bdac:	andeq	r3, r1, r0, lsr #1
   3bdb0:	andeq	r3, r1, r4, ror r0
   3bdb4:	ldr	r3, [pc, #288]	; 3bedc <acl_create_entry@plt+0x36c58>
   3bdb8:	cmp	r0, #0
   3bdbc:	ldr	ip, [pc, #284]	; 3bee0 <acl_create_entry@plt+0x36c5c>
   3bdc0:	add	r3, pc, r3
   3bdc4:	push	{r4, r5, r6, lr}
   3bdc8:	sub	sp, sp, #8
   3bdcc:	ldr	r4, [r3, ip]
   3bdd0:	mov	r6, r1
   3bdd4:	mov	r5, r2
   3bdd8:	ldr	r3, [r4]
   3bddc:	str	r3, [sp, #4]
   3bde0:	beq	3be9c <acl_create_entry@plt+0x36c18>
   3bde4:	cmp	r1, #0
   3bde8:	beq	3be7c <acl_create_entry@plt+0x36bf8>
   3bdec:	cmp	r2, #0
   3bdf0:	beq	3bebc <acl_create_entry@plt+0x36c38>
   3bdf4:	mov	r1, sp
   3bdf8:	bl	3bca0 <acl_create_entry@plt+0x36a1c>
   3bdfc:	cmp	r0, #0
   3be00:	blt	3be40 <acl_create_entry@plt+0x36bbc>
   3be04:	mov	r1, #1
   3be08:	ldr	r0, [sp]
   3be0c:	movt	r1, #8
   3be10:	bl	3ba68 <acl_create_entry@plt+0x367e4>
   3be14:	cmp	r0, #0
   3be18:	blt	3be60 <acl_create_entry@plt+0x36bdc>
   3be1c:	ldr	r1, [pc, #192]	; 3bee4 <acl_create_entry@plt+0x36c60>
   3be20:	add	r1, pc, r1
   3be24:	bl	4e70 <fdopen@plt>
   3be28:	subs	r3, r0, #0
   3be2c:	beq	3be58 <acl_create_entry@plt+0x36bd4>
   3be30:	ldr	r2, [sp]
   3be34:	mov	r0, #0
   3be38:	str	r3, [r6]
   3be3c:	str	r2, [r5]
   3be40:	ldr	r2, [sp, #4]
   3be44:	ldr	r3, [r4]
   3be48:	cmp	r2, r3
   3be4c:	bne	3be78 <acl_create_entry@plt+0x36bf4>
   3be50:	add	sp, sp, #8
   3be54:	pop	{r4, r5, r6, pc}
   3be58:	ldr	r0, [sp]
   3be5c:	bl	4d14 <unlink@plt>
   3be60:	ldr	r0, [sp]
   3be64:	bl	4b7c <free@plt>
   3be68:	bl	5248 <__errno_location@plt>
   3be6c:	ldr	r0, [r0]
   3be70:	rsb	r0, r0, #0
   3be74:	b	3be40 <acl_create_entry@plt+0x36bbc>
   3be78:	bl	4f6c <__stack_chk_fail@plt>
   3be7c:	ldr	r0, [pc, #100]	; 3bee8 <acl_create_entry@plt+0x36c64>
   3be80:	movw	r2, #4748	; 0x128c
   3be84:	ldr	r1, [pc, #96]	; 3beec <acl_create_entry@plt+0x36c68>
   3be88:	ldr	r3, [pc, #96]	; 3bef0 <acl_create_entry@plt+0x36c6c>
   3be8c:	add	r0, pc, r0
   3be90:	add	r1, pc, r1
   3be94:	add	r3, pc, r3
   3be98:	bl	33308 <acl_create_entry@plt+0x2e084>
   3be9c:	ldr	r0, [pc, #80]	; 3bef4 <acl_create_entry@plt+0x36c70>
   3bea0:	movw	r2, #4747	; 0x128b
   3bea4:	ldr	r1, [pc, #76]	; 3bef8 <acl_create_entry@plt+0x36c74>
   3bea8:	ldr	r3, [pc, #76]	; 3befc <acl_create_entry@plt+0x36c78>
   3beac:	add	r0, pc, r0
   3beb0:	add	r1, pc, r1
   3beb4:	add	r3, pc, r3
   3beb8:	bl	33308 <acl_create_entry@plt+0x2e084>
   3bebc:	ldr	r0, [pc, #60]	; 3bf00 <acl_create_entry@plt+0x36c7c>
   3bec0:	movw	r2, #4749	; 0x128d
   3bec4:	ldr	r1, [pc, #56]	; 3bf04 <acl_create_entry@plt+0x36c80>
   3bec8:	ldr	r3, [pc, #56]	; 3bf08 <acl_create_entry@plt+0x36c84>
   3becc:	add	r0, pc, r0
   3bed0:	add	r1, pc, r1
   3bed4:	add	r3, pc, r3
   3bed8:	bl	33308 <acl_create_entry@plt+0x2e084>
   3bedc:	andeq	lr, r2, r0, asr #28
   3bee0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3bee4:	andeq	r8, r0, ip, ror #3
   3bee8:	andeq	r0, r1, r0, asr #28
   3beec:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   3bef0:	strdeq	r2, [r1], -r4
   3bef4:	andeq	sp, r0, r4, asr r9
   3bef8:	andeq	r2, r1, r8, ror pc
   3befc:	ldrdeq	r2, [r1], -r4
   3bf00:	andeq	r3, r1, r0, asr #27
   3bf04:	andeq	r2, r1, r8, asr pc
   3bf08:			; <UNDEFINED> instruction: 0x00012eb4
   3bf0c:	ldr	r3, [pc, #112]	; 3bf84 <acl_create_entry@plt+0x36d00>
   3bf10:	mov	r1, r0
   3bf14:	ldr	ip, [pc, #108]	; 3bf88 <acl_create_entry@plt+0x36d04>
   3bf18:	mov	r0, #3
   3bf1c:	add	r3, pc, r3
   3bf20:	push	{r4, lr}
   3bf24:	sub	sp, sp, #112	; 0x70
   3bf28:	ldr	r4, [r3, ip]
   3bf2c:	mov	r2, sp
   3bf30:	ldr	r3, [r4]
   3bf34:	str	r3, [sp, #108]	; 0x6c
   3bf38:	bl	50ec <__lxstat64@plt>
   3bf3c:	cmp	r0, #0
   3bf40:	blt	3bf70 <acl_create_entry@plt+0x36cec>
   3bf44:	ldr	r0, [sp, #16]
   3bf48:	and	r0, r0, #61440	; 0xf000
   3bf4c:	subs	r3, r0, #40960	; 0xa000
   3bf50:	rsbs	r0, r3, #0
   3bf54:	adcs	r0, r0, r3
   3bf58:	ldr	r2, [sp, #108]	; 0x6c
   3bf5c:	ldr	r3, [r4]
   3bf60:	cmp	r2, r3
   3bf64:	bne	3bf80 <acl_create_entry@plt+0x36cfc>
   3bf68:	add	sp, sp, #112	; 0x70
   3bf6c:	pop	{r4, pc}
   3bf70:	bl	5248 <__errno_location@plt>
   3bf74:	ldr	r0, [r0]
   3bf78:	rsb	r0, r0, #0
   3bf7c:	b	3bf58 <acl_create_entry@plt+0x36cd4>
   3bf80:	bl	4f6c <__stack_chk_fail@plt>
   3bf84:	andeq	lr, r2, r4, ror #25
   3bf88:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3bf8c:	ldr	r3, [pc, #132]	; 3c018 <acl_create_entry@plt+0x36d94>
   3bf90:	cmp	r1, #0
   3bf94:	ldr	r2, [pc, #128]	; 3c01c <acl_create_entry@plt+0x36d98>
   3bf98:	mov	r1, r0
   3bf9c:	add	r3, pc, r3
   3bfa0:	mov	r0, #3
   3bfa4:	push	{r4, lr}
   3bfa8:	sub	sp, sp, #112	; 0x70
   3bfac:	ldr	r4, [r3, r2]
   3bfb0:	mov	r2, sp
   3bfb4:	ldr	r3, [r4]
   3bfb8:	str	r3, [sp, #108]	; 0x6c
   3bfbc:	beq	3bff8 <acl_create_entry@plt+0x36d74>
   3bfc0:	bl	4ed0 <__xstat64@plt>
   3bfc4:	cmp	r0, #0
   3bfc8:	blt	3c004 <acl_create_entry@plt+0x36d80>
   3bfcc:	ldr	r0, [sp, #16]
   3bfd0:	and	r0, r0, #61440	; 0xf000
   3bfd4:	subs	r3, r0, #16384	; 0x4000
   3bfd8:	rsbs	r0, r3, #0
   3bfdc:	adcs	r0, r0, r3
   3bfe0:	ldr	r2, [sp, #108]	; 0x6c
   3bfe4:	ldr	r3, [r4]
   3bfe8:	cmp	r2, r3
   3bfec:	bne	3c014 <acl_create_entry@plt+0x36d90>
   3bff0:	add	sp, sp, #112	; 0x70
   3bff4:	pop	{r4, pc}
   3bff8:	bl	50ec <__lxstat64@plt>
   3bffc:	cmp	r0, #0
   3c000:	bge	3bfcc <acl_create_entry@plt+0x36d48>
   3c004:	bl	5248 <__errno_location@plt>
   3c008:	ldr	r0, [r0]
   3c00c:	rsb	r0, r0, #0
   3c010:	b	3bfe0 <acl_create_entry@plt+0x36d5c>
   3c014:	bl	4f6c <__stack_chk_fail@plt>
   3c018:	andeq	lr, r2, r4, ror #24
   3c01c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3c020:	ldr	r3, [pc, #868]	; 3c38c <acl_create_entry@plt+0x37108>
   3c024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c028:	subs	r7, r0, #0
   3c02c:	ldr	r0, [pc, #860]	; 3c390 <acl_create_entry@plt+0x3710c>
   3c030:	sub	sp, sp, #44	; 0x2c
   3c034:	add	r3, pc, r3
   3c038:	mov	r6, #0
   3c03c:	str	r1, [sp, #16]
   3c040:	str	r2, [sp, #20]
   3c044:	ldr	r0, [r3, r0]
   3c048:	str	r6, [sp, #28]
   3c04c:	str	r6, [sp, #32]
   3c050:	ldr	r3, [r0]
   3c054:	str	r0, [sp, #8]
   3c058:	str	r3, [sp, #36]	; 0x24
   3c05c:	beq	3c34c <acl_create_entry@plt+0x370c8>
   3c060:	ldr	sl, [r7]
   3c064:	cmp	sl, #0
   3c068:	beq	3c32c <acl_create_entry@plt+0x370a8>
   3c06c:	ldr	r2, [sp, #16]
   3c070:	cmp	r2, #0
   3c074:	beq	3c36c <acl_create_entry@plt+0x370e8>
   3c078:	ldr	fp, [pc, #788]	; 3c394 <acl_create_entry@plt+0x37110>
   3c07c:	add	r8, sp, #28
   3c080:	ldr	r3, [pc, #784]	; 3c398 <acl_create_entry@plt+0x37114>
   3c084:	add	r9, sp, #32
   3c088:	ldr	r1, [pc, #780]	; 3c39c <acl_create_entry@plt+0x37118>
   3c08c:	add	fp, pc, fp
   3c090:	mvn	r5, #0
   3c094:	add	r3, pc, r3
   3c098:	add	r1, pc, r1
   3c09c:	str	r3, [sp, #4]
   3c0a0:	str	r1, [sp, #12]
   3c0a4:	ldrb	r4, [sl]
   3c0a8:	cmp	r5, #6
   3c0ac:	addls	pc, pc, r5, lsl #2
   3c0b0:	b	3c208 <acl_create_entry@plt+0x36f84>
   3c0b4:	b	3c1cc <acl_create_entry@plt+0x36f48>
   3c0b8:	b	3c190 <acl_create_entry@plt+0x36f0c>
   3c0bc:	b	3c170 <acl_create_entry@plt+0x36eec>
   3c0c0:	b	3c134 <acl_create_entry@plt+0x36eb0>
   3c0c4:	b	3c114 <acl_create_entry@plt+0x36e90>
   3c0c8:	b	3c0d0 <acl_create_entry@plt+0x36e4c>
   3c0cc:	b	3c238 <acl_create_entry@plt+0x36fb4>
   3c0d0:	cmp	r4, #0
   3c0d4:	beq	3c2f0 <acl_create_entry@plt+0x3706c>
   3c0d8:	mov	r0, r8
   3c0dc:	mov	r1, r9
   3c0e0:	add	r2, r6, #2
   3c0e4:	mov	r3, #1
   3c0e8:	bl	3b588 <acl_create_entry@plt+0x36304>
   3c0ec:	cmp	r0, #0
   3c0f0:	beq	3c308 <acl_create_entry@plt+0x37084>
   3c0f4:	ldr	r3, [sp, #28]
   3c0f8:	mov	r5, #4
   3c0fc:	strb	r4, [r3, r6]
   3c100:	add	r6, r6, #1
   3c104:	ldr	sl, [r7]
   3c108:	add	sl, sl, #1
   3c10c:	str	sl, [r7]
   3c110:	b	3c0a4 <acl_create_entry@plt+0x36e20>
   3c114:	cmp	r4, #0
   3c118:	beq	3c2fc <acl_create_entry@plt+0x37078>
   3c11c:	cmp	r4, #34	; 0x22
   3c120:	beq	3c2d8 <acl_create_entry@plt+0x37054>
   3c124:	cmp	r4, #92	; 0x5c
   3c128:	bne	3c2a8 <acl_create_entry@plt+0x37024>
   3c12c:	mov	r5, #5
   3c130:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c134:	cmp	r4, #0
   3c138:	beq	3c2f0 <acl_create_entry@plt+0x3706c>
   3c13c:	mov	r0, r8
   3c140:	mov	r1, r9
   3c144:	add	r2, r6, #2
   3c148:	mov	r3, #1
   3c14c:	bl	3b588 <acl_create_entry@plt+0x36304>
   3c150:	cmp	r0, #0
   3c154:	beq	3c308 <acl_create_entry@plt+0x37084>
   3c158:	ldr	r3, [sp, #28]
   3c15c:	mov	r5, #2
   3c160:	strb	r4, [r3, r6]
   3c164:	add	r6, r6, #1
   3c168:	ldr	sl, [r7]
   3c16c:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c170:	cmp	r4, #0
   3c174:	beq	3c2f0 <acl_create_entry@plt+0x3706c>
   3c178:	cmp	r4, #39	; 0x27
   3c17c:	beq	3c2d8 <acl_create_entry@plt+0x37054>
   3c180:	cmp	r4, #92	; 0x5c
   3c184:	bne	3c2a8 <acl_create_entry@plt+0x37024>
   3c188:	mov	r5, #3
   3c18c:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c190:	cmp	r4, #0
   3c194:	beq	3c2f0 <acl_create_entry@plt+0x3706c>
   3c198:	mov	r0, r8
   3c19c:	mov	r1, r9
   3c1a0:	add	r2, r6, #2
   3c1a4:	mov	r3, #1
   3c1a8:	bl	3b588 <acl_create_entry@plt+0x36304>
   3c1ac:	cmp	r0, #0
   3c1b0:	beq	3c308 <acl_create_entry@plt+0x37084>
   3c1b4:	ldr	r3, [sp, #28]
   3c1b8:	mov	r5, #0
   3c1bc:	strb	r4, [r3, r6]
   3c1c0:	add	r6, r6, #1
   3c1c4:	ldr	sl, [r7]
   3c1c8:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c1cc:	cmp	r4, #0
   3c1d0:	beq	3c254 <acl_create_entry@plt+0x36fd0>
   3c1d4:	cmp	r4, #39	; 0x27
   3c1d8:	beq	3c230 <acl_create_entry@plt+0x36fac>
   3c1dc:	cmp	r4, #92	; 0x5c
   3c1e0:	beq	3c2e0 <acl_create_entry@plt+0x3705c>
   3c1e4:	cmp	r4, #34	; 0x22
   3c1e8:	beq	3c2e8 <acl_create_entry@plt+0x37064>
   3c1ec:	ldr	r0, [sp, #12]
   3c1f0:	mov	r1, r4
   3c1f4:	bl	49e4 <strchr@plt>
   3c1f8:	cmp	r0, #0
   3c1fc:	movne	r5, #6
   3c200:	bne	3c108 <acl_create_entry@plt+0x36e84>
   3c204:	b	3c198 <acl_create_entry@plt+0x36f14>
   3c208:	cmp	r4, #0
   3c20c:	beq	3c254 <acl_create_entry@plt+0x36fd0>
   3c210:	mov	r0, fp
   3c214:	mov	r1, r4
   3c218:	bl	49e4 <strchr@plt>
   3c21c:	cmp	r0, #0
   3c220:	mvnne	r5, #0
   3c224:	bne	3c108 <acl_create_entry@plt+0x36e84>
   3c228:	cmp	r4, #39	; 0x27
   3c22c:	bne	3c1dc <acl_create_entry@plt+0x36f58>
   3c230:	mov	r5, #2
   3c234:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c238:	cmp	r4, #0
   3c23c:	beq	3c254 <acl_create_entry@plt+0x36fd0>
   3c240:	mov	r1, r4
   3c244:	ldr	r0, [sp, #4]
   3c248:	bl	49e4 <strchr@plt>
   3c24c:	cmp	r0, #0
   3c250:	bne	3c108 <acl_create_entry@plt+0x36e84>
   3c254:	ldr	r3, [sp, #28]
   3c258:	cmp	r3, #0
   3c25c:	ldreq	r1, [sp, #16]
   3c260:	movne	r0, #0
   3c264:	ldrne	r2, [sp, #16]
   3c268:	moveq	r0, r3
   3c26c:	strbne	r0, [r3, r6]
   3c270:	moveq	r4, r0
   3c274:	ldrne	r3, [sp, #28]
   3c278:	movne	r4, #1
   3c27c:	streq	r3, [r1]
   3c280:	strne	r3, [r2]
   3c284:	bl	4b7c <free@plt>
   3c288:	ldr	r1, [sp, #8]
   3c28c:	ldr	r2, [sp, #36]	; 0x24
   3c290:	mov	r0, r4
   3c294:	ldr	r3, [r1]
   3c298:	cmp	r2, r3
   3c29c:	bne	3c314 <acl_create_entry@plt+0x37090>
   3c2a0:	add	sp, sp, #44	; 0x2c
   3c2a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c2a8:	mov	r0, r8
   3c2ac:	mov	r1, r9
   3c2b0:	add	r2, r6, #2
   3c2b4:	mov	r3, #1
   3c2b8:	bl	3b588 <acl_create_entry@plt+0x36304>
   3c2bc:	cmp	r0, #0
   3c2c0:	beq	3c308 <acl_create_entry@plt+0x37084>
   3c2c4:	ldr	r3, [sp, #28]
   3c2c8:	strb	r4, [r3, r6]
   3c2cc:	add	r6, r6, #1
   3c2d0:	ldr	sl, [r7]
   3c2d4:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c2d8:	mov	r5, #0
   3c2dc:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c2e0:	mov	r5, #1
   3c2e4:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c2e8:	mov	r5, #4
   3c2ec:	b	3c108 <acl_create_entry@plt+0x36e84>
   3c2f0:	ldr	r2, [sp, #20]
   3c2f4:	cmp	r2, #0
   3c2f8:	bne	3c254 <acl_create_entry@plt+0x36fd0>
   3c2fc:	ldr	r0, [sp, #28]
   3c300:	mvn	r4, #21
   3c304:	b	3c284 <acl_create_entry@plt+0x37000>
   3c308:	ldr	r0, [sp, #28]
   3c30c:	mvn	r4, #11
   3c310:	b	3c284 <acl_create_entry@plt+0x37000>
   3c314:	bl	4f6c <__stack_chk_fail@plt>
   3c318:	mov	r4, r0
   3c31c:	ldr	r0, [sp, #28]
   3c320:	bl	4b7c <free@plt>
   3c324:	mov	r0, r4
   3c328:	bl	51d0 <_Unwind_Resume@plt>
   3c32c:	ldr	r0, [pc, #108]	; 3c3a0 <acl_create_entry@plt+0x3711c>
   3c330:	movw	r2, #7766	; 0x1e56
   3c334:	ldr	r1, [pc, #104]	; 3c3a4 <acl_create_entry@plt+0x37120>
   3c338:	ldr	r3, [pc, #104]	; 3c3a8 <acl_create_entry@plt+0x37124>
   3c33c:	add	r0, pc, r0
   3c340:	add	r1, pc, r1
   3c344:	add	r3, pc, r3
   3c348:	bl	33308 <acl_create_entry@plt+0x2e084>
   3c34c:	ldr	r0, [pc, #88]	; 3c3ac <acl_create_entry@plt+0x37128>
   3c350:	movw	r2, #7765	; 0x1e55
   3c354:	ldr	r1, [pc, #84]	; 3c3b0 <acl_create_entry@plt+0x3712c>
   3c358:	ldr	r3, [pc, #84]	; 3c3b4 <acl_create_entry@plt+0x37130>
   3c35c:	add	r0, pc, r0
   3c360:	add	r1, pc, r1
   3c364:	add	r3, pc, r3
   3c368:	bl	33308 <acl_create_entry@plt+0x2e084>
   3c36c:	ldr	r0, [pc, #68]	; 3c3b8 <acl_create_entry@plt+0x37134>
   3c370:	movw	r2, #7767	; 0x1e57
   3c374:	ldr	r1, [pc, #64]	; 3c3bc <acl_create_entry@plt+0x37138>
   3c378:	ldr	r3, [pc, #64]	; 3c3c0 <acl_create_entry@plt+0x3713c>
   3c37c:	add	r0, pc, r0
   3c380:	add	r1, pc, r1
   3c384:	add	r3, pc, r3
   3c388:	bl	33308 <acl_create_entry@plt+0x2e084>
   3c38c:	andeq	lr, r2, ip, asr #23
   3c390:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3c394:	andeq	fp, r0, ip, lsr pc
   3c398:	andeq	fp, r0, r4, lsr pc
   3c39c:	andeq	fp, r0, r0, lsr pc
   3c3a0:	andeq	r2, r1, r4, lsl #27
   3c3a4:	andeq	r2, r1, r8, ror #21
   3c3a8:	andeq	r4, r1, r8, asr #1
   3c3ac:	andeq	r4, r1, ip, ror #8
   3c3b0:	andeq	r2, r1, r8, asr #21
   3c3b4:	andeq	r4, r1, r8, lsr #1
   3c3b8:	andeq	ip, r0, r4, lsr #2
   3c3bc:	andeq	r2, r1, r8, lsr #21
   3c3c0:	andeq	r4, r1, r8, lsl #1
   3c3c4:	ldr	r3, [pc, #420]	; 3c570 <acl_create_entry@plt+0x372ec>
   3c3c8:	mov	r2, #0
   3c3cc:	ldr	r1, [pc, #416]	; 3c574 <acl_create_entry@plt+0x372f0>
   3c3d0:	add	r3, pc, r3
   3c3d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c3d8:	subs	r9, r0, #0
   3c3dc:	ldr	fp, [r3, r1]
   3c3e0:	sub	sp, sp, #20
   3c3e4:	str	r2, [sp]
   3c3e8:	ldr	r3, [fp]
   3c3ec:	str	r3, [sp, #12]
   3c3f0:	beq	3c550 <acl_create_entry@plt+0x372cc>
   3c3f4:	mov	r0, sp
   3c3f8:	bl	3b9f0 <acl_create_entry@plt+0x3676c>
   3c3fc:	cmp	r0, #0
   3c400:	blt	3c520 <acl_create_entry@plt+0x3729c>
   3c404:	ldr	r8, [pc, #364]	; 3c578 <acl_create_entry@plt+0x372f4>
   3c408:	add	r6, sp, #16
   3c40c:	ldr	sl, [pc, #360]	; 3c57c <acl_create_entry@plt+0x372f8>
   3c410:	add	r7, sp, #8
   3c414:	ldr	r3, [sp]
   3c418:	add	r8, pc, r8
   3c41c:	add	sl, pc, sl
   3c420:	mov	r5, #0
   3c424:	str	r3, [r6, #-12]!
   3c428:	mov	r0, r6
   3c42c:	mov	r1, r7
   3c430:	mov	r2, #1
   3c434:	str	r5, [sp, #8]
   3c438:	bl	3c020 <acl_create_entry@plt+0x36d9c>
   3c43c:	subs	r3, r0, #0
   3c440:	blt	3c4d8 <acl_create_entry@plt+0x37254>
   3c444:	beq	3c508 <acl_create_entry@plt+0x37284>
   3c448:	ldr	r3, [r8]
   3c44c:	cmp	r3, #0
   3c450:	blt	3c4d0 <acl_create_entry@plt+0x3724c>
   3c454:	moveq	r0, #0
   3c458:	movne	r0, #1
   3c45c:	cmp	r0, #0
   3c460:	ldr	r4, [sp, #8]
   3c464:	bne	3c494 <acl_create_entry@plt+0x37210>
   3c468:	mov	r1, sl
   3c46c:	mov	r2, #3
   3c470:	mov	r0, r4
   3c474:	bl	5164 <strncmp@plt>
   3c478:	cmp	r0, #0
   3c47c:	bne	3c494 <acl_create_entry@plt+0x37210>
   3c480:	cmn	r4, #3
   3c484:	beq	3c494 <acl_create_entry@plt+0x37210>
   3c488:	mov	r0, r4
   3c48c:	bl	4b7c <free@plt>
   3c490:	b	3c428 <acl_create_entry@plt+0x371a4>
   3c494:	mov	r1, #61	; 0x3d
   3c498:	mov	r0, r4
   3c49c:	bl	49e4 <strchr@plt>
   3c4a0:	cmp	r0, #0
   3c4a4:	strbne	r5, [r0]
   3c4a8:	addne	r1, r0, #1
   3c4ac:	ldrne	r4, [sp, #8]
   3c4b0:	moveq	r1, r0
   3c4b4:	mov	r0, r4
   3c4b8:	blx	r9
   3c4bc:	cmp	r0, #0
   3c4c0:	blt	3c518 <acl_create_entry@plt+0x37294>
   3c4c4:	ldr	r0, [sp, #8]
   3c4c8:	bl	4b7c <free@plt>
   3c4cc:	b	3c428 <acl_create_entry@plt+0x371a4>
   3c4d0:	bl	385a8 <acl_create_entry@plt+0x33324>
   3c4d4:	b	3c45c <acl_create_entry@plt+0x371d8>
   3c4d8:	mov	r4, r3
   3c4dc:	ldr	r0, [sp, #8]
   3c4e0:	bl	4b7c <free@plt>
   3c4e4:	ldr	r0, [sp]
   3c4e8:	bl	4b7c <free@plt>
   3c4ec:	ldr	r2, [sp, #12]
   3c4f0:	ldr	r3, [fp]
   3c4f4:	mov	r0, r4
   3c4f8:	cmp	r2, r3
   3c4fc:	bne	3c528 <acl_create_entry@plt+0x372a4>
   3c500:	add	sp, sp, #20
   3c504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c508:	ldr	r0, [sp, #8]
   3c50c:	mov	r4, r3
   3c510:	bl	4b7c <free@plt>
   3c514:	b	3c4e4 <acl_create_entry@plt+0x37260>
   3c518:	mov	r4, r0
   3c51c:	b	3c4dc <acl_create_entry@plt+0x37258>
   3c520:	mov	r4, r0
   3c524:	b	3c4e4 <acl_create_entry@plt+0x37260>
   3c528:	bl	4f6c <__stack_chk_fail@plt>
   3c52c:	mov	r4, r0
   3c530:	ldr	r0, [sp, #8]
   3c534:	bl	4b7c <free@plt>
   3c538:	ldr	r0, [sp]
   3c53c:	bl	4b7c <free@plt>
   3c540:	mov	r0, r4
   3c544:	bl	51d0 <_Unwind_Resume@plt>
   3c548:	mov	r4, r0
   3c54c:	b	3c538 <acl_create_entry@plt+0x372b4>
   3c550:	ldr	r0, [pc, #40]	; 3c580 <acl_create_entry@plt+0x372fc>
   3c554:	movw	r2, #6804	; 0x1a94
   3c558:	ldr	r1, [pc, #36]	; 3c584 <acl_create_entry@plt+0x37300>
   3c55c:	ldr	r3, [pc, #36]	; 3c588 <acl_create_entry@plt+0x37304>
   3c560:	add	r0, pc, r0
   3c564:	add	r1, pc, r1
   3c568:	add	r3, pc, r3
   3c56c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3c570:	andeq	lr, r2, r0, lsr r8
   3c574:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3c578:	andeq	lr, r2, r0, asr ip
   3c57c:	andeq	r3, r1, ip, lsl r9
   3c580:	andeq	r3, r1, ip, asr #15
   3c584:	andeq	r2, r1, r4, asr #17
   3c588:	andeq	r3, r1, r4, lsl pc
   3c58c:	push	{r3, r4, r5, lr}
   3c590:	subs	r4, r0, #0
   3c594:	beq	3c5d4 <acl_create_entry@plt+0x37350>
   3c598:	cmp	r1, #0
   3c59c:	beq	3c5c4 <acl_create_entry@plt+0x37340>
   3c5a0:	mov	r0, r1
   3c5a4:	bl	51c4 <__strdup@plt>
   3c5a8:	subs	r5, r0, #0
   3c5ac:	beq	3c5cc <acl_create_entry@plt+0x37348>
   3c5b0:	ldr	r0, [r4]
   3c5b4:	bl	4b7c <free@plt>
   3c5b8:	str	r5, [r4]
   3c5bc:	mov	r0, #0
   3c5c0:	pop	{r3, r4, r5, pc}
   3c5c4:	mov	r5, r1
   3c5c8:	b	3c5b0 <acl_create_entry@plt+0x3732c>
   3c5cc:	mvn	r0, #11
   3c5d0:	pop	{r3, r4, r5, pc}
   3c5d4:	ldr	r0, [pc, #24]	; 3c5f4 <acl_create_entry@plt+0x37370>
   3c5d8:	movw	r2, #7969	; 0x1f21
   3c5dc:	ldr	r1, [pc, #20]	; 3c5f8 <acl_create_entry@plt+0x37374>
   3c5e0:	ldr	r3, [pc, #20]	; 3c5fc <acl_create_entry@plt+0x37378>
   3c5e4:	add	r0, pc, r0
   3c5e8:	add	r1, pc, r1
   3c5ec:	add	r3, pc, r3
   3c5f0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3c5f4:	andeq	r4, r1, r4, ror #3
   3c5f8:	andeq	r2, r1, r0, asr #16
   3c5fc:	andeq	r3, r1, r8, lsr sp
   3c600:	ldr	r2, [pc, #560]	; 3c838 <acl_create_entry@plt+0x375b4>
   3c604:	mov	r3, #0
   3c608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c60c:	subs	r5, r0, #0
   3c610:	ldr	r0, [pc, #548]	; 3c83c <acl_create_entry@plt+0x375b8>
   3c614:	add	r2, pc, r2
   3c618:	sub	sp, sp, #52	; 0x34
   3c61c:	mov	r9, r1
   3c620:	ldr	r0, [r2, r0]
   3c624:	str	r3, [sp, #28]
   3c628:	str	r3, [sp, #32]
   3c62c:	ldr	r3, [r0]
   3c630:	str	r0, [sp, #20]
   3c634:	str	r3, [sp, #44]	; 0x2c
   3c638:	beq	3c818 <acl_create_entry@plt+0x37594>
   3c63c:	add	r0, sp, #28
   3c640:	bl	3b9f0 <acl_create_entry@plt+0x3676c>
   3c644:	cmp	r0, #0
   3c648:	movlt	sl, r0
   3c64c:	ldrlt	r0, [sp, #32]
   3c650:	blt	3c7a0 <acl_create_entry@plt+0x3751c>
   3c654:	ldr	r3, [sp, #28]
   3c658:	add	r4, sp, #48	; 0x30
   3c65c:	ldr	r8, [pc, #476]	; 3c840 <acl_create_entry@plt+0x375bc>
   3c660:	mov	r2, #0
   3c664:	ldr	r1, [pc, #472]	; 3c844 <acl_create_entry@plt+0x375c0>
   3c668:	add	r6, sp, #40	; 0x28
   3c66c:	str	r2, [sp, #8]
   3c670:	add	r8, pc, r8
   3c674:	add	r1, pc, r1
   3c678:	add	r2, sp, #32
   3c67c:	str	r1, [sp, #12]
   3c680:	mov	r7, #0
   3c684:	str	r2, [sp, #16]
   3c688:	str	r3, [r4, #-12]!
   3c68c:	b	3c6b8 <acl_create_entry@plt+0x37434>
   3c690:	ldr	r1, [sp, #12]
   3c694:	mov	r2, #3
   3c698:	mov	r0, fp
   3c69c:	bl	5164 <strncmp@plt>
   3c6a0:	cmp	r0, #0
   3c6a4:	bne	3c6f8 <acl_create_entry@plt+0x37474>
   3c6a8:	cmn	fp, #3
   3c6ac:	beq	3c6f8 <acl_create_entry@plt+0x37474>
   3c6b0:	mov	r0, fp
   3c6b4:	bl	4b7c <free@plt>
   3c6b8:	mov	r0, r4
   3c6bc:	mov	r1, r6
   3c6c0:	mov	r2, #1
   3c6c4:	str	r7, [sp, #40]	; 0x28
   3c6c8:	bl	3c020 <acl_create_entry@plt+0x36d9c>
   3c6cc:	subs	r3, r0, #0
   3c6d0:	blt	3c7cc <acl_create_entry@plt+0x37548>
   3c6d4:	beq	3c774 <acl_create_entry@plt+0x374f0>
   3c6d8:	ldr	r3, [r8]
   3c6dc:	cmp	r3, #0
   3c6e0:	blt	3c74c <acl_create_entry@plt+0x374c8>
   3c6e4:	moveq	r0, #0
   3c6e8:	movne	r0, #1
   3c6ec:	cmp	r0, #0
   3c6f0:	ldr	fp, [sp, #40]	; 0x28
   3c6f4:	beq	3c690 <acl_create_entry@plt+0x3740c>
   3c6f8:	cmp	r9, #0
   3c6fc:	beq	3c754 <acl_create_entry@plt+0x374d0>
   3c700:	mov	r0, r5
   3c704:	bl	4ce4 <strlen@plt>
   3c708:	mov	r1, r5
   3c70c:	mov	sl, r0
   3c710:	mov	r0, fp
   3c714:	mov	r2, sl
   3c718:	bl	5164 <strncmp@plt>
   3c71c:	cmp	r0, #0
   3c720:	bne	3c6b0 <acl_create_entry@plt+0x3742c>
   3c724:	adds	r1, fp, sl
   3c728:	beq	3c6b0 <acl_create_entry@plt+0x3742c>
   3c72c:	add	r0, sp, #32
   3c730:	bl	3c58c <acl_create_entry@plt+0x37308>
   3c734:	cmp	r0, #0
   3c738:	blt	3c7e0 <acl_create_entry@plt+0x3755c>
   3c73c:	mov	r3, #1
   3c740:	ldr	fp, [sp, #40]	; 0x28
   3c744:	str	r3, [sp, #8]
   3c748:	b	3c6b0 <acl_create_entry@plt+0x3742c>
   3c74c:	bl	385a8 <acl_create_entry@plt+0x33324>
   3c750:	b	3c6ec <acl_create_entry@plt+0x37468>
   3c754:	mov	r1, r5
   3c758:	mov	r0, fp
   3c75c:	bl	520c <strcmp@plt>
   3c760:	ldr	r1, [sp, #8]
   3c764:	cmp	r0, #0
   3c768:	moveq	r1, #1
   3c76c:	str	r1, [sp, #8]
   3c770:	b	3c6b0 <acl_create_entry@plt+0x3742c>
   3c774:	ldr	r0, [sp, #40]	; 0x28
   3c778:	str	r3, [sp, #4]
   3c77c:	bl	4b7c <free@plt>
   3c780:	cmp	r9, #0
   3c784:	ldr	r3, [sp, #4]
   3c788:	ldreq	r0, [sp, #32]
   3c78c:	ldrne	r2, [sp, #32]
   3c790:	movne	r0, r3
   3c794:	strne	r3, [sp, #32]
   3c798:	strne	r2, [r9]
   3c79c:	ldr	sl, [sp, #8]
   3c7a0:	bl	4b7c <free@plt>
   3c7a4:	ldr	r0, [sp, #28]
   3c7a8:	bl	4b7c <free@plt>
   3c7ac:	ldr	r1, [sp, #20]
   3c7b0:	ldr	r2, [sp, #44]	; 0x2c
   3c7b4:	mov	r0, sl
   3c7b8:	ldr	r3, [r1]
   3c7bc:	cmp	r2, r3
   3c7c0:	bne	3c7e8 <acl_create_entry@plt+0x37564>
   3c7c4:	add	sp, sp, #52	; 0x34
   3c7c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c7cc:	mov	sl, r3
   3c7d0:	ldr	r0, [sp, #40]	; 0x28
   3c7d4:	bl	4b7c <free@plt>
   3c7d8:	ldr	r0, [sp, #32]
   3c7dc:	b	3c7a0 <acl_create_entry@plt+0x3751c>
   3c7e0:	mov	sl, r0
   3c7e4:	b	3c7d0 <acl_create_entry@plt+0x3754c>
   3c7e8:	bl	4f6c <__stack_chk_fail@plt>
   3c7ec:	mov	r4, r0
   3c7f0:	ldr	r0, [sp, #40]	; 0x28
   3c7f4:	bl	4b7c <free@plt>
   3c7f8:	ldr	r0, [sp, #32]
   3c7fc:	bl	4b7c <free@plt>
   3c800:	ldr	r0, [sp, #28]
   3c804:	bl	4b7c <free@plt>
   3c808:	mov	r0, r4
   3c80c:	bl	51d0 <_Unwind_Resume@plt>
   3c810:	mov	r4, r0
   3c814:	b	3c7f8 <acl_create_entry@plt+0x37574>
   3c818:	ldr	r0, [pc, #40]	; 3c848 <acl_create_entry@plt+0x375c4>
   3c81c:	movw	r2, #6844	; 0x1abc
   3c820:	ldr	r1, [pc, #36]	; 3c84c <acl_create_entry@plt+0x375c8>
   3c824:	ldr	r3, [pc, #36]	; 3c850 <acl_create_entry@plt+0x375cc>
   3c828:	add	r0, pc, r0
   3c82c:	add	r1, pc, r1
   3c830:	add	r3, pc, r3
   3c834:	bl	33308 <acl_create_entry@plt+0x2e084>
   3c838:	andeq	lr, r2, ip, ror #11
   3c83c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3c840:	strdeq	lr, [r2], -r8
   3c844:	andeq	r3, r1, r4, asr #13
   3c848:	strdeq	sp, [r0], -r4
   3c84c:	strdeq	r2, [r1], -ip
   3c850:	ldrdeq	r3, [r1], -r0
   3c854:	push	{r3, r4, r5, r6, r7, lr}
   3c858:	subs	r7, r2, #0
   3c85c:	mov	r6, r1
   3c860:	beq	3c8a0 <acl_create_entry@plt+0x3761c>
   3c864:	cmp	r1, #0
   3c868:	beq	3c8a0 <acl_create_entry@plt+0x3761c>
   3c86c:	sub	r5, r0, #4
   3c870:	mov	r4, #0
   3c874:	b	3c884 <acl_create_entry@plt+0x37600>
   3c878:	add	r4, r4, #1
   3c87c:	cmp	r4, r6
   3c880:	beq	3c8a0 <acl_create_entry@plt+0x3761c>
   3c884:	ldr	r0, [r5, #4]!
   3c888:	mov	r1, r7
   3c88c:	bl	38668 <acl_create_entry@plt+0x333e4>
   3c890:	cmp	r0, #0
   3c894:	beq	3c878 <acl_create_entry@plt+0x375f4>
   3c898:	mov	r0, r4
   3c89c:	pop	{r3, r4, r5, r6, r7, pc}
   3c8a0:	mvn	r0, #0
   3c8a4:	pop	{r3, r4, r5, r6, r7, pc}
   3c8a8:	ldr	r3, [pc, #1560]	; 3cec8 <acl_create_entry@plt+0x37c44>
   3c8ac:	ldr	r2, [pc, #1560]	; 3cecc <acl_create_entry@plt+0x37c48>
   3c8b0:	add	r3, pc, r3
   3c8b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c8b8:	mov	r5, r0
   3c8bc:	ldr	r4, [r3, r2]
   3c8c0:	sub	sp, sp, #44	; 0x2c
   3c8c4:	ldr	r0, [pc, #1540]	; 3ced0 <acl_create_entry@plt+0x37c4c>
   3c8c8:	mov	r7, #0
   3c8cc:	str	r7, [sp, #24]
   3c8d0:	ldr	r3, [r4]
   3c8d4:	add	r0, pc, r0
   3c8d8:	ldr	r6, [pc, #1524]	; 3ced4 <acl_create_entry@plt+0x37c50>
   3c8dc:	str	r3, [sp, #36]	; 0x24
   3c8e0:	bl	4f30 <__tls_get_addr@plt>
   3c8e4:	ldr	r8, [r6, r0]
   3c8e8:	mov	r2, r0
   3c8ec:	cmp	r8, r7
   3c8f0:	blt	3c930 <acl_create_entry@plt+0x376ac>
   3c8f4:	cmp	r5, r7
   3c8f8:	moveq	r0, r5
   3c8fc:	ldrne	r1, [pc, #1492]	; 3ced8 <acl_create_entry@plt+0x37c54>
   3c900:	movne	r0, r7
   3c904:	ldrne	r2, [r2, r1]
   3c908:	strne	r2, [r5]
   3c90c:	bl	4b7c <free@plt>
   3c910:	ldr	r2, [sp, #36]	; 0x24
   3c914:	ldr	r3, [r4]
   3c918:	mov	r0, r8
   3c91c:	cmp	r2, r3
   3c920:	bne	3c92c <acl_create_entry@plt+0x376a8>
   3c924:	add	sp, sp, #44	; 0x2c
   3c928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c92c:	bl	4f6c <__stack_chk_fail@plt>
   3c930:	ldr	r0, [pc, #1444]	; 3cedc <acl_create_entry@plt+0x37c58>
   3c934:	add	r1, sp, #24
   3c938:	add	r0, pc, r0
   3c93c:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   3c940:	subs	r8, r0, #0
   3c944:	blt	3ca00 <acl_create_entry@plt+0x3777c>
   3c948:	ldr	r7, [sp, #24]
   3c94c:	cmp	r7, #0
   3c950:	beq	3c9ac <acl_create_entry@plt+0x37728>
   3c954:	ldr	r9, [pc, #1412]	; 3cee0 <acl_create_entry@plt+0x37c5c>
   3c958:	mov	sl, #0
   3c95c:	add	r9, pc, r9
   3c960:	b	3c980 <acl_create_entry@plt+0x376fc>
   3c964:	mov	r0, r7
   3c968:	strb	sl, [r3]
   3c96c:	mov	r1, r9
   3c970:	add	r7, r3, #1
   3c974:	bl	520c <strcmp@plt>
   3c978:	cmp	r0, #0
   3c97c:	beq	3c9f4 <acl_create_entry@plt+0x37770>
   3c980:	mov	r0, r7
   3c984:	mov	r1, #44	; 0x2c
   3c988:	bl	49e4 <strchr@plt>
   3c98c:	subs	r3, r0, #0
   3c990:	bne	3c964 <acl_create_entry@plt+0x376e0>
   3c994:	ldr	r1, [pc, #1352]	; 3cee4 <acl_create_entry@plt+0x37c60>
   3c998:	mov	r0, r7
   3c99c:	add	r1, pc, r1
   3c9a0:	bl	520c <strcmp@plt>
   3c9a4:	cmp	r0, #0
   3c9a8:	beq	3c9f4 <acl_create_entry@plt+0x37770>
   3c9ac:	ldr	r7, [pc, #1332]	; 3cee8 <acl_create_entry@plt+0x37c64>
   3c9b0:	add	r7, pc, r7
   3c9b4:	mov	sl, #0
   3c9b8:	mov	r8, #1
   3c9bc:	ldr	r0, [pc, #1320]	; 3ceec <acl_create_entry@plt+0x37c68>
   3c9c0:	add	r0, pc, r0
   3c9c4:	bl	4f30 <__tls_get_addr@plt>
   3c9c8:	ldr	r3, [pc, #1288]	; 3ced8 <acl_create_entry@plt+0x37c54>
   3c9cc:	cmp	r5, #0
   3c9d0:	strne	r7, [r5]
   3c9d4:	cmp	sl, #0
   3c9d8:	str	r8, [r6, r0]
   3c9dc:	str	r7, [r0, r3]
   3c9e0:	beq	3c9ec <acl_create_entry@plt+0x37768>
   3c9e4:	mov	r0, sl
   3c9e8:	bl	499c <fclose@plt>
   3c9ec:	ldr	r0, [sp, #24]
   3c9f0:	b	3c90c <acl_create_entry@plt+0x37688>
   3c9f4:	mov	r7, r0
   3c9f8:	mov	sl, r0
   3c9fc:	b	3c9bc <acl_create_entry@plt+0x37738>
   3ca00:	cmn	r8, #2
   3ca04:	bne	3c9ec <acl_create_entry@plt+0x37768>
   3ca08:	add	r9, sp, #40	; 0x28
   3ca0c:	ldr	r0, [pc, #1244]	; 3cef0 <acl_create_entry@plt+0x37c6c>
   3ca10:	mov	r3, #0
   3ca14:	add	r0, pc, r0
   3ca18:	str	r3, [r9, #-8]!
   3ca1c:	mov	r1, r9
   3ca20:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   3ca24:	subs	r8, r0, #0
   3ca28:	blt	3cb90 <acl_create_entry@plt+0x3790c>
   3ca2c:	ldr	r0, [sp, #32]
   3ca30:	ldrb	r3, [r0]
   3ca34:	cmp	r3, #120	; 0x78
   3ca38:	bne	3ca60 <acl_create_entry@plt+0x377dc>
   3ca3c:	ldrb	r3, [r0, #1]
   3ca40:	cmp	r3, #101	; 0x65
   3ca44:	bne	3ca60 <acl_create_entry@plt+0x377dc>
   3ca48:	ldrb	r3, [r0, #2]
   3ca4c:	cmp	r3, #110	; 0x6e
   3ca50:	bne	3ca60 <acl_create_entry@plt+0x377dc>
   3ca54:	ldrb	sl, [r0, #3]
   3ca58:	cmp	sl, #0
   3ca5c:	beq	3cea8 <acl_create_entry@plt+0x37c24>
   3ca60:	ldr	r0, [sp, #32]
   3ca64:	add	r3, sp, #28
   3ca68:	ldr	fp, [pc, #1156]	; 3cef4 <acl_create_entry@plt+0x37c70>
   3ca6c:	mov	sl, #0
   3ca70:	str	r3, [sp, #12]
   3ca74:	bl	4b7c <free@plt>
   3ca78:	ldr	r3, [pc, #1144]	; 3cef8 <acl_create_entry@plt+0x37c74>
   3ca7c:	add	fp, pc, fp
   3ca80:	add	r3, pc, r3
   3ca84:	str	r3, [sp, #16]
   3ca88:	ldr	r3, [pc, #1132]	; 3cefc <acl_create_entry@plt+0x37c78>
   3ca8c:	add	r3, pc, r3
   3ca90:	str	r3, [sp, #20]
   3ca94:	ldr	r3, [sp, #16]
   3ca98:	add	r1, sp, #28
   3ca9c:	ldr	r0, [sl, r3]
   3caa0:	mov	r3, #0
   3caa4:	str	r3, [sp, #28]
   3caa8:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   3caac:	subs	r8, r0, #0
   3cab0:	blt	3cbd0 <acl_create_entry@plt+0x3794c>
   3cab4:	ldr	r0, [sp, #20]
   3cab8:	mov	r1, #0
   3cabc:	bl	4930 <__rawmemchr@plt>
   3cac0:	add	r7, r0, #1
   3cac4:	mov	r8, fp
   3cac8:	b	3cb04 <acl_create_entry@plt+0x37880>
   3cacc:	mov	r1, r8
   3cad0:	ldr	r0, [sp, #28]
   3cad4:	bl	62a0 <acl_create_entry@plt+0x101c>
   3cad8:	subs	r1, r0, #0
   3cadc:	bne	3cbbc <acl_create_entry@plt+0x37938>
   3cae0:	mov	r0, r7
   3cae4:	bl	4930 <__rawmemchr@plt>
   3cae8:	ldrb	r3, [r0, #1]
   3caec:	add	r8, r0, #1
   3caf0:	cmp	r3, #0
   3caf4:	moveq	r7, r8
   3caf8:	bne	3cba8 <acl_create_entry@plt+0x37924>
   3cafc:	cmp	r8, #0
   3cb00:	beq	3cb10 <acl_create_entry@plt+0x3788c>
   3cb04:	ldrb	r3, [r8]
   3cb08:	cmp	r3, #0
   3cb0c:	bne	3cacc <acl_create_entry@plt+0x37848>
   3cb10:	ldr	r0, [sp, #28]
   3cb14:	add	sl, sl, #4
   3cb18:	bl	4b7c <free@plt>
   3cb1c:	cmp	sl, #16
   3cb20:	bne	3ca94 <acl_create_entry@plt+0x37810>
   3cb24:	ldr	r0, [pc, #980]	; 3cf00 <acl_create_entry@plt+0x37c7c>
   3cb28:	mov	r1, r9
   3cb2c:	mov	r3, #0
   3cb30:	str	r3, [sp, #32]
   3cb34:	add	r0, pc, r0
   3cb38:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   3cb3c:	cmp	r0, #0
   3cb40:	blt	3cd5c <acl_create_entry@plt+0x37ad8>
   3cb44:	ldr	r8, [sp, #32]
   3cb48:	ldr	r1, [pc, #948]	; 3cf04 <acl_create_entry@plt+0x37c80>
   3cb4c:	mov	r0, r8
   3cb50:	add	r1, pc, r1
   3cb54:	bl	520c <strcmp@plt>
   3cb58:	cmp	r0, #0
   3cb5c:	beq	3cc78 <acl_create_entry@plt+0x379f4>
   3cb60:	ldr	r7, [pc, #928]	; 3cf08 <acl_create_entry@plt+0x37c84>
   3cb64:	mov	r0, r8
   3cb68:	add	r7, pc, r7
   3cb6c:	mov	r1, r7
   3cb70:	bl	4e7c <strstr@plt>
   3cb74:	cmp	r0, #0
   3cb78:	beq	3cc04 <acl_create_entry@plt+0x37980>
   3cb7c:	mov	r0, r8
   3cb80:	mov	sl, #0
   3cb84:	bl	4b7c <free@plt>
   3cb88:	mov	r8, #1
   3cb8c:	b	3c9bc <acl_create_entry@plt+0x37738>
   3cb90:	cmn	r8, #2
   3cb94:	beq	3ca60 <acl_create_entry@plt+0x377dc>
   3cb98:	ldr	r0, [sp, #32]
   3cb9c:	bl	4b7c <free@plt>
   3cba0:	ldr	r0, [sp, #24]
   3cba4:	b	3c90c <acl_create_entry@plt+0x37688>
   3cba8:	mov	r0, r8
   3cbac:	mov	r1, #0
   3cbb0:	bl	4930 <__rawmemchr@plt>
   3cbb4:	add	r7, r0, #1
   3cbb8:	b	3cafc <acl_create_entry@plt+0x37878>
   3cbbc:	mov	r8, #1
   3cbc0:	ldr	r0, [sp, #28]
   3cbc4:	mov	sl, #0
   3cbc8:	bl	4b7c <free@plt>
   3cbcc:	b	3c9bc <acl_create_entry@plt+0x37738>
   3cbd0:	cmn	r8, #2
   3cbd4:	beq	3cb10 <acl_create_entry@plt+0x3788c>
   3cbd8:	mov	r7, #0
   3cbdc:	b	3cbc0 <acl_create_entry@plt+0x3793c>
   3cbe0:	mov	r4, r0
   3cbe4:	ldr	r0, [sp, #28]
   3cbe8:	bl	4b7c <free@plt>
   3cbec:	ldr	r0, [sp, #24]
   3cbf0:	bl	4b7c <free@plt>
   3cbf4:	mov	r0, r4
   3cbf8:	bl	51d0 <_Unwind_Resume@plt>
   3cbfc:	mov	r0, sl
   3cc00:	bl	4eac <closedir@plt>
   3cc04:	ldr	r0, [sp, #32]
   3cc08:	bl	4b7c <free@plt>
   3cc0c:	ldr	r0, [pc, #760]	; 3cf0c <acl_create_entry@plt+0x37c88>
   3cc10:	ldr	r1, [pc, #760]	; 3cf10 <acl_create_entry@plt+0x37c8c>
   3cc14:	add	r0, pc, r0
   3cc18:	add	r1, pc, r1
   3cc1c:	bl	4d44 <fopen64@plt>
   3cc20:	subs	sl, r0, #0
   3cc24:	beq	3cd2c <acl_create_entry@plt+0x37aa8>
   3cc28:	ldr	r8, [pc, #740]	; 3cf14 <acl_create_entry@plt+0x37c90>
   3cc2c:	mov	fp, #0
   3cc30:	add	r8, pc, r8
   3cc34:	mov	r0, sl
   3cc38:	mov	r1, #1048576	; 0x100000
   3cc3c:	mov	r2, r9
   3cc40:	str	fp, [sp, #32]
   3cc44:	bl	30c24 <acl_create_entry@plt+0x2b9a0>
   3cc48:	subs	r3, r0, #0
   3cc4c:	blt	3ccd0 <acl_create_entry@plt+0x37a4c>
   3cc50:	beq	3ccbc <acl_create_entry@plt+0x37a38>
   3cc54:	ldr	r7, [sp, #32]
   3cc58:	mov	r1, r8
   3cc5c:	mov	r0, r7
   3cc60:	bl	62a0 <acl_create_entry@plt+0x101c>
   3cc64:	cmp	r0, #0
   3cc68:	bne	3cc84 <acl_create_entry@plt+0x37a00>
   3cc6c:	mov	r0, r7
   3cc70:	bl	4b7c <free@plt>
   3cc74:	b	3cc34 <acl_create_entry@plt+0x379b0>
   3cc78:	ldr	r7, [pc, #664]	; 3cf18 <acl_create_entry@plt+0x37c94>
   3cc7c:	add	r7, pc, r7
   3cc80:	b	3cb7c <acl_create_entry@plt+0x378f8>
   3cc84:	ldr	r1, [pc, #656]	; 3cf1c <acl_create_entry@plt+0x37c98>
   3cc88:	add	r1, pc, r1
   3cc8c:	bl	62a0 <acl_create_entry@plt+0x101c>
   3cc90:	cmp	r0, #0
   3cc94:	beq	3ccbc <acl_create_entry@plt+0x37a38>
   3cc98:	bl	342fc <acl_create_entry@plt+0x2f078>
   3cc9c:	cmp	r0, #6
   3cca0:	bgt	3cce0 <acl_create_entry@plt+0x37a5c>
   3cca4:	ldr	r7, [pc, #628]	; 3cf20 <acl_create_entry@plt+0x37c9c>
   3cca8:	mov	r8, #1
   3ccac:	ldr	r0, [sp, #32]
   3ccb0:	bl	4b7c <free@plt>
   3ccb4:	add	r7, pc, r7
   3ccb8:	b	3c9bc <acl_create_entry@plt+0x37738>
   3ccbc:	ldr	r0, [sp, #32]
   3ccc0:	mov	r7, #0
   3ccc4:	bl	4b7c <free@plt>
   3ccc8:	mov	r8, r7
   3cccc:	b	3c9bc <acl_create_entry@plt+0x37738>
   3ccd0:	ldr	r0, [sp, #32]
   3ccd4:	mov	r8, r3
   3ccd8:	bl	4b7c <free@plt>
   3ccdc:	b	3c9e4 <acl_create_entry@plt+0x37760>
   3cce0:	ldr	lr, [pc, #572]	; 3cf24 <acl_create_entry@plt+0x37ca0>
   3cce4:	mov	r0, #7
   3cce8:	ldr	ip, [pc, #568]	; 3cf28 <acl_create_entry@plt+0x37ca4>
   3ccec:	mov	r1, #0
   3ccf0:	ldr	r2, [pc, #564]	; 3cf2c <acl_create_entry@plt+0x37ca8>
   3ccf4:	add	lr, pc, lr
   3ccf8:	add	ip, pc, ip
   3ccfc:	movw	r3, #278	; 0x116
   3cd00:	add	r2, pc, r2
   3cd04:	str	lr, [sp]
   3cd08:	str	ip, [sp, #4]
   3cd0c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   3cd10:	b	3cca4 <acl_create_entry@plt+0x37a20>
   3cd14:	mov	r4, r0
   3cd18:	ldr	r0, [sp, #32]
   3cd1c:	bl	4b7c <free@plt>
   3cd20:	mov	r0, sl
   3cd24:	bl	499c <fclose@plt>
   3cd28:	b	3cbec <acl_create_entry@plt+0x37968>
   3cd2c:	bl	5248 <__errno_location@plt>
   3cd30:	ldr	r8, [r0]
   3cd34:	cmp	r8, #2
   3cd38:	rsbne	r8, r8, #0
   3cd3c:	ldrne	r0, [sp, #24]
   3cd40:	bne	3c90c <acl_create_entry@plt+0x37688>
   3cd44:	bl	342fc <acl_create_entry@plt+0x2f078>
   3cd48:	cmp	r0, #6
   3cd4c:	bgt	3ce70 <acl_create_entry@plt+0x37bec>
   3cd50:	mov	r7, #0
   3cd54:	mov	r8, r7
   3cd58:	b	3c9bc <acl_create_entry@plt+0x37738>
   3cd5c:	cmn	r0, #2
   3cd60:	bne	3cc04 <acl_create_entry@plt+0x37980>
   3cd64:	ldr	r0, [pc, #452]	; 3cf30 <acl_create_entry@plt+0x37cac>
   3cd68:	add	r0, pc, r0
   3cd6c:	bl	48ac <opendir@plt>
   3cd70:	subs	sl, r0, #0
   3cd74:	beq	3ce2c <acl_create_entry@plt+0x37ba8>
   3cd78:	bl	5248 <__errno_location@plt>
   3cd7c:	mov	r3, #0
   3cd80:	mov	r8, r0
   3cd84:	mov	r0, sl
   3cd88:	str	r3, [r8]
   3cd8c:	bl	50f8 <readdir64@plt>
   3cd90:	ldr	r3, [pc, #412]	; 3cf34 <acl_create_entry@plt+0x37cb0>
   3cd94:	mov	fp, #0
   3cd98:	add	r3, pc, r3
   3cd9c:	str	r3, [sp, #12]
   3cda0:	cmp	r0, #0
   3cda4:	beq	3cde0 <acl_create_entry@plt+0x37b5c>
   3cda8:	add	r7, r0, #19
   3cdac:	mov	r0, r7
   3cdb0:	bl	3988c <acl_create_entry@plt+0x34608>
   3cdb4:	cmp	r0, #0
   3cdb8:	bne	3cdd0 <acl_create_entry@plt+0x37b4c>
   3cdbc:	mov	r0, r7
   3cdc0:	ldr	r1, [sp, #12]
   3cdc4:	bl	4e7c <strstr@plt>
   3cdc8:	cmp	r0, #0
   3cdcc:	bne	3ce5c <acl_create_entry@plt+0x37bd8>
   3cdd0:	str	fp, [r8]
   3cdd4:	mov	r0, sl
   3cdd8:	bl	50f8 <readdir64@plt>
   3cddc:	b	3cda0 <acl_create_entry@plt+0x37b1c>
   3cde0:	ldr	r8, [r8]
   3cde4:	cmp	r8, #0
   3cde8:	ble	3cbfc <acl_create_entry@plt+0x37978>
   3cdec:	rsb	r8, r8, #0
   3cdf0:	mov	r7, r0
   3cdf4:	mov	r0, sl
   3cdf8:	bl	4eac <closedir@plt>
   3cdfc:	ldr	r0, [sp, #32]
   3ce00:	bl	4b7c <free@plt>
   3ce04:	cmp	r8, #0
   3ce08:	beq	3ce48 <acl_create_entry@plt+0x37bc4>
   3ce0c:	mov	sl, #0
   3ce10:	b	3c9bc <acl_create_entry@plt+0x37738>
   3ce14:	mov	r4, r0
   3ce18:	mov	r0, sl
   3ce1c:	bl	4eac <closedir@plt>
   3ce20:	ldr	r0, [sp, #32]
   3ce24:	bl	4b7c <free@plt>
   3ce28:	b	3cbec <acl_create_entry@plt+0x37968>
   3ce2c:	bl	5248 <__errno_location@plt>
   3ce30:	ldr	r8, [r0]
   3ce34:	cmp	r8, #2
   3ce38:	rsbne	r8, r8, #0
   3ce3c:	moveq	r8, sl
   3ce40:	mov	r7, #0
   3ce44:	b	3cdfc <acl_create_entry@plt+0x37b78>
   3ce48:	cmp	r7, #0
   3ce4c:	bne	3c9b4 <acl_create_entry@plt+0x37730>
   3ce50:	b	3cc0c <acl_create_entry@plt+0x37988>
   3ce54:	mov	r4, r0
   3ce58:	b	3ce20 <acl_create_entry@plt+0x37b9c>
   3ce5c:	ldr	r7, [pc, #212]	; 3cf38 <acl_create_entry@plt+0x37cb4>
   3ce60:	mov	r8, #1
   3ce64:	add	r7, pc, r7
   3ce68:	b	3cdf4 <acl_create_entry@plt+0x37b70>
   3ce6c:	b	3ce54 <acl_create_entry@plt+0x37bd0>
   3ce70:	ldr	lr, [pc, #196]	; 3cf3c <acl_create_entry@plt+0x37cb8>
   3ce74:	mov	r0, #7
   3ce78:	ldr	ip, [pc, #192]	; 3cf40 <acl_create_entry@plt+0x37cbc>
   3ce7c:	mov	r1, #0
   3ce80:	ldr	r2, [pc, #188]	; 3cf44 <acl_create_entry@plt+0x37cc0>
   3ce84:	add	lr, pc, lr
   3ce88:	add	ip, pc, ip
   3ce8c:	movw	r3, #259	; 0x103
   3ce90:	add	r2, pc, r2
   3ce94:	str	lr, [sp]
   3ce98:	str	ip, [sp, #4]
   3ce9c:	bl	33564 <acl_create_entry@plt+0x2e2e0>
   3cea0:	b	3cd50 <acl_create_entry@plt+0x37acc>
   3cea4:	b	3ce54 <acl_create_entry@plt+0x37bd0>
   3cea8:	ldr	r7, [pc, #152]	; 3cf48 <acl_create_entry@plt+0x37cc4>
   3ceac:	bl	4b7c <free@plt>
   3ceb0:	mov	r8, #1
   3ceb4:	add	r7, pc, r7
   3ceb8:	b	3c9bc <acl_create_entry@plt+0x37738>
   3cebc:	mov	r4, r0
   3cec0:	b	3cbec <acl_create_entry@plt+0x37968>
   3cec4:	b	3cebc <acl_create_entry@plt+0x37c38>
   3cec8:	andeq	lr, r2, r0, asr r3
   3cecc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3ced0:	ldrdeq	lr, [r2], -r4
   3ced4:	andeq	r0, r0, r4
   3ced8:	andeq	r0, r0, r0, lsr #32
   3cedc:	andeq	r3, r1, r0, asr ip
   3cee0:	andeq	r3, r1, r4, asr #24
   3cee4:	andeq	r3, r1, r4, lsl #24
   3cee8:	andeq	fp, r0, r8, ror r0
   3ceec:	andeq	lr, r2, r8, ror #11
   3cef0:	muleq	r1, r8, fp
   3cef4:	andeq	r3, r1, r8, lsr #21
   3cef8:	andeq	sp, r2, r0, asr #21
   3cefc:	muleq	r1, r8, sl
   3cf00:	andeq	r3, r1, r4, asr fp
   3cf04:	andeq	r3, r1, r4, ror sl
   3cf08:	andeq	sl, r0, r0, asr #29
   3cf0c:	andeq	r3, r1, r4, ror #20
   3cf10:	andeq	pc, r0, ip, lsl #19
   3cf14:	andeq	r3, r1, ip, lsl #20
   3cf18:	andeq	r3, r1, r8, lsl #18
   3cf1c:	andeq	r3, r1, r4, asr #19
   3cf20:	andeq	r3, r1, r4, asr #17
   3cf24:	andeq	r3, r1, r4, lsr #16
   3cf28:	andeq	r3, r1, r4, ror #18
   3cf2c:	andeq	r3, r1, ip, ror #17
   3cf30:	andeq	r3, r1, r8, ror #16
   3cf34:	andeq	r3, r1, ip, asr #16
   3cf38:	andeq	r3, r1, r8, lsl r7
   3cf3c:	muleq	r1, r4, r6
   3cf40:	andeq	r3, r1, r8, ror r7
   3cf44:	andeq	r3, r1, ip, asr r7
   3cf48:	andeq	sl, r0, r4, ror fp
   3cf4c:	ldr	r3, [pc, #584]	; 3d19c <acl_create_entry@plt+0x37f18>
   3cf50:	ldr	r2, [pc, #584]	; 3d1a0 <acl_create_entry@plt+0x37f1c>
   3cf54:	add	r3, pc, r3
   3cf58:	push	{r4, r5, r6, r7, r8, r9, lr}
   3cf5c:	mov	r5, r0
   3cf60:	ldr	r4, [r3, r2]
   3cf64:	sub	sp, sp, #12
   3cf68:	ldr	r0, [pc, #564]	; 3d1a4 <acl_create_entry@plt+0x37f20>
   3cf6c:	mov	r6, #0
   3cf70:	str	r6, [sp]
   3cf74:	ldr	r3, [r4]
   3cf78:	add	r0, pc, r0
   3cf7c:	ldr	r8, [pc, #548]	; 3d1a8 <acl_create_entry@plt+0x37f24>
   3cf80:	str	r3, [sp, #4]
   3cf84:	bl	4f30 <__tls_get_addr@plt>
   3cf88:	ldr	r3, [r8, r0]
   3cf8c:	mov	r2, r0
   3cf90:	cmp	r3, r6
   3cf94:	blt	3cfe4 <acl_create_entry@plt+0x37d60>
   3cf98:	cmp	r5, r6
   3cf9c:	beq	3cfd4 <acl_create_entry@plt+0x37d50>
   3cfa0:	ldr	r1, [pc, #516]	; 3d1ac <acl_create_entry@plt+0x37f28>
   3cfa4:	mov	r7, r3
   3cfa8:	mov	r0, r6
   3cfac:	ldr	r3, [r2, r1]
   3cfb0:	str	r3, [r5]
   3cfb4:	bl	4b7c <free@plt>
   3cfb8:	ldr	r2, [sp, #4]
   3cfbc:	ldr	r3, [r4]
   3cfc0:	mov	r0, r7
   3cfc4:	cmp	r2, r3
   3cfc8:	bne	3cfe0 <acl_create_entry@plt+0x37d5c>
   3cfcc:	add	sp, sp, #12
   3cfd0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3cfd4:	mov	r7, r3
   3cfd8:	mov	r0, r5
   3cfdc:	b	3cfb4 <acl_create_entry@plt+0x37d30>
   3cfe0:	bl	4f6c <__stack_chk_fail@plt>
   3cfe4:	ldr	r0, [pc, #452]	; 3d1b0 <acl_create_entry@plt+0x37f2c>
   3cfe8:	mov	r1, r6
   3cfec:	add	r0, pc, r0
   3cff0:	bl	4bc4 <access@plt>
   3cff4:	cmp	r0, #0
   3cff8:	blt	3d014 <acl_create_entry@plt+0x37d90>
   3cffc:	ldr	r0, [pc, #432]	; 3d1b4 <acl_create_entry@plt+0x37f30>
   3d000:	mov	r1, r6
   3d004:	add	r0, pc, r0
   3d008:	bl	4bc4 <access@plt>
   3d00c:	cmp	r0, #0
   3d010:	blt	3d0b4 <acl_create_entry@plt+0x37e30>
   3d014:	bl	5068 <getpid@plt>
   3d018:	cmp	r0, #1
   3d01c:	beq	3d134 <acl_create_entry@plt+0x37eb0>
   3d020:	ldr	r0, [pc, #400]	; 3d1b8 <acl_create_entry@plt+0x37f34>
   3d024:	mov	r1, sp
   3d028:	add	r0, pc, r0
   3d02c:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   3d030:	cmn	r0, #2
   3d034:	beq	3d168 <acl_create_entry@plt+0x37ee4>
   3d038:	cmp	r0, #0
   3d03c:	movlt	r7, r0
   3d040:	ldrlt	r0, [sp]
   3d044:	blt	3cfb4 <acl_create_entry@plt+0x37d30>
   3d048:	ldr	r9, [sp]
   3d04c:	mov	r6, r9
   3d050:	ldrb	r3, [r6]
   3d054:	cmp	r3, #108	; 0x6c
   3d058:	bne	3d0c8 <acl_create_entry@plt+0x37e44>
   3d05c:	ldrb	r3, [r6, #1]
   3d060:	cmp	r3, #120	; 0x78
   3d064:	bne	3d0c8 <acl_create_entry@plt+0x37e44>
   3d068:	ldrb	r3, [r6, #2]
   3d06c:	cmp	r3, #99	; 0x63
   3d070:	bne	3d0c8 <acl_create_entry@plt+0x37e44>
   3d074:	ldrb	r3, [r6, #3]
   3d078:	cmp	r3, #0
   3d07c:	bne	3d0c8 <acl_create_entry@plt+0x37e44>
   3d080:	ldr	r6, [pc, #308]	; 3d1bc <acl_create_entry@plt+0x37f38>
   3d084:	mov	r7, #1
   3d088:	add	r6, pc, r6
   3d08c:	ldr	r0, [pc, #300]	; 3d1c0 <acl_create_entry@plt+0x37f3c>
   3d090:	add	r0, pc, r0
   3d094:	bl	4f30 <__tls_get_addr@plt>
   3d098:	ldr	r3, [pc, #268]	; 3d1ac <acl_create_entry@plt+0x37f28>
   3d09c:	cmp	r5, #0
   3d0a0:	strne	r6, [r5]
   3d0a4:	str	r7, [r8, r0]
   3d0a8:	str	r6, [r0, r3]
   3d0ac:	mov	r0, r9
   3d0b0:	b	3cfb4 <acl_create_entry@plt+0x37d30>
   3d0b4:	ldr	r6, [pc, #264]	; 3d1c4 <acl_create_entry@plt+0x37f40>
   3d0b8:	mov	r7, #1
   3d0bc:	ldr	r9, [sp]
   3d0c0:	add	r6, pc, r6
   3d0c4:	b	3d08c <acl_create_entry@plt+0x37e08>
   3d0c8:	ldr	r7, [pc, #248]	; 3d1c8 <acl_create_entry@plt+0x37f44>
   3d0cc:	mov	r0, r6
   3d0d0:	add	r7, pc, r7
   3d0d4:	mov	r1, r7
   3d0d8:	bl	520c <strcmp@plt>
   3d0dc:	cmp	r0, #0
   3d0e0:	beq	3d128 <acl_create_entry@plt+0x37ea4>
   3d0e4:	ldr	r7, [pc, #224]	; 3d1cc <acl_create_entry@plt+0x37f48>
   3d0e8:	mov	r0, r6
   3d0ec:	add	r7, pc, r7
   3d0f0:	mov	r1, r7
   3d0f4:	bl	520c <strcmp@plt>
   3d0f8:	cmp	r0, #0
   3d0fc:	beq	3d128 <acl_create_entry@plt+0x37ea4>
   3d100:	ldr	r7, [pc, #200]	; 3d1d0 <acl_create_entry@plt+0x37f4c>
   3d104:	mov	r0, r6
   3d108:	add	r7, pc, r7
   3d10c:	mov	r1, r7
   3d110:	bl	520c <strcmp@plt>
   3d114:	cmp	r0, #0
   3d118:	ldrne	r6, [pc, #180]	; 3d1d4 <acl_create_entry@plt+0x37f50>
   3d11c:	movne	r7, #1
   3d120:	addne	r6, pc, r6
   3d124:	bne	3d08c <acl_create_entry@plt+0x37e08>
   3d128:	mov	r6, r7
   3d12c:	mov	r7, #1
   3d130:	b	3d08c <acl_create_entry@plt+0x37e08>
   3d134:	ldr	r0, [pc, #156]	; 3d1d8 <acl_create_entry@plt+0x37f54>
   3d138:	add	r0, pc, r0
   3d13c:	bl	49b4 <getenv@plt>
   3d140:	subs	r6, r0, #0
   3d144:	beq	3d158 <acl_create_entry@plt+0x37ed4>
   3d148:	ldrb	r3, [r6]
   3d14c:	cmp	r3, #0
   3d150:	ldrne	r9, [sp]
   3d154:	bne	3d050 <acl_create_entry@plt+0x37dcc>
   3d158:	mov	r7, #0
   3d15c:	ldr	r9, [sp]
   3d160:	mov	r6, r7
   3d164:	b	3d08c <acl_create_entry@plt+0x37e08>
   3d168:	ldr	r1, [pc, #108]	; 3d1dc <acl_create_entry@plt+0x37f58>
   3d16c:	mov	r2, sp
   3d170:	mov	r0, #1
   3d174:	add	r1, pc, r1
   3d178:	bl	3af14 <acl_create_entry@plt+0x35c90>
   3d17c:	cmp	r0, #0
   3d180:	bgt	3d048 <acl_create_entry@plt+0x37dc4>
   3d184:	b	3d158 <acl_create_entry@plt+0x37ed4>
   3d188:	mov	r4, r0
   3d18c:	ldr	r0, [sp]
   3d190:	bl	4b7c <free@plt>
   3d194:	mov	r0, r4
   3d198:	bl	51d0 <_Unwind_Resume@plt>
   3d19c:	andeq	sp, r2, ip, lsr #25
   3d1a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3d1a4:	andeq	lr, r2, r0, lsr r0
   3d1a8:	andeq	r0, r0, r0
   3d1ac:	andeq	r0, r0, r4, lsr #32
   3d1b0:	strdeq	r3, [r1], -r4
   3d1b4:	andeq	r3, r1, r8, ror #13
   3d1b8:	ldrdeq	r3, [r1], -r0
   3d1bc:	andeq	r3, r1, ip, asr #12
   3d1c0:	andeq	sp, r2, r8, lsl pc
   3d1c4:	strdeq	r3, [r1], -r0
   3d1c8:	strdeq	r3, [r1], -r8
   3d1cc:	andeq	r3, r1, ip, asr #11
   3d1d0:	ldrdeq	r3, [r1], -r0
   3d1d4:	andeq	r3, r1, r8, asr #1
   3d1d8:	andeq	r2, r1, r8, asr #16
   3d1dc:	andeq	r2, r1, ip, lsl #16
   3d1e0:	push	{r4, lr}
   3d1e4:	mov	r4, r0
   3d1e8:	bl	3cf4c <acl_create_entry@plt+0x37cc8>
   3d1ec:	cmp	r0, #0
   3d1f0:	poplt	{r4, pc}
   3d1f4:	beq	3d200 <acl_create_entry@plt+0x37f7c>
   3d1f8:	mov	r0, #2
   3d1fc:	pop	{r4, pc}
   3d200:	mov	r0, r4
   3d204:	bl	3c8a8 <acl_create_entry@plt+0x37624>
   3d208:	cmp	r0, #0
   3d20c:	poplt	{r4, pc}
   3d210:	moveq	r0, #0
   3d214:	movne	r0, #1
   3d218:	pop	{r4, pc}
   3d21c:	ldr	r3, [pc, #296]	; 3d34c <acl_create_entry@plt+0x380c8>
   3d220:	ldr	ip, [pc, #296]	; 3d350 <acl_create_entry@plt+0x380cc>
   3d224:	add	r3, pc, r3
   3d228:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d22c:	subs	r6, r0, #0
   3d230:	ldr	r8, [r3, ip]
   3d234:	sub	sp, sp, #16
   3d238:	mov	r7, r1
   3d23c:	mov	r9, r2
   3d240:	ldr	r3, [r8]
   3d244:	str	r3, [sp, #12]
   3d248:	beq	3d32c <acl_create_entry@plt+0x380a8>
   3d24c:	cmp	r2, #0
   3d250:	beq	3d30c <acl_create_entry@plt+0x38088>
   3d254:	add	r4, sp, #4
   3d258:	mov	r1, #0
   3d25c:	mov	r2, r4
   3d260:	bl	505c <acl_get_entry@plt>
   3d264:	cmp	r0, #0
   3d268:	ble	3d2dc <acl_create_entry@plt+0x38058>
   3d26c:	add	r5, sp, #8
   3d270:	b	3d28c <acl_create_entry@plt+0x38008>
   3d274:	mov	r0, r6
   3d278:	mov	r1, #1
   3d27c:	mov	r2, r4
   3d280:	bl	505c <acl_get_entry@plt>
   3d284:	cmp	r0, #0
   3d288:	ble	3d2dc <acl_create_entry@plt+0x38058>
   3d28c:	ldr	r0, [sp, #4]
   3d290:	mov	r1, r5
   3d294:	bl	4fe4 <acl_get_tag_type@plt>
   3d298:	cmp	r0, #0
   3d29c:	blt	3d2e4 <acl_create_entry@plt+0x38060>
   3d2a0:	ldr	r3, [sp, #8]
   3d2a4:	cmp	r3, #2
   3d2a8:	bne	3d274 <acl_create_entry@plt+0x37ff0>
   3d2ac:	ldr	r0, [sp, #4]
   3d2b0:	bl	4888 <acl_get_qualifier@plt>
   3d2b4:	subs	r3, r0, #0
   3d2b8:	beq	3d2e4 <acl_create_entry@plt+0x38060>
   3d2bc:	ldr	sl, [r3]
   3d2c0:	bl	511c <acl_free@plt>
   3d2c4:	cmp	sl, r7
   3d2c8:	bne	3d274 <acl_create_entry@plt+0x37ff0>
   3d2cc:	ldr	r3, [sp, #4]
   3d2d0:	mov	r0, #1
   3d2d4:	str	r3, [r9]
   3d2d8:	b	3d2f0 <acl_create_entry@plt+0x3806c>
   3d2dc:	cmp	r0, #0
   3d2e0:	beq	3d2f0 <acl_create_entry@plt+0x3806c>
   3d2e4:	bl	5248 <__errno_location@plt>
   3d2e8:	ldr	r0, [r0]
   3d2ec:	rsb	r0, r0, #0
   3d2f0:	ldr	r2, [sp, #12]
   3d2f4:	ldr	r3, [r8]
   3d2f8:	cmp	r2, r3
   3d2fc:	bne	3d308 <acl_create_entry@plt+0x38084>
   3d300:	add	sp, sp, #16
   3d304:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d308:	bl	4f6c <__stack_chk_fail@plt>
   3d30c:	ldr	r0, [pc, #64]	; 3d354 <acl_create_entry@plt+0x380d0>
   3d310:	mov	r2, #35	; 0x23
   3d314:	ldr	r1, [pc, #60]	; 3d358 <acl_create_entry@plt+0x380d4>
   3d318:	ldr	r3, [pc, #60]	; 3d35c <acl_create_entry@plt+0x380d8>
   3d31c:	add	r0, pc, r0
   3d320:	add	r1, pc, r1
   3d324:	add	r3, pc, r3
   3d328:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d32c:	ldr	r0, [pc, #44]	; 3d360 <acl_create_entry@plt+0x380dc>
   3d330:	mov	r2, #34	; 0x22
   3d334:	ldr	r1, [pc, #40]	; 3d364 <acl_create_entry@plt+0x380e0>
   3d338:	ldr	r3, [pc, #40]	; 3d368 <acl_create_entry@plt+0x380e4>
   3d33c:	add	r0, pc, r0
   3d340:	add	r1, pc, r1
   3d344:	add	r3, pc, r3
   3d348:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d34c:	ldrdeq	sp, [r2], -ip
   3d350:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3d354:	andeq	r3, r1, r0, lsr #9
   3d358:	andeq	r3, r1, r4, lsl #9
   3d35c:	andeq	r3, r1, ip, ror #8
   3d360:	andeq	r3, r1, r4, ror #8
   3d364:	andeq	r3, r1, r4, ror #8
   3d368:	andeq	r3, r1, ip, asr #8
   3d36c:	ldr	r3, [pc, #428]	; 3d520 <acl_create_entry@plt+0x3829c>
   3d370:	push	{r4, r5, fp, lr}
   3d374:	add	fp, sp, #12
   3d378:	ldr	r2, [pc, #420]	; 3d524 <acl_create_entry@plt+0x382a0>
   3d37c:	sub	sp, sp, #224	; 0xe0
   3d380:	add	r3, pc, r3
   3d384:	subs	r4, r0, #0
   3d388:	ldr	r5, [r3, r2]
   3d38c:	ldr	r3, [r5]
   3d390:	str	r3, [fp, #-16]
   3d394:	beq	3d500 <acl_create_entry@plt+0x3827c>
   3d398:	ldr	r0, [r4, #4]
   3d39c:	cmp	r0, #0
   3d3a0:	beq	3d4e0 <acl_create_entry@plt+0x3825c>
   3d3a4:	ldrsb	r3, [r4]
   3d3a8:	cmp	r3, #7
   3d3ac:	bne	3d4c0 <acl_create_entry@plt+0x3823c>
   3d3b0:	bl	3554c <acl_create_entry@plt+0x302c8>
   3d3b4:	cmp	r0, #0
   3d3b8:	movgt	r0, #0
   3d3bc:	ble	3d3d8 <acl_create_entry@plt+0x38154>
   3d3c0:	ldr	r2, [fp, #-16]
   3d3c4:	ldr	r3, [r5]
   3d3c8:	cmp	r2, r3
   3d3cc:	bne	3d4bc <acl_create_entry@plt+0x38238>
   3d3d0:	sub	sp, fp, #12
   3d3d4:	pop	{r4, r5, fp, pc}
   3d3d8:	ldr	r4, [r4, #4]
   3d3dc:	mov	r0, r4
   3d3e0:	bl	3486c <acl_create_entry@plt+0x2f5e8>
   3d3e4:	cmp	r0, #0
   3d3e8:	beq	3d4a4 <acl_create_entry@plt+0x38220>
   3d3ec:	ldr	r3, [pc, #308]	; 3d528 <acl_create_entry@plt+0x382a4>
   3d3f0:	cmp	r4, #0
   3d3f4:	add	r3, pc, r3
   3d3f8:	str	r3, [fp, #-232]	; 0xffffff18
   3d3fc:	beq	3d4ac <acl_create_entry@plt+0x38228>
   3d400:	mov	r0, r4
   3d404:	bl	4ce4 <strlen@plt>
   3d408:	mov	r1, r4
   3d40c:	add	r0, r0, #24
   3d410:	bic	r3, r0, #7
   3d414:	sub	sp, sp, r3
   3d418:	mov	r0, sp
   3d41c:	mov	r4, sp
   3d420:	bl	4a5c <stpcpy@plt>
   3d424:	ldr	r1, [fp, #-232]	; 0xffffff18
   3d428:	cmp	r1, #0
   3d42c:	mov	r3, r0
   3d430:	beq	3d43c <acl_create_entry@plt+0x381b8>
   3d434:	bl	4a5c <stpcpy@plt>
   3d438:	mov	r3, r0
   3d43c:	mov	r1, r4
   3d440:	mov	r0, #3
   3d444:	mov	r4, #0
   3d448:	sub	r2, fp, #124	; 0x7c
   3d44c:	strb	r4, [r3]
   3d450:	bl	50ec <__lxstat64@plt>
   3d454:	cmp	r0, r4
   3d458:	blt	3d4a4 <acl_create_entry@plt+0x38220>
   3d45c:	ldr	r1, [pc, #200]	; 3d52c <acl_create_entry@plt+0x382a8>
   3d460:	mov	r0, #3
   3d464:	sub	r2, fp, #228	; 0xe4
   3d468:	add	r1, pc, r1
   3d46c:	bl	50ec <__lxstat64@plt>
   3d470:	cmp	r0, r4
   3d474:	blt	3d4a4 <acl_create_entry@plt+0x38220>
   3d478:	ldr	r2, [fp, #-148]	; 0xffffff6c
   3d47c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3d480:	cmp	r2, r3
   3d484:	bgt	3d4a4 <acl_create_entry@plt+0x38220>
   3d488:	beq	3d494 <acl_create_entry@plt+0x38210>
   3d48c:	mov	r0, r4
   3d490:	b	3d3c0 <acl_create_entry@plt+0x3813c>
   3d494:	ldr	r2, [fp, #-144]	; 0xffffff70
   3d498:	ldr	r3, [fp, #-40]	; 0xffffffd8
   3d49c:	cmp	r2, r3
   3d4a0:	ble	3d48c <acl_create_entry@plt+0x38208>
   3d4a4:	mov	r0, #1
   3d4a8:	b	3d3c0 <acl_create_entry@plt+0x3813c>
   3d4ac:	sub	sp, sp, #8
   3d4b0:	mov	r3, sp
   3d4b4:	mov	r4, sp
   3d4b8:	b	3d43c <acl_create_entry@plt+0x381b8>
   3d4bc:	bl	4f6c <__stack_chk_fail@plt>
   3d4c0:	ldr	r0, [pc, #104]	; 3d530 <acl_create_entry@plt+0x382ac>
   3d4c4:	movw	r2, #278	; 0x116
   3d4c8:	ldr	r1, [pc, #100]	; 3d534 <acl_create_entry@plt+0x382b0>
   3d4cc:	ldr	r3, [pc, #100]	; 3d538 <acl_create_entry@plt+0x382b4>
   3d4d0:	add	r0, pc, r0
   3d4d4:	add	r1, pc, r1
   3d4d8:	add	r3, pc, r3
   3d4dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d4e0:	ldr	r0, [pc, #84]	; 3d53c <acl_create_entry@plt+0x382b8>
   3d4e4:	movw	r2, #277	; 0x115
   3d4e8:	ldr	r1, [pc, #80]	; 3d540 <acl_create_entry@plt+0x382bc>
   3d4ec:	ldr	r3, [pc, #80]	; 3d544 <acl_create_entry@plt+0x382c0>
   3d4f0:	add	r0, pc, r0
   3d4f4:	add	r1, pc, r1
   3d4f8:	add	r3, pc, r3
   3d4fc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d500:	ldr	r0, [pc, #64]	; 3d548 <acl_create_entry@plt+0x382c4>
   3d504:	mov	r2, #276	; 0x114
   3d508:	ldr	r1, [pc, #60]	; 3d54c <acl_create_entry@plt+0x382c8>
   3d50c:	ldr	r3, [pc, #60]	; 3d550 <acl_create_entry@plt+0x382cc>
   3d510:	add	r0, pc, r0
   3d514:	add	r1, pc, r1
   3d518:	add	r3, pc, r3
   3d51c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d520:	andeq	sp, r2, r0, lsl #17
   3d524:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3d528:	andeq	r3, r1, r8, ror #11
   3d52c:	andeq	r3, r1, r0, lsl #11
   3d530:	andeq	r3, r1, r8, ror #9
   3d534:			; <UNDEFINED> instruction: 0x000134bc
   3d538:	andeq	r3, r1, r8, ror #6
   3d53c:			; <UNDEFINED> instruction: 0x000134b8
   3d540:	muleq	r1, ip, r4
   3d544:	andeq	r3, r1, r8, asr #6
   3d548:	andeq	sl, r0, r4, asr #5
   3d54c:	andeq	r3, r1, ip, ror r4
   3d550:	andeq	r3, r1, r8, lsr #6
   3d554:	cmp	r0, #0
   3d558:	push	{r4, lr}
   3d55c:	beq	3d678 <acl_create_entry@plt+0x383f4>
   3d560:	ldr	r4, [r0, #4]
   3d564:	cmp	r4, #0
   3d568:	beq	3d658 <acl_create_entry@plt+0x383d4>
   3d56c:	ldrsb	r3, [r0]
   3d570:	cmp	r3, #4
   3d574:	bne	3d638 <acl_create_entry@plt+0x383b4>
   3d578:	ldr	r1, [pc, #280]	; 3d698 <acl_create_entry@plt+0x38414>
   3d57c:	mov	r0, r4
   3d580:	add	r1, pc, r1
   3d584:	bl	520c <strcmp@plt>
   3d588:	cmp	r0, #0
   3d58c:	beq	3d618 <acl_create_entry@plt+0x38394>
   3d590:	ldr	r1, [pc, #260]	; 3d69c <acl_create_entry@plt+0x38418>
   3d594:	mov	r0, r4
   3d598:	add	r1, pc, r1
   3d59c:	bl	520c <strcmp@plt>
   3d5a0:	cmp	r0, #0
   3d5a4:	beq	3d628 <acl_create_entry@plt+0x383a4>
   3d5a8:	ldr	r1, [pc, #240]	; 3d6a0 <acl_create_entry@plt+0x3841c>
   3d5ac:	mov	r0, r4
   3d5b0:	add	r1, pc, r1
   3d5b4:	bl	520c <strcmp@plt>
   3d5b8:	cmp	r0, #0
   3d5bc:	beq	3d620 <acl_create_entry@plt+0x3839c>
   3d5c0:	ldr	r1, [pc, #220]	; 3d6a4 <acl_create_entry@plt+0x38420>
   3d5c4:	mov	r0, r4
   3d5c8:	add	r1, pc, r1
   3d5cc:	bl	520c <strcmp@plt>
   3d5d0:	cmp	r0, #0
   3d5d4:	beq	3d630 <acl_create_entry@plt+0x383ac>
   3d5d8:	ldrb	r3, [r4]
   3d5dc:	cmp	r3, #105	; 0x69
   3d5e0:	bne	3d610 <acl_create_entry@plt+0x3838c>
   3d5e4:	ldrb	r3, [r4, #1]
   3d5e8:	cmp	r3, #109	; 0x6d
   3d5ec:	bne	3d610 <acl_create_entry@plt+0x3838c>
   3d5f0:	ldrb	r3, [r4, #2]
   3d5f4:	cmp	r3, #97	; 0x61
   3d5f8:	bne	3d610 <acl_create_entry@plt+0x3838c>
   3d5fc:	ldrb	r3, [r4, #3]
   3d600:	cmp	r3, #0
   3d604:	bne	3d610 <acl_create_entry@plt+0x3838c>
   3d608:	bl	3ee70 <acl_create_entry@plt+0x39bec>
   3d60c:	pop	{r4, pc}
   3d610:	mov	r0, #0
   3d614:	pop	{r4, pc}
   3d618:	bl	2696c <acl_create_entry@plt+0x216e8>
   3d61c:	pop	{r4, pc}
   3d620:	bl	3eb84 <acl_create_entry@plt+0x39900>
   3d624:	pop	{r4, pc}
   3d628:	bl	366ec <acl_create_entry@plt+0x31468>
   3d62c:	pop	{r4, pc}
   3d630:	bl	3ec74 <acl_create_entry@plt+0x399f0>
   3d634:	pop	{r4, pc}
   3d638:	ldr	r0, [pc, #104]	; 3d6a8 <acl_create_entry@plt+0x38424>
   3d63c:	mov	r2, #222	; 0xde
   3d640:	ldr	r1, [pc, #100]	; 3d6ac <acl_create_entry@plt+0x38428>
   3d644:	ldr	r3, [pc, #100]	; 3d6b0 <acl_create_entry@plt+0x3842c>
   3d648:	add	r0, pc, r0
   3d64c:	add	r1, pc, r1
   3d650:	add	r3, pc, r3
   3d654:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d658:	ldr	r0, [pc, #84]	; 3d6b4 <acl_create_entry@plt+0x38430>
   3d65c:	mov	r2, #221	; 0xdd
   3d660:	ldr	r1, [pc, #80]	; 3d6b8 <acl_create_entry@plt+0x38434>
   3d664:	ldr	r3, [pc, #80]	; 3d6bc <acl_create_entry@plt+0x38438>
   3d668:	add	r0, pc, r0
   3d66c:	add	r1, pc, r1
   3d670:	add	r3, pc, r3
   3d674:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d678:	ldr	r0, [pc, #64]	; 3d6c0 <acl_create_entry@plt+0x3843c>
   3d67c:	mov	r2, #220	; 0xdc
   3d680:	ldr	r1, [pc, #60]	; 3d6c4 <acl_create_entry@plt+0x38440>
   3d684:	ldr	r3, [pc, #60]	; 3d6c8 <acl_create_entry@plt+0x38444>
   3d688:	add	r0, pc, r0
   3d68c:	add	r1, pc, r1
   3d690:	add	r3, pc, r3
   3d694:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d698:	strdeq	r5, [r0], -r4
   3d69c:	andeq	r5, r0, r8, lsr ip
   3d6a0:	andeq	r3, r1, r0, ror #8
   3d6a4:	andeq	r3, r1, r4, asr r4
   3d6a8:	andeq	r3, r1, r8, lsr #7
   3d6ac:	andeq	r3, r1, r4, asr #6
   3d6b0:	andeq	r3, r1, r8, lsr #6
   3d6b4:	andeq	r3, r1, r0, asr #6
   3d6b8:	andeq	r3, r1, r4, lsr #6
   3d6bc:	andeq	r3, r1, r8, lsl #6
   3d6c0:	andeq	sl, r0, ip, asr #2
   3d6c4:	andeq	r3, r1, r4, lsl #6
   3d6c8:	andeq	r3, r1, r8, ror #5
   3d6cc:	ldr	r3, [pc, #516]	; 3d8d8 <acl_create_entry@plt+0x38654>
   3d6d0:	mov	r2, #0
   3d6d4:	ldr	r1, [pc, #512]	; 3d8dc <acl_create_entry@plt+0x38658>
   3d6d8:	add	r3, pc, r3
   3d6dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d6e0:	subs	r5, r0, #0
   3d6e4:	ldr	r1, [r3, r1]
   3d6e8:	sub	sp, sp, #28
   3d6ec:	ldr	r3, [r1]
   3d6f0:	stmib	sp, {r1, r2}
   3d6f4:	str	r3, [sp, #20]
   3d6f8:	beq	3d878 <acl_create_entry@plt+0x385f4>
   3d6fc:	ldr	r3, [r5, #4]
   3d700:	cmp	r3, #0
   3d704:	beq	3d8b8 <acl_create_entry@plt+0x38634>
   3d708:	ldrsb	r3, [r5]
   3d70c:	cmp	r3, #3
   3d710:	bne	3d898 <acl_create_entry@plt+0x38614>
   3d714:	add	r0, sp, #8
   3d718:	bl	3b9f0 <acl_create_entry@plt+0x3676c>
   3d71c:	cmp	r0, #0
   3d720:	blt	3d848 <acl_create_entry@plt+0x385c4>
   3d724:	ldr	r0, [r5, #4]
   3d728:	mov	r1, #61	; 0x3d
   3d72c:	bl	49e4 <strchr@plt>
   3d730:	ldr	r3, [sp, #8]
   3d734:	add	r6, sp, #24
   3d738:	add	r8, sp, #16
   3d73c:	mov	r7, #0
   3d740:	str	r3, [r6, #-12]!
   3d744:	mov	r9, r0
   3d748:	b	3d774 <acl_create_entry@plt+0x384f0>
   3d74c:	ldr	r4, [sp, #16]
   3d750:	ldr	r1, [r5, #4]
   3d754:	mov	r0, r4
   3d758:	bl	520c <strcmp@plt>
   3d75c:	rsbs	r0, r0, #1
   3d760:	movcc	r0, #0
   3d764:	cmp	r0, #0
   3d768:	bne	3d7f0 <acl_create_entry@plt+0x3856c>
   3d76c:	mov	r0, r4
   3d770:	bl	4b7c <free@plt>
   3d774:	mov	r0, r6
   3d778:	mov	r1, r8
   3d77c:	mov	r2, #1
   3d780:	str	r7, [sp, #16]
   3d784:	bl	3c020 <acl_create_entry@plt+0x36d9c>
   3d788:	subs	r3, r0, #0
   3d78c:	blt	3d7f8 <acl_create_entry@plt+0x38574>
   3d790:	beq	3d830 <acl_create_entry@plt+0x385ac>
   3d794:	cmp	r9, #0
   3d798:	bne	3d74c <acl_create_entry@plt+0x384c8>
   3d79c:	ldr	sl, [r5, #4]
   3d7a0:	ldr	r4, [sp, #16]
   3d7a4:	mov	r0, sl
   3d7a8:	bl	4ce4 <strlen@plt>
   3d7ac:	mov	r1, sl
   3d7b0:	mov	fp, r0
   3d7b4:	mov	r0, r4
   3d7b8:	mov	r2, fp
   3d7bc:	bl	5164 <strncmp@plt>
   3d7c0:	cmp	r0, #0
   3d7c4:	bne	3d840 <acl_create_entry@plt+0x385bc>
   3d7c8:	add	r3, r4, fp
   3d7cc:	cmp	r3, #0
   3d7d0:	beq	3d840 <acl_create_entry@plt+0x385bc>
   3d7d4:	ldrb	r3, [r4, fp]
   3d7d8:	cmp	r3, #61	; 0x3d
   3d7dc:	cmpne	r3, #0
   3d7e0:	movne	r0, #0
   3d7e4:	moveq	r0, #1
   3d7e8:	cmp	r0, #0
   3d7ec:	beq	3d76c <acl_create_entry@plt+0x384e8>
   3d7f0:	mov	r5, #1
   3d7f4:	b	3d800 <acl_create_entry@plt+0x3857c>
   3d7f8:	ldr	r4, [sp, #16]
   3d7fc:	mov	r5, r3
   3d800:	mov	r0, r4
   3d804:	bl	4b7c <free@plt>
   3d808:	ldr	r0, [sp, #8]
   3d80c:	bl	4b7c <free@plt>
   3d810:	ldr	r1, [sp, #4]
   3d814:	ldr	r2, [sp, #20]
   3d818:	mov	r0, r5
   3d81c:	ldr	r3, [r1]
   3d820:	cmp	r2, r3
   3d824:	bne	3d850 <acl_create_entry@plt+0x385cc>
   3d828:	add	sp, sp, #28
   3d82c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d830:	ldr	r0, [sp, #16]
   3d834:	mov	r5, r3
   3d838:	bl	4b7c <free@plt>
   3d83c:	b	3d808 <acl_create_entry@plt+0x38584>
   3d840:	mov	r0, r9
   3d844:	b	3d764 <acl_create_entry@plt+0x384e0>
   3d848:	mov	r5, r0
   3d84c:	b	3d808 <acl_create_entry@plt+0x38584>
   3d850:	bl	4f6c <__stack_chk_fail@plt>
   3d854:	mov	r4, r0
   3d858:	ldr	r0, [sp, #8]
   3d85c:	bl	4b7c <free@plt>
   3d860:	mov	r0, r4
   3d864:	bl	51d0 <_Unwind_Resume@plt>
   3d868:	mov	r4, r0
   3d86c:	ldr	r0, [sp, #16]
   3d870:	bl	4b7c <free@plt>
   3d874:	b	3d858 <acl_create_entry@plt+0x385d4>
   3d878:	ldr	r0, [pc, #96]	; 3d8e0 <acl_create_entry@plt+0x3865c>
   3d87c:	mov	r2, #90	; 0x5a
   3d880:	ldr	r1, [pc, #92]	; 3d8e4 <acl_create_entry@plt+0x38660>
   3d884:	ldr	r3, [pc, #92]	; 3d8e8 <acl_create_entry@plt+0x38664>
   3d888:	add	r0, pc, r0
   3d88c:	add	r1, pc, r1
   3d890:	add	r3, pc, r3
   3d894:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d898:	ldr	r0, [pc, #76]	; 3d8ec <acl_create_entry@plt+0x38668>
   3d89c:	mov	r2, #92	; 0x5c
   3d8a0:	ldr	r1, [pc, #72]	; 3d8f0 <acl_create_entry@plt+0x3866c>
   3d8a4:	ldr	r3, [pc, #72]	; 3d8f4 <acl_create_entry@plt+0x38670>
   3d8a8:	add	r0, pc, r0
   3d8ac:	add	r1, pc, r1
   3d8b0:	add	r3, pc, r3
   3d8b4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d8b8:	ldr	r0, [pc, #56]	; 3d8f8 <acl_create_entry@plt+0x38674>
   3d8bc:	mov	r2, #91	; 0x5b
   3d8c0:	ldr	r1, [pc, #52]	; 3d8fc <acl_create_entry@plt+0x38678>
   3d8c4:	ldr	r3, [pc, #52]	; 3d900 <acl_create_entry@plt+0x3867c>
   3d8c8:	add	r0, pc, r0
   3d8cc:	add	r1, pc, r1
   3d8d0:	add	r3, pc, r3
   3d8d4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3d8d8:	andeq	sp, r2, r8, lsr #10
   3d8dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3d8e0:	andeq	r9, r0, ip, asr #30
   3d8e4:	andeq	r3, r1, r4, lsl #2
   3d8e8:	andeq	r2, r1, ip, lsl #31
   3d8ec:	andeq	r3, r1, ip, ror r1
   3d8f0:	andeq	r3, r1, r4, ror #1
   3d8f4:	andeq	r2, r1, ip, ror #30
   3d8f8:	andeq	r3, r1, r0, ror #1
   3d8fc:	andeq	r3, r1, r4, asr #1
   3d900:	andeq	r2, r1, ip, asr #30
   3d904:	ldr	r3, [pc, #408]	; 3daa4 <acl_create_entry@plt+0x38820>
   3d908:	ldr	r2, [pc, #408]	; 3daa8 <acl_create_entry@plt+0x38824>
   3d90c:	add	r3, pc, r3
   3d910:	push	{r4, r5, r6, r7, lr}
   3d914:	subs	r5, r0, #0
   3d918:	ldr	r6, [r3, r2]
   3d91c:	sub	sp, sp, #76	; 0x4c
   3d920:	ldr	r3, [r6]
   3d924:	str	r3, [sp, #68]	; 0x44
   3d928:	beq	3da08 <acl_create_entry@plt+0x38784>
   3d92c:	ldr	r7, [r5, #4]
   3d930:	cmp	r7, #0
   3d934:	beq	3da6c <acl_create_entry@plt+0x387e8>
   3d938:	ldrsb	r3, [r5]
   3d93c:	cmp	r3, #2
   3d940:	bne	3da40 <acl_create_entry@plt+0x387bc>
   3d944:	mov	r0, r7
   3d948:	mov	r1, sp
   3d94c:	bl	285fc <acl_create_entry@plt+0x23378>
   3d950:	cmp	r0, #0
   3d954:	blt	3d9c8 <acl_create_entry@plt+0x38744>
   3d958:	add	r5, sp, #16
   3d95c:	mov	r0, r5
   3d960:	bl	2877c <acl_create_entry@plt+0x234f8>
   3d964:	cmp	r0, #0
   3d968:	blt	3d9f0 <acl_create_entry@plt+0x3876c>
   3d96c:	ldm	sp, {r0, r1, r2, r3}
   3d970:	add	lr, sp, #32
   3d974:	add	ip, sp, #48	; 0x30
   3d978:	mov	r7, #0
   3d97c:	stm	lr, {r0, r1, r2, r3}
   3d980:	ldm	r5, {r0, r1, r2, r3}
   3d984:	stm	ip, {r0, r1, r2, r3}
   3d988:	mov	r0, lr
   3d98c:	mov	r1, ip
   3d990:	mov	r2, #16
   3d994:	bl	48b8 <memcmp@plt>
   3d998:	subs	r3, r0, r7
   3d99c:	rsbs	r4, r3, #0
   3d9a0:	adcs	r4, r4, r3
   3d9a4:	mov	r0, r7
   3d9a8:	bl	4b7c <free@plt>
   3d9ac:	ldr	r2, [sp, #68]	; 0x44
   3d9b0:	ldr	r3, [r6]
   3d9b4:	mov	r0, r4
   3d9b8:	cmp	r2, r3
   3d9bc:	bne	3da04 <acl_create_entry@plt+0x38780>
   3d9c0:	add	sp, sp, #76	; 0x4c
   3d9c4:	pop	{r4, r5, r6, r7, pc}
   3d9c8:	bl	39fe0 <acl_create_entry@plt+0x34d5c>
   3d9cc:	subs	r7, r0, #0
   3d9d0:	beq	3d9fc <acl_create_entry@plt+0x38778>
   3d9d4:	ldr	r0, [r5, #4]
   3d9d8:	mov	r1, r7
   3d9dc:	mov	r2, #16
   3d9e0:	bl	5020 <fnmatch@plt>
   3d9e4:	rsbs	r4, r0, #1
   3d9e8:	movcc	r4, #0
   3d9ec:	b	3d9a4 <acl_create_entry@plt+0x38720>
   3d9f0:	mov	r4, r0
   3d9f4:	mov	r7, #0
   3d9f8:	b	3d9a4 <acl_create_entry@plt+0x38720>
   3d9fc:	mvn	r4, #11
   3da00:	b	3d9a4 <acl_create_entry@plt+0x38720>
   3da04:	bl	4f6c <__stack_chk_fail@plt>
   3da08:	ldr	r0, [pc, #156]	; 3daac <acl_create_entry@plt+0x38828>
   3da0c:	mov	r2, #185	; 0xb9
   3da10:	ldr	r1, [pc, #152]	; 3dab0 <acl_create_entry@plt+0x3882c>
   3da14:	ldr	r3, [pc, #152]	; 3dab4 <acl_create_entry@plt+0x38830>
   3da18:	add	r0, pc, r0
   3da1c:	add	r1, pc, r1
   3da20:	add	r3, pc, r3
   3da24:	bl	33308 <acl_create_entry@plt+0x2e084>
   3da28:	mov	r4, r0
   3da2c:	mov	r7, r5
   3da30:	mov	r0, r7
   3da34:	bl	4b7c <free@plt>
   3da38:	mov	r0, r4
   3da3c:	bl	51d0 <_Unwind_Resume@plt>
   3da40:	ldr	r0, [pc, #112]	; 3dab8 <acl_create_entry@plt+0x38834>
   3da44:	mov	r2, #187	; 0xbb
   3da48:	ldr	r1, [pc, #108]	; 3dabc <acl_create_entry@plt+0x38838>
   3da4c:	ldr	r3, [pc, #108]	; 3dac0 <acl_create_entry@plt+0x3883c>
   3da50:	add	r0, pc, r0
   3da54:	add	r1, pc, r1
   3da58:	add	r3, pc, r3
   3da5c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3da60:	mov	r4, r0
   3da64:	mov	r7, #0
   3da68:	b	3da30 <acl_create_entry@plt+0x387ac>
   3da6c:	ldr	r0, [pc, #80]	; 3dac4 <acl_create_entry@plt+0x38840>
   3da70:	mov	r2, #186	; 0xba
   3da74:	ldr	r1, [pc, #76]	; 3dac8 <acl_create_entry@plt+0x38844>
   3da78:	ldr	r3, [pc, #76]	; 3dacc <acl_create_entry@plt+0x38848>
   3da7c:	add	r0, pc, r0
   3da80:	add	r1, pc, r1
   3da84:	add	r3, pc, r3
   3da88:	bl	33308 <acl_create_entry@plt+0x2e084>
   3da8c:	mov	r4, r0
   3da90:	b	3da30 <acl_create_entry@plt+0x387ac>
   3da94:	b	3da60 <acl_create_entry@plt+0x387dc>
   3da98:	b	3da60 <acl_create_entry@plt+0x387dc>
   3da9c:	b	3da60 <acl_create_entry@plt+0x387dc>
   3daa0:	b	3da8c <acl_create_entry@plt+0x38808>
   3daa4:	strdeq	sp, [r2], -r4
   3daa8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3daac:			; <UNDEFINED> instruction: 0x00009dbc
   3dab0:	andeq	r2, r1, r4, ror pc
   3dab4:	andeq	r2, r1, r0, lsr #30
   3dab8:	andeq	r3, r1, r0
   3dabc:	andeq	r2, r1, ip, lsr pc
   3dac0:	andeq	r2, r1, r8, ror #29
   3dac4:	andeq	r2, r1, ip, lsr #30
   3dac8:	andeq	r2, r1, r0, lsl pc
   3dacc:			; <UNDEFINED> instruction: 0x00012ebc
   3dad0:	ldr	r3, [pc, #356]	; 3dc3c <acl_create_entry@plt+0x389b8>
   3dad4:	ldr	r2, [pc, #356]	; 3dc40 <acl_create_entry@plt+0x389bc>
   3dad8:	add	r3, pc, r3
   3dadc:	push	{r4, r5, r6, r7, lr}
   3dae0:	subs	r4, r0, #0
   3dae4:	ldr	r6, [r3, r2]
   3dae8:	sub	sp, sp, #12
   3daec:	ldr	r3, [r6]
   3daf0:	str	r3, [sp, #4]
   3daf4:	beq	3dbdc <acl_create_entry@plt+0x38958>
   3daf8:	ldr	r3, [r4, #4]
   3dafc:	cmp	r3, #0
   3db00:	beq	3dc1c <acl_create_entry@plt+0x38998>
   3db04:	ldrsb	r7, [r4]
   3db08:	cmp	r7, #1
   3db0c:	bne	3dbfc <acl_create_entry@plt+0x38978>
   3db10:	mov	r0, sp
   3db14:	bl	3d1e0 <acl_create_entry@plt+0x37f5c>
   3db18:	subs	r5, r0, #0
   3db1c:	blt	3dba4 <acl_create_entry@plt+0x38920>
   3db20:	ldr	r4, [r4, #4]
   3db24:	mov	r0, r4
   3db28:	bl	38a34 <acl_create_entry@plt+0x337b0>
   3db2c:	cmp	r0, #0
   3db30:	cmpgt	r5, #0
   3db34:	bgt	3db88 <acl_create_entry@plt+0x38904>
   3db38:	orrs	r0, r0, r5
   3db3c:	beq	3db88 <acl_create_entry@plt+0x38904>
   3db40:	cmp	r5, #1
   3db44:	beq	3dbac <acl_create_entry@plt+0x38928>
   3db48:	cmp	r5, #2
   3db4c:	beq	3db70 <acl_create_entry@plt+0x388ec>
   3db50:	cmp	r5, #0
   3db54:	beq	3dba4 <acl_create_entry@plt+0x38920>
   3db58:	mov	r0, r4
   3db5c:	ldr	r1, [sp]
   3db60:	bl	520c <strcmp@plt>
   3db64:	rsbs	r0, r0, #1
   3db68:	movcc	r0, #0
   3db6c:	b	3db8c <acl_create_entry@plt+0x38908>
   3db70:	ldr	r1, [pc, #204]	; 3dc44 <acl_create_entry@plt+0x389c0>
   3db74:	mov	r0, r4
   3db78:	add	r1, pc, r1
   3db7c:	bl	520c <strcmp@plt>
   3db80:	cmp	r0, #0
   3db84:	bne	3db58 <acl_create_entry@plt+0x388d4>
   3db88:	mov	r0, r7
   3db8c:	ldr	r2, [sp, #4]
   3db90:	ldr	r3, [r6]
   3db94:	cmp	r2, r3
   3db98:	bne	3dbd8 <acl_create_entry@plt+0x38954>
   3db9c:	add	sp, sp, #12
   3dba0:	pop	{r4, r5, r6, r7, pc}
   3dba4:	mov	r0, r5
   3dba8:	b	3db8c <acl_create_entry@plt+0x38908>
   3dbac:	ldrb	r3, [r4]
   3dbb0:	cmp	r3, #118	; 0x76
   3dbb4:	bne	3db58 <acl_create_entry@plt+0x388d4>
   3dbb8:	ldrb	r3, [r4, #1]
   3dbbc:	cmp	r3, #109	; 0x6d
   3dbc0:	bne	3db58 <acl_create_entry@plt+0x388d4>
   3dbc4:	ldrb	r3, [r4, #2]
   3dbc8:	cmp	r3, #0
   3dbcc:	moveq	r0, #1
   3dbd0:	beq	3db8c <acl_create_entry@plt+0x38908>
   3dbd4:	b	3db58 <acl_create_entry@plt+0x388d4>
   3dbd8:	bl	4f6c <__stack_chk_fail@plt>
   3dbdc:	ldr	r0, [pc, #100]	; 3dc48 <acl_create_entry@plt+0x389c4>
   3dbe0:	mov	r2, #131	; 0x83
   3dbe4:	ldr	r1, [pc, #96]	; 3dc4c <acl_create_entry@plt+0x389c8>
   3dbe8:	ldr	r3, [pc, #96]	; 3dc50 <acl_create_entry@plt+0x389cc>
   3dbec:	add	r0, pc, r0
   3dbf0:	add	r1, pc, r1
   3dbf4:	add	r3, pc, r3
   3dbf8:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dbfc:	ldr	r0, [pc, #80]	; 3dc54 <acl_create_entry@plt+0x389d0>
   3dc00:	mov	r2, #133	; 0x85
   3dc04:	ldr	r1, [pc, #76]	; 3dc58 <acl_create_entry@plt+0x389d4>
   3dc08:	ldr	r3, [pc, #76]	; 3dc5c <acl_create_entry@plt+0x389d8>
   3dc0c:	add	r0, pc, r0
   3dc10:	add	r1, pc, r1
   3dc14:	add	r3, pc, r3
   3dc18:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dc1c:	ldr	r0, [pc, #60]	; 3dc60 <acl_create_entry@plt+0x389dc>
   3dc20:	mov	r2, #132	; 0x84
   3dc24:	ldr	r1, [pc, #56]	; 3dc64 <acl_create_entry@plt+0x389e0>
   3dc28:	ldr	r3, [pc, #56]	; 3dc68 <acl_create_entry@plt+0x389e4>
   3dc2c:	add	r0, pc, r0
   3dc30:	add	r1, pc, r1
   3dc34:	add	r3, pc, r3
   3dc38:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dc3c:	andeq	sp, r2, r8, lsr #2
   3dc40:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3dc44:	andeq	r1, r1, r8, lsl #28
   3dc48:	andeq	r9, r0, r8, ror #23
   3dc4c:	andeq	r2, r1, r0, lsr #27
   3dc50:	andeq	r2, r1, ip, ror #25
   3dc54:	andeq	r2, r1, r0, ror #28
   3dc58:	andeq	r2, r1, r0, lsl #27
   3dc5c:	andeq	r2, r1, ip, asr #25
   3dc60:	andeq	r2, r1, ip, ror sp
   3dc64:	andeq	r2, r1, r0, ror #26
   3dc68:	andeq	r2, r1, ip, lsr #25
   3dc6c:	push	{r3, r4, r5, lr}
   3dc70:	subs	r4, r0, #0
   3dc74:	beq	3dcec <acl_create_entry@plt+0x38a68>
   3dc78:	ldr	r3, [r4, #4]
   3dc7c:	cmp	r3, #0
   3dc80:	beq	3dd2c <acl_create_entry@plt+0x38aa8>
   3dc84:	ldrsb	r3, [r4]
   3dc88:	cmp	r3, #0
   3dc8c:	bne	3dd0c <acl_create_entry@plt+0x38a88>
   3dc90:	bl	2cca4 <acl_create_entry@plt+0x27a20>
   3dc94:	subs	r5, r0, #0
   3dc98:	blt	3dce0 <acl_create_entry@plt+0x38a5c>
   3dc9c:	ldr	r4, [r4, #4]
   3dca0:	ldr	r1, [pc, #164]	; 3dd4c <acl_create_entry@plt+0x38ac8>
   3dca4:	mov	r0, r4
   3dca8:	add	r1, pc, r1
   3dcac:	bl	520c <strcmp@plt>
   3dcb0:	cmp	r0, #0
   3dcb4:	beq	3dcd8 <acl_create_entry@plt+0x38a54>
   3dcb8:	mov	r0, r4
   3dcbc:	bl	2cde4 <acl_create_entry@plt+0x27b60>
   3dcc0:	cmp	r0, #0
   3dcc4:	blt	3dce8 <acl_create_entry@plt+0x38a64>
   3dcc8:	subs	r3, r0, r5
   3dccc:	rsbs	r0, r3, #0
   3dcd0:	adcs	r0, r0, r3
   3dcd4:	pop	{r3, r4, r5, pc}
   3dcd8:	mov	r0, #18
   3dcdc:	b	3dcc8 <acl_create_entry@plt+0x38a44>
   3dce0:	mov	r0, r5
   3dce4:	pop	{r3, r4, r5, pc}
   3dce8:	pop	{r3, r4, r5, pc}
   3dcec:	ldr	r0, [pc, #92]	; 3dd50 <acl_create_entry@plt+0x38acc>
   3dcf0:	mov	r2, #162	; 0xa2
   3dcf4:	ldr	r1, [pc, #88]	; 3dd54 <acl_create_entry@plt+0x38ad0>
   3dcf8:	ldr	r3, [pc, #88]	; 3dd58 <acl_create_entry@plt+0x38ad4>
   3dcfc:	add	r0, pc, r0
   3dd00:	add	r1, pc, r1
   3dd04:	add	r3, pc, r3
   3dd08:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dd0c:	ldr	r0, [pc, #72]	; 3dd5c <acl_create_entry@plt+0x38ad8>
   3dd10:	mov	r2, #164	; 0xa4
   3dd14:	ldr	r1, [pc, #68]	; 3dd60 <acl_create_entry@plt+0x38adc>
   3dd18:	ldr	r3, [pc, #68]	; 3dd64 <acl_create_entry@plt+0x38ae0>
   3dd1c:	add	r0, pc, r0
   3dd20:	add	r1, pc, r1
   3dd24:	add	r3, pc, r3
   3dd28:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dd2c:	ldr	r0, [pc, #52]	; 3dd68 <acl_create_entry@plt+0x38ae4>
   3dd30:	mov	r2, #163	; 0xa3
   3dd34:	ldr	r1, [pc, #48]	; 3dd6c <acl_create_entry@plt+0x38ae8>
   3dd38:	ldr	r3, [pc, #48]	; 3dd70 <acl_create_entry@plt+0x38aec>
   3dd3c:	add	r0, pc, r0
   3dd40:	add	r1, pc, r1
   3dd44:	add	r3, pc, r3
   3dd48:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dd4c:	andeq	r2, r1, ip, lsl #28
   3dd50:	ldrdeq	r9, [r0], -r8
   3dd54:	muleq	r1, r0, ip
   3dd58:	andeq	r3, r1, ip, asr #7
   3dd5c:	andeq	r2, r1, r4, ror sp
   3dd60:	andeq	r2, r1, r0, ror ip
   3dd64:	andeq	r3, r1, ip, lsr #7
   3dd68:	andeq	r2, r1, ip, ror #24
   3dd6c:	andeq	r2, r1, r0, asr ip
   3dd70:	andeq	r3, r1, ip, lsl #7
   3dd74:	cmp	r0, #0
   3dd78:	push	{r3, lr}
   3dd7c:	beq	3dd94 <acl_create_entry@plt+0x38b10>
   3dd80:	ldrsb	r3, [r0]
   3dd84:	cmp	r3, #18
   3dd88:	bne	3ddb4 <acl_create_entry@plt+0x38b30>
   3dd8c:	mov	r0, #1
   3dd90:	pop	{r3, pc}
   3dd94:	ldr	r0, [pc, #56]	; 3ddd4 <acl_create_entry@plt+0x38b50>
   3dd98:	mov	r2, #400	; 0x190
   3dd9c:	ldr	r1, [pc, #52]	; 3ddd8 <acl_create_entry@plt+0x38b54>
   3dda0:	ldr	r3, [pc, #52]	; 3dddc <acl_create_entry@plt+0x38b58>
   3dda4:	add	r0, pc, r0
   3dda8:	add	r1, pc, r1
   3ddac:	add	r3, pc, r3
   3ddb0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ddb4:	ldr	r0, [pc, #36]	; 3dde0 <acl_create_entry@plt+0x38b5c>
   3ddb8:	movw	r2, #401	; 0x191
   3ddbc:	ldr	r1, [pc, #32]	; 3dde4 <acl_create_entry@plt+0x38b60>
   3ddc0:	ldr	r3, [pc, #32]	; 3dde8 <acl_create_entry@plt+0x38b64>
   3ddc4:	add	r0, pc, r0
   3ddc8:	add	r1, pc, r1
   3ddcc:	add	r3, pc, r3
   3ddd0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ddd4:	andeq	r9, r0, r0, lsr sl
   3ddd8:	andeq	r2, r1, r8, ror #23
   3dddc:	andeq	r2, r1, r4, asr fp
   3dde0:	strdeq	r2, [r1], -r8
   3dde4:	andeq	r2, r1, r8, asr #23
   3dde8:	andeq	r2, r1, r4, lsr fp
   3ddec:	ldr	r3, [pc, #236]	; 3dee0 <acl_create_entry@plt+0x38c5c>
   3ddf0:	cmp	r0, #0
   3ddf4:	ldr	r2, [pc, #232]	; 3dee4 <acl_create_entry@plt+0x38c60>
   3ddf8:	add	r3, pc, r3
   3ddfc:	push	{r4, lr}
   3de00:	sub	sp, sp, #112	; 0x70
   3de04:	ldr	r4, [r3, r2]
   3de08:	ldr	r3, [r4]
   3de0c:	str	r3, [sp, #108]	; 0x6c
   3de10:	beq	3de80 <acl_create_entry@plt+0x38bfc>
   3de14:	ldr	r1, [r0, #4]
   3de18:	cmp	r1, #0
   3de1c:	beq	3dec0 <acl_create_entry@plt+0x38c3c>
   3de20:	ldrsb	r3, [r0]
   3de24:	cmp	r3, #17
   3de28:	bne	3dea0 <acl_create_entry@plt+0x38c1c>
   3de2c:	mov	r0, #3
   3de30:	mov	r2, sp
   3de34:	bl	4ed0 <__xstat64@plt>
   3de38:	cmp	r0, #0
   3de3c:	blt	3de50 <acl_create_entry@plt+0x38bcc>
   3de40:	ldr	r3, [sp, #16]
   3de44:	and	r2, r3, #61440	; 0xf000
   3de48:	cmp	r2, #32768	; 0x8000
   3de4c:	beq	3de6c <acl_create_entry@plt+0x38be8>
   3de50:	mov	r0, #0
   3de54:	ldr	r2, [sp, #108]	; 0x6c
   3de58:	ldr	r3, [r4]
   3de5c:	cmp	r2, r3
   3de60:	bne	3de7c <acl_create_entry@plt+0x38bf8>
   3de64:	add	sp, sp, #112	; 0x70
   3de68:	pop	{r4, pc}
   3de6c:	tst	r3, #73	; 0x49
   3de70:	moveq	r0, #0
   3de74:	movne	r0, #1
   3de78:	b	3de54 <acl_create_entry@plt+0x38bd0>
   3de7c:	bl	4f6c <__stack_chk_fail@plt>
   3de80:	ldr	r0, [pc, #96]	; 3dee8 <acl_create_entry@plt+0x38c64>
   3de84:	movw	r2, #390	; 0x186
   3de88:	ldr	r1, [pc, #92]	; 3deec <acl_create_entry@plt+0x38c68>
   3de8c:	ldr	r3, [pc, #92]	; 3def0 <acl_create_entry@plt+0x38c6c>
   3de90:	add	r0, pc, r0
   3de94:	add	r1, pc, r1
   3de98:	add	r3, pc, r3
   3de9c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dea0:	ldr	r0, [pc, #76]	; 3def4 <acl_create_entry@plt+0x38c70>
   3dea4:	mov	r2, #392	; 0x188
   3dea8:	ldr	r1, [pc, #72]	; 3def8 <acl_create_entry@plt+0x38c74>
   3deac:	ldr	r3, [pc, #72]	; 3defc <acl_create_entry@plt+0x38c78>
   3deb0:	add	r0, pc, r0
   3deb4:	add	r1, pc, r1
   3deb8:	add	r3, pc, r3
   3debc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dec0:	ldr	r0, [pc, #56]	; 3df00 <acl_create_entry@plt+0x38c7c>
   3dec4:	movw	r2, #391	; 0x187
   3dec8:	ldr	r1, [pc, #52]	; 3df04 <acl_create_entry@plt+0x38c80>
   3decc:	ldr	r3, [pc, #52]	; 3df08 <acl_create_entry@plt+0x38c84>
   3ded0:	add	r0, pc, r0
   3ded4:	add	r1, pc, r1
   3ded8:	add	r3, pc, r3
   3dedc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dee0:	andeq	ip, r2, r8, lsl #28
   3dee4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3dee8:	andeq	r9, r0, r4, asr #18
   3deec:	strdeq	r2, [r1], -ip
   3def0:	andeq	r3, r1, ip, lsr #5
   3def4:	andeq	r2, r1, r8, lsr #24
   3def8:	ldrdeq	r2, [r1], -ip
   3defc:	andeq	r3, r1, ip, lsl #5
   3df00:	ldrdeq	r2, [r1], -r8
   3df04:			; <UNDEFINED> instruction: 0x00012abc
   3df08:	andeq	r3, r1, ip, ror #4
   3df0c:	ldr	r3, [pc, #244]	; 3e008 <acl_create_entry@plt+0x38d84>
   3df10:	cmp	r0, #0
   3df14:	ldr	r2, [pc, #240]	; 3e00c <acl_create_entry@plt+0x38d88>
   3df18:	add	r3, pc, r3
   3df1c:	push	{r4, lr}
   3df20:	sub	sp, sp, #112	; 0x70
   3df24:	ldr	r4, [r3, r2]
   3df28:	ldr	r3, [r4]
   3df2c:	str	r3, [sp, #108]	; 0x6c
   3df30:	beq	3dfa8 <acl_create_entry@plt+0x38d24>
   3df34:	ldr	r1, [r0, #4]
   3df38:	cmp	r1, #0
   3df3c:	beq	3dfe8 <acl_create_entry@plt+0x38d64>
   3df40:	ldrsb	r3, [r0]
   3df44:	cmp	r3, #16
   3df48:	bne	3dfc8 <acl_create_entry@plt+0x38d44>
   3df4c:	mov	r0, #3
   3df50:	mov	r2, sp
   3df54:	bl	4ed0 <__xstat64@plt>
   3df58:	cmp	r0, #0
   3df5c:	blt	3df70 <acl_create_entry@plt+0x38cec>
   3df60:	ldr	r3, [sp, #16]
   3df64:	and	r3, r3, #61440	; 0xf000
   3df68:	cmp	r3, #32768	; 0x8000
   3df6c:	beq	3df8c <acl_create_entry@plt+0x38d08>
   3df70:	mov	r0, #0
   3df74:	ldr	r2, [sp, #108]	; 0x6c
   3df78:	ldr	r3, [r4]
   3df7c:	cmp	r2, r3
   3df80:	bne	3dfa4 <acl_create_entry@plt+0x38d20>
   3df84:	add	sp, sp, #112	; 0x70
   3df88:	pop	{r4, pc}
   3df8c:	ldrd	r2, [sp, #48]	; 0x30
   3df90:	cmp	r2, #1
   3df94:	sbcs	r1, r3, #0
   3df98:	movlt	r0, #0
   3df9c:	movge	r0, #1
   3dfa0:	b	3df74 <acl_create_entry@plt+0x38cf0>
   3dfa4:	bl	4f6c <__stack_chk_fail@plt>
   3dfa8:	ldr	r0, [pc, #96]	; 3e010 <acl_create_entry@plt+0x38d8c>
   3dfac:	movw	r2, #378	; 0x17a
   3dfb0:	ldr	r1, [pc, #92]	; 3e014 <acl_create_entry@plt+0x38d90>
   3dfb4:	ldr	r3, [pc, #92]	; 3e018 <acl_create_entry@plt+0x38d94>
   3dfb8:	add	r0, pc, r0
   3dfbc:	add	r1, pc, r1
   3dfc0:	add	r3, pc, r3
   3dfc4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dfc8:	ldr	r0, [pc, #76]	; 3e01c <acl_create_entry@plt+0x38d98>
   3dfcc:	mov	r2, #380	; 0x17c
   3dfd0:	ldr	r1, [pc, #72]	; 3e020 <acl_create_entry@plt+0x38d9c>
   3dfd4:	ldr	r3, [pc, #72]	; 3e024 <acl_create_entry@plt+0x38da0>
   3dfd8:	add	r0, pc, r0
   3dfdc:	add	r1, pc, r1
   3dfe0:	add	r3, pc, r3
   3dfe4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3dfe8:	ldr	r0, [pc, #56]	; 3e028 <acl_create_entry@plt+0x38da4>
   3dfec:	movw	r2, #379	; 0x17b
   3dff0:	ldr	r1, [pc, #52]	; 3e02c <acl_create_entry@plt+0x38da8>
   3dff4:	ldr	r3, [pc, #52]	; 3e030 <acl_create_entry@plt+0x38dac>
   3dff8:	add	r0, pc, r0
   3dffc:	add	r1, pc, r1
   3e000:	add	r3, pc, r3
   3e004:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e008:	andeq	ip, r2, r8, ror #25
   3e00c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3e010:	andeq	r9, r0, ip, lsl r8
   3e014:	ldrdeq	r2, [r1], -r4
   3e018:	andeq	r2, r1, r4, ror #17
   3e01c:	andeq	r2, r1, r8, lsr #22
   3e020:			; <UNDEFINED> instruction: 0x000129b4
   3e024:	andeq	r2, r1, r4, asr #17
   3e028:			; <UNDEFINED> instruction: 0x000129b0
   3e02c:	muleq	r1, r4, r9
   3e030:	andeq	r2, r1, r4, lsr #17
   3e034:	push	{r3, lr}
   3e038:	subs	r3, r0, #0
   3e03c:	beq	3e078 <acl_create_entry@plt+0x38df4>
   3e040:	ldr	r0, [r3, #4]
   3e044:	cmp	r0, #0
   3e048:	beq	3e0b8 <acl_create_entry@plt+0x38e34>
   3e04c:	ldrsb	r3, [r3]
   3e050:	cmp	r3, #15
   3e054:	bne	3e098 <acl_create_entry@plt+0x38e14>
   3e058:	bl	39e60 <acl_create_entry@plt+0x34bdc>
   3e05c:	cmp	r0, #0
   3e060:	movgt	r3, #0
   3e064:	movle	r3, #1
   3e068:	cmn	r0, #2
   3e06c:	moveq	r3, #0
   3e070:	mov	r0, r3
   3e074:	pop	{r3, pc}
   3e078:	ldr	r0, [pc, #88]	; 3e0d8 <acl_create_entry@plt+0x38e54>
   3e07c:	movw	r2, #367	; 0x16f
   3e080:	ldr	r1, [pc, #84]	; 3e0dc <acl_create_entry@plt+0x38e58>
   3e084:	ldr	r3, [pc, #84]	; 3e0e0 <acl_create_entry@plt+0x38e5c>
   3e088:	add	r0, pc, r0
   3e08c:	add	r1, pc, r1
   3e090:	add	r3, pc, r3
   3e094:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e098:	ldr	r0, [pc, #68]	; 3e0e4 <acl_create_entry@plt+0x38e60>
   3e09c:	movw	r2, #369	; 0x171
   3e0a0:	ldr	r1, [pc, #64]	; 3e0e8 <acl_create_entry@plt+0x38e64>
   3e0a4:	ldr	r3, [pc, #64]	; 3e0ec <acl_create_entry@plt+0x38e68>
   3e0a8:	add	r0, pc, r0
   3e0ac:	add	r1, pc, r1
   3e0b0:	add	r3, pc, r3
   3e0b4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e0b8:	ldr	r0, [pc, #48]	; 3e0f0 <acl_create_entry@plt+0x38e6c>
   3e0bc:	mov	r2, #368	; 0x170
   3e0c0:	ldr	r1, [pc, #44]	; 3e0f4 <acl_create_entry@plt+0x38e70>
   3e0c4:	ldr	r3, [pc, #44]	; 3e0f8 <acl_create_entry@plt+0x38e74>
   3e0c8:	add	r0, pc, r0
   3e0cc:	add	r1, pc, r1
   3e0d0:	add	r3, pc, r3
   3e0d4:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e0d8:	andeq	r9, r0, ip, asr #14
   3e0dc:	andeq	r2, r1, r4, lsl #18
   3e0e0:	strdeq	r2, [r1], -r0
   3e0e4:	andeq	r2, r1, ip, ror sl
   3e0e8:	andeq	r2, r1, r4, ror #17
   3e0ec:	ldrdeq	r2, [r1], -r0
   3e0f0:	andeq	r2, r1, r0, ror #17
   3e0f4:	andeq	r2, r1, r4, asr #17
   3e0f8:			; <UNDEFINED> instruction: 0x000127b0
   3e0fc:	push	{r3, lr}
   3e100:	subs	r3, r0, #0
   3e104:	beq	3e134 <acl_create_entry@plt+0x38eb0>
   3e108:	ldr	r0, [r3, #4]
   3e10c:	cmp	r0, #0
   3e110:	beq	3e174 <acl_create_entry@plt+0x38ef0>
   3e114:	ldrsb	r3, [r3]
   3e118:	cmp	r3, #14
   3e11c:	bne	3e154 <acl_create_entry@plt+0x38ed0>
   3e120:	bl	3554c <acl_create_entry@plt+0x302c8>
   3e124:	cmp	r0, #0
   3e128:	movgt	r0, #0
   3e12c:	movle	r0, #1
   3e130:	pop	{r3, pc}
   3e134:	ldr	r0, [pc, #88]	; 3e194 <acl_create_entry@plt+0x38f10>
   3e138:	movw	r2, #357	; 0x165
   3e13c:	ldr	r1, [pc, #84]	; 3e198 <acl_create_entry@plt+0x38f14>
   3e140:	ldr	r3, [pc, #84]	; 3e19c <acl_create_entry@plt+0x38f18>
   3e144:	add	r0, pc, r0
   3e148:	add	r1, pc, r1
   3e14c:	add	r3, pc, r3
   3e150:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e154:	ldr	r0, [pc, #68]	; 3e1a0 <acl_create_entry@plt+0x38f1c>
   3e158:	movw	r2, #359	; 0x167
   3e15c:	ldr	r1, [pc, #64]	; 3e1a4 <acl_create_entry@plt+0x38f20>
   3e160:	ldr	r3, [pc, #64]	; 3e1a8 <acl_create_entry@plt+0x38f24>
   3e164:	add	r0, pc, r0
   3e168:	add	r1, pc, r1
   3e16c:	add	r3, pc, r3
   3e170:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e174:	ldr	r0, [pc, #48]	; 3e1ac <acl_create_entry@plt+0x38f28>
   3e178:	movw	r2, #358	; 0x166
   3e17c:	ldr	r1, [pc, #44]	; 3e1b0 <acl_create_entry@plt+0x38f2c>
   3e180:	ldr	r3, [pc, #44]	; 3e1b4 <acl_create_entry@plt+0x38f30>
   3e184:	add	r0, pc, r0
   3e188:	add	r1, pc, r1
   3e18c:	add	r3, pc, r3
   3e190:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e194:	muleq	r0, r0, r6
   3e198:	andeq	r2, r1, r8, asr #16
   3e19c:	andeq	r2, r1, r0, lsl r7
   3e1a0:	andeq	r2, r1, ip, ror #19
   3e1a4:	andeq	r2, r1, r8, lsr #16
   3e1a8:	strdeq	r2, [r1], -r0
   3e1ac:	andeq	r2, r1, r4, lsr #16
   3e1b0:	andeq	r2, r1, r8, lsl #16
   3e1b4:	ldrdeq	r2, [r1], -r0
   3e1b8:	push	{r3, lr}
   3e1bc:	subs	r3, r0, #0
   3e1c0:	beq	3e1f4 <acl_create_entry@plt+0x38f70>
   3e1c4:	ldr	r0, [r3, #4]
   3e1c8:	cmp	r0, #0
   3e1cc:	beq	3e234 <acl_create_entry@plt+0x38fb0>
   3e1d0:	ldrsb	r3, [r3]
   3e1d4:	cmp	r3, #13
   3e1d8:	bne	3e214 <acl_create_entry@plt+0x38f90>
   3e1dc:	mov	r1, #1
   3e1e0:	bl	353a0 <acl_create_entry@plt+0x3011c>
   3e1e4:	cmp	r0, #0
   3e1e8:	movle	r0, #0
   3e1ec:	movgt	r0, #1
   3e1f0:	pop	{r3, pc}
   3e1f4:	ldr	r0, [pc, #88]	; 3e254 <acl_create_entry@plt+0x38fd0>
   3e1f8:	movw	r2, #349	; 0x15d
   3e1fc:	ldr	r1, [pc, #84]	; 3e258 <acl_create_entry@plt+0x38fd4>
   3e200:	ldr	r3, [pc, #84]	; 3e25c <acl_create_entry@plt+0x38fd8>
   3e204:	add	r0, pc, r0
   3e208:	add	r1, pc, r1
   3e20c:	add	r3, pc, r3
   3e210:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e214:	ldr	r0, [pc, #68]	; 3e260 <acl_create_entry@plt+0x38fdc>
   3e218:	movw	r2, #351	; 0x15f
   3e21c:	ldr	r1, [pc, #64]	; 3e264 <acl_create_entry@plt+0x38fe0>
   3e220:	ldr	r3, [pc, #64]	; 3e268 <acl_create_entry@plt+0x38fe4>
   3e224:	add	r0, pc, r0
   3e228:	add	r1, pc, r1
   3e22c:	add	r3, pc, r3
   3e230:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e234:	ldr	r0, [pc, #48]	; 3e26c <acl_create_entry@plt+0x38fe8>
   3e238:	movw	r2, #350	; 0x15e
   3e23c:	ldr	r1, [pc, #44]	; 3e270 <acl_create_entry@plt+0x38fec>
   3e240:	ldr	r3, [pc, #44]	; 3e274 <acl_create_entry@plt+0x38ff0>
   3e244:	add	r0, pc, r0
   3e248:	add	r1, pc, r1
   3e24c:	add	r3, pc, r3
   3e250:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e254:	ldrdeq	r9, [r0], -r0
   3e258:	andeq	r2, r1, r8, lsl #15
   3e25c:	andeq	r2, r1, r8, asr #14
   3e260:	andeq	r2, r1, r4, asr r9
   3e264:	andeq	r2, r1, r8, ror #14
   3e268:	andeq	r2, r1, r8, lsr #14
   3e26c:	andeq	r2, r1, r4, ror #14
   3e270:	andeq	r2, r1, r8, asr #14
   3e274:	andeq	r2, r1, r8, lsl #14
   3e278:	push	{r3, lr}
   3e27c:	subs	r3, r0, #0
   3e280:	beq	3e2b0 <acl_create_entry@plt+0x3902c>
   3e284:	ldr	r0, [r3, #4]
   3e288:	cmp	r0, #0
   3e28c:	beq	3e2f0 <acl_create_entry@plt+0x3906c>
   3e290:	ldrsb	r3, [r3]
   3e294:	cmp	r3, #12
   3e298:	bne	3e2d0 <acl_create_entry@plt+0x3904c>
   3e29c:	bl	3bf0c <acl_create_entry@plt+0x36c88>
   3e2a0:	cmp	r0, #0
   3e2a4:	movle	r0, #0
   3e2a8:	movgt	r0, #1
   3e2ac:	pop	{r3, pc}
   3e2b0:	ldr	r0, [pc, #88]	; 3e310 <acl_create_entry@plt+0x3908c>
   3e2b4:	movw	r2, #341	; 0x155
   3e2b8:	ldr	r1, [pc, #84]	; 3e314 <acl_create_entry@plt+0x39090>
   3e2bc:	ldr	r3, [pc, #84]	; 3e318 <acl_create_entry@plt+0x39094>
   3e2c0:	add	r0, pc, r0
   3e2c4:	add	r1, pc, r1
   3e2c8:	add	r3, pc, r3
   3e2cc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e2d0:	ldr	r0, [pc, #68]	; 3e31c <acl_create_entry@plt+0x39098>
   3e2d4:	movw	r2, #343	; 0x157
   3e2d8:	ldr	r1, [pc, #64]	; 3e320 <acl_create_entry@plt+0x3909c>
   3e2dc:	ldr	r3, [pc, #64]	; 3e324 <acl_create_entry@plt+0x390a0>
   3e2e0:	add	r0, pc, r0
   3e2e4:	add	r1, pc, r1
   3e2e8:	add	r3, pc, r3
   3e2ec:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e2f0:	ldr	r0, [pc, #48]	; 3e328 <acl_create_entry@plt+0x390a4>
   3e2f4:	movw	r2, #342	; 0x156
   3e2f8:	ldr	r1, [pc, #44]	; 3e32c <acl_create_entry@plt+0x390a8>
   3e2fc:	ldr	r3, [pc, #44]	; 3e330 <acl_create_entry@plt+0x390ac>
   3e300:	add	r0, pc, r0
   3e304:	add	r1, pc, r1
   3e308:	add	r3, pc, r3
   3e30c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e310:	andeq	r9, r0, r4, lsl r5
   3e314:	andeq	r2, r1, ip, asr #13
   3e318:	andeq	r2, r1, ip, lsr #10
   3e31c:	andeq	r2, r1, r4, asr #17
   3e320:	andeq	r2, r1, ip, lsr #13
   3e324:	andeq	r2, r1, ip, lsl #10
   3e328:	andeq	r2, r1, r8, lsr #13
   3e32c:	andeq	r2, r1, ip, lsl #13
   3e330:	andeq	r2, r1, ip, ror #9
   3e334:	push	{r3, lr}
   3e338:	subs	r3, r0, #0
   3e33c:	beq	3e370 <acl_create_entry@plt+0x390ec>
   3e340:	ldr	r0, [r3, #4]
   3e344:	cmp	r0, #0
   3e348:	beq	3e3b0 <acl_create_entry@plt+0x3912c>
   3e34c:	ldrsb	r3, [r3]
   3e350:	cmp	r3, #11
   3e354:	bne	3e390 <acl_create_entry@plt+0x3910c>
   3e358:	mov	r1, #1
   3e35c:	bl	3bf8c <acl_create_entry@plt+0x36d08>
   3e360:	cmp	r0, #0
   3e364:	movle	r0, #0
   3e368:	movgt	r0, #1
   3e36c:	pop	{r3, pc}
   3e370:	ldr	r0, [pc, #88]	; 3e3d0 <acl_create_entry@plt+0x3914c>
   3e374:	movw	r2, #333	; 0x14d
   3e378:	ldr	r1, [pc, #84]	; 3e3d4 <acl_create_entry@plt+0x39150>
   3e37c:	ldr	r3, [pc, #84]	; 3e3d8 <acl_create_entry@plt+0x39154>
   3e380:	add	r0, pc, r0
   3e384:	add	r1, pc, r1
   3e388:	add	r3, pc, r3
   3e38c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e390:	ldr	r0, [pc, #68]	; 3e3dc <acl_create_entry@plt+0x39158>
   3e394:	movw	r2, #335	; 0x14f
   3e398:	ldr	r1, [pc, #64]	; 3e3e0 <acl_create_entry@plt+0x3915c>
   3e39c:	ldr	r3, [pc, #64]	; 3e3e4 <acl_create_entry@plt+0x39160>
   3e3a0:	add	r0, pc, r0
   3e3a4:	add	r1, pc, r1
   3e3a8:	add	r3, pc, r3
   3e3ac:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e3b0:	ldr	r0, [pc, #48]	; 3e3e8 <acl_create_entry@plt+0x39164>
   3e3b4:	movw	r2, #334	; 0x14e
   3e3b8:	ldr	r1, [pc, #44]	; 3e3ec <acl_create_entry@plt+0x39168>
   3e3bc:	ldr	r3, [pc, #44]	; 3e3f0 <acl_create_entry@plt+0x3916c>
   3e3c0:	add	r0, pc, r0
   3e3c4:	add	r1, pc, r1
   3e3c8:	add	r3, pc, r3
   3e3cc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e3d0:	andeq	r9, r0, r4, asr r4
   3e3d4:	andeq	r2, r1, ip, lsl #12
   3e3d8:	andeq	r2, r1, r0, ror #27
   3e3dc:	andeq	r2, r1, r0, lsr r8
   3e3e0:	andeq	r2, r1, ip, ror #11
   3e3e4:	andeq	r2, r1, r0, asr #27
   3e3e8:	andeq	r2, r1, r8, ror #11
   3e3ec:	andeq	r2, r1, ip, asr #11
   3e3f0:	andeq	r2, r1, r0, lsr #27
   3e3f4:	push	{r3, lr}
   3e3f8:	subs	r3, r0, #0
   3e3fc:	beq	3e42c <acl_create_entry@plt+0x391a8>
   3e400:	ldr	r0, [r3, #4]
   3e404:	cmp	r0, #0
   3e408:	beq	3e46c <acl_create_entry@plt+0x391e8>
   3e40c:	ldrsb	r3, [r3]
   3e410:	cmp	r3, #10
   3e414:	bne	3e44c <acl_create_entry@plt+0x391c8>
   3e418:	bl	3aa88 <acl_create_entry@plt+0x35804>
   3e41c:	cmp	r0, #0
   3e420:	movle	r0, #0
   3e424:	movgt	r0, #1
   3e428:	pop	{r3, pc}
   3e42c:	ldr	r0, [pc, #88]	; 3e48c <acl_create_entry@plt+0x39208>
   3e430:	movw	r2, #325	; 0x145
   3e434:	ldr	r1, [pc, #84]	; 3e490 <acl_create_entry@plt+0x3920c>
   3e438:	ldr	r3, [pc, #84]	; 3e494 <acl_create_entry@plt+0x39210>
   3e43c:	add	r0, pc, r0
   3e440:	add	r1, pc, r1
   3e444:	add	r3, pc, r3
   3e448:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e44c:	ldr	r0, [pc, #68]	; 3e498 <acl_create_entry@plt+0x39214>
   3e450:	movw	r2, #327	; 0x147
   3e454:	ldr	r1, [pc, #64]	; 3e49c <acl_create_entry@plt+0x39218>
   3e458:	ldr	r3, [pc, #64]	; 3e4a0 <acl_create_entry@plt+0x3921c>
   3e45c:	add	r0, pc, r0
   3e460:	add	r1, pc, r1
   3e464:	add	r3, pc, r3
   3e468:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e46c:	ldr	r0, [pc, #48]	; 3e4a4 <acl_create_entry@plt+0x39220>
   3e470:	movw	r2, #326	; 0x146
   3e474:	ldr	r1, [pc, #44]	; 3e4a8 <acl_create_entry@plt+0x39224>
   3e478:	ldr	r3, [pc, #44]	; 3e4ac <acl_create_entry@plt+0x39228>
   3e47c:	add	r0, pc, r0
   3e480:	add	r1, pc, r1
   3e484:	add	r3, pc, r3
   3e488:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e48c:	muleq	r0, r8, r3
   3e490:	andeq	r2, r1, r0, asr r5
   3e494:	ldrdeq	r2, [r1], -r0
   3e498:	muleq	r1, ip, r7
   3e49c:	andeq	r2, r1, r0, lsr r5
   3e4a0:			; <UNDEFINED> instruction: 0x00012cb0
   3e4a4:	andeq	r2, r1, ip, lsr #10
   3e4a8:	andeq	r2, r1, r0, lsl r5
   3e4ac:	muleq	r1, r0, ip
   3e4b0:	push	{r3, lr}
   3e4b4:	subs	r3, r0, #0
   3e4b8:	beq	3e4e8 <acl_create_entry@plt+0x39264>
   3e4bc:	ldr	r0, [r3, #4]
   3e4c0:	cmp	r0, #0
   3e4c4:	beq	3e528 <acl_create_entry@plt+0x392a4>
   3e4c8:	ldrsb	r3, [r3]
   3e4cc:	cmp	r3, #9
   3e4d0:	bne	3e508 <acl_create_entry@plt+0x39284>
   3e4d4:	mov	r1, #0
   3e4d8:	bl	4bc4 <access@plt>
   3e4dc:	mvn	r0, r0
   3e4e0:	lsr	r0, r0, #31
   3e4e4:	pop	{r3, pc}
   3e4e8:	ldr	r0, [pc, #88]	; 3e548 <acl_create_entry@plt+0x392c4>
   3e4ec:	movw	r2, #317	; 0x13d
   3e4f0:	ldr	r1, [pc, #84]	; 3e54c <acl_create_entry@plt+0x392c8>
   3e4f4:	ldr	r3, [pc, #84]	; 3e550 <acl_create_entry@plt+0x392cc>
   3e4f8:	add	r0, pc, r0
   3e4fc:	add	r1, pc, r1
   3e500:	add	r3, pc, r3
   3e504:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e508:	ldr	r0, [pc, #68]	; 3e554 <acl_create_entry@plt+0x392d0>
   3e50c:	movw	r2, #319	; 0x13f
   3e510:	ldr	r1, [pc, #64]	; 3e558 <acl_create_entry@plt+0x392d4>
   3e514:	ldr	r3, [pc, #64]	; 3e55c <acl_create_entry@plt+0x392d8>
   3e518:	add	r0, pc, r0
   3e51c:	add	r1, pc, r1
   3e520:	add	r3, pc, r3
   3e524:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e528:	ldr	r0, [pc, #48]	; 3e560 <acl_create_entry@plt+0x392dc>
   3e52c:	movw	r2, #318	; 0x13e
   3e530:	ldr	r1, [pc, #44]	; 3e564 <acl_create_entry@plt+0x392e0>
   3e534:	ldr	r3, [pc, #44]	; 3e568 <acl_create_entry@plt+0x392e4>
   3e538:	add	r0, pc, r0
   3e53c:	add	r1, pc, r1
   3e540:	add	r3, pc, r3
   3e544:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e548:	ldrdeq	r9, [r0], -ip
   3e54c:	muleq	r1, r4, r4
   3e550:	andeq	r2, r1, r4, lsl r4
   3e554:	andeq	r2, r1, r8, lsl #14
   3e558:	andeq	r2, r1, r4, ror r4
   3e55c:	strdeq	r2, [r1], -r4
   3e560:	andeq	r2, r1, r0, ror r4
   3e564:	andeq	r2, r1, r4, asr r4
   3e568:	ldrdeq	r2, [r1], -r4
   3e56c:	subs	r3, r0, #0
   3e570:	push	{r4, lr}
   3e574:	beq	3e604 <acl_create_entry@plt+0x39380>
   3e578:	ldr	r0, [r3, #4]
   3e57c:	cmp	r0, #0
   3e580:	beq	3e5e4 <acl_create_entry@plt+0x39360>
   3e584:	ldrsb	r3, [r3]
   3e588:	cmp	r3, #8
   3e58c:	bne	3e5c4 <acl_create_entry@plt+0x39340>
   3e590:	bl	38a34 <acl_create_entry@plt+0x337b0>
   3e594:	subs	r4, r0, #0
   3e598:	blt	3e5bc <acl_create_entry@plt+0x39338>
   3e59c:	ldr	r0, [pc, #128]	; 3e624 <acl_create_entry@plt+0x393a0>
   3e5a0:	mov	r1, #0
   3e5a4:	add	r0, pc, r0
   3e5a8:	bl	4bc4 <access@plt>
   3e5ac:	adds	r4, r4, #0
   3e5b0:	movne	r4, #1
   3e5b4:	eor	r0, r4, r0, lsr #31
   3e5b8:	pop	{r4, pc}
   3e5bc:	mov	r0, r4
   3e5c0:	pop	{r4, pc}
   3e5c4:	ldr	r0, [pc, #92]	; 3e628 <acl_create_entry@plt+0x393a4>
   3e5c8:	movw	r2, #307	; 0x133
   3e5cc:	ldr	r1, [pc, #88]	; 3e62c <acl_create_entry@plt+0x393a8>
   3e5d0:	ldr	r3, [pc, #88]	; 3e630 <acl_create_entry@plt+0x393ac>
   3e5d4:	add	r0, pc, r0
   3e5d8:	add	r1, pc, r1
   3e5dc:	add	r3, pc, r3
   3e5e0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e5e4:	ldr	r0, [pc, #72]	; 3e634 <acl_create_entry@plt+0x393b0>
   3e5e8:	movw	r2, #306	; 0x132
   3e5ec:	ldr	r1, [pc, #68]	; 3e638 <acl_create_entry@plt+0x393b4>
   3e5f0:	ldr	r3, [pc, #68]	; 3e63c <acl_create_entry@plt+0x393b8>
   3e5f4:	add	r0, pc, r0
   3e5f8:	add	r1, pc, r1
   3e5fc:	add	r3, pc, r3
   3e600:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e604:	ldr	r0, [pc, #52]	; 3e640 <acl_create_entry@plt+0x393bc>
   3e608:	movw	r2, #305	; 0x131
   3e60c:	ldr	r1, [pc, #48]	; 3e644 <acl_create_entry@plt+0x393c0>
   3e610:	ldr	r3, [pc, #48]	; 3e648 <acl_create_entry@plt+0x393c4>
   3e614:	add	r0, pc, r0
   3e618:	add	r1, pc, r1
   3e61c:	add	r3, pc, r3
   3e620:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e624:	andeq	r2, r1, r0, asr #13
   3e628:	andeq	r2, r1, r0, ror r6
   3e62c:			; <UNDEFINED> instruction: 0x000123b8
   3e630:	andeq	r2, r1, r8, ror #5
   3e634:			; <UNDEFINED> instruction: 0x000123b4
   3e638:	muleq	r1, r8, r3
   3e63c:	andeq	r2, r1, r8, asr #5
   3e640:	andeq	r9, r0, r0, asr #3
   3e644:	andeq	r2, r1, r8, ror r3
   3e648:	andeq	r2, r1, r8, lsr #5
   3e64c:	subs	r3, r0, #0
   3e650:	push	{r4, lr}
   3e654:	beq	3e6e0 <acl_create_entry@plt+0x3945c>
   3e658:	ldr	r0, [r3, #4]
   3e65c:	cmp	r0, #0
   3e660:	beq	3e6c0 <acl_create_entry@plt+0x3943c>
   3e664:	ldrsb	r3, [r3]
   3e668:	cmp	r3, #6
   3e66c:	bne	3e6a0 <acl_create_entry@plt+0x3941c>
   3e670:	bl	38a34 <acl_create_entry@plt+0x337b0>
   3e674:	subs	r4, r0, #0
   3e678:	blt	3e698 <acl_create_entry@plt+0x39414>
   3e67c:	bl	3b294 <acl_create_entry@plt+0x36010>
   3e680:	adds	r4, r4, #0
   3e684:	movne	r4, #1
   3e688:	cmp	r0, #0
   3e68c:	movne	r0, r4
   3e690:	eoreq	r0, r4, #1
   3e694:	pop	{r4, pc}
   3e698:	mov	r0, r4
   3e69c:	pop	{r4, pc}
   3e6a0:	ldr	r0, [pc, #88]	; 3e700 <acl_create_entry@plt+0x3947c>
   3e6a4:	mov	r2, #210	; 0xd2
   3e6a8:	ldr	r1, [pc, #84]	; 3e704 <acl_create_entry@plt+0x39480>
   3e6ac:	ldr	r3, [pc, #84]	; 3e708 <acl_create_entry@plt+0x39484>
   3e6b0:	add	r0, pc, r0
   3e6b4:	add	r1, pc, r1
   3e6b8:	add	r3, pc, r3
   3e6bc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e6c0:	ldr	r0, [pc, #68]	; 3e70c <acl_create_entry@plt+0x39488>
   3e6c4:	mov	r2, #209	; 0xd1
   3e6c8:	ldr	r1, [pc, #64]	; 3e710 <acl_create_entry@plt+0x3948c>
   3e6cc:	ldr	r3, [pc, #64]	; 3e714 <acl_create_entry@plt+0x39490>
   3e6d0:	add	r0, pc, r0
   3e6d4:	add	r1, pc, r1
   3e6d8:	add	r3, pc, r3
   3e6dc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e6e0:	ldr	r0, [pc, #48]	; 3e718 <acl_create_entry@plt+0x39494>
   3e6e4:	mov	r2, #208	; 0xd0
   3e6e8:	ldr	r1, [pc, #44]	; 3e71c <acl_create_entry@plt+0x39498>
   3e6ec:	ldr	r3, [pc, #44]	; 3e720 <acl_create_entry@plt+0x3949c>
   3e6f0:	add	r0, pc, r0
   3e6f4:	add	r1, pc, r1
   3e6f8:	add	r3, pc, r3
   3e6fc:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e700:	andeq	r2, r1, ip, asr #11
   3e704:	ldrdeq	r2, [r1], -ip
   3e708:	andeq	r2, r1, r4, lsr sl
   3e70c:	ldrdeq	r2, [r1], -r8
   3e710:			; <UNDEFINED> instruction: 0x000122bc
   3e714:	andeq	r2, r1, r4, lsl sl
   3e718:	andeq	r9, r0, r4, ror #1
   3e71c:	muleq	r1, ip, r2
   3e720:	strdeq	r2, [r1], -r4
   3e724:	ldr	ip, [pc, #432]	; 3e8dc <acl_create_entry@plt+0x39658>
   3e728:	subs	r1, r0, #0
   3e72c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e730:	add	ip, pc, ip
   3e734:	ldr	lr, [pc, #420]	; 3e8e0 <acl_create_entry@plt+0x3965c>
   3e738:	sub	sp, sp, #2064	; 0x810
   3e73c:	sub	sp, sp, #4
   3e740:	movw	r0, #63472	; 0xf7f0
   3e744:	movt	r0, #65535	; 0xffff
   3e748:	mvn	r3, #0
   3e74c:	ldr	r8, [ip, lr]
   3e750:	add	ip, sp, #2064	; 0x810
   3e754:	mvn	r2, #0
   3e758:	strd	r2, [ip, r0]
   3e75c:	ldr	r3, [r8]
   3e760:	str	r3, [sp, #2060]	; 0x80c
   3e764:	beq	3e884 <acl_create_entry@plt+0x39600>
   3e768:	ldr	r0, [r1, #4]
   3e76c:	cmp	r0, #0
   3e770:	beq	3e864 <acl_create_entry@plt+0x395e0>
   3e774:	ldrsb	r3, [r1]
   3e778:	cmp	r3, #5
   3e77c:	bne	3e8bc <acl_create_entry@plt+0x39638>
   3e780:	bl	3ecec <acl_create_entry@plt+0x39a68>
   3e784:	subs	r9, r0, #0
   3e788:	blt	3e85c <acl_create_entry@plt+0x395d8>
   3e78c:	ldr	r0, [pc, #336]	; 3e8e4 <acl_create_entry@plt+0x39660>
   3e790:	ldr	r1, [pc, #336]	; 3e8e8 <acl_create_entry@plt+0x39664>
   3e794:	add	r0, pc, r0
   3e798:	add	r1, pc, r1
   3e79c:	bl	4d44 <fopen64@plt>
   3e7a0:	subs	r7, r0, #0
   3e7a4:	beq	3e84c <acl_create_entry@plt+0x395c8>
   3e7a8:	ldr	r5, [pc, #316]	; 3e8ec <acl_create_entry@plt+0x39668>
   3e7ac:	add	r6, sp, #16
   3e7b0:	add	r4, sp, #12
   3e7b4:	add	r5, pc, r5
   3e7b8:	mov	r0, r4
   3e7bc:	mov	r1, #2048	; 0x800
   3e7c0:	mov	r2, r7
   3e7c4:	bl	49a8 <fgets@plt>
   3e7c8:	cmp	r0, #0
   3e7cc:	beq	3e804 <acl_create_entry@plt+0x39580>
   3e7d0:	mov	r0, r4
   3e7d4:	bl	391ac <acl_create_entry@plt+0x33f28>
   3e7d8:	mov	r0, r4
   3e7dc:	mov	r1, r5
   3e7e0:	mov	r2, #7
   3e7e4:	bl	5164 <strncmp@plt>
   3e7e8:	cmp	r0, #0
   3e7ec:	bne	3e7b8 <acl_create_entry@plt+0x39534>
   3e7f0:	ldr	r1, [pc, #248]	; 3e8f0 <acl_create_entry@plt+0x3966c>
   3e7f4:	add	r0, r6, #3
   3e7f8:	mov	r2, sp
   3e7fc:	add	r1, pc, r1
   3e800:	bl	4cf0 <sscanf@plt>
   3e804:	ldr	r3, [sp]
   3e808:	rsb	ip, r9, #32
   3e80c:	ldr	r2, [sp, #4]
   3e810:	sub	r1, r9, #32
   3e814:	mov	r0, r7
   3e818:	lsr	r3, r3, r9
   3e81c:	orr	r3, r3, r2, lsl ip
   3e820:	orr	r3, r3, r2, lsr r1
   3e824:	and	r4, r3, #1
   3e828:	bl	499c <fclose@plt>
   3e82c:	ldr	r2, [sp, #2060]	; 0x80c
   3e830:	mov	r0, r4
   3e834:	ldr	r3, [r8]
   3e838:	cmp	r2, r3
   3e83c:	bne	3e8a4 <acl_create_entry@plt+0x39620>
   3e840:	add	sp, sp, #2064	; 0x810
   3e844:	add	sp, sp, #4
   3e848:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e84c:	bl	5248 <__errno_location@plt>
   3e850:	ldr	r4, [r0]
   3e854:	rsb	r4, r4, #0
   3e858:	b	3e82c <acl_create_entry@plt+0x395a8>
   3e85c:	mvn	r4, #21
   3e860:	b	3e82c <acl_create_entry@plt+0x395a8>
   3e864:	ldr	r0, [pc, #136]	; 3e8f4 <acl_create_entry@plt+0x39670>
   3e868:	mov	r2, #245	; 0xf5
   3e86c:	ldr	r1, [pc, #132]	; 3e8f8 <acl_create_entry@plt+0x39674>
   3e870:	ldr	r3, [pc, #132]	; 3e8fc <acl_create_entry@plt+0x39678>
   3e874:	add	r0, pc, r0
   3e878:	add	r1, pc, r1
   3e87c:	add	r3, pc, r3
   3e880:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e884:	ldr	r0, [pc, #116]	; 3e900 <acl_create_entry@plt+0x3967c>
   3e888:	mov	r2, #244	; 0xf4
   3e88c:	ldr	r1, [pc, #112]	; 3e904 <acl_create_entry@plt+0x39680>
   3e890:	ldr	r3, [pc, #112]	; 3e908 <acl_create_entry@plt+0x39684>
   3e894:	add	r0, pc, r0
   3e898:	add	r1, pc, r1
   3e89c:	add	r3, pc, r3
   3e8a0:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e8a4:	bl	4f6c <__stack_chk_fail@plt>
   3e8a8:	mov	r4, r0
   3e8ac:	mov	r0, r7
   3e8b0:	bl	499c <fclose@plt>
   3e8b4:	mov	r0, r4
   3e8b8:	bl	51d0 <_Unwind_Resume@plt>
   3e8bc:	ldr	r0, [pc, #72]	; 3e90c <acl_create_entry@plt+0x39688>
   3e8c0:	mov	r2, #246	; 0xf6
   3e8c4:	ldr	r1, [pc, #68]	; 3e910 <acl_create_entry@plt+0x3968c>
   3e8c8:	ldr	r3, [pc, #68]	; 3e914 <acl_create_entry@plt+0x39690>
   3e8cc:	add	r0, pc, r0
   3e8d0:	add	r1, pc, r1
   3e8d4:	add	r3, pc, r3
   3e8d8:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e8dc:	ldrdeq	ip, [r2], -r0
   3e8e0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3e8e4:	andeq	r0, r1, ip, ror #16
   3e8e8:	andeq	sp, r0, ip, lsl #28
   3e8ec:	andeq	r2, r1, r8, lsl #10
   3e8f0:	andeq	r2, r1, r8, asr #9
   3e8f4:	andeq	r2, r1, r4, lsr r1
   3e8f8:	andeq	r2, r1, r8, lsl r1
   3e8fc:	andeq	r2, r1, r0, lsl r9
   3e900:	andeq	r8, r0, r0, asr #30
   3e904:	strdeq	r2, [r1], -r8
   3e908:	strdeq	r2, [r1], -r0
   3e90c:	ldrdeq	r2, [r1], -r0
   3e910:	andeq	r2, r1, r0, asr #1
   3e914:			; <UNDEFINED> instruction: 0x000128b8
   3e918:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3e91c:	subs	r5, r0, #0
   3e920:	mov	r6, r1
   3e924:	mov	r9, r2
   3e928:	mov	r8, r3
   3e92c:	blt	3e9ac <acl_create_entry@plt+0x39728>
   3e930:	cmp	r5, #18
   3e934:	bgt	3e9ec <acl_create_entry@plt+0x39768>
   3e938:	movne	r7, #0
   3e93c:	moveq	r7, #1
   3e940:	cmp	r1, #0
   3e944:	eoreq	r7, r7, #1
   3e948:	cmp	r7, #0
   3e94c:	bne	3e9cc <acl_create_entry@plt+0x39748>
   3e950:	mov	r0, #1
   3e954:	mov	r1, #16
   3e958:	bl	4a38 <calloc@plt>
   3e95c:	subs	r4, r0, #0
   3e960:	beq	3e998 <acl_create_entry@plt+0x39714>
   3e964:	ldrb	ip, [r4, #1]
   3e968:	mov	r1, r6
   3e96c:	strb	r5, [r4]
   3e970:	add	r0, r4, #4
   3e974:	bfi	ip, r9, #0, #1
   3e978:	mov	r2, ip
   3e97c:	bfi	r2, r8, #1, #1
   3e980:	strb	r2, [r4, #1]
   3e984:	bl	3c58c <acl_create_entry@plt+0x37308>
   3e988:	cmp	r0, #0
   3e98c:	mov	r0, r4
   3e990:	blt	3e9a0 <acl_create_entry@plt+0x3971c>
   3e994:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3e998:	mov	r0, r4
   3e99c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3e9a0:	bl	4b7c <free@plt>
   3e9a4:	mov	r0, r7
   3e9a8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3e9ac:	ldr	r0, [pc, #88]	; 3ea0c <acl_create_entry@plt+0x39788>
   3e9b0:	mov	r2, #47	; 0x2f
   3e9b4:	ldr	r1, [pc, #84]	; 3ea10 <acl_create_entry@plt+0x3978c>
   3e9b8:	ldr	r3, [pc, #84]	; 3ea14 <acl_create_entry@plt+0x39790>
   3e9bc:	add	r0, pc, r0
   3e9c0:	add	r1, pc, r1
   3e9c4:	add	r3, pc, r3
   3e9c8:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e9cc:	ldr	r0, [pc, #68]	; 3ea18 <acl_create_entry@plt+0x39794>
   3e9d0:	mov	r2, #49	; 0x31
   3e9d4:	ldr	r1, [pc, #64]	; 3ea1c <acl_create_entry@plt+0x39798>
   3e9d8:	ldr	r3, [pc, #64]	; 3ea20 <acl_create_entry@plt+0x3979c>
   3e9dc:	add	r0, pc, r0
   3e9e0:	add	r1, pc, r1
   3e9e4:	add	r3, pc, r3
   3e9e8:	bl	33308 <acl_create_entry@plt+0x2e084>
   3e9ec:	ldr	r0, [pc, #48]	; 3ea24 <acl_create_entry@plt+0x397a0>
   3e9f0:	mov	r2, #48	; 0x30
   3e9f4:	ldr	r1, [pc, #44]	; 3ea28 <acl_create_entry@plt+0x397a4>
   3e9f8:	ldr	r3, [pc, #44]	; 3ea2c <acl_create_entry@plt+0x397a8>
   3e9fc:	add	r0, pc, r0
   3ea00:	add	r1, pc, r1
   3ea04:	add	r3, pc, r3
   3ea08:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ea0c:	andeq	sp, r0, r0, asr #17
   3ea10:	ldrdeq	r1, [r1], -r0
   3ea14:	andeq	r2, r1, r0, asr #14
   3ea18:	andeq	r2, r1, ip, lsl #6
   3ea1c:			; <UNDEFINED> instruction: 0x00011fb0
   3ea20:	andeq	r2, r1, r0, lsr #14
   3ea24:	ldrdeq	r2, [r1], -r0
   3ea28:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   3ea2c:	andeq	r2, r1, r0, lsl #14
   3ea30:	push	{r4, lr}
   3ea34:	subs	r4, r0, #0
   3ea38:	beq	3ea50 <acl_create_entry@plt+0x397cc>
   3ea3c:	ldr	r0, [r4, #4]
   3ea40:	bl	4b7c <free@plt>
   3ea44:	mov	r0, r4
   3ea48:	pop	{r4, lr}
   3ea4c:	b	4b7c <free@plt>
   3ea50:	ldr	r0, [pc, #24]	; 3ea70 <acl_create_entry@plt+0x397ec>
   3ea54:	mov	r2, #69	; 0x45
   3ea58:	ldr	r1, [pc, #20]	; 3ea74 <acl_create_entry@plt+0x397f0>
   3ea5c:	ldr	r3, [pc, #20]	; 3ea78 <acl_create_entry@plt+0x397f4>
   3ea60:	add	r0, pc, r0
   3ea64:	add	r1, pc, r1
   3ea68:	add	r3, pc, r3
   3ea6c:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ea70:	andeq	r8, r0, r4, ror sp
   3ea74:	andeq	r1, r1, ip, lsr #30
   3ea78:	andeq	r2, r1, ip, asr #13
   3ea7c:	push	{r4, lr}
   3ea80:	subs	r4, r0, #0
   3ea84:	beq	3eafc <acl_create_entry@plt+0x39878>
   3ea88:	ldrsb	r3, [r4]
   3ea8c:	cmp	r3, #0
   3ea90:	blt	3eb3c <acl_create_entry@plt+0x398b8>
   3ea94:	cmp	r3, #18
   3ea98:	bgt	3eb1c <acl_create_entry@plt+0x39898>
   3ea9c:	ldr	r2, [pc, #184]	; 3eb5c <acl_create_entry@plt+0x398d8>
   3eaa0:	add	r2, pc, r2
   3eaa4:	ldr	r3, [r2, r3, lsl #2]
   3eaa8:	blx	r3
   3eaac:	ldrb	r3, [r4, #1]
   3eab0:	cmp	r0, #0
   3eab4:	blt	3eaec <acl_create_entry@plt+0x39868>
   3eab8:	eor	r0, r3, #2
   3eabc:	movle	r2, #0
   3eac0:	movgt	r2, #1
   3eac4:	ubfx	r0, r0, #1, #1
   3eac8:	subs	r1, r2, r0
   3eacc:	rsbs	r0, r1, #0
   3ead0:	adcs	r0, r0, r1
   3ead4:	cmp	r0, #0
   3ead8:	moveq	r2, #2
   3eadc:	movne	r2, #1
   3eae0:	bfi	r3, r2, #2, #6
   3eae4:	strb	r3, [r4, #1]
   3eae8:	pop	{r4, pc}
   3eaec:	mov	r2, #3
   3eaf0:	bfi	r3, r2, #2, #6
   3eaf4:	strb	r3, [r4, #1]
   3eaf8:	pop	{r4, pc}
   3eafc:	ldr	r0, [pc, #92]	; 3eb60 <acl_create_entry@plt+0x398dc>
   3eb00:	movw	r2, #434	; 0x1b2
   3eb04:	ldr	r1, [pc, #88]	; 3eb64 <acl_create_entry@plt+0x398e0>
   3eb08:	ldr	r3, [pc, #88]	; 3eb68 <acl_create_entry@plt+0x398e4>
   3eb0c:	add	r0, pc, r0
   3eb10:	add	r1, pc, r1
   3eb14:	add	r3, pc, r3
   3eb18:	bl	33308 <acl_create_entry@plt+0x2e084>
   3eb1c:	ldr	r0, [pc, #72]	; 3eb6c <acl_create_entry@plt+0x398e8>
   3eb20:	mov	r2, #436	; 0x1b4
   3eb24:	ldr	r1, [pc, #68]	; 3eb70 <acl_create_entry@plt+0x398ec>
   3eb28:	ldr	r3, [pc, #68]	; 3eb74 <acl_create_entry@plt+0x398f0>
   3eb2c:	add	r0, pc, r0
   3eb30:	add	r1, pc, r1
   3eb34:	add	r3, pc, r3
   3eb38:	bl	33308 <acl_create_entry@plt+0x2e084>
   3eb3c:	ldr	r0, [pc, #52]	; 3eb78 <acl_create_entry@plt+0x398f4>
   3eb40:	movw	r2, #435	; 0x1b3
   3eb44:	ldr	r1, [pc, #48]	; 3eb7c <acl_create_entry@plt+0x398f8>
   3eb48:	ldr	r3, [pc, #48]	; 3eb80 <acl_create_entry@plt+0x398fc>
   3eb4c:	add	r0, pc, r0
   3eb50:	add	r1, pc, r1
   3eb54:	add	r3, pc, r3
   3eb58:	bl	33308 <acl_create_entry@plt+0x2e084>
   3eb5c:			; <UNDEFINED> instruction: 0x0002bab0
   3eb60:	andeq	r8, r0, r8, asr #25
   3eb64:	andeq	r1, r1, r0, lsl #29
   3eb68:	andeq	r1, r1, ip, lsl lr
   3eb6c:	strdeq	r2, [r1], -r8
   3eb70:	andeq	r1, r1, r0, ror #28
   3eb74:	strdeq	r1, [r1], -ip
   3eb78:	andeq	r2, r1, r8, asr #3
   3eb7c:	andeq	r1, r1, r0, asr #28
   3eb80:	ldrdeq	r1, [r1], -ip
   3eb84:	ldr	r3, [pc, #212]	; 3ec60 <acl_create_entry@plt+0x399dc>
   3eb88:	ldr	r1, [pc, #212]	; 3ec64 <acl_create_entry@plt+0x399e0>
   3eb8c:	add	r3, pc, r3
   3eb90:	ldr	r2, [pc, #208]	; 3ec68 <acl_create_entry@plt+0x399e4>
   3eb94:	push	{r4, r5, r6, lr}
   3eb98:	add	r2, pc, r2
   3eb9c:	ldr	r4, [r3, r1]
   3eba0:	sub	sp, sp, #8
   3eba4:	ldr	r2, [r2]
   3eba8:	ldr	r3, [r4]
   3ebac:	cmp	r2, #0
   3ebb0:	str	r3, [sp, #4]
   3ebb4:	blt	3ebdc <acl_create_entry@plt+0x39958>
   3ebb8:	moveq	r5, #0
   3ebbc:	movne	r5, #1
   3ebc0:	ldr	r2, [sp, #4]
   3ebc4:	mov	r0, r5
   3ebc8:	ldr	r3, [r4]
   3ebcc:	cmp	r2, r3
   3ebd0:	bne	3ec48 <acl_create_entry@plt+0x399c4>
   3ebd4:	add	sp, sp, #8
   3ebd8:	pop	{r4, r5, r6, pc}
   3ebdc:	add	r1, sp, #8
   3ebe0:	ldr	r0, [pc, #132]	; 3ec6c <acl_create_entry@plt+0x399e8>
   3ebe4:	mov	r3, #0
   3ebe8:	add	r0, pc, r0
   3ebec:	str	r3, [r1, #-8]!
   3ebf0:	mov	r1, sp
   3ebf4:	bl	30e40 <acl_create_entry@plt+0x2bbbc>
   3ebf8:	cmp	r0, #0
   3ebfc:	ldrlt	r0, [sp]
   3ec00:	blt	3ec3c <acl_create_entry@plt+0x399b8>
   3ec04:	ldr	r6, [sp]
   3ec08:	mov	r0, r6
   3ec0c:	bl	38a34 <acl_create_entry@plt+0x337b0>
   3ec10:	cmp	r0, #0
   3ec14:	movgt	r5, #1
   3ec18:	movgt	r0, r6
   3ec1c:	movgt	r2, r5
   3ec20:	ble	3ec38 <acl_create_entry@plt+0x399b4>
   3ec24:	ldr	r3, [pc, #68]	; 3ec70 <acl_create_entry@plt+0x399ec>
   3ec28:	add	r3, pc, r3
   3ec2c:	str	r2, [r3]
   3ec30:	bl	4b7c <free@plt>
   3ec34:	b	3ebc0 <acl_create_entry@plt+0x3993c>
   3ec38:	mov	r0, r6
   3ec3c:	mov	r5, #0
   3ec40:	mov	r2, r5
   3ec44:	b	3ec24 <acl_create_entry@plt+0x399a0>
   3ec48:	bl	4f6c <__stack_chk_fail@plt>
   3ec4c:	mov	r4, r0
   3ec50:	ldr	r0, [sp]
   3ec54:	bl	4b7c <free@plt>
   3ec58:	mov	r0, r4
   3ec5c:	bl	51d0 <_Unwind_Resume@plt>
   3ec60:	andeq	ip, r2, r4, ror r0
   3ec64:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3ec68:	ldrdeq	ip, [r2], -r4
   3ec6c:	andeq	r2, r1, r0, asr #11
   3ec70:	andeq	ip, r2, r4, asr #8
   3ec74:	push	{r4, lr}
   3ec78:	ldr	r4, [pc, #104]	; 3ece8 <acl_create_entry@plt+0x39a64>
   3ec7c:	add	r4, pc, r4
   3ec80:	ldr	r0, [r4]
   3ec84:	cmp	r0, #0
   3ec88:	blt	3ec98 <acl_create_entry@plt+0x39a14>
   3ec8c:	adds	r0, r0, #0
   3ec90:	movne	r0, #1
   3ec94:	pop	{r4, pc}
   3ec98:	movw	r1, #2051	; 0x803
   3ec9c:	mov	r0, #16
   3eca0:	movt	r1, #8
   3eca4:	mov	r2, #9
   3eca8:	bl	4c54 <socket@plt>
   3ecac:	cmp	r0, #0
   3ecb0:	blt	3ecc8 <acl_create_entry@plt+0x39a44>
   3ecb4:	mov	r3, #1
   3ecb8:	str	r3, [r4]
   3ecbc:	bl	38998 <acl_create_entry@plt+0x33714>
   3ecc0:	ldr	r0, [r4]
   3ecc4:	b	3ec8c <acl_create_entry@plt+0x39a08>
   3ecc8:	bl	5248 <__errno_location@plt>
   3eccc:	ldr	r0, [r0]
   3ecd0:	cmp	r0, #93	; 0x5d
   3ecd4:	cmpne	r0, #97	; 0x61
   3ecd8:	moveq	r0, #0
   3ecdc:	movne	r0, #1
   3ece0:	str	r0, [r4]
   3ece4:	b	3ec8c <acl_create_entry@plt+0x39a08>
   3ece8:	strdeq	ip, [r2], -r4
   3ecec:	ldr	r3, [pc, #340]	; 3ee48 <acl_create_entry@plt+0x39bc4>
   3ecf0:	ldr	r2, [pc, #340]	; 3ee4c <acl_create_entry@plt+0x39bc8>
   3ecf4:	add	r3, pc, r3
   3ecf8:	push	{r4, r5, r6, lr}
   3ecfc:	subs	r5, r0, #0
   3ed00:	ldr	r4, [r3, r2]
   3ed04:	sub	sp, sp, #8
   3ed08:	ldr	r3, [r4]
   3ed0c:	str	r3, [sp, #4]
   3ed10:	beq	3ee28 <acl_create_entry@plt+0x39ba4>
   3ed14:	mov	r1, sp
   3ed18:	bl	38dd0 <acl_create_entry@plt+0x33b4c>
   3ed1c:	cmp	r0, #0
   3ed20:	blt	3ed48 <acl_create_entry@plt+0x39ac4>
   3ed24:	ldr	r0, [sp]
   3ed28:	cmp	r0, #0
   3ed2c:	blt	3ed48 <acl_create_entry@plt+0x39ac4>
   3ed30:	ldr	r2, [sp, #4]
   3ed34:	ldr	r3, [r4]
   3ed38:	cmp	r2, r3
   3ed3c:	bne	3ee24 <acl_create_entry@plt+0x39ba0>
   3ed40:	add	sp, sp, #8
   3ed44:	pop	{r4, r5, r6, pc}
   3ed48:	mov	r0, r5
   3ed4c:	bl	4ce4 <strlen@plt>
   3ed50:	sub	r3, r0, #8
   3ed54:	cmp	r3, #12
   3ed58:	bhi	3ee1c <acl_create_entry@plt+0x39b98>
   3ed5c:	cmp	r0, #8
   3ed60:	beq	3ed78 <acl_create_entry@plt+0x39af4>
   3ed64:	ldr	r2, [pc, #228]	; 3ee50 <acl_create_entry@plt+0x39bcc>
   3ed68:	ldrb	r3, [r5, #8]
   3ed6c:	add	r2, pc, r2
   3ed70:	ldrb	r3, [r2, r3]
   3ed74:	add	r0, r0, r3
   3ed78:	ldr	r3, [pc, #212]	; 3ee54 <acl_create_entry@plt+0x39bd0>
   3ed7c:	ldrb	r2, [r5, #7]
   3ed80:	add	r3, pc, r3
   3ed84:	ldrb	r1, [r5, #4]
   3ed88:	ldrb	r2, [r3, r2]
   3ed8c:	ldrb	r3, [r3, r1]
   3ed90:	add	r0, r2, r0
   3ed94:	add	r0, r0, r3
   3ed98:	cmp	r0, #61	; 0x3d
   3ed9c:	bhi	3ee1c <acl_create_entry@plt+0x39b98>
   3eda0:	ldr	r3, [pc, #176]	; 3ee58 <acl_create_entry@plt+0x39bd4>
   3eda4:	add	r3, pc, r3
   3eda8:	ldr	r3, [r3, r0, lsl #3]
   3edac:	cmp	r3, #0
   3edb0:	beq	3ee1c <acl_create_entry@plt+0x39b98>
   3edb4:	ldrb	r2, [r5]
   3edb8:	ldrb	ip, [r3]
   3edbc:	eor	r1, r2, ip
   3edc0:	tst	r1, #223	; 0xdf
   3edc4:	bne	3ee1c <acl_create_entry@plt+0x39b98>
   3edc8:	ldr	r1, [pc, #140]	; 3ee5c <acl_create_entry@plt+0x39bd8>
   3edcc:	mov	r6, r3
   3edd0:	add	r1, pc, r1
   3edd4:	ldrb	r3, [r1, r2]
   3edd8:	ldrb	r2, [r1, ip]
   3eddc:	cmp	r3, r2
   3ede0:	movne	ip, #0
   3ede4:	moveq	ip, #1
   3ede8:	cmp	r3, #0
   3edec:	moveq	ip, #0
   3edf0:	cmp	ip, #0
   3edf4:	ldrbne	r2, [r5, #1]!
   3edf8:	ldrbne	ip, [r6, #1]!
   3edfc:	bne	3edd4 <acl_create_entry@plt+0x39b50>
   3ee00:	cmp	r3, r2
   3ee04:	bne	3ee1c <acl_create_entry@plt+0x39b98>
   3ee08:	ldr	r3, [pc, #80]	; 3ee60 <acl_create_entry@plt+0x39bdc>
   3ee0c:	add	r3, pc, r3
   3ee10:	add	r0, r3, r0, lsl #3
   3ee14:	ldr	r0, [r0, #4]
   3ee18:	b	3ed30 <acl_create_entry@plt+0x39aac>
   3ee1c:	mvn	r0, #21
   3ee20:	b	3ed30 <acl_create_entry@plt+0x39aac>
   3ee24:	bl	4f6c <__stack_chk_fail@plt>
   3ee28:	ldr	r0, [pc, #52]	; 3ee64 <acl_create_entry@plt+0x39be0>
   3ee2c:	mov	r2, #49	; 0x31
   3ee30:	ldr	r1, [pc, #48]	; 3ee68 <acl_create_entry@plt+0x39be4>
   3ee34:	ldr	r3, [pc, #48]	; 3ee6c <acl_create_entry@plt+0x39be8>
   3ee38:	add	r0, pc, r0
   3ee3c:	add	r1, pc, r1
   3ee40:	add	r3, pc, r3
   3ee44:	bl	33308 <acl_create_entry@plt+0x2e084>
   3ee48:	andeq	fp, r2, ip, lsl #30
   3ee4c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3ee50:	andeq	r2, r1, ip, ror r4
   3ee54:	andeq	r2, r1, r8, ror #8
   3ee58:	strdeq	fp, [r2], -r8
   3ee5c:	andeq	r2, r1, r8, ror #19
   3ee60:	muleq	r2, r0, r7
   3ee64:	andeq	r9, r0, r8, lsr #4
   3ee68:	andeq	r2, r1, ip, lsr #9
   3ee6c:	muleq	r1, r0, r3
   3ee70:	push	{r4, lr}
   3ee74:	ldr	r4, [pc, #56]	; 3eeb4 <acl_create_entry@plt+0x39c30>
   3ee78:	add	r4, pc, r4
   3ee7c:	ldr	r0, [r4]
   3ee80:	cmp	r0, #0
   3ee84:	blt	3ee94 <acl_create_entry@plt+0x39c10>
   3ee88:	adds	r0, r0, #0
   3ee8c:	movne	r0, #1
   3ee90:	pop	{r4, pc}
   3ee94:	ldr	r0, [pc, #28]	; 3eeb8 <acl_create_entry@plt+0x39c34>
   3ee98:	mov	r1, #0
   3ee9c:	add	r0, pc, r0
   3eea0:	bl	4bc4 <access@plt>
   3eea4:	mvn	r0, r0
   3eea8:	lsr	r0, r0, #31
   3eeac:	str	r0, [r4]
   3eeb0:	b	3ee88 <acl_create_entry@plt+0x39c04>
   3eeb4:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   3eeb8:	andeq	r2, r1, ip, lsl sl
   3eebc:	subs	r2, r1, #1
   3eec0:	bxeq	lr
   3eec4:	bcc	3f09c <acl_create_entry@plt+0x39e18>
   3eec8:	cmp	r0, r1
   3eecc:	bls	3f080 <acl_create_entry@plt+0x39dfc>
   3eed0:	tst	r1, r2
   3eed4:	beq	3f08c <acl_create_entry@plt+0x39e08>
   3eed8:	clz	r3, r0
   3eedc:	clz	r2, r1
   3eee0:	sub	r3, r2, r3
   3eee4:	rsbs	r3, r3, #31
   3eee8:	addne	r3, r3, r3, lsl #1
   3eeec:	mov	r2, #0
   3eef0:	addne	pc, pc, r3, lsl #2
   3eef4:	nop	{0}
   3eef8:	cmp	r0, r1, lsl #31
   3eefc:	adc	r2, r2, r2
   3ef00:	subcs	r0, r0, r1, lsl #31
   3ef04:	cmp	r0, r1, lsl #30
   3ef08:	adc	r2, r2, r2
   3ef0c:	subcs	r0, r0, r1, lsl #30
   3ef10:	cmp	r0, r1, lsl #29
   3ef14:	adc	r2, r2, r2
   3ef18:	subcs	r0, r0, r1, lsl #29
   3ef1c:	cmp	r0, r1, lsl #28
   3ef20:	adc	r2, r2, r2
   3ef24:	subcs	r0, r0, r1, lsl #28
   3ef28:	cmp	r0, r1, lsl #27
   3ef2c:	adc	r2, r2, r2
   3ef30:	subcs	r0, r0, r1, lsl #27
   3ef34:	cmp	r0, r1, lsl #26
   3ef38:	adc	r2, r2, r2
   3ef3c:	subcs	r0, r0, r1, lsl #26
   3ef40:	cmp	r0, r1, lsl #25
   3ef44:	adc	r2, r2, r2
   3ef48:	subcs	r0, r0, r1, lsl #25
   3ef4c:	cmp	r0, r1, lsl #24
   3ef50:	adc	r2, r2, r2
   3ef54:	subcs	r0, r0, r1, lsl #24
   3ef58:	cmp	r0, r1, lsl #23
   3ef5c:	adc	r2, r2, r2
   3ef60:	subcs	r0, r0, r1, lsl #23
   3ef64:	cmp	r0, r1, lsl #22
   3ef68:	adc	r2, r2, r2
   3ef6c:	subcs	r0, r0, r1, lsl #22
   3ef70:	cmp	r0, r1, lsl #21
   3ef74:	adc	r2, r2, r2
   3ef78:	subcs	r0, r0, r1, lsl #21
   3ef7c:	cmp	r0, r1, lsl #20
   3ef80:	adc	r2, r2, r2
   3ef84:	subcs	r0, r0, r1, lsl #20
   3ef88:	cmp	r0, r1, lsl #19
   3ef8c:	adc	r2, r2, r2
   3ef90:	subcs	r0, r0, r1, lsl #19
   3ef94:	cmp	r0, r1, lsl #18
   3ef98:	adc	r2, r2, r2
   3ef9c:	subcs	r0, r0, r1, lsl #18
   3efa0:	cmp	r0, r1, lsl #17
   3efa4:	adc	r2, r2, r2
   3efa8:	subcs	r0, r0, r1, lsl #17
   3efac:	cmp	r0, r1, lsl #16
   3efb0:	adc	r2, r2, r2
   3efb4:	subcs	r0, r0, r1, lsl #16
   3efb8:	cmp	r0, r1, lsl #15
   3efbc:	adc	r2, r2, r2
   3efc0:	subcs	r0, r0, r1, lsl #15
   3efc4:	cmp	r0, r1, lsl #14
   3efc8:	adc	r2, r2, r2
   3efcc:	subcs	r0, r0, r1, lsl #14
   3efd0:	cmp	r0, r1, lsl #13
   3efd4:	adc	r2, r2, r2
   3efd8:	subcs	r0, r0, r1, lsl #13
   3efdc:	cmp	r0, r1, lsl #12
   3efe0:	adc	r2, r2, r2
   3efe4:	subcs	r0, r0, r1, lsl #12
   3efe8:	cmp	r0, r1, lsl #11
   3efec:	adc	r2, r2, r2
   3eff0:	subcs	r0, r0, r1, lsl #11
   3eff4:	cmp	r0, r1, lsl #10
   3eff8:	adc	r2, r2, r2
   3effc:	subcs	r0, r0, r1, lsl #10
   3f000:	cmp	r0, r1, lsl #9
   3f004:	adc	r2, r2, r2
   3f008:	subcs	r0, r0, r1, lsl #9
   3f00c:	cmp	r0, r1, lsl #8
   3f010:	adc	r2, r2, r2
   3f014:	subcs	r0, r0, r1, lsl #8
   3f018:	cmp	r0, r1, lsl #7
   3f01c:	adc	r2, r2, r2
   3f020:	subcs	r0, r0, r1, lsl #7
   3f024:	cmp	r0, r1, lsl #6
   3f028:	adc	r2, r2, r2
   3f02c:	subcs	r0, r0, r1, lsl #6
   3f030:	cmp	r0, r1, lsl #5
   3f034:	adc	r2, r2, r2
   3f038:	subcs	r0, r0, r1, lsl #5
   3f03c:	cmp	r0, r1, lsl #4
   3f040:	adc	r2, r2, r2
   3f044:	subcs	r0, r0, r1, lsl #4
   3f048:	cmp	r0, r1, lsl #3
   3f04c:	adc	r2, r2, r2
   3f050:	subcs	r0, r0, r1, lsl #3
   3f054:	cmp	r0, r1, lsl #2
   3f058:	adc	r2, r2, r2
   3f05c:	subcs	r0, r0, r1, lsl #2
   3f060:	cmp	r0, r1, lsl #1
   3f064:	adc	r2, r2, r2
   3f068:	subcs	r0, r0, r1, lsl #1
   3f06c:	cmp	r0, r1
   3f070:	adc	r2, r2, r2
   3f074:	subcs	r0, r0, r1
   3f078:	mov	r0, r2
   3f07c:	bx	lr
   3f080:	moveq	r0, #1
   3f084:	movne	r0, #0
   3f088:	bx	lr
   3f08c:	clz	r2, r1
   3f090:	rsb	r2, r2, #31
   3f094:	lsr	r0, r0, r2
   3f098:	bx	lr
   3f09c:	cmp	r0, #0
   3f0a0:	mvnne	r0, #0
   3f0a4:	b	3f744 <acl_create_entry@plt+0x3a4c0>
   3f0a8:	cmp	r1, #0
   3f0ac:	beq	3f09c <acl_create_entry@plt+0x39e18>
   3f0b0:	push	{r0, r1, lr}
   3f0b4:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3f0b8:	pop	{r1, r2, lr}
   3f0bc:	mul	r3, r2, r0
   3f0c0:	sub	r1, r1, r3
   3f0c4:	bx	lr
   3f0c8:	cmp	r1, #0
   3f0cc:	beq	3f2d8 <acl_create_entry@plt+0x3a054>
   3f0d0:	eor	ip, r0, r1
   3f0d4:	rsbmi	r1, r1, #0
   3f0d8:	subs	r2, r1, #1
   3f0dc:	beq	3f2a4 <acl_create_entry@plt+0x3a020>
   3f0e0:	movs	r3, r0
   3f0e4:	rsbmi	r3, r0, #0
   3f0e8:	cmp	r3, r1
   3f0ec:	bls	3f2b0 <acl_create_entry@plt+0x3a02c>
   3f0f0:	tst	r1, r2
   3f0f4:	beq	3f2c0 <acl_create_entry@plt+0x3a03c>
   3f0f8:	clz	r2, r3
   3f0fc:	clz	r0, r1
   3f100:	sub	r2, r0, r2
   3f104:	rsbs	r2, r2, #31
   3f108:	addne	r2, r2, r2, lsl #1
   3f10c:	mov	r0, #0
   3f110:	addne	pc, pc, r2, lsl #2
   3f114:	nop	{0}
   3f118:	cmp	r3, r1, lsl #31
   3f11c:	adc	r0, r0, r0
   3f120:	subcs	r3, r3, r1, lsl #31
   3f124:	cmp	r3, r1, lsl #30
   3f128:	adc	r0, r0, r0
   3f12c:	subcs	r3, r3, r1, lsl #30
   3f130:	cmp	r3, r1, lsl #29
   3f134:	adc	r0, r0, r0
   3f138:	subcs	r3, r3, r1, lsl #29
   3f13c:	cmp	r3, r1, lsl #28
   3f140:	adc	r0, r0, r0
   3f144:	subcs	r3, r3, r1, lsl #28
   3f148:	cmp	r3, r1, lsl #27
   3f14c:	adc	r0, r0, r0
   3f150:	subcs	r3, r3, r1, lsl #27
   3f154:	cmp	r3, r1, lsl #26
   3f158:	adc	r0, r0, r0
   3f15c:	subcs	r3, r3, r1, lsl #26
   3f160:	cmp	r3, r1, lsl #25
   3f164:	adc	r0, r0, r0
   3f168:	subcs	r3, r3, r1, lsl #25
   3f16c:	cmp	r3, r1, lsl #24
   3f170:	adc	r0, r0, r0
   3f174:	subcs	r3, r3, r1, lsl #24
   3f178:	cmp	r3, r1, lsl #23
   3f17c:	adc	r0, r0, r0
   3f180:	subcs	r3, r3, r1, lsl #23
   3f184:	cmp	r3, r1, lsl #22
   3f188:	adc	r0, r0, r0
   3f18c:	subcs	r3, r3, r1, lsl #22
   3f190:	cmp	r3, r1, lsl #21
   3f194:	adc	r0, r0, r0
   3f198:	subcs	r3, r3, r1, lsl #21
   3f19c:	cmp	r3, r1, lsl #20
   3f1a0:	adc	r0, r0, r0
   3f1a4:	subcs	r3, r3, r1, lsl #20
   3f1a8:	cmp	r3, r1, lsl #19
   3f1ac:	adc	r0, r0, r0
   3f1b0:	subcs	r3, r3, r1, lsl #19
   3f1b4:	cmp	r3, r1, lsl #18
   3f1b8:	adc	r0, r0, r0
   3f1bc:	subcs	r3, r3, r1, lsl #18
   3f1c0:	cmp	r3, r1, lsl #17
   3f1c4:	adc	r0, r0, r0
   3f1c8:	subcs	r3, r3, r1, lsl #17
   3f1cc:	cmp	r3, r1, lsl #16
   3f1d0:	adc	r0, r0, r0
   3f1d4:	subcs	r3, r3, r1, lsl #16
   3f1d8:	cmp	r3, r1, lsl #15
   3f1dc:	adc	r0, r0, r0
   3f1e0:	subcs	r3, r3, r1, lsl #15
   3f1e4:	cmp	r3, r1, lsl #14
   3f1e8:	adc	r0, r0, r0
   3f1ec:	subcs	r3, r3, r1, lsl #14
   3f1f0:	cmp	r3, r1, lsl #13
   3f1f4:	adc	r0, r0, r0
   3f1f8:	subcs	r3, r3, r1, lsl #13
   3f1fc:	cmp	r3, r1, lsl #12
   3f200:	adc	r0, r0, r0
   3f204:	subcs	r3, r3, r1, lsl #12
   3f208:	cmp	r3, r1, lsl #11
   3f20c:	adc	r0, r0, r0
   3f210:	subcs	r3, r3, r1, lsl #11
   3f214:	cmp	r3, r1, lsl #10
   3f218:	adc	r0, r0, r0
   3f21c:	subcs	r3, r3, r1, lsl #10
   3f220:	cmp	r3, r1, lsl #9
   3f224:	adc	r0, r0, r0
   3f228:	subcs	r3, r3, r1, lsl #9
   3f22c:	cmp	r3, r1, lsl #8
   3f230:	adc	r0, r0, r0
   3f234:	subcs	r3, r3, r1, lsl #8
   3f238:	cmp	r3, r1, lsl #7
   3f23c:	adc	r0, r0, r0
   3f240:	subcs	r3, r3, r1, lsl #7
   3f244:	cmp	r3, r1, lsl #6
   3f248:	adc	r0, r0, r0
   3f24c:	subcs	r3, r3, r1, lsl #6
   3f250:	cmp	r3, r1, lsl #5
   3f254:	adc	r0, r0, r0
   3f258:	subcs	r3, r3, r1, lsl #5
   3f25c:	cmp	r3, r1, lsl #4
   3f260:	adc	r0, r0, r0
   3f264:	subcs	r3, r3, r1, lsl #4
   3f268:	cmp	r3, r1, lsl #3
   3f26c:	adc	r0, r0, r0
   3f270:	subcs	r3, r3, r1, lsl #3
   3f274:	cmp	r3, r1, lsl #2
   3f278:	adc	r0, r0, r0
   3f27c:	subcs	r3, r3, r1, lsl #2
   3f280:	cmp	r3, r1, lsl #1
   3f284:	adc	r0, r0, r0
   3f288:	subcs	r3, r3, r1, lsl #1
   3f28c:	cmp	r3, r1
   3f290:	adc	r0, r0, r0
   3f294:	subcs	r3, r3, r1
   3f298:	cmp	ip, #0
   3f29c:	rsbmi	r0, r0, #0
   3f2a0:	bx	lr
   3f2a4:	teq	ip, r0
   3f2a8:	rsbmi	r0, r0, #0
   3f2ac:	bx	lr
   3f2b0:	movcc	r0, #0
   3f2b4:	asreq	r0, ip, #31
   3f2b8:	orreq	r0, r0, #1
   3f2bc:	bx	lr
   3f2c0:	clz	r2, r1
   3f2c4:	rsb	r2, r2, #31
   3f2c8:	cmp	ip, #0
   3f2cc:	lsr	r0, r3, r2
   3f2d0:	rsbmi	r0, r0, #0
   3f2d4:	bx	lr
   3f2d8:	cmp	r0, #0
   3f2dc:	mvngt	r0, #-2147483648	; 0x80000000
   3f2e0:	movlt	r0, #-2147483648	; 0x80000000
   3f2e4:	b	3f744 <acl_create_entry@plt+0x3a4c0>
   3f2e8:	cmp	r1, #0
   3f2ec:	beq	3f2d8 <acl_create_entry@plt+0x3a054>
   3f2f0:	push	{r0, r1, lr}
   3f2f4:	bl	3f0d0 <acl_create_entry@plt+0x39e4c>
   3f2f8:	pop	{r1, r2, lr}
   3f2fc:	mul	r3, r2, r0
   3f300:	sub	r1, r1, r3
   3f304:	bx	lr
   3f308:	eor	r1, r1, #-2147483648	; 0x80000000
   3f30c:	b	3f314 <acl_create_entry@plt+0x3a090>
   3f310:	eor	r3, r3, #-2147483648	; 0x80000000
   3f314:	push	{r4, r5, lr}
   3f318:	lsl	r4, r1, #1
   3f31c:	lsl	r5, r3, #1
   3f320:	teq	r4, r5
   3f324:	teqeq	r0, r2
   3f328:	orrsne	ip, r4, r0
   3f32c:	orrsne	ip, r5, r2
   3f330:	mvnsne	ip, r4, asr #21
   3f334:	mvnsne	ip, r5, asr #21
   3f338:	beq	3f524 <acl_create_entry@plt+0x3a2a0>
   3f33c:	lsr	r4, r4, #21
   3f340:	rsbs	r5, r4, r5, lsr #21
   3f344:	rsblt	r5, r5, #0
   3f348:	ble	3f368 <acl_create_entry@plt+0x3a0e4>
   3f34c:	add	r4, r4, r5
   3f350:	eor	r2, r0, r2
   3f354:	eor	r3, r1, r3
   3f358:	eor	r0, r2, r0
   3f35c:	eor	r1, r3, r1
   3f360:	eor	r2, r0, r2
   3f364:	eor	r3, r1, r3
   3f368:	cmp	r5, #54	; 0x36
   3f36c:	pophi	{r4, r5, pc}
   3f370:	tst	r1, #-2147483648	; 0x80000000
   3f374:	lsl	r1, r1, #12
   3f378:	mov	ip, #1048576	; 0x100000
   3f37c:	orr	r1, ip, r1, lsr #12
   3f380:	beq	3f38c <acl_create_entry@plt+0x3a108>
   3f384:	rsbs	r0, r0, #0
   3f388:	rsc	r1, r1, #0
   3f38c:	tst	r3, #-2147483648	; 0x80000000
   3f390:	lsl	r3, r3, #12
   3f394:	orr	r3, ip, r3, lsr #12
   3f398:	beq	3f3a4 <acl_create_entry@plt+0x3a120>
   3f39c:	rsbs	r2, r2, #0
   3f3a0:	rsc	r3, r3, #0
   3f3a4:	teq	r4, r5
   3f3a8:	beq	3f50c <acl_create_entry@plt+0x3a288>
   3f3ac:	sub	r4, r4, #1
   3f3b0:	rsbs	lr, r5, #32
   3f3b4:	blt	3f3d0 <acl_create_entry@plt+0x3a14c>
   3f3b8:	lsl	ip, r2, lr
   3f3bc:	adds	r0, r0, r2, lsr r5
   3f3c0:	adc	r1, r1, #0
   3f3c4:	adds	r0, r0, r3, lsl lr
   3f3c8:	adcs	r1, r1, r3, asr r5
   3f3cc:	b	3f3ec <acl_create_entry@plt+0x3a168>
   3f3d0:	sub	r5, r5, #32
   3f3d4:	add	lr, lr, #32
   3f3d8:	cmp	r2, #1
   3f3dc:	lsl	ip, r3, lr
   3f3e0:	orrcs	ip, ip, #2
   3f3e4:	adds	r0, r0, r3, asr r5
   3f3e8:	adcs	r1, r1, r3, asr #31
   3f3ec:	and	r5, r1, #-2147483648	; 0x80000000
   3f3f0:	bpl	3f400 <acl_create_entry@plt+0x3a17c>
   3f3f4:	rsbs	ip, ip, #0
   3f3f8:	rscs	r0, r0, #0
   3f3fc:	rsc	r1, r1, #0
   3f400:	cmp	r1, #1048576	; 0x100000
   3f404:	bcc	3f444 <acl_create_entry@plt+0x3a1c0>
   3f408:	cmp	r1, #2097152	; 0x200000
   3f40c:	bcc	3f42c <acl_create_entry@plt+0x3a1a8>
   3f410:	lsrs	r1, r1, #1
   3f414:	rrxs	r0, r0
   3f418:	rrx	ip, ip
   3f41c:	add	r4, r4, #1
   3f420:	lsl	r2, r4, #21
   3f424:	cmn	r2, #4194304	; 0x400000
   3f428:	bcs	3f584 <acl_create_entry@plt+0x3a300>
   3f42c:	cmp	ip, #-2147483648	; 0x80000000
   3f430:	lsrseq	ip, r0, #1
   3f434:	adcs	r0, r0, #0
   3f438:	adc	r1, r1, r4, lsl #20
   3f43c:	orr	r1, r1, r5
   3f440:	pop	{r4, r5, pc}
   3f444:	lsls	ip, ip, #1
   3f448:	adcs	r0, r0, r0
   3f44c:	adc	r1, r1, r1
   3f450:	tst	r1, #1048576	; 0x100000
   3f454:	sub	r4, r4, #1
   3f458:	bne	3f42c <acl_create_entry@plt+0x3a1a8>
   3f45c:	teq	r1, #0
   3f460:	moveq	r1, r0
   3f464:	moveq	r0, #0
   3f468:	clz	r3, r1
   3f46c:	addeq	r3, r3, #32
   3f470:	sub	r3, r3, #11
   3f474:	subs	r2, r3, #32
   3f478:	bge	3f49c <acl_create_entry@plt+0x3a218>
   3f47c:	adds	r2, r2, #12
   3f480:	ble	3f498 <acl_create_entry@plt+0x3a214>
   3f484:	add	ip, r2, #20
   3f488:	rsb	r2, r2, #12
   3f48c:	lsl	r0, r1, ip
   3f490:	lsr	r1, r1, r2
   3f494:	b	3f4ac <acl_create_entry@plt+0x3a228>
   3f498:	add	r2, r2, #20
   3f49c:	rsble	ip, r2, #32
   3f4a0:	lsl	r1, r1, r2
   3f4a4:	orrle	r1, r1, r0, lsr ip
   3f4a8:	lslle	r0, r0, r2
   3f4ac:	subs	r4, r4, r3
   3f4b0:	addge	r1, r1, r4, lsl #20
   3f4b4:	orrge	r1, r1, r5
   3f4b8:	popge	{r4, r5, pc}
   3f4bc:	mvn	r4, r4
   3f4c0:	subs	r4, r4, #31
   3f4c4:	bge	3f500 <acl_create_entry@plt+0x3a27c>
   3f4c8:	adds	r4, r4, #12
   3f4cc:	bgt	3f4e8 <acl_create_entry@plt+0x3a264>
   3f4d0:	add	r4, r4, #20
   3f4d4:	rsb	r2, r4, #32
   3f4d8:	lsr	r0, r0, r4
   3f4dc:	orr	r0, r0, r1, lsl r2
   3f4e0:	orr	r1, r5, r1, lsr r4
   3f4e4:	pop	{r4, r5, pc}
   3f4e8:	rsb	r4, r4, #12
   3f4ec:	rsb	r2, r4, #32
   3f4f0:	lsr	r0, r0, r2
   3f4f4:	orr	r0, r0, r1, lsl r4
   3f4f8:	mov	r1, r5
   3f4fc:	pop	{r4, r5, pc}
   3f500:	lsr	r0, r1, r4
   3f504:	mov	r1, r5
   3f508:	pop	{r4, r5, pc}
   3f50c:	teq	r4, #0
   3f510:	eor	r3, r3, #1048576	; 0x100000
   3f514:	eoreq	r1, r1, #1048576	; 0x100000
   3f518:	addeq	r4, r4, #1
   3f51c:	subne	r5, r5, #1
   3f520:	b	3f3ac <acl_create_entry@plt+0x3a128>
   3f524:	mvns	ip, r4, asr #21
   3f528:	mvnsne	ip, r5, asr #21
   3f52c:	beq	3f594 <acl_create_entry@plt+0x3a310>
   3f530:	teq	r4, r5
   3f534:	teqeq	r0, r2
   3f538:	beq	3f54c <acl_create_entry@plt+0x3a2c8>
   3f53c:	orrs	ip, r4, r0
   3f540:	moveq	r1, r3
   3f544:	moveq	r0, r2
   3f548:	pop	{r4, r5, pc}
   3f54c:	teq	r1, r3
   3f550:	movne	r1, #0
   3f554:	movne	r0, #0
   3f558:	popne	{r4, r5, pc}
   3f55c:	lsrs	ip, r4, #21
   3f560:	bne	3f574 <acl_create_entry@plt+0x3a2f0>
   3f564:	lsls	r0, r0, #1
   3f568:	adcs	r1, r1, r1
   3f56c:	orrcs	r1, r1, #-2147483648	; 0x80000000
   3f570:	pop	{r4, r5, pc}
   3f574:	adds	r4, r4, #4194304	; 0x400000
   3f578:	addcc	r1, r1, #1048576	; 0x100000
   3f57c:	popcc	{r4, r5, pc}
   3f580:	and	r5, r1, #-2147483648	; 0x80000000
   3f584:	orr	r1, r5, #2130706432	; 0x7f000000
   3f588:	orr	r1, r1, #15728640	; 0xf00000
   3f58c:	mov	r0, #0
   3f590:	pop	{r4, r5, pc}
   3f594:	mvns	ip, r4, asr #21
   3f598:	movne	r1, r3
   3f59c:	movne	r0, r2
   3f5a0:	mvnseq	ip, r5, asr #21
   3f5a4:	movne	r3, r1
   3f5a8:	movne	r2, r0
   3f5ac:	orrs	r4, r0, r1, lsl #12
   3f5b0:	orrseq	r5, r2, r3, lsl #12
   3f5b4:	teqeq	r1, r3
   3f5b8:	orrne	r1, r1, #524288	; 0x80000
   3f5bc:	pop	{r4, r5, pc}
   3f5c0:	teq	r0, #0
   3f5c4:	moveq	r1, #0
   3f5c8:	bxeq	lr
   3f5cc:	push	{r4, r5, lr}
   3f5d0:	mov	r4, #1024	; 0x400
   3f5d4:	add	r4, r4, #50	; 0x32
   3f5d8:	mov	r5, #0
   3f5dc:	mov	r1, #0
   3f5e0:	b	3f45c <acl_create_entry@plt+0x3a1d8>
   3f5e4:	teq	r0, #0
   3f5e8:	moveq	r1, #0
   3f5ec:	bxeq	lr
   3f5f0:	push	{r4, r5, lr}
   3f5f4:	mov	r4, #1024	; 0x400
   3f5f8:	add	r4, r4, #50	; 0x32
   3f5fc:	ands	r5, r0, #-2147483648	; 0x80000000
   3f600:	rsbmi	r0, r0, #0
   3f604:	mov	r1, #0
   3f608:	b	3f45c <acl_create_entry@plt+0x3a1d8>
   3f60c:	lsls	r2, r0, #1
   3f610:	asr	r1, r2, #3
   3f614:	rrx	r1, r1
   3f618:	lsl	r0, r2, #28
   3f61c:	andsne	r3, r2, #-16777216	; 0xff000000
   3f620:	teqne	r3, #-16777216	; 0xff000000
   3f624:	eorne	r1, r1, #939524096	; 0x38000000
   3f628:	bxne	lr
   3f62c:	teq	r2, #0
   3f630:	teqne	r3, #-16777216	; 0xff000000
   3f634:	bxeq	lr
   3f638:	push	{r4, r5, lr}
   3f63c:	mov	r4, #896	; 0x380
   3f640:	and	r5, r1, #-2147483648	; 0x80000000
   3f644:	bic	r1, r1, #-2147483648	; 0x80000000
   3f648:	b	3f45c <acl_create_entry@plt+0x3a1d8>
   3f64c:	orrs	r2, r0, r1
   3f650:	bxeq	lr
   3f654:	push	{r4, r5, lr}
   3f658:	mov	r5, #0
   3f65c:	b	3f67c <acl_create_entry@plt+0x3a3f8>
   3f660:	orrs	r2, r0, r1
   3f664:	bxeq	lr
   3f668:	push	{r4, r5, lr}
   3f66c:	ands	r5, r1, #-2147483648	; 0x80000000
   3f670:	bpl	3f67c <acl_create_entry@plt+0x3a3f8>
   3f674:	rsbs	r0, r0, #0
   3f678:	rsc	r1, r1, #0
   3f67c:	mov	r4, #1024	; 0x400
   3f680:	add	r4, r4, #50	; 0x32
   3f684:	lsrs	ip, r1, #22
   3f688:	beq	3f400 <acl_create_entry@plt+0x3a17c>
   3f68c:	mov	r2, #3
   3f690:	lsrs	ip, ip, #3
   3f694:	addne	r2, r2, #3
   3f698:	lsrs	ip, ip, #3
   3f69c:	addne	r2, r2, #3
   3f6a0:	add	r2, r2, ip, lsr #3
   3f6a4:	rsb	r3, r2, #32
   3f6a8:	lsl	ip, r0, r3
   3f6ac:	lsr	r0, r0, r2
   3f6b0:	orr	r0, r0, r1, lsl r3
   3f6b4:	lsr	r1, r1, r2
   3f6b8:	add	r4, r4, r2
   3f6bc:	b	3f400 <acl_create_entry@plt+0x3a17c>
   3f6c0:	cmp	r3, #0
   3f6c4:	cmpeq	r2, #0
   3f6c8:	bne	3f6ec <acl_create_entry@plt+0x3a468>
   3f6cc:	cmp	r1, #0
   3f6d0:	movlt	r1, #-2147483648	; 0x80000000
   3f6d4:	movlt	r0, #0
   3f6d8:	blt	3f6e8 <acl_create_entry@plt+0x3a464>
   3f6dc:	cmpeq	r0, #0
   3f6e0:	mvnne	r1, #-2147483648	; 0x80000000
   3f6e4:	mvnne	r0, #0
   3f6e8:	b	3f744 <acl_create_entry@plt+0x3a4c0>
   3f6ec:	sub	sp, sp, #8
   3f6f0:	push	{sp, lr}
   3f6f4:	bl	3f7a0 <acl_create_entry@plt+0x3a51c>
   3f6f8:	ldr	lr, [sp, #4]
   3f6fc:	add	sp, sp, #8
   3f700:	pop	{r2, r3}
   3f704:	bx	lr
   3f708:	cmp	r3, #0
   3f70c:	cmpeq	r2, #0
   3f710:	bne	3f728 <acl_create_entry@plt+0x3a4a4>
   3f714:	cmp	r1, #0
   3f718:	cmpeq	r0, #0
   3f71c:	mvnne	r1, #0
   3f720:	mvnne	r0, #0
   3f724:	b	3f744 <acl_create_entry@plt+0x3a4c0>
   3f728:	sub	sp, sp, #8
   3f72c:	push	{sp, lr}
   3f730:	bl	3f7dc <acl_create_entry@plt+0x3a558>
   3f734:	ldr	lr, [sp, #4]
   3f738:	add	sp, sp, #8
   3f73c:	pop	{r2, r3}
   3f740:	bx	lr
   3f744:	push	{r1, lr}
   3f748:	mov	r0, #8
   3f74c:	bl	4e04 <raise@plt>
   3f750:	pop	{r1, pc}
   3f754:	andeq	r0, r0, r0
   3f758:	vmov	d7, r0, r1
   3f75c:	vldr	d5, [pc, #44]	; 3f790 <acl_create_entry@plt+0x3a50c>
   3f760:	vldr	d6, [pc, #48]	; 3f798 <acl_create_entry@plt+0x3a514>
   3f764:	mov	r0, #0
   3f768:	vmul.f64	d5, d7, d5
   3f76c:	vcvt.u32.f64	s9, d5
   3f770:	vcvt.f64.u32	d5, s9
   3f774:	vmov	r1, s9
   3f778:	vmls.f64	d7, d5, d6
   3f77c:	vcvt.u32.f64	s14, d7
   3f780:	vmov	r3, s14
   3f784:	orr	r0, r0, r3
   3f788:	bx	lr
   3f78c:	nop	{0}
   3f790:	andeq	r0, r0, r0
   3f794:	ldclcc	0, cr0, [r0]
   3f798:	andeq	r0, r0, r0
   3f79c:	mvnsmi	r0, r0
   3f7a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3f7a4:	mov	r8, r2
   3f7a8:	mov	r6, r0
   3f7ac:	mov	r7, r1
   3f7b0:	mov	sl, r3
   3f7b4:	ldr	r9, [sp, #32]
   3f7b8:	bl	3f818 <acl_create_entry@plt+0x3a594>
   3f7bc:	umull	r4, r5, r8, r0
   3f7c0:	mul	r8, r8, r1
   3f7c4:	mla	r2, r0, sl, r8
   3f7c8:	add	r5, r2, r5
   3f7cc:	subs	r4, r6, r4
   3f7d0:	sbc	r5, r7, r5
   3f7d4:	strd	r4, [r9]
   3f7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f7dc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3f7e0:	mov	r8, r2
   3f7e4:	mov	r6, r0
   3f7e8:	mov	r7, r1
   3f7ec:	mov	r5, r3
   3f7f0:	ldr	r9, [sp, #32]
   3f7f4:	bl	3fca4 <acl_create_entry@plt+0x3aa20>
   3f7f8:	mul	r3, r0, r5
   3f7fc:	umull	r4, r5, r0, r8
   3f800:	mla	r8, r8, r1, r3
   3f804:	add	r5, r8, r5
   3f808:	subs	r4, r6, r4
   3f80c:	sbc	r5, r7, r5
   3f810:	strd	r4, [r9]
   3f814:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3f818:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f81c:	rsbs	r4, r0, #0
   3f820:	rsc	r5, r1, #0
   3f824:	cmp	r1, #0
   3f828:	mvn	r6, #0
   3f82c:	sub	sp, sp, #12
   3f830:	movge	r4, r0
   3f834:	movge	r5, r1
   3f838:	movge	r6, #0
   3f83c:	cmp	r3, #0
   3f840:	blt	3fa78 <acl_create_entry@plt+0x3a7f4>
   3f844:	cmp	r3, #0
   3f848:	mov	sl, r4
   3f84c:	mov	ip, r5
   3f850:	mov	r0, r2
   3f854:	mov	r1, r3
   3f858:	mov	r8, r2
   3f85c:	mov	r7, r4
   3f860:	mov	r9, r5
   3f864:	bne	3f95c <acl_create_entry@plt+0x3a6d8>
   3f868:	cmp	r2, r5
   3f86c:	bls	3f998 <acl_create_entry@plt+0x3a714>
   3f870:	clz	r3, r2
   3f874:	cmp	r3, #0
   3f878:	rsbne	r2, r3, #32
   3f87c:	lslne	r8, r0, r3
   3f880:	lsrne	r2, r4, r2
   3f884:	lslne	r7, r4, r3
   3f888:	orrne	r9, r2, r5, lsl r3
   3f88c:	lsr	r4, r8, #16
   3f890:	uxth	sl, r8
   3f894:	mov	r1, r4
   3f898:	mov	r0, r9
   3f89c:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3f8a0:	mov	r1, r4
   3f8a4:	mov	fp, r0
   3f8a8:	mov	r0, r9
   3f8ac:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3f8b0:	mul	r0, sl, fp
   3f8b4:	lsr	r2, r7, #16
   3f8b8:	orr	r1, r2, r1, lsl #16
   3f8bc:	cmp	r0, r1
   3f8c0:	bls	3f8e4 <acl_create_entry@plt+0x3a660>
   3f8c4:	adds	r1, r1, r8
   3f8c8:	sub	r3, fp, #1
   3f8cc:	bcs	3f8e0 <acl_create_entry@plt+0x3a65c>
   3f8d0:	cmp	r0, r1
   3f8d4:	subhi	fp, fp, #2
   3f8d8:	addhi	r1, r1, r8
   3f8dc:	bhi	3f8e4 <acl_create_entry@plt+0x3a660>
   3f8e0:	mov	fp, r3
   3f8e4:	rsb	r9, r0, r1
   3f8e8:	mov	r1, r4
   3f8ec:	uxth	r7, r7
   3f8f0:	mov	r0, r9
   3f8f4:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3f8f8:	mov	r1, r4
   3f8fc:	mov	r5, r0
   3f900:	mov	r0, r9
   3f904:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3f908:	mul	sl, sl, r5
   3f90c:	orr	r1, r7, r1, lsl #16
   3f910:	cmp	sl, r1
   3f914:	bls	3f934 <acl_create_entry@plt+0x3a6b0>
   3f918:	adds	r8, r1, r8
   3f91c:	sub	r3, r5, #1
   3f920:	bcs	3f930 <acl_create_entry@plt+0x3a6ac>
   3f924:	cmp	sl, r8
   3f928:	subhi	r5, r5, #2
   3f92c:	bhi	3f934 <acl_create_entry@plt+0x3a6b0>
   3f930:	mov	r5, r3
   3f934:	orr	r3, r5, fp, lsl #16
   3f938:	mov	r4, #0
   3f93c:	cmp	r6, #0
   3f940:	mov	r0, r3
   3f944:	mov	r1, r4
   3f948:	beq	3f954 <acl_create_entry@plt+0x3a6d0>
   3f94c:	rsbs	r0, r0, #0
   3f950:	rsc	r1, r1, #0
   3f954:	add	sp, sp, #12
   3f958:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f95c:	cmp	r3, r5
   3f960:	movhi	r4, #0
   3f964:	movhi	r3, r4
   3f968:	bhi	3f93c <acl_create_entry@plt+0x3a6b8>
   3f96c:	clz	r5, r1
   3f970:	cmp	r5, #0
   3f974:	bne	3fb64 <acl_create_entry@plt+0x3a8e0>
   3f978:	cmp	r1, ip
   3f97c:	cmpcs	r2, sl
   3f980:	movhi	r4, #0
   3f984:	movls	r4, #1
   3f988:	movls	r3, #1
   3f98c:	movls	r4, r5
   3f990:	movhi	r3, r4
   3f994:	b	3f93c <acl_create_entry@plt+0x3a6b8>
   3f998:	cmp	r2, #0
   3f99c:	bne	3f9b0 <acl_create_entry@plt+0x3a72c>
   3f9a0:	mov	r1, r2
   3f9a4:	mov	r0, #1
   3f9a8:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3f9ac:	mov	r8, r0
   3f9b0:	clz	r3, r8
   3f9b4:	cmp	r3, #0
   3f9b8:	bne	3fa88 <acl_create_entry@plt+0x3a804>
   3f9bc:	rsb	r9, r8, r9
   3f9c0:	lsr	r5, r8, #16
   3f9c4:	uxth	sl, r8
   3f9c8:	mov	r4, #1
   3f9cc:	mov	r1, r5
   3f9d0:	mov	r0, r9
   3f9d4:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3f9d8:	mov	r1, r5
   3f9dc:	mov	fp, r0
   3f9e0:	mov	r0, r9
   3f9e4:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3f9e8:	mul	r0, sl, fp
   3f9ec:	lsr	r2, r7, #16
   3f9f0:	orr	r1, r2, r1, lsl #16
   3f9f4:	cmp	r0, r1
   3f9f8:	bls	3fa18 <acl_create_entry@plt+0x3a794>
   3f9fc:	adds	r1, r1, r8
   3fa00:	sub	r3, fp, #1
   3fa04:	bcs	3fc84 <acl_create_entry@plt+0x3aa00>
   3fa08:	cmp	r0, r1
   3fa0c:	subhi	fp, fp, #2
   3fa10:	addhi	r1, r1, r8
   3fa14:	bls	3fc84 <acl_create_entry@plt+0x3aa00>
   3fa18:	rsb	r2, r0, r1
   3fa1c:	mov	r1, r5
   3fa20:	str	r2, [sp]
   3fa24:	uxth	r7, r7
   3fa28:	mov	r0, r2
   3fa2c:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fa30:	ldr	r2, [sp]
   3fa34:	mov	r1, r5
   3fa38:	mov	r9, r0
   3fa3c:	mov	r0, r2
   3fa40:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fa44:	mul	sl, sl, r9
   3fa48:	orr	r1, r7, r1, lsl #16
   3fa4c:	cmp	sl, r1
   3fa50:	bls	3fa70 <acl_create_entry@plt+0x3a7ec>
   3fa54:	adds	r8, r1, r8
   3fa58:	sub	r3, r9, #1
   3fa5c:	bcs	3fa6c <acl_create_entry@plt+0x3a7e8>
   3fa60:	cmp	sl, r8
   3fa64:	subhi	r9, r9, #2
   3fa68:	bhi	3fa70 <acl_create_entry@plt+0x3a7ec>
   3fa6c:	mov	r9, r3
   3fa70:	orr	r3, r9, fp, lsl #16
   3fa74:	b	3f93c <acl_create_entry@plt+0x3a6b8>
   3fa78:	mvn	r6, r6
   3fa7c:	rsbs	r2, r2, #0
   3fa80:	rsc	r3, r3, #0
   3fa84:	b	3f844 <acl_create_entry@plt+0x3a5c0>
   3fa88:	lsl	r8, r8, r3
   3fa8c:	rsb	fp, r3, #32
   3fa90:	lsr	r4, r9, fp
   3fa94:	lsr	fp, r7, fp
   3fa98:	lsr	r5, r8, #16
   3fa9c:	orr	fp, fp, r9, lsl r3
   3faa0:	mov	r0, r4
   3faa4:	lsl	r7, r7, r3
   3faa8:	mov	r1, r5
   3faac:	uxth	sl, r8
   3fab0:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fab4:	mov	r1, r5
   3fab8:	mov	r3, r0
   3fabc:	mov	r0, r4
   3fac0:	str	r3, [sp]
   3fac4:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fac8:	ldr	r3, [sp]
   3facc:	lsr	r2, fp, #16
   3fad0:	mul	r0, sl, r3
   3fad4:	orr	r1, r2, r1, lsl #16
   3fad8:	cmp	r0, r1
   3fadc:	bls	3fafc <acl_create_entry@plt+0x3a878>
   3fae0:	adds	r1, r1, r8
   3fae4:	sub	r2, r3, #1
   3fae8:	bcs	3fc9c <acl_create_entry@plt+0x3aa18>
   3faec:	cmp	r0, r1
   3faf0:	subhi	r3, r3, #2
   3faf4:	addhi	r1, r1, r8
   3faf8:	bls	3fc9c <acl_create_entry@plt+0x3aa18>
   3fafc:	rsb	r9, r0, r1
   3fb00:	mov	r1, r5
   3fb04:	str	r3, [sp]
   3fb08:	uxth	fp, fp
   3fb0c:	mov	r0, r9
   3fb10:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fb14:	mov	r1, r5
   3fb18:	mov	r4, r0
   3fb1c:	mov	r0, r9
   3fb20:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fb24:	mul	r9, sl, r4
   3fb28:	ldr	r3, [sp]
   3fb2c:	orr	r1, fp, r1, lsl #16
   3fb30:	cmp	r9, r1
   3fb34:	bls	3fb58 <acl_create_entry@plt+0x3a8d4>
   3fb38:	adds	r1, r1, r8
   3fb3c:	sub	r2, r4, #1
   3fb40:	bcs	3fb54 <acl_create_entry@plt+0x3a8d0>
   3fb44:	cmp	r9, r1
   3fb48:	subhi	r4, r4, #2
   3fb4c:	addhi	r1, r1, r8
   3fb50:	bhi	3fb58 <acl_create_entry@plt+0x3a8d4>
   3fb54:	mov	r4, r2
   3fb58:	rsb	r9, r9, r1
   3fb5c:	orr	r4, r4, r3, lsl #16
   3fb60:	b	3f9cc <acl_create_entry@plt+0x3a748>
   3fb64:	rsb	sl, r5, #32
   3fb68:	lsl	r3, r2, r5
   3fb6c:	lsr	r0, r2, sl
   3fb70:	lsr	r2, ip, sl
   3fb74:	orr	r4, r0, r1, lsl r5
   3fb78:	lsr	sl, r7, sl
   3fb7c:	mov	r0, r2
   3fb80:	orr	sl, sl, ip, lsl r5
   3fb84:	lsr	r9, r4, #16
   3fb88:	str	r3, [sp, #4]
   3fb8c:	str	r2, [sp]
   3fb90:	uxth	fp, r4
   3fb94:	mov	r1, r9
   3fb98:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fb9c:	ldr	r2, [sp]
   3fba0:	mov	r1, r9
   3fba4:	mov	r8, r0
   3fba8:	mov	r0, r2
   3fbac:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fbb0:	mul	r0, fp, r8
   3fbb4:	lsr	r2, sl, #16
   3fbb8:	orr	r1, r2, r1, lsl #16
   3fbbc:	cmp	r0, r1
   3fbc0:	bls	3fbe0 <acl_create_entry@plt+0x3a95c>
   3fbc4:	adds	r1, r1, r4
   3fbc8:	sub	r2, r8, #1
   3fbcc:	bcs	3fc94 <acl_create_entry@plt+0x3aa10>
   3fbd0:	cmp	r0, r1
   3fbd4:	subhi	r8, r8, #2
   3fbd8:	addhi	r1, r1, r4
   3fbdc:	bls	3fc94 <acl_create_entry@plt+0x3aa10>
   3fbe0:	rsb	ip, r0, r1
   3fbe4:	mov	r1, r9
   3fbe8:	str	ip, [sp]
   3fbec:	mov	r0, ip
   3fbf0:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fbf4:	ldr	ip, [sp]
   3fbf8:	mov	r1, r9
   3fbfc:	mov	r2, r0
   3fc00:	mov	r0, ip
   3fc04:	str	r2, [sp]
   3fc08:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fc0c:	ldr	r2, [sp]
   3fc10:	uxth	ip, sl
   3fc14:	mul	fp, fp, r2
   3fc18:	orr	ip, ip, r1, lsl #16
   3fc1c:	cmp	fp, ip
   3fc20:	bls	3fc40 <acl_create_entry@plt+0x3a9bc>
   3fc24:	adds	ip, ip, r4
   3fc28:	sub	r1, r2, #1
   3fc2c:	bcs	3fc8c <acl_create_entry@plt+0x3aa08>
   3fc30:	cmp	fp, ip
   3fc34:	subhi	r2, r2, #2
   3fc38:	addhi	ip, ip, r4
   3fc3c:	bls	3fc8c <acl_create_entry@plt+0x3aa08>
   3fc40:	ldr	r0, [sp, #4]
   3fc44:	orr	r1, r2, r8, lsl #16
   3fc48:	rsb	fp, fp, ip
   3fc4c:	umull	r2, r3, r1, r0
   3fc50:	cmp	fp, r3
   3fc54:	bcc	3fc78 <acl_create_entry@plt+0x3a9f4>
   3fc58:	movne	r4, #0
   3fc5c:	moveq	r4, #1
   3fc60:	cmp	r2, r7, lsl r5
   3fc64:	movls	r4, #0
   3fc68:	andhi	r4, r4, #1
   3fc6c:	cmp	r4, #0
   3fc70:	moveq	r3, r1
   3fc74:	beq	3f93c <acl_create_entry@plt+0x3a6b8>
   3fc78:	sub	r3, r1, #1
   3fc7c:	mov	r4, #0
   3fc80:	b	3f93c <acl_create_entry@plt+0x3a6b8>
   3fc84:	mov	fp, r3
   3fc88:	b	3fa18 <acl_create_entry@plt+0x3a794>
   3fc8c:	mov	r2, r1
   3fc90:	b	3fc40 <acl_create_entry@plt+0x3a9bc>
   3fc94:	mov	r8, r2
   3fc98:	b	3fbe0 <acl_create_entry@plt+0x3a95c>
   3fc9c:	mov	r3, r2
   3fca0:	b	3fafc <acl_create_entry@plt+0x3a878>
   3fca4:	cmp	r3, #0
   3fca8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fcac:	mov	r6, r0
   3fcb0:	sub	sp, sp, #12
   3fcb4:	mov	r5, r1
   3fcb8:	mov	r7, r0
   3fcbc:	mov	r4, r2
   3fcc0:	mov	r8, r1
   3fcc4:	bne	3fda4 <acl_create_entry@plt+0x3ab20>
   3fcc8:	cmp	r2, r1
   3fccc:	bls	3fde0 <acl_create_entry@plt+0x3ab5c>
   3fcd0:	clz	r3, r2
   3fcd4:	cmp	r3, #0
   3fcd8:	rsbne	r8, r3, #32
   3fcdc:	lslne	r4, r2, r3
   3fce0:	lsrne	r8, r0, r8
   3fce4:	lslne	r7, r0, r3
   3fce8:	orrne	r8, r8, r1, lsl r3
   3fcec:	lsr	r5, r4, #16
   3fcf0:	uxth	sl, r4
   3fcf4:	mov	r1, r5
   3fcf8:	mov	r0, r8
   3fcfc:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fd00:	mov	r1, r5
   3fd04:	mov	r9, r0
   3fd08:	mov	r0, r8
   3fd0c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fd10:	mul	r0, sl, r9
   3fd14:	lsr	r3, r7, #16
   3fd18:	orr	r1, r3, r1, lsl #16
   3fd1c:	cmp	r0, r1
   3fd20:	bls	3fd44 <acl_create_entry@plt+0x3aac0>
   3fd24:	adds	r1, r1, r4
   3fd28:	sub	r2, r9, #1
   3fd2c:	bcs	3fd40 <acl_create_entry@plt+0x3aabc>
   3fd30:	cmp	r0, r1
   3fd34:	subhi	r9, r9, #2
   3fd38:	addhi	r1, r1, r4
   3fd3c:	bhi	3fd44 <acl_create_entry@plt+0x3aac0>
   3fd40:	mov	r9, r2
   3fd44:	rsb	r8, r0, r1
   3fd48:	mov	r1, r5
   3fd4c:	uxth	r7, r7
   3fd50:	mov	r0, r8
   3fd54:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fd58:	mov	r1, r5
   3fd5c:	mov	r6, r0
   3fd60:	mov	r0, r8
   3fd64:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fd68:	mul	sl, sl, r6
   3fd6c:	orr	r1, r7, r1, lsl #16
   3fd70:	cmp	sl, r1
   3fd74:	bls	3fd90 <acl_create_entry@plt+0x3ab0c>
   3fd78:	adds	r4, r1, r4
   3fd7c:	sub	r3, r6, #1
   3fd80:	bcs	4008c <acl_create_entry@plt+0x3ae08>
   3fd84:	cmp	sl, r4
   3fd88:	subhi	r6, r6, #2
   3fd8c:	bls	4008c <acl_create_entry@plt+0x3ae08>
   3fd90:	orr	r0, r6, r9, lsl #16
   3fd94:	mov	r6, #0
   3fd98:	mov	r1, r6
   3fd9c:	add	sp, sp, #12
   3fda0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fda4:	cmp	r3, r1
   3fda8:	movhi	r6, #0
   3fdac:	movhi	r0, r6
   3fdb0:	bhi	3fd98 <acl_create_entry@plt+0x3ab14>
   3fdb4:	clz	r7, r3
   3fdb8:	cmp	r7, #0
   3fdbc:	bne	3febc <acl_create_entry@plt+0x3ac38>
   3fdc0:	cmp	r3, r1
   3fdc4:	cmpcs	r2, r6
   3fdc8:	movhi	r6, #0
   3fdcc:	movls	r6, #1
   3fdd0:	movls	r0, #1
   3fdd4:	movls	r6, r7
   3fdd8:	movhi	r0, r6
   3fddc:	b	3fd98 <acl_create_entry@plt+0x3ab14>
   3fde0:	cmp	r2, #0
   3fde4:	bne	3fdf8 <acl_create_entry@plt+0x3ab74>
   3fde8:	mov	r1, r2
   3fdec:	mov	r0, #1
   3fdf0:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fdf4:	mov	r4, r0
   3fdf8:	clz	r3, r4
   3fdfc:	cmp	r3, #0
   3fe00:	bne	3ffb8 <acl_create_entry@plt+0x3ad34>
   3fe04:	rsb	r5, r4, r5
   3fe08:	lsr	r8, r4, #16
   3fe0c:	uxth	sl, r4
   3fe10:	mov	r6, #1
   3fe14:	mov	r1, r8
   3fe18:	mov	r0, r5
   3fe1c:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fe20:	mov	r1, r8
   3fe24:	mov	r9, r0
   3fe28:	mov	r0, r5
   3fe2c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fe30:	mul	r0, sl, r9
   3fe34:	lsr	r3, r7, #16
   3fe38:	orr	r1, r3, r1, lsl #16
   3fe3c:	cmp	r0, r1
   3fe40:	bls	3fe60 <acl_create_entry@plt+0x3abdc>
   3fe44:	adds	r1, r1, r4
   3fe48:	sub	r2, r9, #1
   3fe4c:	bcs	40094 <acl_create_entry@plt+0x3ae10>
   3fe50:	cmp	r0, r1
   3fe54:	subhi	r9, r9, #2
   3fe58:	addhi	r1, r1, r4
   3fe5c:	bls	40094 <acl_create_entry@plt+0x3ae10>
   3fe60:	rsb	fp, r0, r1
   3fe64:	mov	r1, r8
   3fe68:	uxth	r7, r7
   3fe6c:	mov	r0, fp
   3fe70:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fe74:	mov	r1, r8
   3fe78:	mov	r5, r0
   3fe7c:	mov	r0, fp
   3fe80:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fe84:	mul	sl, sl, r5
   3fe88:	orr	r1, r7, r1, lsl #16
   3fe8c:	cmp	sl, r1
   3fe90:	bls	3feac <acl_create_entry@plt+0x3ac28>
   3fe94:	adds	r4, r1, r4
   3fe98:	sub	r3, r5, #1
   3fe9c:	bcs	4009c <acl_create_entry@plt+0x3ae18>
   3fea0:	cmp	sl, r4
   3fea4:	subhi	r5, r5, #2
   3fea8:	bls	4009c <acl_create_entry@plt+0x3ae18>
   3feac:	orr	r0, r5, r9, lsl #16
   3feb0:	mov	r1, r6
   3feb4:	add	sp, sp, #12
   3feb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3febc:	rsb	r1, r7, #32
   3fec0:	lsl	r0, r2, r7
   3fec4:	lsr	r2, r2, r1
   3fec8:	lsr	fp, r5, r1
   3fecc:	orr	r8, r2, r3, lsl r7
   3fed0:	lsr	r1, r6, r1
   3fed4:	str	r0, [sp, #4]
   3fed8:	orr	r5, r1, r5, lsl r7
   3fedc:	lsr	r9, r8, #16
   3fee0:	mov	r0, fp
   3fee4:	uxth	sl, r8
   3fee8:	mov	r1, r9
   3feec:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3fef0:	mov	r1, r9
   3fef4:	mov	r4, r0
   3fef8:	mov	r0, fp
   3fefc:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3ff00:	mul	r0, sl, r4
   3ff04:	lsr	ip, r5, #16
   3ff08:	orr	r1, ip, r1, lsl #16
   3ff0c:	cmp	r0, r1
   3ff10:	bls	3ff24 <acl_create_entry@plt+0x3aca0>
   3ff14:	adds	r1, r1, r8
   3ff18:	sub	r2, r4, #1
   3ff1c:	bcc	400b8 <acl_create_entry@plt+0x3ae34>
   3ff20:	mov	r4, r2
   3ff24:	rsb	ip, r0, r1
   3ff28:	mov	r1, r9
   3ff2c:	str	ip, [sp]
   3ff30:	uxth	r5, r5
   3ff34:	mov	r0, ip
   3ff38:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3ff3c:	ldr	ip, [sp]
   3ff40:	mov	r1, r9
   3ff44:	mov	fp, r0
   3ff48:	mov	r0, ip
   3ff4c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3ff50:	mul	sl, sl, fp
   3ff54:	orr	r1, r5, r1, lsl #16
   3ff58:	cmp	sl, r1
   3ff5c:	bls	3ff70 <acl_create_entry@plt+0x3acec>
   3ff60:	adds	r1, r1, r8
   3ff64:	sub	r2, fp, #1
   3ff68:	bcc	400a4 <acl_create_entry@plt+0x3ae20>
   3ff6c:	mov	fp, r2
   3ff70:	ldr	r3, [sp, #4]
   3ff74:	orr	r0, fp, r4, lsl #16
   3ff78:	rsb	sl, sl, r1
   3ff7c:	umull	r4, r5, r0, r3
   3ff80:	cmp	sl, r5
   3ff84:	bcc	3ffa4 <acl_create_entry@plt+0x3ad20>
   3ff88:	movne	r3, #0
   3ff8c:	moveq	r3, #1
   3ff90:	cmp	r4, r6, lsl r7
   3ff94:	movls	r6, #0
   3ff98:	andhi	r6, r3, #1
   3ff9c:	cmp	r6, #0
   3ffa0:	beq	3fd98 <acl_create_entry@plt+0x3ab14>
   3ffa4:	mov	r6, #0
   3ffa8:	sub	r0, r0, #1
   3ffac:	mov	r1, r6
   3ffb0:	add	sp, sp, #12
   3ffb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ffb8:	lsl	r4, r4, r3
   3ffbc:	rsb	r9, r3, #32
   3ffc0:	lsr	r2, r5, r9
   3ffc4:	lsr	r9, r6, r9
   3ffc8:	lsr	r8, r4, #16
   3ffcc:	orr	r9, r9, r5, lsl r3
   3ffd0:	mov	r0, r2
   3ffd4:	lsl	r7, r6, r3
   3ffd8:	mov	r1, r8
   3ffdc:	str	r2, [sp]
   3ffe0:	bl	3eebc <acl_create_entry@plt+0x39c38>
   3ffe4:	ldr	r2, [sp]
   3ffe8:	mov	r1, r8
   3ffec:	uxth	sl, r4
   3fff0:	mov	fp, r0
   3fff4:	mov	r0, r2
   3fff8:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   3fffc:	mul	r0, sl, fp
   40000:	lsr	r3, r9, #16
   40004:	orr	r1, r3, r1, lsl #16
   40008:	cmp	r0, r1
   4000c:	bls	4002c <acl_create_entry@plt+0x3ada8>
   40010:	adds	r1, r1, r4
   40014:	sub	r3, fp, #1
   40018:	bcs	400cc <acl_create_entry@plt+0x3ae48>
   4001c:	cmp	r0, r1
   40020:	subhi	fp, fp, #2
   40024:	addhi	r1, r1, r4
   40028:	bls	400cc <acl_create_entry@plt+0x3ae48>
   4002c:	rsb	r5, r0, r1
   40030:	mov	r1, r8
   40034:	uxth	r9, r9
   40038:	mov	r0, r5
   4003c:	bl	3eebc <acl_create_entry@plt+0x39c38>
   40040:	mov	r1, r8
   40044:	mov	r6, r0
   40048:	mov	r0, r5
   4004c:	bl	3f0a8 <acl_create_entry@plt+0x39e24>
   40050:	mul	r5, sl, r6
   40054:	orr	r1, r9, r1, lsl #16
   40058:	cmp	r5, r1
   4005c:	bls	40080 <acl_create_entry@plt+0x3adfc>
   40060:	adds	r1, r1, r4
   40064:	sub	r3, r6, #1
   40068:	bcs	4007c <acl_create_entry@plt+0x3adf8>
   4006c:	cmp	r5, r1
   40070:	subhi	r6, r6, #2
   40074:	addhi	r1, r1, r4
   40078:	bhi	40080 <acl_create_entry@plt+0x3adfc>
   4007c:	mov	r6, r3
   40080:	rsb	r5, r5, r1
   40084:	orr	r6, r6, fp, lsl #16
   40088:	b	3fe14 <acl_create_entry@plt+0x3ab90>
   4008c:	mov	r6, r3
   40090:	b	3fd90 <acl_create_entry@plt+0x3ab0c>
   40094:	mov	r9, r2
   40098:	b	3fe60 <acl_create_entry@plt+0x3abdc>
   4009c:	mov	r5, r3
   400a0:	b	3feac <acl_create_entry@plt+0x3ac28>
   400a4:	cmp	sl, r1
   400a8:	subhi	fp, fp, #2
   400ac:	addhi	r1, r1, r8
   400b0:	bhi	3ff70 <acl_create_entry@plt+0x3acec>
   400b4:	b	3ff6c <acl_create_entry@plt+0x3ace8>
   400b8:	cmp	r0, r1
   400bc:	subhi	r4, r4, #2
   400c0:	addhi	r1, r1, r8
   400c4:	bhi	3ff24 <acl_create_entry@plt+0x3aca0>
   400c8:	b	3ff20 <acl_create_entry@plt+0x3ac9c>
   400cc:	mov	fp, r3
   400d0:	b	4002c <acl_create_entry@plt+0x3ada8>

000400d4 <__libc_csu_init@@Base>:
   400d4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   400d8:	mov	r7, r0
   400dc:	ldr	r6, [pc, #76]	; 40130 <__libc_csu_init@@Base+0x5c>
   400e0:	mov	r8, r1
   400e4:	ldr	r5, [pc, #72]	; 40134 <__libc_csu_init@@Base+0x60>
   400e8:	mov	r9, r2
   400ec:	add	r6, pc, r6
   400f0:	bl	479c <_init@@Base>
   400f4:	add	r5, pc, r5
   400f8:	rsb	r6, r5, r6
   400fc:	asrs	r6, r6, #2
   40100:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   40104:	sub	r5, r5, #4
   40108:	mov	r4, #0
   4010c:	add	r4, r4, #1
   40110:	ldr	r3, [r5, #4]!
   40114:	mov	r0, r7
   40118:	mov	r1, r8
   4011c:	mov	r2, r9
   40120:	blx	r3
   40124:	cmp	r4, r6
   40128:	bne	4010c <__libc_csu_init@@Base+0x38>
   4012c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   40130:	andeq	r4, r2, r8, lsl sl
   40134:	andeq	r4, r2, ip, lsl #20

00040138 <__libc_csu_fini@@Base>:
   40138:	bx	lr

Disassembly of section .fini:

0004013c <_fini@@Base>:
   4013c:	push	{r3, lr}
   40140:	pop	{r3, pc}
