#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep  3 10:22:47 2020
# Process ID: 8732
# Current directory: D:/seven
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15248 D:\seven\project_1.xpr
# Log file: D:/seven/vivado.log
# Journal file: D:/seven\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/seven/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 787.453 ; gain = 150.281
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Sep  3 10:54:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode4_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode4_8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sources_1/new/decode4_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode4_8
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Outcode' is not allowed [C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sources_1/new/decode4_8.v:28]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sources_1/new/decode4_8.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sources_1/new/decode4_8.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado18.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9c6fb08410474173815e86487017d73c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode4_8_behav xil_defaultlib.decode4_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode4_8
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode4_8_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pikachu/Desktop/Hardware -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Pikachu/Desktop/Hardware" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  3 10:54:34 2020...
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
file mkdir C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new
can't create directory "C:/Users/Pikachu/Desktop/Hardware": file already exists
file mkdir C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new
can't create directory "C:/Users/Pikachu/Desktop/Hardware": file already exists
file mkdir C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new
can't create directory "C:/Users/Pikachu/Desktop/Hardware": file already exists
file mkdir C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new
can't create directory "C:/Users/Pikachu/Desktop/Hardware": file already exists
file mkdir C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new
can't create directory "C:/Users/Pikachu/Desktop/Hardware": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new
can't create directory "C:/Users/Pikachu/Desktop/Hardware": file already exists
file mkdir {C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new}
close [ open {C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new/design_1.v} w ]
add_files -fileset sim_1 {{C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new/design_1.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado18.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9c6fb08410474173815e86487017d73c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot design_1_behav xil_defaultlib.design_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode4_8
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pikachu/Desktop/Hardware -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Pikachu/Desktop/Hardware" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  3 10:56:00 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_behav -key {Behavioral:sim_1:Functional:design_1} -tclbatch {design_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source design_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 910.340 ; gain = 0.000
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Sep  3 10:58:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.runs/synth_1/runme.log
[Thu Sep  3 10:58:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 11:08:51 2020...
