$date
	Thu Jan 27 19:23:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_test $end
$var wire 1 ! q $end
$var wire 1 " _q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module DUT $end
$var wire 1 # D $end
$var wire 1 " _q $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
0!
$end
#3
1%
#5
1$
#7
1#
#10
0$
#12
0#
#15
1$
#20
0$
#22
1#
#25
0"
1!
1$
#28
0#
#30
0$
#35
1"
0!
1$
#40
0$
