Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: tp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tp"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : tp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_contador.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_bcd.vhd" in Library work.
Architecture behavioral of Entity bits_to_an is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_mux.vhd" in Library work.
Architecture behavioral of Entity mux2 is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_bcd7.vhd" in Library work.
Architecture behavioral of Entity bcd_to_7seg is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_generador.vhd" in Library work.
Architecture beh of Entity generador is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_controlador.vhd" in Library work.
Architecture behavioral of Entity disp_ctrl is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_cont4_dig.vhd" in Library work.
Architecture behavioral of Entity contador_4dig is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_tp.vhd" in Library work.
Architecture behavioral of Entity tp is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <disp_ctrl> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <generador> in library <work> (architecture <Beh>) with generics.
	N = 50000000

Analyzing hierarchy for entity <contador_4dig> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	N = 2

Analyzing hierarchy for entity <bits_to_an> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bcd_to_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <generador> in library <work> (architecture <Beh>) with generics.
	N = 50000

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	N = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tp> in library <work> (Architecture <behavioral>).
Entity <tp> analyzed. Unit <tp> generated.

Analyzing Entity <disp_ctrl> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_controlador.vhd" line 21: Unconnected output port 'over' of component 'counter'.
Entity <disp_ctrl> analyzed. Unit <disp_ctrl> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <Behavioral>).
	N = 2
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing Entity <bits_to_an> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_bcd.vhd" line 17: Mux is complete : default of case is discarded
Entity <bits_to_an> analyzed. Unit <bits_to_an> generated.

Analyzing Entity <mux2> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_mux.vhd" line 20: Mux is complete : default of case is discarded
Entity <mux2> analyzed. Unit <mux2> generated.

Analyzing Entity <bcd_to_7seg> in library <work> (Architecture <Behavioral>).
Entity <bcd_to_7seg> analyzed. Unit <bcd_to_7seg> generated.

Analyzing generic Entity <generador.2> in library <work> (Architecture <Beh>).
	N = 50000
Entity <generador.2> analyzed. Unit <generador.2> generated.

Analyzing generic Entity <generador.1> in library <work> (Architecture <Beh>).
	N = 50000000
Entity <generador.1> analyzed. Unit <generador.1> generated.

Analyzing Entity <contador_4dig> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_cont4_dig.vhd" line 24: Unconnected output port 'over' of component 'counter'.
Entity <contador_4dig> analyzed. Unit <contador_4dig> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <Behavioral>).
	N = 4
Entity <counter.2> analyzed. Unit <counter.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <generador_1>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_generador.vhd".
    Found 1-bit register for signal <over>.
    Found 26-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <generador_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_contador.vhd".
    Found 1-bit register for signal <over>.
    Found 2-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_1> synthesized.


Synthesizing Unit <bits_to_an>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_bcd.vhd".
    Found 1-of-4 decoder for signal <anodos>.
    Summary:
	inferred   1 Decoder(s).
Unit <bits_to_an> synthesized.


Synthesizing Unit <mux2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_mux.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux2> synthesized.


Synthesizing Unit <bcd_to_7seg>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_bcd7.vhd".
    Found 16x8-bit ROM for signal <seg7>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_to_7seg> synthesized.


Synthesizing Unit <generador_2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_generador.vhd".
    Found 1-bit register for signal <over>.
    Found 16-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <generador_2> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_contador.vhd".
    Found 1-bit register for signal <over>.
    Found 4-bit up counter for signal <salida>.
    Found 4-bit comparator equal for signal <salida$cmp_eq0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_2> synthesized.


Synthesizing Unit <disp_ctrl>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_controlador.vhd".
Unit <disp_ctrl> synthesized.


Synthesizing Unit <contador_4dig>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_cont4_dig.vhd".
    Found 1-bit register for signal <ov>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <contador_4dig> synthesized.


Synthesizing Unit <tp>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP1/tp1/ise_tp.vhd".
Unit <tp> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 7
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 8
 1-bit register                                        : 8
# Comparators                                          : 4
 4-bit comparator equal                                : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 7
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 4
 4-bit comparator equal                                : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <u_c3/over> of sequential type is unconnected in block <contador_4dig>.
WARNING:Xst:2677 - Node <ctrl_disp/cont_2b_unit/over> of sequential type is unconnected in block <tp>.

Optimizing unit <tp> ...

Optimizing unit <contador_4dig> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tp, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tp.ngr
Top Level Output File Name         : tp
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 201
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 40
#      LUT2                        : 7
#      LUT2_L                      : 3
#      LUT3                        : 13
#      LUT4                        : 32
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 47
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 66
#      FDC                         : 3
#      FDCE                        : 16
#      FDR                         : 45
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       54  out of   4656     1%  
 Number of Slice Flip Flops:             66  out of   9312     0%  
 Number of 4 input LUTs:                106  out of   9312     1%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+---------------------------+-------+
Control Signal                       | Buffer(FF name)           | Load  |
-------------------------------------+---------------------------+-------+
contadores/reset(contadores/reset1:O)| NONE(contadores/u_c0/over)| 19    |
-------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.303ns (Maximum Frequency: 158.664MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.087ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.303ns (frequency: 158.664MHz)
  Total number of paths / destination ports: 1567 / 128
-------------------------------------------------------------------------
Delay:               6.303ns (Levels of Logic = 9)
  Source:            generator_unit/salida_5 (FF)
  Destination:       generator_unit/over (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: generator_unit/salida_5 to generator_unit/over
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  generator_unit/salida_5 (generator_unit/salida_5)
     LUT2:I0->O            1   0.704   0.000  generator_unit/salida_cmp_eq0000_wg_lut<0> (generator_unit/salida_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  generator_unit/salida_cmp_eq0000_wg_cy<0> (generator_unit/salida_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  generator_unit/salida_cmp_eq0000_wg_cy<1> (generator_unit/salida_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  generator_unit/salida_cmp_eq0000_wg_cy<2> (generator_unit/salida_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  generator_unit/salida_cmp_eq0000_wg_cy<3> (generator_unit/salida_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  generator_unit/salida_cmp_eq0000_wg_cy<4> (generator_unit/salida_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  generator_unit/salida_cmp_eq0000_wg_cy<5> (generator_unit/salida_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.331   1.261  generator_unit/salida_cmp_eq0000_wg_cy<6> (generator_unit/salida_cmp_eq0000)
     INV:I->O              1   0.704   0.420  generator_unit/over_not00011_INV_0 (generator_unit/over_not0001)
     FDR:R                     0.911          generator_unit/over
    ----------------------------------------
    Total                      6.303ns (4.000ns logic, 2.303ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 204 / 11
-------------------------------------------------------------------------
Offset:              8.087ns (Levels of Logic = 4)
  Source:            ctrl_disp/cont_2b_unit/salida_0 (FF)
  Destination:       seg7<6> (PAD)
  Source Clock:      clk rising

  Data Path: ctrl_disp/cont_2b_unit/salida_0 to seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.591   1.192  ctrl_disp/cont_2b_unit/salida_0 (ctrl_disp/cont_2b_unit/salida_0)
     LUT3:I0->O            1   0.704   0.000  ctrl_disp/mux_unit/Mmux_output_31 (ctrl_disp/mux_unit/Mmux_output_31)
     MUXF5:I1->O           7   0.321   0.883  ctrl_disp/mux_unit/Mmux_output_2_f5_0 (ctrl_disp/out_mux<1>)
     LUT4:I0->O            1   0.704   0.420  ctrl_disp/bcd_to_seg7_unit/Mrom_seg741 (seg7_4_OBUF)
     OBUF:I->O                 3.272          seg7_4_OBUF (seg7<4>)
    ----------------------------------------
    Total                      8.087ns (5.592ns logic, 2.495ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.68 secs
 
--> 

Total memory usage is 236136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

