Vivado Simulator 2018.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM0:tdp:RAMB36E1_TDP_inst: at simulation time 152202.5 ns.
 A read was performed on address 0200 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 152202500 ps  Iteration: 6  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM0/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
