# Lab1: Introduction to lab:
### LAB 1 -Tools Setup
#### To get started, clone the repository using the following command:


      git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
    

</p> my_lib: This directory contains all the necessary library files. </p>
</p> lib: Here, youâ€™ll find the Sky130 standard cell library used for synthesis.</p>
</p> verilog_files: This folder holds the Verilog source files along with their corresponding testbench files. Each iverilog file is paired with its respective testbench.

![WhatsApp Image 2024-10-31 at 11 59 31 PM (1)](https://github.com/user-attachments/assets/8b36c55b-fdf8-434e-8d3b-b321dec20323)


![WhatsApp Image 2024-10-31 at 11 59 31 PM (2)](https://github.com/user-attachments/assets/beb29686-3378-45ff-ba1b-a223645a43c9)

![WhatsApp Image 2024-10-31 at 11 59 31 PM (3)](https://github.com/user-attachments/assets/2aee61ab-2e87-4deb-b5f4-64ef042199e4)
