Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan  5 16:26:53 2024
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 309 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.097    -3872.743                    814                  814        0.027        0.000                      0                  814        3.000        0.000                       0                   305  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.144}     44.289          22.579          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      11.664          85.734          
  axis_clk_clk_wiz_0_1  {0.000 25.829}     51.659          19.358          
  clkfbout_clk_wiz_0_1  {0.000 34.992}     69.984          14.289          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         34.123        0.000                      0                  814        0.214        0.000                      0                  814       21.644        0.000                       0                   301  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       41.499        0.000                      0                  814        0.214        0.000                      0                  814       25.329        0.000                       0                   301  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.016        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0        -10.095    -3871.309                    814                  814        0.027        0.000                      0                  814  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1      -10.097    -3872.743                    814                  814        0.027        0.000                      0                  814  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.123ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 7.257ns (73.093%)  route 2.671ns (26.907%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 42.724 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.134 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.585     8.719    m_vc/__3_7[1]
    SLICE_X55Y79         LUT3 (Prop_lut3_I0_O)        0.332     9.051 r  m_vc/data[0][45]_i_1/O
                         net (fo=1, routed)           0.000     9.051    m_vc/data[0][45]_i_1_n_0
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431    42.724    m_vc/axis_clk
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/C
                         clock pessimism              0.562    43.286    
                         clock uncertainty           -0.187    43.099    
    SLICE_X55Y79         FDSE (Setup_fdse_C_D)        0.075    43.174    m_vc/data_reg[0][45]
  -------------------------------------------------------------------
                         required time                         43.174    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 34.123    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][47]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 7.253ns (72.860%)  route 2.702ns (27.140%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 42.724 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.126 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.616     8.741    m_vc/__3_7[3]
    SLICE_X56Y78         LUT3 (Prop_lut3_I0_O)        0.336     9.077 r  m_vc/data[0][47]_i_2/O
                         net (fo=1, routed)           0.000     9.077    m_vc/data[0][47]_i_2_n_0
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431    42.724    m_vc/axis_clk
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/C
                         clock pessimism              0.562    43.286    
                         clock uncertainty           -0.187    43.099    
    SLICE_X56Y78         FDSE (Setup_fdse_C_D)        0.118    43.217    m_vc/data_reg[0][47]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 34.140    

Slack (MET) :             34.168ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 7.224ns (73.074%)  route 2.662ns (26.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 42.724 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.126 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.576     8.701    m_i2s2/m_vc/_2[3]
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     9.008 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.000     9.008    m_i2s2/m_i2s2_n_88_alias
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431    42.724    m_i2s2/axis_clk
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/C
                         clock pessimism              0.562    43.286    
                         clock uncertainty           -0.187    43.099    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.077    43.176    m_i2s2/_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         43.176    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                 34.168    

Slack (MET) :             34.168ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 7.231ns (73.140%)  route 2.656ns (26.860%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 42.725 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.134 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.569     8.703    m_i2s2/m_vc/_2[1]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.306     9.009 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.000     9.009    m_i2s2/m_i2s2_n_90_alias
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.432    42.725    m_i2s2/axis_clk
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/C
                         clock pessimism              0.562    43.287    
                         clock uncertainty           -0.187    43.100    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)        0.077    43.177    m_i2s2/_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         43.177    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 34.168    

Slack (MET) :             34.202ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 6.881ns (70.715%)  route 2.850ns (29.285%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 42.723 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.783 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.425     8.208    m_i2s2/m_vc/_1[3]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.307     8.515 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.338     8.853    m_i2s2/m_i2s2_n_92_alias
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.430    42.723    m_i2s2/axis_clk
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/C
                         clock pessimism              0.562    43.285    
                         clock uncertainty           -0.187    43.098    
    SLICE_X55Y78         FDRE (Setup_fdre_C_D)       -0.043    43.055    m_i2s2/_i_6_psdsp
  -------------------------------------------------------------------
                         required time                         43.055    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                 34.202    

Slack (MET) :             34.244ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][44]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 7.112ns (72.536%)  route 2.693ns (27.464%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 42.721 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.030 r  m_vc/__1_carry__6/O[0]
                         net (fo=2, routed)           0.607     8.636    m_vc/__3_7[0]
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.291     8.927 r  m_vc/data[0][44]_i_1/O
                         net (fo=1, routed)           0.000     8.927    m_vc/data[0][44]_i_1_n_0
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.428    42.721    m_vc/axis_clk
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/C
                         clock pessimism              0.562    43.283    
                         clock uncertainty           -0.187    43.096    
    SLICE_X55Y77         FDSE (Setup_fdse_C_D)        0.075    43.171    m_vc/data_reg[0][44]
  -------------------------------------------------------------------
                         required time                         43.171    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 34.244    

Slack (MET) :             34.294ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/__4_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 7.206ns (74.109%)  route 2.518ns (25.891%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 42.728 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644    -0.868    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.338 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002     3.340    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518     4.858 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145     6.002    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153     6.155 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708     6.863    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331     7.194 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000     7.194    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.570    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.885 r  m_vc/_inferred__0/i___1_carry__6/O[3]
                         net (fo=2, routed)           0.663     8.548    m_i2s2/__4_2[3]
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.307     8.855 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.000     8.855    m_i2s2/__4_0[13]_alias
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.435    42.728    m_i2s2/axis_clk
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/C
                         clock pessimism              0.576    43.304    
                         clock uncertainty           -0.187    43.117    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032    43.149    m_i2s2/__4_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         43.149    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 34.294    

Slack (MET) :             34.357ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/__4_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 7.213ns (74.644%)  route 2.450ns (25.356%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 42.732 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644    -0.868    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.338 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002     3.340    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518     4.858 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145     6.002    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153     6.155 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708     6.863    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331     7.194 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000     7.194    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.570    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.893 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.596     8.489    m_i2s2/__4_2[1]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.795 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.000     8.795    m_i2s2/__4_0[11]_alias
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.439    42.732    m_i2s2/axis_clk
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/C
                         clock pessimism              0.576    43.308    
                         clock uncertainty           -0.187    43.121    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)        0.031    43.152    m_i2s2/__4_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 34.357    

Slack (MET) :             34.366ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][42]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 6.799ns (70.228%)  route 2.882ns (29.772%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 42.720 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.681 r  m_vc/__1_carry__5/O[2]
                         net (fo=2, routed)           0.796     8.477    m_vc/__3_6[2]
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.327     8.804 r  m_vc/data[0][42]_i_1/O
                         net (fo=1, routed)           0.000     8.804    m_vc/data[0][42]_i_1_n_0
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.427    42.720    m_vc/axis_clk
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/C
                         clock pessimism              0.562    43.282    
                         clock uncertainty           -0.187    43.095    
    SLICE_X55Y76         FDSE (Setup_fdse_C_D)        0.075    43.170    m_vc/data_reg[0][42]
  -------------------------------------------------------------------
                         required time                         43.170    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 34.366    

Slack (MET) :             34.368ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (axis_clk_clk_wiz_0 rise@44.289ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 7.242ns (74.771%)  route 2.444ns (25.229%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 42.735 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644    -0.868    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.338 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002     3.340    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518     4.858 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145     6.002    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153     6.155 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708     6.863    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331     7.194 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000     7.194    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.570    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.893 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.589     8.482    m_vc/__8_6[1]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.335     8.817 r  m_vc/data[1][45]_i_1/O
                         net (fo=1, routed)           0.000     8.817    m_vc/data[1][45]_i_1_n_0
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    W5                                                0.000    44.289 r  clk (IN)
                         net (fo=0)                   0.000    44.289    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.677 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.839    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.621 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.202    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.293 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.442    42.735    m_vc/axis_clk
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.562    43.297    
                         clock uncertainty           -0.187    43.110    
    SLICE_X57Y92         FDSE (Setup_fdse_C_D)        0.075    43.185    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                         43.185    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 34.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.582    -0.599    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.298    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.044    -0.254 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.131    -0.468    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.161    -0.291    m_i2s2/rx_data_r_shift[16]
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.070    -0.510    m_i2s2/rx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.428%)  route 0.138ns (37.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X62Y78         FDRE                                         r  m_i2s2/tx_data_l_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_l_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.332    m_i2s2/tx_data_l[4]
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.101    -0.231 r  m_i2s2/tx_data_l_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[4]
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.131    -0.452    m_i2s2/tx_data_l_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.847%)  route 0.152ns (40.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X63Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_r_shift_reg[3]/Q
                         net (fo=1, routed)           0.152    -0.319    m_i2s2/tx_data_r_shift_reg_n_0_[3]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.098    -0.221 r  m_i2s2/tx_data_r_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    m_i2s2/tx_data_r_shift[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.121    -0.444    m_i2s2/tx_data_r_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.156%)  route 0.164ns (46.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.584    -0.597    m_i2s2/axis_clk
    SLICE_X58Y80         FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.292    m_i2s2/tx_data_l[0]
    SLICE_X62Y79         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.091    -0.471    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.291    m_i2s2/rx_data_r_shift[10]
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.066    -0.515    m_i2s2/rx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.585    -0.596    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  m_i2s2/rx_data_l_shift_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.349    m_i2s2/rx_data_l_shift[8]
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.596    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.023    -0.573    m_i2s2/rx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.685%)  route 0.189ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X62Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_l_shift_reg[22]/Q
                         net (fo=2, routed)           0.189    -0.265    m_i2s2/rx_data_l_shift[22]
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.072    -0.490    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.325%)  route 0.184ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.184    -0.268    m_i2s2/rx_data_r_shift[16]
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.066    -0.493    m_i2s2/rx_data_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.297    m_i2s2/rx_data_r_shift[1]
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.059    -0.523    m_i2s2/rx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.144 }
Period(ns):         44.289
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.289      42.134     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.289      43.040     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X52Y89     m_i2s2/__4_i_10_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X55Y90     m_i2s2/__4_i_11_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X56Y85     m_i2s2/__4_i_12_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X54Y84     m_i2s2/__4_i_13_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X57Y80     m_i2s2/__4_i_14_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X57Y80     m_i2s2/__4_i_15_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X55Y83     m_i2s2/__4_i_2_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X55Y90     m_i2s2/__4_i_3_psdsp/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.289      169.071    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X52Y89     m_i2s2/__4_i_10_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X55Y88     m_i2s2/__4_i_4_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X55Y88     m_i2s2/__4_i_5_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X62Y86     m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X62Y86     m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X56Y81     m_i2s2/rx_axis_m_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X56Y81     m_i2s2/rx_axis_m_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X61Y84     m_i2s2/rx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X61Y84     m_i2s2/rx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X60Y84     m_i2s2/rx_data_l_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X52Y89     m_i2s2/__4_i_10_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X55Y90     m_i2s2/__4_i_11_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X56Y85     m_i2s2/__4_i_12_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X54Y84     m_i2s2/__4_i_13_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X55Y83     m_i2s2/__4_i_2_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X55Y90     m_i2s2/__4_i_3_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X55Y88     m_i2s2/__4_i_4_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X55Y88     m_i2s2/__4_i_5_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X57Y91     m_i2s2/__4_i_6_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X54Y82     m_i2s2/__4_i_7_psdsp/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         11.664
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         11.664      10.415     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.664      88.336     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.664       4.664      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         6.664       4.664      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       41.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       25.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.499ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 7.257ns (73.093%)  route 2.671ns (26.907%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 50.094 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.134 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.585     8.719    m_vc/__3_7[1]
    SLICE_X55Y79         LUT3 (Prop_lut3_I0_O)        0.332     9.051 r  m_vc/data[0][45]_i_1/O
                         net (fo=1, routed)           0.000     9.051    m_vc/data[0][45]_i_1_n_0
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431    50.094    m_vc/axis_clk
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/C
                         clock pessimism              0.562    50.656    
                         clock uncertainty           -0.180    50.475    
    SLICE_X55Y79         FDSE (Setup_fdse_C_D)        0.075    50.550    m_vc/data_reg[0][45]
  -------------------------------------------------------------------
                         required time                         50.550    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 41.499    

Slack (MET) :             41.516ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][47]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 7.253ns (72.860%)  route 2.702ns (27.140%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 50.094 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.126 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.616     8.741    m_vc/__3_7[3]
    SLICE_X56Y78         LUT3 (Prop_lut3_I0_O)        0.336     9.077 r  m_vc/data[0][47]_i_2/O
                         net (fo=1, routed)           0.000     9.077    m_vc/data[0][47]_i_2_n_0
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431    50.094    m_vc/axis_clk
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/C
                         clock pessimism              0.562    50.656    
                         clock uncertainty           -0.180    50.475    
    SLICE_X56Y78         FDSE (Setup_fdse_C_D)        0.118    50.593    m_vc/data_reg[0][47]
  -------------------------------------------------------------------
                         required time                         50.593    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 41.516    

Slack (MET) :             41.544ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 7.224ns (73.074%)  route 2.662ns (26.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 50.094 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.126 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.576     8.701    m_i2s2/m_vc/_2[3]
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307     9.008 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.000     9.008    m_i2s2/m_i2s2_n_88_alias
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431    50.094    m_i2s2/axis_clk
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/C
                         clock pessimism              0.562    50.656    
                         clock uncertainty           -0.180    50.475    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.077    50.552    m_i2s2/_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         50.552    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                 41.544    

Slack (MET) :             41.544ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 7.231ns (73.140%)  route 2.656ns (26.860%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 50.095 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.134 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.569     8.703    m_i2s2/m_vc/_2[1]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.306     9.009 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.000     9.009    m_i2s2/m_i2s2_n_90_alias
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.432    50.095    m_i2s2/axis_clk
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/C
                         clock pessimism              0.562    50.657    
                         clock uncertainty           -0.180    50.476    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)        0.077    50.553    m_i2s2/_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         50.553    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 41.544    

Slack (MET) :             41.578ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 6.881ns (70.715%)  route 2.850ns (29.285%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 50.093 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.783 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.425     8.208    m_i2s2/m_vc/_1[3]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.307     8.515 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.338     8.853    m_i2s2/m_i2s2_n_92_alias
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.430    50.093    m_i2s2/axis_clk
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/C
                         clock pessimism              0.562    50.655    
                         clock uncertainty           -0.180    50.474    
    SLICE_X55Y78         FDRE (Setup_fdre_C_D)       -0.043    50.431    m_i2s2/_i_6_psdsp
  -------------------------------------------------------------------
                         required time                         50.431    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                 41.578    

Slack (MET) :             41.620ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][44]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 7.112ns (72.536%)  route 2.693ns (27.464%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 50.091 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.811 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.811    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.030 r  m_vc/__1_carry__6/O[0]
                         net (fo=2, routed)           0.607     8.636    m_vc/__3_7[0]
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.291     8.927 r  m_vc/data[0][44]_i_1/O
                         net (fo=1, routed)           0.000     8.927    m_vc/data[0][44]_i_1_n_0
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.428    50.091    m_vc/axis_clk
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/C
                         clock pessimism              0.562    50.653    
                         clock uncertainty           -0.180    50.472    
    SLICE_X55Y77         FDSE (Setup_fdse_C_D)        0.075    50.547    m_vc/data_reg[0][44]
  -------------------------------------------------------------------
                         required time                         50.547    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 41.620    

Slack (MET) :             41.670ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/__4_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 7.206ns (74.109%)  route 2.518ns (25.891%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 50.098 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644    -0.868    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.338 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002     3.340    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518     4.858 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145     6.002    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153     6.155 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708     6.863    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331     7.194 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000     7.194    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.570    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.885 r  m_vc/_inferred__0/i___1_carry__6/O[3]
                         net (fo=2, routed)           0.663     8.548    m_i2s2/__4_2[3]
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.307     8.855 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.000     8.855    m_i2s2/__4_0[13]_alias
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.435    50.098    m_i2s2/axis_clk
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/C
                         clock pessimism              0.576    50.674    
                         clock uncertainty           -0.180    50.493    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032    50.525    m_i2s2/__4_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         50.525    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 41.670    

Slack (MET) :             41.734ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/__4_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 7.213ns (74.644%)  route 2.450ns (25.356%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 50.102 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644    -0.868    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.338 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002     3.340    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518     4.858 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145     6.002    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153     6.155 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708     6.863    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331     7.194 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000     7.194    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.570    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.893 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.596     8.489    m_i2s2/__4_2[1]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.306     8.795 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.000     8.795    m_i2s2/__4_0[11]_alias
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.439    50.102    m_i2s2/axis_clk
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/C
                         clock pessimism              0.576    50.678    
                         clock uncertainty           -0.180    50.497    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)        0.031    50.528    m_i2s2/__4_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 41.734    

Slack (MET) :             41.743ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][42]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 6.799ns (70.228%)  route 2.882ns (29.772%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 50.090 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635    -0.877    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206     3.329 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002     3.331    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518     4.849 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225     6.073    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150     6.223 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859     7.083    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348     7.431 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000     7.431    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.681 r  m_vc/__1_carry__5/O[2]
                         net (fo=2, routed)           0.796     8.477    m_vc/__3_6[2]
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.327     8.804 r  m_vc/data[0][42]_i_1/O
                         net (fo=1, routed)           0.000     8.804    m_vc/data[0][42]_i_1_n_0
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.427    50.090    m_vc/axis_clk
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/C
                         clock pessimism              0.562    50.652    
                         clock uncertainty           -0.180    50.471    
    SLICE_X55Y76         FDSE (Setup_fdse_C_D)        0.075    50.546    m_vc/data_reg[0][42]
  -------------------------------------------------------------------
                         required time                         50.546    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 41.743    

Slack (MET) :             41.744ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            51.659ns  (axis_clk_clk_wiz_0_1 rise@51.659ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 7.242ns (74.771%)  route 2.444ns (25.229%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 50.105 - 51.659 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644    -0.868    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.338 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002     3.340    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518     4.858 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145     6.002    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153     6.155 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708     6.863    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331     7.194 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000     7.194    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.570 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.570    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.893 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.589     8.482    m_vc/__8_6[1]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.335     8.817 r  m_vc/data[1][45]_i_1/O
                         net (fo=1, routed)           0.000     8.817    m_vc/data[1][45]_i_1_n_0
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     51.659    51.659 r  
    W5                                                0.000    51.659 r  clk (IN)
                         net (fo=0)                   0.000    51.659    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    53.047 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.209    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    46.991 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    48.572    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.663 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.442    50.105    m_vc/axis_clk
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.562    50.667    
                         clock uncertainty           -0.180    50.486    
    SLICE_X57Y92         FDSE (Setup_fdse_C_D)        0.075    50.561    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                         50.561    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 41.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.582    -0.599    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.298    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.044    -0.254 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.131    -0.468    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.161    -0.291    m_i2s2/rx_data_r_shift[16]
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.070    -0.510    m_i2s2/rx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.428%)  route 0.138ns (37.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X62Y78         FDRE                                         r  m_i2s2/tx_data_l_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_l_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.332    m_i2s2/tx_data_l[4]
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.101    -0.231 r  m_i2s2/tx_data_l_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[4]
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.131    -0.452    m_i2s2/tx_data_l_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.847%)  route 0.152ns (40.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X63Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_r_shift_reg[3]/Q
                         net (fo=1, routed)           0.152    -0.319    m_i2s2/tx_data_r_shift_reg_n_0_[3]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.098    -0.221 r  m_i2s2/tx_data_r_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    m_i2s2/tx_data_r_shift[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.121    -0.444    m_i2s2/tx_data_r_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.156%)  route 0.164ns (46.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.584    -0.597    m_i2s2/axis_clk
    SLICE_X58Y80         FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.292    m_i2s2/tx_data_l[0]
    SLICE_X62Y79         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.091    -0.471    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.291    m_i2s2/rx_data_r_shift[10]
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.066    -0.515    m_i2s2/rx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.585    -0.596    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  m_i2s2/rx_data_l_shift_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.349    m_i2s2/rx_data_l_shift[8]
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.596    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.023    -0.573    m_i2s2/rx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.685%)  route 0.189ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X62Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_l_shift_reg[22]/Q
                         net (fo=2, routed)           0.189    -0.265    m_i2s2/rx_data_l_shift[22]
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.072    -0.490    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.325%)  route 0.184ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.184    -0.268    m_i2s2/rx_data_r_shift[16]
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.066    -0.493    m_i2s2/rx_data_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.297    m_i2s2/rx_data_r_shift[1]
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.059    -0.523    m_i2s2/rx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 25.829 }
Period(ns):         51.659
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         51.659      49.503     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         51.659      50.410     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X52Y89     m_i2s2/__4_i_10_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X55Y90     m_i2s2/__4_i_11_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X56Y85     m_i2s2/__4_i_12_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X54Y84     m_i2s2/__4_i_13_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X57Y80     m_i2s2/__4_i_14_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X57Y80     m_i2s2/__4_i_15_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X55Y83     m_i2s2/__4_i_2_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         51.659      50.659     SLICE_X55Y90     m_i2s2/__4_i_3_psdsp/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       51.659      161.701    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X52Y89     m_i2s2/__4_i_10_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X55Y88     m_i2s2/__4_i_4_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X55Y88     m_i2s2/__4_i_5_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X62Y86     m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X62Y86     m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X56Y81     m_i2s2/rx_axis_m_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X56Y81     m_i2s2/rx_axis_m_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X61Y84     m_i2s2/rx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X61Y84     m_i2s2/rx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X60Y84     m_i2s2/rx_data_l_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X52Y89     m_i2s2/__4_i_10_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X55Y90     m_i2s2/__4_i_11_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X56Y85     m_i2s2/__4_i_12_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X54Y84     m_i2s2/__4_i_13_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X55Y83     m_i2s2/__4_i_2_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X55Y90     m_i2s2/__4_i_3_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X55Y88     m_i2s2/__4_i_4_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X55Y88     m_i2s2/__4_i_5_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X57Y91     m_i2s2/__4_i_6_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.829      25.329     SLICE_X54Y82     m_i2s2/__4_i_7_psdsp/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 34.992 }
Period(ns):         69.984
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         69.984      67.829     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         69.984      68.735     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         69.984      68.735     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       69.984      30.016     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       69.984      143.376    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :          814  Failing Endpoints,  Worst Slack      -10.095ns,  Total Violation    -3871.309ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.095ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.928ns  (logic 7.257ns (73.093%)  route 2.671ns (26.907%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 308.458 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 309.074 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635   309.074    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206   313.280 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002   313.282    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518   314.800 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225   316.025    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150   316.175 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859   317.034    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348   317.382 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000   317.382    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   317.762 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.762    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   318.085 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.585   318.671    m_vc/__3_7[1]
    SLICE_X55Y79         LUT3 (Prop_lut3_I0_O)        0.332   319.003 r  m_vc/data[0][45]_i_1/O
                         net (fo=1, routed)           0.000   319.003    m_vc/data[0][45]_i_1_n_0
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431   308.458    m_vc/axis_clk
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/C
                         clock pessimism              0.562   309.020    
                         clock uncertainty           -0.187   308.833    
    SLICE_X55Y79         FDSE (Setup_fdse_C_D)        0.075   308.908    m_vc/data_reg[0][45]
  -------------------------------------------------------------------
                         required time                        308.908    
                         arrival time                        -319.003    
  -------------------------------------------------------------------
                         slack                                -10.095    

Slack (VIOLATED) :        -10.078ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][47]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.955ns  (logic 7.253ns (72.860%)  route 2.702ns (27.140%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 308.458 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 309.074 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635   309.074    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206   313.280 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002   313.282    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518   314.800 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225   316.025    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150   316.175 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859   317.034    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348   317.382 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000   317.382    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   317.762 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.762    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   318.077 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.616   318.693    m_vc/__3_7[3]
    SLICE_X56Y78         LUT3 (Prop_lut3_I0_O)        0.336   319.029 r  m_vc/data[0][47]_i_2/O
                         net (fo=1, routed)           0.000   319.029    m_vc/data[0][47]_i_2_n_0
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431   308.458    m_vc/axis_clk
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/C
                         clock pessimism              0.562   309.020    
                         clock uncertainty           -0.187   308.833    
    SLICE_X56Y78         FDSE (Setup_fdse_C_D)        0.118   308.951    m_vc/data_reg[0][47]
  -------------------------------------------------------------------
                         required time                        308.951    
                         arrival time                        -319.029    
  -------------------------------------------------------------------
                         slack                                -10.078    

Slack (VIOLATED) :        -10.050ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.886ns  (logic 7.224ns (73.074%)  route 2.662ns (26.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 308.458 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 309.074 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635   309.074    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206   313.280 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002   313.282    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518   314.800 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225   316.025    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150   316.175 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859   317.034    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348   317.382 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000   317.382    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   317.762 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.762    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   318.077 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.576   318.653    m_i2s2/m_vc/_2[3]
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307   318.960 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.000   318.960    m_i2s2/m_i2s2_n_88_alias
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431   308.458    m_i2s2/axis_clk
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/C
                         clock pessimism              0.562   309.020    
                         clock uncertainty           -0.187   308.833    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.077   308.910    m_i2s2/_i_2_psdsp
  -------------------------------------------------------------------
                         required time                        308.910    
                         arrival time                        -318.960    
  -------------------------------------------------------------------
                         slack                                -10.050    

Slack (VIOLATED) :        -10.050ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.887ns  (logic 7.231ns (73.140%)  route 2.656ns (26.860%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 308.459 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 309.074 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635   309.074    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206   313.280 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002   313.282    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518   314.800 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225   316.025    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150   316.175 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859   317.034    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348   317.382 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000   317.382    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   317.762 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.762    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   318.085 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.569   318.655    m_i2s2/m_vc/_2[1]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.306   318.961 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.000   318.961    m_i2s2/m_i2s2_n_90_alias
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.432   308.459    m_i2s2/axis_clk
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/C
                         clock pessimism              0.562   309.021    
                         clock uncertainty           -0.187   308.834    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)        0.077   308.911    m_i2s2/_i_4_psdsp
  -------------------------------------------------------------------
                         required time                        308.911    
                         arrival time                        -318.961    
  -------------------------------------------------------------------
                         slack                                -10.050    

Slack (VIOLATED) :        -10.016ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.731ns  (logic 6.881ns (70.715%)  route 2.850ns (29.285%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 308.457 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 309.074 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635   309.074    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206   313.280 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002   313.282    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518   314.800 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225   316.025    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150   316.175 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859   317.034    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348   317.382 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000   317.382    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   317.734 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.425   318.160    m_i2s2/m_vc/_1[3]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.307   318.467 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.338   318.805    m_i2s2/m_i2s2_n_92_alias
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.430   308.457    m_i2s2/axis_clk
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/C
                         clock pessimism              0.562   309.019    
                         clock uncertainty           -0.187   308.832    
    SLICE_X55Y78         FDRE (Setup_fdre_C_D)       -0.043   308.789    m_i2s2/_i_6_psdsp
  -------------------------------------------------------------------
                         required time                        308.789    
                         arrival time                        -318.805    
  -------------------------------------------------------------------
                         slack                                -10.016    

Slack (VIOLATED) :        -9.974ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][44]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.805ns  (logic 7.112ns (72.536%)  route 2.693ns (27.464%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 308.455 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 309.074 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635   309.074    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206   313.280 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002   313.282    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518   314.800 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225   316.025    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150   316.175 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859   317.034    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348   317.382 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000   317.382    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   317.762 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.762    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   317.981 r  m_vc/__1_carry__6/O[0]
                         net (fo=2, routed)           0.607   318.588    m_vc/__3_7[0]
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.291   318.879 r  m_vc/data[0][44]_i_1/O
                         net (fo=1, routed)           0.000   318.879    m_vc/data[0][44]_i_1_n_0
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.428   308.455    m_vc/axis_clk
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/C
                         clock pessimism              0.562   309.017    
                         clock uncertainty           -0.187   308.830    
    SLICE_X55Y77         FDSE (Setup_fdse_C_D)        0.075   308.905    m_vc/data_reg[0][44]
  -------------------------------------------------------------------
                         required time                        308.905    
                         arrival time                        -318.879    
  -------------------------------------------------------------------
                         slack                                 -9.974    

Slack (VIOLATED) :        -9.924ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/__4_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.724ns  (logic 7.206ns (74.109%)  route 2.518ns (25.891%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 308.462 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 309.083 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644   309.083    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206   313.289 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002   313.291    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518   314.809 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145   315.954    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153   316.107 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708   316.815    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331   317.146 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000   317.146    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   317.522 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.522    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   317.837 r  m_vc/_inferred__0/i___1_carry__6/O[3]
                         net (fo=2, routed)           0.663   318.500    m_i2s2/__4_2[3]
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.307   318.807 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.000   318.807    m_i2s2/__4_0[13]_alias
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.435   308.462    m_i2s2/axis_clk
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/C
                         clock pessimism              0.576   309.038    
                         clock uncertainty           -0.187   308.851    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032   308.883    m_i2s2/__4_i_2_psdsp
  -------------------------------------------------------------------
                         required time                        308.883    
                         arrival time                        -318.807    
  -------------------------------------------------------------------
                         slack                                 -9.924    

Slack (VIOLATED) :        -9.861ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/__4_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.663ns  (logic 7.213ns (74.644%)  route 2.450ns (25.356%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 308.466 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 309.083 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644   309.083    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206   313.289 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002   313.291    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518   314.809 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145   315.954    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153   316.107 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708   316.815    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331   317.146 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000   317.146    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   317.522 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.522    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   317.845 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.596   318.440    m_i2s2/__4_2[1]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.306   318.746 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.000   318.746    m_i2s2/__4_0[11]_alias
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.439   308.466    m_i2s2/axis_clk
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/C
                         clock pessimism              0.576   309.042    
                         clock uncertainty           -0.187   308.855    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)        0.031   308.886    m_i2s2/__4_i_4_psdsp
  -------------------------------------------------------------------
                         required time                        308.886    
                         arrival time                        -318.746    
  -------------------------------------------------------------------
                         slack                                 -9.861    

Slack (VIOLATED) :        -9.852ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[0][42]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.681ns  (logic 6.799ns (70.228%)  route 2.882ns (29.772%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 308.454 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 309.074 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635   309.074    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206   313.280 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002   313.282    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518   314.800 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225   316.025    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150   316.175 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859   317.034    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348   317.382 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000   317.382    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   317.632 r  m_vc/__1_carry__5/O[2]
                         net (fo=2, routed)           0.796   318.429    m_vc/__3_6[2]
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.327   318.756 r  m_vc/data[0][42]_i_1/O
                         net (fo=1, routed)           0.000   318.756    m_vc/data[0][42]_i_1_n_0
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.427   308.454    m_vc/axis_clk
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/C
                         clock pessimism              0.562   309.016    
                         clock uncertainty           -0.187   308.829    
    SLICE_X55Y76         FDSE (Setup_fdse_C_D)        0.075   308.904    m_vc/data_reg[0][42]
  -------------------------------------------------------------------
                         required time                        308.904    
                         arrival time                        -318.756    
  -------------------------------------------------------------------
                         slack                                 -9.852    

Slack (VIOLATED) :        -9.850ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.071ns  (axis_clk_clk_wiz_0 rise@310.023ns - axis_clk_clk_wiz_0_1 rise@309.952ns)
  Data Path Delay:        9.686ns  (logic 7.242ns (74.771%)  route 2.444ns (25.229%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 308.469 - 310.023 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 309.083 - 309.952 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                    309.952   309.952 r  
    W5                                                0.000   309.952 r  clk (IN)
                         net (fo=0)                   0.000   309.952    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   311.410 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.643    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   305.682 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   307.344    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   307.440 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644   309.083    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206   313.289 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002   313.291    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518   314.809 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145   315.954    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153   316.107 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708   316.815    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331   317.146 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000   317.146    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   317.522 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000   317.522    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   317.845 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.589   318.434    m_vc/__8_6[1]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.335   318.769 r  m_vc/data[1][45]_i_1/O
                         net (fo=1, routed)           0.000   318.769    m_vc/data[1][45]_i_1_n_0
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                    310.023   310.023 r  
    W5                                                0.000   310.023 r  clk (IN)
                         net (fo=0)                   0.000   310.023    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   311.411 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.573    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   305.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   306.936    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.027 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.442   308.469    m_vc/axis_clk
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.562   309.031    
                         clock uncertainty           -0.187   308.844    
    SLICE_X57Y92         FDSE (Setup_fdse_C_D)        0.075   308.919    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                        308.919    
                         arrival time                        -318.769    
  -------------------------------------------------------------------
                         slack                                 -9.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.582    -0.599    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.298    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.044    -0.254 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.187    -0.413    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.131    -0.282    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.161    -0.291    m_i2s2/rx_data_r_shift[16]
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.187    -0.394    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.070    -0.324    m_i2s2/rx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.428%)  route 0.138ns (37.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X62Y78         FDRE                                         r  m_i2s2/tx_data_l_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_l_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.332    m_i2s2/tx_data_l[4]
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.101    -0.231 r  m_i2s2/tx_data_l_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[4]
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.187    -0.397    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.131    -0.266    m_i2s2/tx_data_l_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.847%)  route 0.152ns (40.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X63Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_r_shift_reg[3]/Q
                         net (fo=1, routed)           0.152    -0.319    m_i2s2/tx_data_r_shift_reg_n_0_[3]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.098    -0.221 r  m_i2s2/tx_data_r_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    m_i2s2/tx_data_r_shift[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.187    -0.379    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.121    -0.258    m_i2s2/tx_data_r_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.156%)  route 0.164ns (46.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.584    -0.597    m_i2s2/axis_clk
    SLICE_X58Y80         FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.292    m_i2s2/tx_data_l[0]
    SLICE_X62Y79         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.187    -0.376    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.091    -0.285    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.291    m_i2s2/rx_data_r_shift[10]
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.187    -0.395    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.066    -0.329    m_i2s2/rx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.585    -0.596    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  m_i2s2/rx_data_l_shift_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.349    m_i2s2/rx_data_l_shift[8]
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.596    
                         clock uncertainty            0.187    -0.410    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.023    -0.387    m_i2s2/rx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.685%)  route 0.189ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X62Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_l_shift_reg[22]/Q
                         net (fo=2, routed)           0.189    -0.265    m_i2s2/rx_data_l_shift[22]
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.187    -0.376    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.072    -0.304    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.325%)  route 0.184ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.184    -0.268    m_i2s2/rx_data_r_shift[16]
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.187    -0.373    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.066    -0.307    m_i2s2/rx_data_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.297    m_i2s2/rx_data_r_shift[1]
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.187    -0.396    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.059    -0.337    m_i2s2/rx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :          814  Failing Endpoints,  Worst Slack      -10.097ns,  Total Violation    -3872.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.097ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.928ns  (logic 7.257ns (73.093%)  route 2.671ns (26.907%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 31975.119 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 31975.738 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635 31975.738    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206 31979.943 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002 31979.945    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518 31981.463 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225 31982.688    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150 31982.838 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859 31983.697    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348 31984.045 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000 31984.045    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 31984.426 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.426    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323 31984.748 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.585 31985.334    m_vc/__3_7[1]
    SLICE_X55Y79         LUT3 (Prop_lut3_I0_O)        0.332 31985.666 r  m_vc/data[0][45]_i_1/O
                         net (fo=1, routed)           0.000 31985.666    m_vc/data[0][45]_i_1_n_0
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431 31975.123    m_vc/axis_clk
    SLICE_X55Y79         FDSE                                         r  m_vc/data_reg[0][45]/C
                         clock pessimism              0.562 31975.686    
                         clock uncertainty           -0.187 31975.498    
    SLICE_X55Y79         FDSE (Setup_fdse_C_D)        0.075 31975.572    m_vc/data_reg[0][45]
  -------------------------------------------------------------------
                         required time                      31975.570    
                         arrival time                       -31985.666    
  -------------------------------------------------------------------
                         slack                                -10.097    

Slack (VIOLATED) :        -10.080ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][47]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.955ns  (logic 7.253ns (72.860%)  route 2.702ns (27.140%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 31975.119 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 31975.738 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635 31975.738    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206 31979.943 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002 31979.945    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518 31981.463 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225 31982.688    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150 31982.838 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859 31983.697    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348 31984.045 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000 31984.045    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 31984.426 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.426    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 31984.740 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.616 31985.355    m_vc/__3_7[3]
    SLICE_X56Y78         LUT3 (Prop_lut3_I0_O)        0.336 31985.691 r  m_vc/data[0][47]_i_2/O
                         net (fo=1, routed)           0.000 31985.691    m_vc/data[0][47]_i_2_n_0
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431 31975.123    m_vc/axis_clk
    SLICE_X56Y78         FDSE                                         r  m_vc/data_reg[0][47]/C
                         clock pessimism              0.562 31975.686    
                         clock uncertainty           -0.187 31975.498    
    SLICE_X56Y78         FDSE (Setup_fdse_C_D)        0.118 31975.615    m_vc/data_reg[0][47]
  -------------------------------------------------------------------
                         required time                      31975.611    
                         arrival time                       -31985.691    
  -------------------------------------------------------------------
                         slack                                -10.080    

Slack (VIOLATED) :        -10.052ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.886ns  (logic 7.224ns (73.074%)  route 2.662ns (26.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 31975.119 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 31975.738 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635 31975.738    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206 31979.943 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002 31979.945    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518 31981.463 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225 31982.688    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150 31982.838 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859 31983.697    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348 31984.045 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000 31984.045    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 31984.426 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.426    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 31984.740 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.576 31985.316    m_i2s2/m_vc/_2[3]
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.307 31985.623 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.000 31985.623    m_i2s2/m_i2s2_n_88_alias
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.431 31975.123    m_i2s2/axis_clk
    SLICE_X54Y79         FDRE                                         r  m_i2s2/_i_2_psdsp/C
                         clock pessimism              0.562 31975.686    
                         clock uncertainty           -0.187 31975.498    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.077 31975.574    m_i2s2/_i_2_psdsp
  -------------------------------------------------------------------
                         required time                      31975.570    
                         arrival time                       -31985.623    
  -------------------------------------------------------------------
                         slack                                -10.052    

Slack (VIOLATED) :        -10.052ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.887ns  (logic 7.231ns (73.140%)  route 2.656ns (26.860%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 31975.119 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 31975.738 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635 31975.738    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206 31979.943 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002 31979.945    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518 31981.463 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225 31982.688    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150 31982.838 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859 31983.697    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348 31984.045 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000 31984.045    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 31984.426 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.426    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323 31984.748 r  m_vc/__1_carry__6/O[1]
                         net (fo=2, routed)           0.569 31985.318    m_i2s2/m_vc/_2[1]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.306 31985.625 r  m_i2s2/_i_4/O
                         net (fo=1, routed)           0.000 31985.625    m_i2s2/m_i2s2_n_90_alias
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.432 31975.123    m_i2s2/axis_clk
    SLICE_X54Y81         FDRE                                         r  m_i2s2/_i_4_psdsp/C
                         clock pessimism              0.562 31975.686    
                         clock uncertainty           -0.187 31975.498    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)        0.077 31975.574    m_i2s2/_i_4_psdsp
  -------------------------------------------------------------------
                         required time                      31975.570    
                         arrival time                       -31985.623    
  -------------------------------------------------------------------
                         slack                                -10.052    

Slack (VIOLATED) :        -10.018ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.731ns  (logic 6.881ns (70.715%)  route 2.850ns (29.285%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 31975.117 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 31975.738 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635 31975.738    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206 31979.943 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002 31979.945    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518 31981.463 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225 31982.688    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150 31982.838 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859 31983.697    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348 31984.045 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000 31984.045    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352 31984.396 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.425 31984.822    m_i2s2/m_vc/_1[3]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.307 31985.129 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.338 31985.467    m_i2s2/m_i2s2_n_92_alias
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.430 31975.121    m_i2s2/axis_clk
    SLICE_X55Y78         FDRE                                         r  m_i2s2/_i_6_psdsp/C
                         clock pessimism              0.562 31975.684    
                         clock uncertainty           -0.187 31975.496    
    SLICE_X55Y78         FDRE (Setup_fdre_C_D)       -0.043 31975.453    m_i2s2/_i_6_psdsp
  -------------------------------------------------------------------
                         required time                      31975.451    
                         arrival time                       -31985.471    
  -------------------------------------------------------------------
                         slack                                -10.018    

Slack (VIOLATED) :        -9.976ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][44]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.805ns  (logic 7.112ns (72.536%)  route 2.693ns (27.464%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 31975.115 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 31975.738 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635 31975.738    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206 31979.943 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002 31979.945    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518 31981.463 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225 31982.688    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150 31982.838 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859 31983.697    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348 31984.045 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000 31984.045    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 31984.426 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.426    m_vc/__1_carry__5_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 31984.645 r  m_vc/__1_carry__6/O[0]
                         net (fo=2, routed)           0.607 31985.252    m_vc/__3_7[0]
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.291 31985.543 r  m_vc/data[0][44]_i_1/O
                         net (fo=1, routed)           0.000 31985.543    m_vc/data[0][44]_i_1_n_0
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.428 31975.119    m_vc/axis_clk
    SLICE_X55Y77         FDSE                                         r  m_vc/data_reg[0][44]/C
                         clock pessimism              0.562 31975.682    
                         clock uncertainty           -0.187 31975.494    
    SLICE_X55Y77         FDSE (Setup_fdse_C_D)        0.075 31975.568    m_vc/data_reg[0][44]
  -------------------------------------------------------------------
                         required time                      31975.566    
                         arrival time                       -31985.543    
  -------------------------------------------------------------------
                         slack                                 -9.976    

Slack (VIOLATED) :        -9.926ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/__4_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.724ns  (logic 7.206ns (74.109%)  route 2.518ns (25.891%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 31975.123 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 31975.746 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644 31975.746    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206 31979.951 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002 31979.953    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518 31981.471 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145 31982.615    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153 31982.768 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708 31983.475    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331 31983.805 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000 31983.805    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 31984.182 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.182    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 31984.496 r  m_vc/_inferred__0/i___1_carry__6/O[3]
                         net (fo=2, routed)           0.663 31985.160    m_i2s2/__4_2[3]
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.307 31985.467 r  m_i2s2/__4_i_2/O
                         net (fo=1, routed)           0.000 31985.467    m_i2s2/__4_0[13]_alias
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.435 31975.127    m_i2s2/axis_clk
    SLICE_X55Y83         FDRE                                         r  m_i2s2/__4_i_2_psdsp/C
                         clock pessimism              0.576 31975.703    
                         clock uncertainty           -0.187 31975.516    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032 31975.547    m_i2s2/__4_i_2_psdsp
  -------------------------------------------------------------------
                         required time                      31975.545    
                         arrival time                       -31985.471    
  -------------------------------------------------------------------
                         slack                                 -9.926    

Slack (VIOLATED) :        -9.862ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/__4_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.663ns  (logic 7.213ns (74.644%)  route 2.450ns (25.356%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 31975.127 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 31975.746 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644 31975.746    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206 31979.951 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002 31979.953    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518 31981.471 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145 31982.615    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153 31982.768 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708 31983.475    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331 31983.805 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000 31983.805    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 31984.182 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.182    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323 31984.504 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.596 31985.100    m_i2s2/__4_2[1]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.306 31985.406 r  m_i2s2/__4_i_4/O
                         net (fo=1, routed)           0.000 31985.406    m_i2s2/__4_0[11]_alias
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.439 31975.131    m_i2s2/axis_clk
    SLICE_X55Y88         FDRE                                         r  m_i2s2/__4_i_4_psdsp/C
                         clock pessimism              0.576 31975.707    
                         clock uncertainty           -0.187 31975.520    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)        0.031 31975.551    m_i2s2/__4_i_4_psdsp
  -------------------------------------------------------------------
                         required time                      31975.549    
                         arrival time                       -31985.408    
  -------------------------------------------------------------------
                         slack                                 -9.862    

Slack (VIOLATED) :        -9.854ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[0][42]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.681ns  (logic 6.799ns (70.228%)  route 2.882ns (29.772%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 31975.115 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 31975.738 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.635 31975.738    m_vc/axis_clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[39])
                                                      4.206 31979.943 r  m_vc/__2/PCOUT[39]
                         net (fo=1, routed)           0.002 31979.945    m_vc/__2_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[39]_P[24])
                                                      1.518 31981.463 r  m_vc/__3/P[24]
                         net (fo=2, routed)           1.225 31982.688    m_vc/__3_n_81
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.150 31982.838 r  m_vc/__1_carry__5_i_2/O
                         net (fo=2, routed)           0.859 31983.697    m_vc/__1_carry__5_i_2_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I3_O)        0.348 31984.045 r  m_vc/__1_carry__5_i_6/O
                         net (fo=1, routed)           0.000 31984.045    m_vc/__1_carry__5_i_6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250 31984.295 r  m_vc/__1_carry__5/O[2]
                         net (fo=2, routed)           0.796 31985.092    m_vc/__3_6[2]
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.327 31985.418 r  m_vc/data[0][42]_i_1/O
                         net (fo=1, routed)           0.000 31985.418    m_vc/data[0][42]_i_1_n_0
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.427 31975.117    m_vc/axis_clk
    SLICE_X55Y76         FDSE                                         r  m_vc/data_reg[0][42]/C
                         clock pessimism              0.562 31975.680    
                         clock uncertainty           -0.187 31975.492    
    SLICE_X55Y76         FDSE (Setup_fdse_C_D)        0.075 31975.566    m_vc/data_reg[0][42]
  -------------------------------------------------------------------
                         required time                      31975.566    
                         arrival time                       -31985.418    
  -------------------------------------------------------------------
                         slack                                 -9.854    

Slack (VIOLATED) :        -9.852ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_vc/data_reg[1][45]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.069ns  (axis_clk_clk_wiz_0_1 rise@31976.684ns - axis_clk_clk_wiz_0 rise@31976.615ns)
  Data Path Delay:        9.686ns  (logic 7.242ns (74.771%)  route 2.444ns (25.229%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 31975.129 - 31976.684 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 31975.746 - 31976.615 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                  31976.615 31976.615 r  
    W5                                                0.000 31976.615 r  clk (IN)
                         net (fo=0)                   0.000 31976.615    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458 31978.074 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 31979.307    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961 31972.346 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661 31974.008    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 31974.104 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.644 31975.746    m_vc/axis_clk
    DSP48_X1Y34          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206 31979.951 r  m_vc/__5/PCOUT[10]
                         net (fo=1, routed)           0.002 31979.953    m_vc/__5_n_143
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[10]_P[8])
                                                      1.518 31981.471 r  m_vc/__6/P[8]
                         net (fo=2, routed)           1.145 31982.615    m_vc/__6_n_97
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.153 31982.768 r  m_vc/i___1_carry__5_i_1/O
                         net (fo=2, routed)           0.708 31983.475    m_vc/i___1_carry__5_i_1_n_0
    SLICE_X54Y91         LUT4 (Prop_lut4_I3_O)        0.331 31983.805 r  m_vc/i___1_carry__5_i_5/O
                         net (fo=1, routed)           0.000 31983.805    m_vc/i___1_carry__5_i_5_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376 31984.182 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 31984.182    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323 31984.504 r  m_vc/_inferred__0/i___1_carry__6/O[1]
                         net (fo=2, routed)           0.589 31985.094    m_vc/__8_6[1]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.335 31985.430 r  m_vc/data[1][45]_i_1/O
                         net (fo=1, routed)           0.000 31985.430    m_vc/data[1][45]_i_1_n_0
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                  31976.684 31976.684 r  
    W5                                                0.000 31976.684 r  clk (IN)
                         net (fo=0)                   0.000 31976.684    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388 31978.072 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 31979.234    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217 31972.018 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 31973.600    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 31973.691 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         1.442 31975.133    m_vc/axis_clk
    SLICE_X57Y92         FDSE                                         r  m_vc/data_reg[1][45]/C
                         clock pessimism              0.562 31975.695    
                         clock uncertainty           -0.187 31975.508    
    SLICE_X57Y92         FDSE (Setup_fdse_C_D)        0.075 31975.582    m_vc/data_reg[1][45]
  -------------------------------------------------------------------
                         required time                      31975.582    
                         arrival time                       -31985.434    
  -------------------------------------------------------------------
                         slack                                 -9.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.582    -0.599    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/tx_data_r_shift_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.298    m_i2s2/tx_data_r_shift_reg_n_0_[6]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.044    -0.254 r  m_i2s2/tx_data_r_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[7]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[7]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.187    -0.413    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.131    -0.282    m_i2s2/tx_data_r_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.161    -0.291    m_i2s2/rx_data_r_shift[16]
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X62Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[17]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.187    -0.394    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.070    -0.324    m_i2s2/rx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.229ns (62.428%)  route 0.138ns (37.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X62Y78         FDRE                                         r  m_i2s2/tx_data_l_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_l_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.332    m_i2s2/tx_data_l[4]
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.101    -0.231 r  m_i2s2/tx_data_l_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/p_1_in[4]
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X64Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[4]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.187    -0.397    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.131    -0.266    m_i2s2/tx_data_l_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.847%)  route 0.152ns (40.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.583    -0.598    m_i2s2/axis_clk
    SLICE_X63Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  m_i2s2/tx_data_r_shift_reg[3]/Q
                         net (fo=1, routed)           0.152    -0.319    m_i2s2/tx_data_r_shift_reg_n_0_[3]
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.098    -0.221 r  m_i2s2/tx_data_r_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    m_i2s2/tx_data_r_shift[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.850    -0.840    m_i2s2/axis_clk
    SLICE_X60Y78         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[4]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.187    -0.379    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.121    -0.258    m_i2s2/tx_data_r_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.156%)  route 0.164ns (46.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.584    -0.597    m_i2s2/axis_clk
    SLICE_X58Y80         FDRE                                         r  m_i2s2/tx_data_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/tx_data_l_reg[0]/Q
                         net (fo=1, routed)           0.164    -0.292    m_i2s2/tx_data_l[0]
    SLICE_X62Y79         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  m_i2s2/tx_data_l_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/tx_data_l_shift[0]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.852    -0.837    m_i2s2/axis_clk
    SLICE_X62Y79         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.187    -0.376    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.091    -0.285    m_i2s2/tx_data_l_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[10]/Q
                         net (fo=2, routed)           0.163    -0.291    m_i2s2/rx_data_r_shift[10]
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X58Y82         FDRE                                         r  m_i2s2/rx_data_r_reg[10]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.187    -0.395    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.066    -0.329    m_i2s2/rx_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.585    -0.596    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  m_i2s2/rx_data_l_shift_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.349    m_i2s2/rx_data_l_shift[8]
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X59Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[9]/C
                         clock pessimism              0.241    -0.596    
                         clock uncertainty            0.187    -0.410    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.023    -0.387    m_i2s2/rx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.685%)  route 0.189ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X62Y81         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_l_shift_reg[22]/Q
                         net (fo=2, routed)           0.189    -0.265    m_i2s2/rx_data_l_shift[22]
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.853    -0.837    m_i2s2/axis_clk
    SLICE_X61Y81         FDRE                                         r  m_i2s2/rx_data_l_reg[22]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.187    -0.376    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.072    -0.304    m_i2s2/rx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.325%)  route 0.184ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.588    -0.593    m_i2s2/axis_clk
    SLICE_X63Y83         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  m_i2s2/rx_data_r_shift_reg[16]/Q
                         net (fo=2, routed)           0.184    -0.268    m_i2s2/rx_data_r_shift[16]
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.855    -0.834    m_i2s2/axis_clk
    SLICE_X61Y84         FDRE                                         r  m_i2s2/rx_data_r_reg[16]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.187    -0.373    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.066    -0.307    m_i2s2/rx_data_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@25.829ns period=51.659ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.586    -0.595    m_i2s2/axis_clk
    SLICE_X61Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  m_i2s2/rx_data_r_shift_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.297    m_i2s2/rx_data_r_shift[1]
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=311, routed)         0.854    -0.836    m_i2s2/axis_clk
    SLICE_X60Y82         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[2]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.187    -0.396    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.059    -0.337    m_i2s2/rx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.040    





