# RTL-Design
Verilog program of designing  19 bit CPU architecture and testbench for verification of its proper operation
