{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539416796057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539416796067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 13 15:46:35 2018 " "Processing started: Sat Oct 13 15:46:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539416796067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539416796067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2073_II -c 2073_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2073_II -c 2073_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539416796067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1539416796817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statectrl.vhd 3 1 " "Found 3 design units, including 1 entities, in source file statectrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statedef " "Found design unit 1: statedef" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 statectrl-behave " "Found design unit 2: statectrl-behave" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812098 ""} { "Info" "ISGN_ENTITY_NAME" "1 statectrl " "Found entity 1: statectrl" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behave " "Found design unit 1: ram-behave" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.vhd 2 0 " "Found 2 design units, including 0 entities, in source file math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math " "Found design unit 1: math" {  } { { "math.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/math.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math-body " "Found design unit 2: math-body" {  } { { "math.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/math.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_encoder-behave " "Found design unit 1: led_encoder-behave" {  } { { "led_encoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/led_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_encoder " "Found entity 1: led_encoder" {  } { { "led_encoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/led_encoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irdecoder-behave " "Found design unit 1: irdecoder-behave" {  } { { "irdecoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/irdecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""} { "Info" "ISGN_ENTITY_NAME" "1 irdecoder " "Found entity 1: irdecoder" {  } { { "irdecoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/irdecoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grctrl-behave " "Found design unit 1: grctrl-behave" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""} { "Info" "ISGN_ENTITY_NAME" "1 grctrl " "Found entity 1: grctrl" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gr-behave " "Found design unit 1: gr-behave" {  } { { "gr.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/gr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""} { "Info" "ISGN_ENTITY_NAME" "1 gr " "Found entity 1: gr" {  } { { "gr.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/gr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbufferb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbufferb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbufferb-behave " "Found design unit 1: dbufferb-behave" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbufferb " "Found entity 1: dbufferb" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbuffera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbuffera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbuffera-behave " "Found design unit 1: dbuffera-behave" {  } { { "dbuffera.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbuffera.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbuffera " "Found entity 1: dbuffera" {  } { { "dbuffera.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbuffera.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-behave " "Found design unit 1: data_bus-behave" {  } { { "data_bus.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/data_bus.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/data_bus.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_8bits.vhd 3 1 " "Found 3 design units, including 1 entities, in source file computer_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_components " "Found design unit 1: computer_components" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 computer_8bits-behave " "Found design unit 2: computer_8bits-behave" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_8bits " "Found entity 1: computer_8bits" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-behave " "Found design unit 1: clk_divider-behave" {  } { { "clk_divider.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_new_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_new_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_new_rom-SYN " "Found design unit 1: rom_new_rom-SYN" {  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_new_rom " "Found entity 1: rom_new_rom" {  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_8bits-arch " "Found design unit 1: tristate_8bits-arch" {  } { { "tristate_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/tristate_8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_8bits " "Found entity 1: tristate_8bits" {  } { { "tristate_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/tristate_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_new " "Found entity 1: rom_new" {  } { { "rom_new.bdf" "" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monostable_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monostable_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monostable_trigger-arch " "Found design unit 1: monostable_trigger-arch" {  } { { "monostable_trigger.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/monostable_trigger.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812148 ""} { "Info" "ISGN_ENTITY_NAME" "1 monostable_trigger " "Found entity 1: monostable_trigger" {  } { { "monostable_trigger.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/monostable_trigger.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_8bits " "Elaborating entity \"computer_8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539416812408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:U1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:U1\"" {  } { { "computer_8bits.vhd" "U1" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bus data_bus:U2 " "Elaborating entity \"data_bus\" for hierarchy \"data_bus:U2\"" {  } { { "computer_8bits.vhd" "U2" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:U3 " "Elaborating entity \"ram\" for hierarchy \"ram:U3\"" {  } { { "computer_8bits.vhd" "U3" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812408 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_address_latch ram.vhd(22) " "VHDL Process Statement warning at ram.vhd(22): signal \"ram_address_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812408 "|computer_8bits|ram:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_address_latch ram.vhd(29) " "VHDL Process Statement warning at ram.vhd(29): signal \"ram_address_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812408 "|computer_8bits|ram:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_data_in ram.vhd(33) " "VHDL Process Statement warning at ram.vhd(33): signal \"ram_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812408 "|computer_8bits|ram:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_address_latch ram.vhd(33) " "VHDL Process Statement warning at ram.vhd(33): signal \"ram_address_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812408 "|computer_8bits|ram:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_new rom_new:U4 " "Elaborating entity \"rom_new\" for hierarchy \"rom_new:U4\"" {  } { { "computer_8bits.vhd" "U4" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_8bits rom_new:U4\|tristate_8bits:inst1 " "Elaborating entity \"tristate_8bits\" for hierarchy \"rom_new:U4\|tristate_8bits:inst1\"" {  } { { "rom_new.bdf" "inst1" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { { 128 640 848 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_new_rom rom_new:U4\|rom_new_rom:inst " "Elaborating entity \"rom_new_rom\" for hierarchy \"rom_new:U4\|rom_new_rom:inst\"" {  } { { "rom_new.bdf" "inst" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { { 144 392 608 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_new_rom.vhd" "altsyncram_component" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init.mif " "Parameter \"init_file\" = \"rom_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812688 ""}  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539416812688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdr3 " "Found entity 1: altsyncram_kdr3" {  } { { "db/altsyncram_kdr3.tdf" "" { Text "F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_kdr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416812758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416812758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdr3 rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kdr3:auto_generated " "Elaborating entity \"altsyncram_kdr3\" for hierarchy \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kdr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monostable_trigger rom_new:U4\|monostable_trigger:inst3 " "Elaborating entity \"monostable_trigger\" for hierarchy \"rom_new:U4\|monostable_trigger:inst3\"" {  } { { "rom_new.bdf" "inst3" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { { 232 80 224 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:U5 " "Elaborating entity \"ir\" for hierarchy \"ir:U5\"" {  } { { "computer_8bits.vhd" "U5" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812898 "|computer_8bits|ir:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irdecoder irdecoder:U6 " "Elaborating entity \"irdecoder\" for hierarchy \"irdecoder:U6\"" {  } { { "computer_8bits.vhd" "U6" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U7 " "Elaborating entity \"pc\" for hierarchy \"pc:U7\"" {  } { { "computer_8bits.vhd" "U7" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U8 " "Elaborating entity \"alu\" for hierarchy \"alu:U8\"" {  } { { "computer_8bits.vhd" "U8" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbuffera dbuffera:U9 " "Elaborating entity \"dbuffera\" for hierarchy \"dbuffera:U9\"" {  } { { "computer_8bits.vhd" "U9" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbufferb dbufferb:U10 " "Elaborating entity \"dbufferb\" for hierarchy \"dbufferb:U10\"" {  } { { "computer_8bits.vhd" "U10" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812908 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[0\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[0\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[1\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[1\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[2\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[2\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[3\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[3\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[4\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[4\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[5\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[5\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[6\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[6\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[7\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[7\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|dbufferb:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grctrl grctrl:U11 " "Elaborating entity \"grctrl\" for hierarchy \"grctrl:U11\"" {  } { { "computer_8bits.vhd" "U11" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812908 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grc_grcode grctrl.vhd(15) " "VHDL Process Statement warning at grctrl.vhd(15): signal \"grc_grcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|grctrl:U11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grc_grcode grctrl.vhd(23) " "VHDL Process Statement warning at grctrl.vhd(23): signal \"grc_grcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|grctrl:U11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grc_grcode grctrl.vhd(37) " "VHDL Process Statement warning at grctrl.vhd(37): signal \"grc_grcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539416812908 "|computer_8bits|grctrl:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gr gr:U12 " "Elaborating entity \"gr\" for hierarchy \"gr:U12\"" {  } { { "computer_8bits.vhd" "U12" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_encoder led_encoder:U13 " "Elaborating entity \"led_encoder\" for hierarchy \"led_encoder:U13\"" {  } { { "computer_8bits.vhd" "U13" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statectrl statectrl:U14 " "Elaborating entity \"statectrl\" for hierarchy \"statectrl:U14\"" {  } { { "computer_8bits.vhd" "U14" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416812918 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux11 " "Found clock multiplexer grctrl:U11\|Mux11" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539416813968 "|computer_8bits|grctrl:U11|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ir:U5\|ir_grcode\[2\] " "Found clock multiplexer ir:U5\|ir_grcode\[2\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539416813968 "|computer_8bits|ir:U5|ir_grcode[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ir:U5\|ir_grcode\[3\] " "Found clock multiplexer ir:U5\|ir_grcode\[3\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539416813968 "|computer_8bits|ir:U5|ir_grcode[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux10 " "Found clock multiplexer grctrl:U11\|Mux10" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539416813968 "|computer_8bits|grctrl:U11|Mux10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux9 " "Found clock multiplexer grctrl:U11\|Mux9" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539416813968 "|computer_8bits|grctrl:U11|Mux9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux8 " "Found clock multiplexer grctrl:U11\|Mux8" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539416813968 "|computer_8bits|grctrl:U11|Mux8"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1539416813968 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[7\]\" " "Converted tri-state node \"data_out\[7\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[6\]\" " "Converted tri-state node \"data_out\[6\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[5\]\" " "Converted tri-state node \"data_out\[5\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[4\]\" " "Converted tri-state node \"data_out\[4\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[3\]\" " "Converted tri-state node \"data_out\[3\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[2\]\" " "Converted tri-state node \"data_out\[2\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[1\]\" " "Converted tri-state node \"data_out\[1\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[0\]\" " "Converted tri-state node \"data_out\[0\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539416813988 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1539416813988 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "led_encoder:U13\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"led_encoder:U13\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif " "Parameter INIT_FILE set to db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539416814518 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1539416814518 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1539416814518 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:U8\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:U8\|Add2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add2" { Text "f:/quartus_ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539416814518 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1539416814518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_encoder:U13\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"led_encoder:U13\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_encoder:U13\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"led_encoder:U13\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814548 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539416814548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r771 " "Found entity 1: altsyncram_r771" {  } { { "db/altsyncram_r771.tdf" "" { Text "F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_r771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416814618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416814618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:U8\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"alu:U8\|lpm_add_sub:Add2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus_ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539416814658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:U8\|lpm_add_sub:Add2 " "Instantiated megafunction \"alu:U8\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539416814658 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus_ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539416814658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "F:/Quartus_II/QuartusWork/2073_II/db/add_sub_cui.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539416814708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539416814708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~80 " "Latch ram:U3\|ram_data~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~72 " "Latch ram:U3\|ram_data~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~64 " "Latch ram:U3\|ram_data~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~88 " "Latch ram:U3\|ram_data~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~40 " "Latch ram:U3\|ram_data~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~48 " "Latch ram:U3\|ram_data~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~32 " "Latch ram:U3\|ram_data~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~56 " "Latch ram:U3\|ram_data~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~16 " "Latch ram:U3\|ram_data~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~8 " "Latch ram:U3\|ram_data~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~0 " "Latch ram:U3\|ram_data~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~24 " "Latch ram:U3\|ram_data~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~104 " "Latch ram:U3\|ram_data~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815348 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~112 " "Latch ram:U3\|ram_data~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~96 " "Latch ram:U3\|ram_data~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~120 " "Latch ram:U3\|ram_data~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[0\] " "Latch dbufferb:U10\|data_latch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~49 " "Latch ram:U3\|ram_data~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~81 " "Latch ram:U3\|ram_data~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~17 " "Latch ram:U3\|ram_data~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~113 " "Latch ram:U3\|ram_data~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~73 " "Latch ram:U3\|ram_data~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~41 " "Latch ram:U3\|ram_data~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~9 " "Latch ram:U3\|ram_data~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~105 " "Latch ram:U3\|ram_data~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~33 " "Latch ram:U3\|ram_data~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~65 " "Latch ram:U3\|ram_data~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~1 " "Latch ram:U3\|ram_data~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~97 " "Latch ram:U3\|ram_data~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~89 " "Latch ram:U3\|ram_data~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~57 " "Latch ram:U3\|ram_data~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~25 " "Latch ram:U3\|ram_data~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~121 " "Latch ram:U3\|ram_data~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[1\] " "Latch dbufferb:U10\|data_latch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~50 " "Latch ram:U3\|ram_data~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~42 " "Latch ram:U3\|ram_data~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~34 " "Latch ram:U3\|ram_data~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~58 " "Latch ram:U3\|ram_data~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~74 " "Latch ram:U3\|ram_data~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~82 " "Latch ram:U3\|ram_data~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~66 " "Latch ram:U3\|ram_data~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~90 " "Latch ram:U3\|ram_data~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~10 " "Latch ram:U3\|ram_data~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~18 " "Latch ram:U3\|ram_data~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~2 " "Latch ram:U3\|ram_data~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~26 " "Latch ram:U3\|ram_data~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~114 " "Latch ram:U3\|ram_data~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~106 " "Latch ram:U3\|ram_data~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~98 " "Latch ram:U3\|ram_data~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815358 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~122 " "Latch ram:U3\|ram_data~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[2\] " "Latch dbufferb:U10\|data_latch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~43 " "Latch ram:U3\|ram_data~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~75 " "Latch ram:U3\|ram_data~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~11 " "Latch ram:U3\|ram_data~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~107 " "Latch ram:U3\|ram_data~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~83 " "Latch ram:U3\|ram_data~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~51 " "Latch ram:U3\|ram_data~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~19 " "Latch ram:U3\|ram_data~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~115 " "Latch ram:U3\|ram_data~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~67 " "Latch ram:U3\|ram_data~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~35 " "Latch ram:U3\|ram_data~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~3 " "Latch ram:U3\|ram_data~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~99 " "Latch ram:U3\|ram_data~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~59 " "Latch ram:U3\|ram_data~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~91 " "Latch ram:U3\|ram_data~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~27 " "Latch ram:U3\|ram_data~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~123 " "Latch ram:U3\|ram_data~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[3\] " "Latch dbufferb:U10\|data_latch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~84 " "Latch ram:U3\|ram_data~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~76 " "Latch ram:U3\|ram_data~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~68 " "Latch ram:U3\|ram_data~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~92 " "Latch ram:U3\|ram_data~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~44 " "Latch ram:U3\|ram_data~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~52 " "Latch ram:U3\|ram_data~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~36 " "Latch ram:U3\|ram_data~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~60 " "Latch ram:U3\|ram_data~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~20 " "Latch ram:U3\|ram_data~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~12 " "Latch ram:U3\|ram_data~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815368 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~4 " "Latch ram:U3\|ram_data~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~28 " "Latch ram:U3\|ram_data~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~108 " "Latch ram:U3\|ram_data~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~116 " "Latch ram:U3\|ram_data~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~100 " "Latch ram:U3\|ram_data~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~124 " "Latch ram:U3\|ram_data~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[4\] " "Latch dbufferb:U10\|data_latch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~53 " "Latch ram:U3\|ram_data~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~85 " "Latch ram:U3\|ram_data~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~21 " "Latch ram:U3\|ram_data~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~117 " "Latch ram:U3\|ram_data~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~77 " "Latch ram:U3\|ram_data~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~45 " "Latch ram:U3\|ram_data~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~13 " "Latch ram:U3\|ram_data~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~109 " "Latch ram:U3\|ram_data~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~37 " "Latch ram:U3\|ram_data~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~69 " "Latch ram:U3\|ram_data~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~5 " "Latch ram:U3\|ram_data~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~101 " "Latch ram:U3\|ram_data~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815378 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~93 " "Latch ram:U3\|ram_data~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~61 " "Latch ram:U3\|ram_data~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~29 " "Latch ram:U3\|ram_data~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~125 " "Latch ram:U3\|ram_data~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[5\] " "Latch dbufferb:U10\|data_latch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~54 " "Latch ram:U3\|ram_data~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~46 " "Latch ram:U3\|ram_data~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~38 " "Latch ram:U3\|ram_data~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~62 " "Latch ram:U3\|ram_data~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~78 " "Latch ram:U3\|ram_data~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~86 " "Latch ram:U3\|ram_data~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~70 " "Latch ram:U3\|ram_data~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~94 " "Latch ram:U3\|ram_data~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~14 " "Latch ram:U3\|ram_data~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~22 " "Latch ram:U3\|ram_data~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~6 " "Latch ram:U3\|ram_data~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~30 " "Latch ram:U3\|ram_data~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~118 " "Latch ram:U3\|ram_data~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~110 " "Latch ram:U3\|ram_data~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~102 " "Latch ram:U3\|ram_data~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~126 " "Latch ram:U3\|ram_data~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[6\] " "Latch dbufferb:U10\|data_latch\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~47 " "Latch ram:U3\|ram_data~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~79 " "Latch ram:U3\|ram_data~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815388 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~15 " "Latch ram:U3\|ram_data~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~111 " "Latch ram:U3\|ram_data~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~87 " "Latch ram:U3\|ram_data~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~55 " "Latch ram:U3\|ram_data~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~23 " "Latch ram:U3\|ram_data~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~119 " "Latch ram:U3\|ram_data~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~71 " "Latch ram:U3\|ram_data~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~39 " "Latch ram:U3\|ram_data~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~7 " "Latch ram:U3\|ram_data~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~103 " "Latch ram:U3\|ram_data~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~63 " "Latch ram:U3\|ram_data~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~95 " "Latch ram:U3\|ram_data~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~31 " "Latch ram:U3\|ram_data~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~127 " "Latch ram:U3\|ram_data~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[7\] " "Latch dbufferb:U10\|data_latch\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539416815398 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539416815398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] VCC " "Pin \"sel\[3\]\" is stuck at VCC" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539416815798 "|computer_8bits|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] VCC " "Pin \"sel\[4\]\" is stuck at VCC" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539416815798 "|computer_8bits|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] VCC " "Pin \"sel\[5\]\" is stuck at VCC" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539416815798 "|computer_8bits|sel[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539416815798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1539416815988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1539416818858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539416819938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539416819938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "859 " "Implemented 859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539416820878 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539416820878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "812 " "Implemented 812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539416820878 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1539416820878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539416820878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539416821388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 13 15:47:01 2018 " "Processing ended: Sat Oct 13 15:47:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539416821388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539416821388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539416821388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539416821388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539416825094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539416825104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 13 15:47:04 2018 " "Processing started: Sat Oct 13 15:47:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539416825104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1539416825104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2073_II -c 2073_II " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 2073_II -c 2073_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1539416825104 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1539416825304 ""}
{ "Info" "0" "" "Project  = 2073_II" {  } {  } 0 0 "Project  = 2073_II" 0 0 "Fitter" 0 0 1539416825304 ""}
{ "Info" "0" "" "Revision = 2073_II" {  } {  } 0 0 "Revision = 2073_II" 0 0 "Fitter" 0 0 1539416825304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1539416825634 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "2073_II EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"2073_II\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539416825684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539416825764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539416825764 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539416826042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539416826182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539416826182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539416826182 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1539416826182 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 1621 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539416826182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 1623 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539416826182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 1625 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539416826182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 1627 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539416826182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 1629 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539416826182 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1539416826182 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1539416826182 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1539416826202 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "136 " "TimeQuest Timing Analyzer is analyzing 136 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1539416826954 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2073_II.sdc " "Synopsys Design Constraints File file not found: '2073_II.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1539416826954 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1539416826954 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[2\]  from: datac  to: combout " "Cell: U5\|ir_grcode\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416826964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout " "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416826964 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1539416826964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1539416826974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1539416826974 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1539416826974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_input~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_input~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 147 0 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 1616 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:U1\|clk_out  " "Automatically promoted node clk_divider:U1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statectrl:U14\|ramrd_latch " "Destination node statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statectrl:U14\|enrom_latch " "Destination node statectrl:U14\|enrom_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statectrl:U14\|ramwt_latch " "Destination node statectrl:U14\|ramwt_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statectrl:U14\|regwt_latch " "Destination node statectrl:U14\|regwt_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "clk_divider.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 345 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statectrl:U14\|enled_latch  " "Automatically promoted node statectrl:U14\|enled_latch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statectrl:U14\|Selector21~0 " "Destination node statectrl:U14\|Selector21~0" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 771 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:U1\|clk_led  " "Automatically promoted node clk_divider:U1\|clk_led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "clk_divider.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 344 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statectrl:U14\|enirin_latch  " "Automatically promoted node statectrl:U14\|enirin_latch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:U5\|instruction\[2\] " "Destination node ir:U5\|instruction\[2\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:U5\|instruction\[3\] " "Destination node ir:U5\|instruction\[3\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:U5\|instruction\[8\] " "Destination node ir:U5\|instruction\[8\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 282 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:U5\|instruction\[9\] " "Destination node ir:U5\|instruction\[9\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 283 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statectrl:U14\|Selector4~1 " "Destination node statectrl:U14\|Selector4~1" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 858 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dbufferb:U10\|data_latch\[7\]~1  " "Automatically promoted node dbufferb:U10\|data_latch\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 816 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "grctrl:U11\|grc_grwt\[0\]  " "Automatically promoted node grctrl:U11\|grc_grwt\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "grctrl:U11\|grc_grwt\[1\]  " "Automatically promoted node grctrl:U11\|grc_grwt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 209 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "grctrl:U11\|grc_grwt\[2\]  " "Automatically promoted node grctrl:U11\|grc_grwt\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 210 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "grctrl:U11\|grc_grwt\[3\]  " "Automatically promoted node grctrl:U11\|grc_grwt\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539416827044 ""}  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 0 { 0 ""} 0 211 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539416827044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1539416827884 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539416827894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539416827894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539416827894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539416827894 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1539416827894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1539416827894 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1539416827894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1539416828114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1539416828114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1539416828114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539416828154 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1539416828254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1539416829874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539416830504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1539416830524 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1539416834914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539416834914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1539416835904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/Quartus_II/QuartusWork/2073_II/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1539416841605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1539416841605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539416848195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1539416848195 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1539416848195 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.19 " "Total time spent on timing analysis during the Fitter is 9.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1539416848235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539416848465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539416848795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539416848955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539416849355 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539416849945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus_II/QuartusWork/2073_II/output_files/2073_II.fit.smsg " "Generated suppressed messages file F:/Quartus_II/QuartusWork/2073_II/output_files/2073_II.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1539416850485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5429 " "Peak virtual memory: 5429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539416852605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 13 15:47:32 2018 " "Processing ended: Sat Oct 13 15:47:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539416852605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539416852605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539416852605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539416852605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1539416855880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539416855880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 13 15:47:35 2018 " "Processing started: Sat Oct 13 15:47:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539416855880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1539416855880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 2073_II -c 2073_II " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 2073_II -c 2073_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1539416855880 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1539416856820 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1539416856910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539416857551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 13 15:47:37 2018 " "Processing ended: Sat Oct 13 15:47:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539416857551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539416857551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539416857551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1539416857551 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1539416858355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1539416860916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539416860916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 13 15:47:40 2018 " "Processing started: Sat Oct 13 15:47:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539416860916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539416860916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2073_II -c 2073_II " "Command: quartus_sta 2073_II -c 2073_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539416860916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1539416861146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1539416861436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539416861516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539416861516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "136 " "TimeQuest Timing Analyzer is analyzing 136 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1539416861836 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2073_II.sdc " "Synopsys Design Constraints File file not found: '2073_II.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1539416862136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1539416862136 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statectrl:U14\|enled_latch statectrl:U14\|enled_latch " "create_clock -period 1.000 -name statectrl:U14\|enled_latch statectrl:U14\|enled_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statectrl:U14\|dbfbin_latch statectrl:U14\|dbfbin_latch " "create_clock -period 1.000 -name statectrl:U14\|dbfbin_latch statectrl:U14\|dbfbin_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:U1\|clk_out clk_divider:U1\|clk_out " "create_clock -period 1.000 -name clk_divider:U1\|clk_out clk_divider:U1\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statectrl:U14\|enirin_latch statectrl:U14\|enirin_latch " "create_clock -period 1.000 -name statectrl:U14\|enirin_latch statectrl:U14\|enirin_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_input clk_input " "create_clock -period 1.000 -name clk_input clk_input" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statectrl:U14\|enalu_latch statectrl:U14\|enalu_latch " "create_clock -period 1.000 -name statectrl:U14\|enalu_latch statectrl:U14\|enalu_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ram:U3\|ram_address_latch\[0\] ram:U3\|ram_address_latch\[0\] " "create_clock -period 1.000 -name ram:U3\|ram_address_latch\[0\] ram:U3\|ram_address_latch\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ir:U5\|instruction\[10\] ir:U5\|instruction\[10\] " "create_clock -period 1.000 -name ir:U5\|instruction\[10\] ir:U5\|instruction\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom_new:U4\|monostable_trigger:inst3\|pulse rom_new:U4\|monostable_trigger:inst3\|pulse " "create_clock -period 1.000 -name rom_new:U4\|monostable_trigger:inst3\|pulse rom_new:U4\|monostable_trigger:inst3\|pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statectrl:U14\|ramin_latch statectrl:U14\|ramin_latch " "create_clock -period 1.000 -name statectrl:U14\|ramin_latch statectrl:U14\|ramin_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statectrl:U14\|nextn_latch statectrl:U14\|nextn_latch " "create_clock -period 1.000 -name statectrl:U14\|nextn_latch statectrl:U14\|nextn_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statectrl:U14\|romin_latch statectrl:U14\|romin_latch " "create_clock -period 1.000 -name statectrl:U14\|romin_latch statectrl:U14\|romin_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:U1\|clk_led clk_divider:U1\|clk_led " "create_clock -period 1.000 -name clk_divider:U1\|clk_led clk_divider:U1\|clk_led" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862146 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[2\]  from: datab  to: combout " "Cell: U5\|ir_grcode\[2\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout " "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1539416862236 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1539416862236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862246 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1539416862246 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1539416862296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1539416862666 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539416862666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.682 " "Worst-case setup slack is -16.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.682            -187.800 statectrl:U14\|enalu_latch  " "  -16.682            -187.800 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.107             -61.106 statectrl:U14\|dbfbin_latch  " "   -9.107             -61.106 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.088            -891.072 ram:U3\|ram_address_latch\[0\]  " "   -9.088            -891.072 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.538             -28.318 statectrl:U14\|ramin_latch  " "   -7.538             -28.318 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.148             -27.804 rom_new:U4\|monostable_trigger:inst3\|pulse  " "   -7.148             -27.804 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.954            -104.653 statectrl:U14\|enirin_latch  " "   -6.954            -104.653 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.143             -48.929 clk_divider:U1\|clk_led  " "   -6.143             -48.929 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.805              -5.805 statectrl:U14\|enled_latch  " "   -5.805              -5.805 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.432            -148.537 ir:U5\|instruction\[10\]  " "   -5.432            -148.537 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.876            -146.658 clk_divider:U1\|clk_out  " "   -4.876            -146.658 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803             -22.424 statectrl:U14\|nextn_latch  " "   -2.803             -22.424 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044             -26.319 clk_input  " "   -2.044             -26.319 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416862706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.977 " "Worst-case hold slack is -2.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977              -2.977 clk_divider:U1\|clk_out  " "   -2.977              -2.977 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298              -0.390 ir:U5\|instruction\[10\]  " "   -0.298              -0.390 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 statectrl:U14\|enalu_latch  " "    0.017               0.000 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 statectrl:U14\|dbfbin_latch  " "    0.208               0.000 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk_input  " "    0.454               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 ram:U3\|ram_address_latch\[0\]  " "    0.548               0.000 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 clk_divider:U1\|clk_led  " "    0.725               0.000 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 statectrl:U14\|nextn_latch  " "    0.777               0.000 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 statectrl:U14\|enled_latch  " "    0.969               0.000 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.977               0.000 statectrl:U14\|enirin_latch  " "    1.977               0.000 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.344               0.000 rom_new:U4\|monostable_trigger:inst3\|pulse  " "    2.344               0.000 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.537               0.000 statectrl:U14\|ramin_latch  " "    2.537               0.000 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416862826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.167 " "Worst-case recovery slack is -1.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.167              -1.167 statectrl:U14\|romin_latch  " "   -1.167              -1.167 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380              -1.140 clk_input  " "   -0.380              -1.140 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416862866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 clk_input  " "    0.556               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.591               0.000 statectrl:U14\|romin_latch  " "    1.591               0.000 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416862906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -28.809 rom_new:U4\|monostable_trigger:inst3\|pulse  " "   -3.201             -28.809 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -3.201 statectrl:U14\|enled_latch  " "   -3.201              -3.201 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk_input  " "   -3.000             -37.201 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -113.019 clk_divider:U1\|clk_out  " "   -1.487            -113.019 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 ir:U5\|instruction\[10\]  " "   -1.487             -71.376 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 statectrl:U14\|enirin_latch  " "   -1.487             -25.279 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 clk_divider:U1\|clk_led  " "   -1.487             -19.331 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 statectrl:U14\|enalu_latch  " "   -1.487             -11.896 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 statectrl:U14\|nextn_latch  " "   -1.487             -11.896 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 statectrl:U14\|ramin_latch  " "   -1.487              -5.948 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 statectrl:U14\|romin_latch  " "   -1.487              -1.487 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 ram:U3\|ram_address_latch\[0\]  " "    0.199               0.000 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 statectrl:U14\|dbfbin_latch  " "    0.347               0.000 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416862946 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1539416865966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1539416865996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1539416866516 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[2\]  from: datab  to: combout " "Cell: U5\|ir_grcode\[2\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416866896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout " "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416866896 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1539416866896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1539416866906 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1539416867056 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539416867056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.522 " "Worst-case setup slack is -15.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.522            -176.147 statectrl:U14\|enalu_latch  " "  -15.522            -176.147 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.726             -58.608 statectrl:U14\|dbfbin_latch  " "   -8.726             -58.608 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.649            -842.857 ram:U3\|ram_address_latch\[0\]  " "   -8.649            -842.857 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.908             -26.075 statectrl:U14\|ramin_latch  " "   -6.908             -26.075 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.682             -24.722 rom_new:U4\|monostable_trigger:inst3\|pulse  " "   -6.682             -24.722 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.494             -97.091 statectrl:U14\|enirin_latch  " "   -6.494             -97.091 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.696             -44.819 clk_divider:U1\|clk_led  " "   -5.696             -44.819 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.435              -5.435 statectrl:U14\|enled_latch  " "   -5.435              -5.435 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.199            -141.206 ir:U5\|instruction\[10\]  " "   -5.199            -141.206 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548            -131.338 clk_divider:U1\|clk_out  " "   -4.548            -131.338 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.535             -20.280 statectrl:U14\|nextn_latch  " "   -2.535             -20.280 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701             -21.717 clk_input  " "   -1.701             -21.717 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416867116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.791 " "Worst-case hold slack is -2.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791              -2.791 clk_divider:U1\|clk_out  " "   -2.791              -2.791 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -1.449 ir:U5\|instruction\[10\]  " "   -0.442              -1.449 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 statectrl:U14\|enalu_latch  " "   -0.009              -0.009 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 statectrl:U14\|dbfbin_latch  " "    0.175               0.000 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_input  " "    0.402               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 ram:U3\|ram_address_latch\[0\]  " "    0.514               0.000 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 clk_divider:U1\|clk_led  " "    0.679               0.000 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 statectrl:U14\|nextn_latch  " "    0.722               0.000 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 statectrl:U14\|enled_latch  " "    0.812               0.000 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.795               0.000 statectrl:U14\|enirin_latch  " "    1.795               0.000 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.102               0.000 rom_new:U4\|monostable_trigger:inst3\|pulse  " "    2.102               0.000 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.231               0.000 statectrl:U14\|ramin_latch  " "    2.231               0.000 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416867236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.914 " "Worst-case recovery slack is -0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914              -0.914 statectrl:U14\|romin_latch  " "   -0.914              -0.914 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.630 clk_input  " "   -0.210              -0.630 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416867296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.626 " "Worst-case removal slack is 0.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 clk_input  " "    0.626               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 statectrl:U14\|romin_latch  " "    1.396               0.000 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416867346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -28.809 rom_new:U4\|monostable_trigger:inst3\|pulse  " "   -3.201             -28.809 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -3.201 statectrl:U14\|enled_latch  " "   -3.201              -3.201 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk_input  " "   -3.000             -37.201 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -113.627 clk_divider:U1\|clk_out  " "   -1.487            -113.627 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -72.943 ir:U5\|instruction\[10\]  " "   -1.487             -72.943 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.363 statectrl:U14\|enirin_latch  " "   -1.487             -25.363 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 clk_divider:U1\|clk_led  " "   -1.487             -19.331 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 statectrl:U14\|enalu_latch  " "   -1.487             -11.896 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 statectrl:U14\|nextn_latch  " "   -1.487             -11.896 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 statectrl:U14\|ramin_latch  " "   -1.487              -5.948 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 statectrl:U14\|romin_latch  " "   -1.487              -1.487 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.142 ram:U3\|ram_address_latch\[0\]  " "   -0.053              -0.142 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 statectrl:U14\|dbfbin_latch  " "    0.184               0.000 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416867416 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1539416870767 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[2\]  from: datab  to: combout " "Cell: U5\|ir_grcode\[2\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871147 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout " "Cell: U5\|ir_grcode\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871147 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1539416871147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1539416871207 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539416871207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.867 " "Worst-case setup slack is -6.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.867             -77.118 statectrl:U14\|enalu_latch  " "   -6.867             -77.118 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.735            -345.451 ram:U3\|ram_address_latch\[0\]  " "   -3.735            -345.451 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.728             -23.940 statectrl:U14\|dbfbin_latch  " "   -3.728             -23.940 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.183             -11.245 statectrl:U14\|ramin_latch  " "   -3.183             -11.245 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915              -5.347 rom_new:U4\|monostable_trigger:inst3\|pulse  " "   -2.915              -5.347 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.770             -40.212 statectrl:U14\|enirin_latch  " "   -2.770             -40.212 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171              -2.171 statectrl:U14\|enled_latch  " "   -2.171              -2.171 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131             -55.733 ir:U5\|instruction\[10\]  " "   -2.131             -55.733 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794             -13.387 clk_divider:U1\|clk_led  " "   -1.794             -13.387 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.578             -30.327 clk_divider:U1\|clk_out  " "   -1.578             -30.327 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660              -5.280 statectrl:U14\|nextn_latch  " "   -0.660              -5.280 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -1.830 clk_input  " "   -0.350              -1.830 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416871287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.298 " "Worst-case hold slack is -1.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -1.315 clk_divider:U1\|clk_out  " "   -1.298              -1.315 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -1.039 ir:U5\|instruction\[10\]  " "   -0.259              -1.039 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 statectrl:U14\|enalu_latch  " "    0.026               0.000 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 ram:U3\|ram_address_latch\[0\]  " "    0.052               0.000 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 statectrl:U14\|dbfbin_latch  " "    0.109               0.000 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_input  " "    0.187               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 statectrl:U14\|enled_latch  " "    0.303               0.000 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_divider:U1\|clk_led  " "    0.305               0.000 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 statectrl:U14\|nextn_latch  " "    0.313               0.000 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 statectrl:U14\|enirin_latch  " "    0.807               0.000 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 rom_new:U4\|monostable_trigger:inst3\|pulse  " "    0.908               0.000 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 statectrl:U14\|ramin_latch  " "    0.994               0.000 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416871457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.037 " "Worst-case recovery slack is -0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.037 statectrl:U14\|romin_latch  " "   -0.037              -0.037 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.048 clk_input  " "   -0.016              -0.048 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416871547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.106 " "Worst-case removal slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 clk_input  " "    0.106               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 statectrl:U14\|romin_latch  " "    0.756               0.000 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416871627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.494 clk_input  " "   -3.000             -27.494 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -76.000 clk_divider:U1\|clk_out  " "   -1.000             -76.000 clk_divider:U1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 ir:U5\|instruction\[10\]  " "   -1.000             -48.000 ir:U5\|instruction\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 statectrl:U14\|enirin_latch  " "   -1.000             -17.000 statectrl:U14\|enirin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 clk_divider:U1\|clk_led  " "   -1.000             -13.000 clk_divider:U1\|clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 rom_new:U4\|monostable_trigger:inst3\|pulse  " "   -1.000              -9.000 rom_new:U4\|monostable_trigger:inst3\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 statectrl:U14\|enalu_latch  " "   -1.000              -8.000 statectrl:U14\|enalu_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 statectrl:U14\|nextn_latch  " "   -1.000              -8.000 statectrl:U14\|nextn_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 statectrl:U14\|ramin_latch  " "   -1.000              -4.000 statectrl:U14\|ramin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 statectrl:U14\|enled_latch  " "   -1.000              -1.000 statectrl:U14\|enled_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 statectrl:U14\|romin_latch  " "   -1.000              -1.000 statectrl:U14\|romin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 ram:U3\|ram_address_latch\[0\]  " "    0.231               0.000 ram:U3\|ram_address_latch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 statectrl:U14\|dbfbin_latch  " "    0.327               0.000 statectrl:U14\|dbfbin_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539416871687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539416876617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539416876617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539416877757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 13 15:47:57 2018 " "Processing ended: Sat Oct 13 15:47:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539416877757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539416877757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539416877757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539416877757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539416881398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539416881408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 13 15:48:01 2018 " "Processing started: Sat Oct 13 15:48:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539416881408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539416881408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2073_II -c 2073_II " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2073_II -c 2073_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539416881408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II_8_1200mv_85c_slow.vho F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II_8_1200mv_85c_slow.vho in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416882559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II_8_1200mv_0c_slow.vho F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II_8_1200mv_0c_slow.vho in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416882836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II_min_1200mv_0c_fast.vho F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II_min_1200mv_0c_fast.vho in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416883130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II.vho F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II.vho in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416883520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II_8_1200mv_85c_vhd_slow.sdo F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II_8_1200mv_85c_vhd_slow.sdo in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416883750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II_8_1200mv_0c_vhd_slow.sdo F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II_8_1200mv_0c_vhd_slow.sdo in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416883960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II_min_1200mv_0c_vhd_fast.sdo F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II_min_1200mv_0c_vhd_fast.sdo in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416884150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2073_II_vhd.sdo F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/ simulation " "Generated file 2073_II_vhd.sdo in folder \"F:/Quartus_II/QuartusWork/2073_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1539416884340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539416884750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 13 15:48:04 2018 " "Processing ended: Sat Oct 13 15:48:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539416884750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539416884750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539416884750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539416884750 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 308 s " "Quartus II Full Compilation was successful. 0 errors, 308 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539416885610 ""}
