<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA-BRAM | JERRY'S BLOG</title><meta name="author" content="JERRY LEE,98jerry.lee@gmail.com"><meta name="copyright" content="JERRY LEE"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA-BRAM（pg058）一、什么是BRAMXlinx 系列FPGA，包含两种RAM：Block RAM 和分布式RAM（Distributed RAM），他们的区别在于：  Block RAM是内嵌专用的RAM，具有更高的时序性能；  Distributed RAM 需要消耗珍贵的逻辑资源组成，由于分布在不通的位置，延迟较大。   二、FPGA中为什么要用BRAM在 FPGA 设计中，存储">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA-BRAM">
<meta property="og:url" content="http://example.com/2025/09/07/FPGA-BRAM/index.html">
<meta property="og:site_name" content="JERRY&#39;S BLOG">
<meta property="og:description" content="FPGA-BRAM（pg058）一、什么是BRAMXlinx 系列FPGA，包含两种RAM：Block RAM 和分布式RAM（Distributed RAM），他们的区别在于：  Block RAM是内嵌专用的RAM，具有更高的时序性能；  Distributed RAM 需要消耗珍贵的逻辑资源组成，由于分布在不通的位置，延迟较大。   二、FPGA中为什么要用BRAM在 FPGA 设计中，存储">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/my_logo.png">
<meta property="article:published_time" content="2025-09-07T08:13:18.820Z">
<meta property="article:modified_time" content="2025-10-11T07:41:34.519Z">
<meta property="article:author" content="JERRY LEE">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="BRAM">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/my_logo.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/09/07/FPGA-BRAM/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.14.0-b2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>(()=>{
      const saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
      
      window.btf = {
        saveToLocal: saveToLocal,
        getScript: (url, attr = {}) => new Promise((resolve, reject) => {
          const script = document.createElement('script')
          script.src = url
          script.async = true
          script.onerror = reject
          script.onload = script.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            script.onload = script.onreadystatechange = null
            resolve()
          }

          Object.keys(attr).forEach(key => {
            script.setAttribute(key, attr[key])
          })

          document.head.appendChild(script)
        }),

        getCSS: (url, id = false) => new Promise((resolve, reject) => {
          const link = document.createElement('link')
          link.rel = 'stylesheet'
          link.href = url
          if (id) link.id = id
          link.onerror = reject
          link.onload = link.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            link.onload = link.onreadystatechange = null
            resolve()
          }
          document.head.appendChild(link)
        }),

        addGlobalFn: (key, fn, name = false, parent = window) => {
          const pjaxEnable = false
          if (!pjaxEnable && key.startsWith('pjax')) return

          const globalFn = parent.globalFn || {}
          const keyObj = globalFn[key] || {}
    
          if (name && keyObj[name]) return
    
          name = name || Object.keys(keyObj).length
          keyObj[name] = fn
          globalFn[key] = keyObj
          parent.globalFn = globalFn
        }
      }
    
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode
      
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })()</script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA-BRAM',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-10-11 15:41:34'
}</script><base href="/" /><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.9/katex.min.css" integrity="sha512-fHwaWebuwA7NSF5Qg/af4UeDx9XqUpYpOGgubo3yWu+b2IQR4UeQwbb42Ti7gVAjNtVoI/I9TEoYeu9omwcC6g==" crossorigin="anonymous" referrerpolicy="no-referrer" /><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/my_logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/default_top_img.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="JERRY'S BLOG"><img class="site-icon" src="/img/my_logo.png" alt="Logo"/><span class="site-name">JERRY'S BLOG</span></a></span><div id="menus"><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA-BRAM</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-09-07T08:13:18.820Z" title="发表于 2025-09-07 16:13:18">2025-09-07</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-10-11T07:41:34.519Z" title="更新于 2025-10-11 15:41:34">2025-10-11</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA-BRAM"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="FPGA-BRAM（pg058）"><a href="#FPGA-BRAM（pg058）" class="headerlink" title="FPGA-BRAM（pg058）"></a>FPGA-BRAM（pg058）</h1><h2 id="一、什么是BRAM"><a href="#一、什么是BRAM" class="headerlink" title="一、什么是BRAM"></a>一、什么是BRAM</h2><p>Xlinx 系列FPGA，包含两种RAM：Block RAM 和分布式RAM（Distributed RAM），他们的区别在于：</p>
<ul>
<li><p>Block RAM是内嵌专用的RAM，具有更高的时序性能；</p>
</li>
<li><p>Distributed RAM 需要消耗珍贵的逻辑资源组成，由于分布在不通的位置，延迟较大。</p>
</li>
</ul>
<h2 id="二、FPGA中为什么要用BRAM"><a href="#二、FPGA中为什么要用BRAM" class="headerlink" title="二、FPGA中为什么要用BRAM"></a>二、FPGA中为什么要用BRAM</h2><p>在 FPGA 设计中，<strong>存储资源</strong> 是非常关键的一部分。不同于传统 CPU 或 MCU 中统一规划的内存结构，FPGA 内部的存储需要由设计者自行规划与分配。Xilinx 系列 FPGA 中的 BRAM便是为了解决片上<strong>高速存储</strong>需求而设计的专用存储单元。</p>
<h3 id="2-1-数据访问速度快"><a href="#2-1-数据访问速度快" class="headerlink" title="2.1 数据访问速度快"></a>2.1 数据访问速度快</h3><p>BRAM 位于 FPGA 的内部逻辑区域，距离计算单元（如 DSP、ALU、逻辑单元）非常近，可以在 <strong>1~2 个时钟周期</strong> 内完成数据读写。<br> 相比之下，如果从外部 DDR、SRAM 等访问数据，通常需要几十甚至上百个时钟周期。<br> 因此，在高速信号处理、滤波、图像缓存、波束形成等场景中，BRAM 可以显著降低延迟。</p>
<h3 id="2-2-降低对外部存储的依赖"><a href="#2-2-降低对外部存储的依赖" class="headerlink" title="2.2 降低对外部存储的依赖"></a>2.2 降低对外部存储的依赖</h3><p>在许多设计中，外部存储（DDR&#x2F;SDRAM）带宽有限，而数据访问往往是高频并行的。<br> 通过在 FPGA 内部使用 BRAM 作为 <strong>片上缓存（On-Chip Buffer）</strong>，可以实现数据分片存取、并行访问、流水线处理等操作，从而降低外部带宽压力。</p>
<h3 id="2-3-读写灵活"><a href="#2-3-读写灵活" class="headerlink" title="2.3 读写灵活"></a>2.3 读写灵活</h3><p>BRAM 支持多种配置方式（这些在后面也有提及）：</p>
<ul>
<li>单口 RAM（Single Port）</li>
<li>简单双口 RAM（Simple Dual Port）</li>
<li>真双口 RAM（True Dual Port）</li>
<li>ROM 模式</li>
</ul>
<p>这使得它可以根据设计需求灵活使用，例如：</p>
<ul>
<li>一端写入、一端读取（如采集-处理结构）</li>
<li>双核共享访问（如双通道 DSP）</li>
<li>固定系数查表（ROM 模式）</li>
</ul>
<h3 id="2-4-节省LUT"><a href="#2-4-节省LUT" class="headerlink" title="2.4 节省LUT"></a>2.4 节省LUT</h3><p>如果不使用 BRAM，而在逻辑单元（LUT）中构建存储（即 Distributed RAM），将会消耗大量可编程逻辑资源。BRAM 提供了一个<strong>面积效率更高、速度更快</strong>的专用存储块，可以显著降低资源利用率，留出更多逻辑单元用于主功能模块。</p>
<h3 id="2-5-支持多时钟域与高带宽访问！"><a href="#2-5-支持多时钟域与高带宽访问！" class="headerlink" title="2.5 支持多时钟域与高带宽访问！"></a>2.5 支持多时钟域与高带宽访问！</h3><p>True Dual Port BRAM 允许两个端口分别使用独立时钟（clka &#x2F; clkb），在多时钟域系统中非常实用。<br> 它可用于跨时钟数据交换、异步 FIFO 或并行总线接口缓冲，实现高速而安全的数据传输。</p>
<h2 id="三、怎么用BRAM"><a href="#三、怎么用BRAM" class="headerlink" title="三、怎么用BRAM"></a>三、怎么用BRAM</h2><h3 id="3-1-使用IP核（Block-Memory-Generator）"><a href="#3-1-使用IP核（Block-Memory-Generator）" class="headerlink" title="3.1 使用IP核（Block Memory Generator）"></a>3.1 使用IP核（Block Memory Generator）</h3><h4 id="3-1-1-IP核总体设计"><a href="#3-1-1-IP核总体设计" class="headerlink" title="3.1.1 IP核总体设计"></a>3.1.1 IP核总体设计</h4><p><img src="/../image/FPGA-BRAM/image-20251011103605199.png" alt="image-20251011103605199"></p>
<p>这个模块是一个 <strong>双端口 Block RAM</strong>，即在同一块存储空间上提供两个独立的读写接口（A端口和B端口），它们可以<strong>同时</strong>读写不同地址的数据。</p>
<p>图中Memory Type设置为Simple Dual Port RAM，为A端口写入，B端口读取。下表中列出了所有设置对应的情况</p>
<table>
<thead>
<tr>
<th>类型名称</th>
<th>端口数</th>
<th>读写特性</th>
<th>时钟独立性</th>
<th>是否支持同时读写</th>
</tr>
</thead>
<tbody><tr>
<td><strong>Single Port RAM</strong></td>
<td>1 个端口</td>
<td>同一个端口读&#x2F;写</td>
<td>单时钟</td>
<td>否（同一时钟周期只能读或写）</td>
</tr>
<tr>
<td><strong>Simple Dual Port RAM</strong></td>
<td>2 个端口（A写&#x2F;B读）</td>
<td>A端口写入，B端口读取</td>
<td>可独立时钟（clka&#x2F;clkb）</td>
<td>是（A写入同时B读取）</td>
</tr>
<tr>
<td><strong>True Dual Port RAM</strong></td>
<td>2 个完全独立端口</td>
<td>两端口均可读写</td>
<td>可独立时钟</td>
<td>是（但写冲突需避免）</td>
</tr>
<tr>
<td><strong>Single Port ROM</strong></td>
<td>1 个端口</td>
<td>只读</td>
<td>单时钟</td>
<td>否</td>
</tr>
<tr>
<td><strong>Dual Port ROM</strong></td>
<td>2 个端口</td>
<td>只读</td>
<td>可独立时钟</td>
<td>是（两端同时读）并行读取性能高</td>
</tr>
</tbody></table>
<p>这样做的好处：</p>
<ul>
<li>支持两个时钟域；</li>
<li>支持并行访问（例如一个写入，一个读取，但是需要两端访问不同地址，防止冲突）；</li>
</ul>
<p>这里每个引脚的意义：</p>
<ol>
<li>端口A:</li>
</ol>
<table>
<thead>
<tr>
<th>信号名</th>
<th>位宽</th>
<th>方向</th>
<th>说明</th>
</tr>
</thead>
<tbody><tr>
<td><code>addra[9:0]</code></td>
<td>10位</td>
<td>输入</td>
<td>地址线，控制 A 端口访问的存储单元（2¹⁰&#x3D;1024 深度）</td>
</tr>
<tr>
<td><code>clka</code></td>
<td>1</td>
<td>输入</td>
<td>时钟信号，驱动 A 端口所有寄存操作</td>
</tr>
<tr>
<td><code>dina[31:0]</code></td>
<td>32位</td>
<td>输入</td>
<td>要写入的数据输入线</td>
</tr>
<tr>
<td><code>ena</code></td>
<td>1</td>
<td>输入</td>
<td>端口使能信号，为 1 时该端口工作</td>
</tr>
<tr>
<td><code>wea[0:0]</code></td>
<td>1</td>
<td>输入</td>
<td>写使能信号，高电平时写入 <code>dina</code> 到地址 <code>addra</code></td>
</tr>
</tbody></table>
<p>当 <code>ena=1</code> 且 <code>wea=1</code> 时：写操作（<code>dina</code> → BRAM[<code>addra</code>]）</p>
<p>当 <code>ena=1</code> 且 <code>wea=0</code> 时：读操作（BRAM[<code>addra</code>] → <code>douta</code>）</p>
<p>但是这个端口A设置为了只写不读，所以后者就用不到。</p>
<ol start="2">
<li>端口B:</li>
</ol>
<table>
<thead>
<tr>
<th>信号名</th>
<th>位宽</th>
<th>方向</th>
<th>说明</th>
</tr>
</thead>
<tbody><tr>
<td><code>addrb[9:0]</code></td>
<td>10位</td>
<td>输入</td>
<td>地址线，控制 B 端口读取哪个存储单元</td>
</tr>
<tr>
<td><code>clkb</code></td>
<td>1</td>
<td>输入</td>
<td>时钟信号，驱动 B 端口读出逻辑</td>
</tr>
<tr>
<td><code>doutb[31:0]</code></td>
<td>32位</td>
<td>输出</td>
<td>从 BRAM 读出的数据</td>
</tr>
<tr>
<td><code>enb</code></td>
<td>1</td>
<td>输入</td>
<td>端口使能信号，为 1 时允许输出有效数据</td>
</tr>
</tbody></table>
<p>当 <code>enb=1</code> 时，B 端口会在 <code>clkb</code> 上升沿输出 <code>doutb = BRAM[addrb]</code>。</p>
<p>若 <code>enb=0</code>，则保持上次输出或无效。</p>
<h4 id="3-1-2-Operating-Mode选项"><a href="#3-1-2-Operating-Mode选项" class="headerlink" title="3.1.2 Operating Mode选项"></a>3.1.2 Operating Mode选项</h4><p>对于Simple Dual Port RAM模式下的端口A，如下图显示，可以看到其Operating Mode有三种工作模式，那既然如上所述，这个A口是写口，为什么还要有这种功能选择呢？其实Vivado 的 “Simple Dual Port RAM” 并不是完全“写专用 + 读专用”，而是实现为<strong>A口可写也可读（但主要用于写），B口只读</strong> 的一种“简化双口结构”。</p>
<p><img src="/../image/FPGA-BRAM/image-20251011105008864.png" alt="image-20251011105008864"></p>
<p>这三种配置模式：</p>
<table>
<thead>
<tr>
<th>模式</th>
<th>名称</th>
<th>写入同周期时的输出行为</th>
<th>典型含义</th>
</tr>
</thead>
<tbody><tr>
<td><strong>Read First</strong></td>
<td>先读后写</td>
<td>当写入某地址时，输出端口会先输出旧数据，再写入新数据</td>
<td>读出旧值</td>
</tr>
<tr>
<td><strong>Write First</strong></td>
<td>先写后读</td>
<td>当写入某地址时，输出端口立即输出新写入的数据</td>
<td>读出新值</td>
</tr>
<tr>
<td><strong>No Change</strong></td>
<td>不变</td>
<td>写入期间输出保持上一个周期的值，不变</td>
<td>输出保持</td>
</tr>
</tbody></table>
<p>这三种模式只影响<strong>同周期内同时发生写和读时</strong>的输出结果。</p>
<blockquote>
<p><strong>那为什么 Simple Dual Port 也能选 Read First？</strong></p>
<p>虽然 Simple Dual Port RAM 通常用于：</p>
<ul>
<li>Port A 写入</li>
<li>Port B 读取</li>
</ul>
<p>但 Xilinx 的实现结构上，Port A <strong>仍然保留了完整的读出通路（douta）</strong>，<br>只是默认在界面里不显示 &#x2F; 没启用，但在底层电路配置中依然存在。</p>
</blockquote>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">JERRY LEE</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/09/07/FPGA-BRAM/">http://example.com/2025/09/07/FPGA-BRAM/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">JERRY'S BLOG</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/BRAM/">BRAM</a></div><div class="post_share"><div class="social-share" data-image="/img/my_logo.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2025/09/19/Beamforming%E6%B3%A2%E6%9D%9F%E5%BD%A2%E6%88%90/" title="Beamforming波束形成"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Beamforming波束形成</div></div></a></div><div class="next-post pull-right"><a href="/2025/09/06/%E8%AF%BE%E8%A1%A8/%E5%8D%9A1%E4%B8%8A%E8%AF%BE%E8%A1%A8/" title="博1上课表"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">博1上课表</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2025/09/02/FPGA-FIFO/" title="FPGA-FIFO"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-02</div><div class="title">FPGA-FIFO</div></div></a></div><div><a href="/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/" title="FPGA中的IP核"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-08-07</div><div class="title">FPGA中的IP核</div></div></a></div><div><a href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-21</div><div class="title">FPGA中的原语</div></div></a></div><div><a href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-20</div><div class="title">Vivado操作备注</div></div></a></div><div><a href="/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/" title="Verilog语法整理"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-10</div><div class="title">Verilog语法整理</div></div></a></div><div><a href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-10-15</div><div class="title">FPGA-功耗设计</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/my_logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">JERRY LEE</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/98Jerrylee" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/98jerry.lee@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#FPGA-BRAM%EF%BC%88pg058%EF%BC%89"><span class="toc-text">FPGA-BRAM（pg058）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81%E4%BB%80%E4%B9%88%E6%98%AFBRAM"><span class="toc-text">一、什么是BRAM</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81FPGA%E4%B8%AD%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E7%94%A8BRAM"><span class="toc-text">二、FPGA中为什么要用BRAM</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#2-1-%E6%95%B0%E6%8D%AE%E8%AE%BF%E9%97%AE%E9%80%9F%E5%BA%A6%E5%BF%AB"><span class="toc-text">2.1 数据访问速度快</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-2-%E9%99%8D%E4%BD%8E%E5%AF%B9%E5%A4%96%E9%83%A8%E5%AD%98%E5%82%A8%E7%9A%84%E4%BE%9D%E8%B5%96"><span class="toc-text">2.2 降低对外部存储的依赖</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-3-%E8%AF%BB%E5%86%99%E7%81%B5%E6%B4%BB"><span class="toc-text">2.3 读写灵活</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-4-%E8%8A%82%E7%9C%81LUT"><span class="toc-text">2.4 节省LUT</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-5-%E6%94%AF%E6%8C%81%E5%A4%9A%E6%97%B6%E9%92%9F%E5%9F%9F%E4%B8%8E%E9%AB%98%E5%B8%A6%E5%AE%BD%E8%AE%BF%E9%97%AE%EF%BC%81"><span class="toc-text">2.5 支持多时钟域与高带宽访问！</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%89%E3%80%81%E6%80%8E%E4%B9%88%E7%94%A8BRAM"><span class="toc-text">三、怎么用BRAM</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#3-1-%E4%BD%BF%E7%94%A8IP%E6%A0%B8%EF%BC%88Block-Memory-Generator%EF%BC%89"><span class="toc-text">3.1 使用IP核（Block Memory Generator）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#3-1-1-IP%E6%A0%B8%E6%80%BB%E4%BD%93%E8%AE%BE%E8%AE%A1"><span class="toc-text">3.1.1 IP核总体设计</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#3-1-2-Operating-Mode%E9%80%89%E9%A1%B9"><span class="toc-text">3.1.2 Operating Mode选项</span></a></li></ol></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计">FPGA-功耗设计</a><time datetime="2025-10-15T15:02:04.310Z" title="发表于 2025-10-15 23:02:04">2025-10-15</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/" title="FPGA-芯片分析">FPGA-芯片分析</a><time datetime="2025-10-13T07:06:50.393Z" title="发表于 2025-10-13 15:06:50">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-DDR/" title="FPGA-DDR">FPGA-DDR</a><time datetime="2025-10-13T03:25:48.741Z" title="发表于 2025-10-13 11:25:48">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/11/%E9%80%9A%E4%BF%A1%E5%8D%8F%E8%AE%AE&amp;%E7%94%B5%E5%B9%B3%E5%8D%8F%E8%AE%AE/" title="通信协议&amp;电平协议">通信协议&amp;电平协议</a><time datetime="2025-10-11T08:44:48.325Z" title="发表于 2025-10-11 16:44:48">2025-10-11</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/04/IP%E6%A0%B8%E6%89%8B%E5%86%8C/" title="IP核手册">IP核手册</a><time datetime="2025-10-04T03:51:10.335Z" title="发表于 2025-10-04 11:51:10">2025-10-04</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/default_top_img.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By JERRY LEE</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.14.0-b2"></script><script src="/js/main.js?v=4.14.0-b2"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/contrib/copy-tex.min.js"></script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/fireworks.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>