// Seed: 3653928975
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    inout supply1 id_2
    , id_12,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    output tri1 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10
);
  wire id_13;
  specify
    $width(negedge id_14, 1);
    (negedge id_15 => (id_16 +: id_15 * ~id_3)) = (1, 1  : id_16  : 1'b0);
    (id_17 => id_18) = (id_16);
  endspecify module_0();
endmodule
