/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [30:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_7z[22] | ~(celloutsig_1_8z[2]);
  assign celloutsig_0_0z = in_data[93:89] & in_data[70:66];
  assign celloutsig_1_4z = in_data[124:113] / { 1'h1, in_data[164:157], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_5z[9:4], celloutsig_1_2z } / { 1'h1, celloutsig_1_4z[6:1] };
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] || { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[135:120] < { in_data[153:144], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[109:97] < { in_data[167:158], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_48z = celloutsig_0_1z & ~(celloutsig_0_7z[0]);
  assign celloutsig_0_5z = celloutsig_0_1z & ~(in_data[68]);
  assign celloutsig_1_0z = | in_data[151:142];
  assign celloutsig_0_4z = ~^ { in_data[86:75], celloutsig_0_2z };
  assign celloutsig_1_2z = ~^ { in_data[120:111], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[41:40], celloutsig_0_0z } >>> in_data[90:84];
  assign celloutsig_0_49z = { celloutsig_0_3z[5:2], celloutsig_0_2z } ~^ celloutsig_0_0z;
  assign celloutsig_1_5z = { celloutsig_1_4z[6:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } ~^ in_data[177:168];
  assign celloutsig_1_8z = celloutsig_1_4z[8:6] ~^ in_data[118:116];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[7], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] & celloutsig_0_0z[3]) | (in_data[52] & celloutsig_0_0z[3]));
  assign { celloutsig_1_7z[28], celloutsig_1_7z[13], celloutsig_1_7z[27], celloutsig_1_7z[12], celloutsig_1_7z[26], celloutsig_1_7z[11], celloutsig_1_7z[25], celloutsig_1_7z[10], celloutsig_1_7z[24], celloutsig_1_7z[9], celloutsig_1_7z[23], celloutsig_1_7z[8], celloutsig_1_7z[22], celloutsig_1_7z[7], celloutsig_1_7z[21], celloutsig_1_7z[6], celloutsig_1_7z[20], celloutsig_1_7z[5], celloutsig_1_7z[19], celloutsig_1_7z[4], celloutsig_1_7z[18], celloutsig_1_7z[3], celloutsig_1_7z[17], celloutsig_1_7z[2], celloutsig_1_7z[15], celloutsig_1_7z[1], celloutsig_1_7z[30:29], celloutsig_1_7z[16], celloutsig_1_7z[14] } = { celloutsig_1_4z[11], celloutsig_1_4z[11:10], celloutsig_1_4z[10:9], celloutsig_1_4z[9:8], celloutsig_1_4z[8:7], celloutsig_1_4z[7:6], celloutsig_1_4z[6:5], celloutsig_1_4z[5:4], celloutsig_1_4z[4:3], celloutsig_1_4z[3:2], celloutsig_1_4z[2:1], celloutsig_1_4z[1:0], celloutsig_1_4z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ~^ { in_data[188], in_data[173], in_data[187], in_data[172], in_data[186], in_data[171], in_data[185], in_data[170], in_data[184], in_data[169], in_data[183], in_data[168], in_data[182], in_data[167], in_data[181], in_data[166], in_data[180], in_data[165], in_data[179], in_data[164], in_data[178], in_data[163], in_data[177], in_data[162], in_data[175], celloutsig_1_3z, in_data[190:189], in_data[176], in_data[174] };
  assign celloutsig_1_7z[0] = 1'h1;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
