{"sha": "10ed84dbb196ac215ee927a1e6b48708c19a91f2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTBlZDg0ZGJiMTk2YWMyMTVlZTkyN2ExZTZiNDg3MDhjMTlhOTFmMg==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldy@quesejoda.com", "date": "2002-07-29T21:05:23Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2002-07-29T21:05:23Z"}, "message": "rs6000.md: Move altivec patterns from here...\n\n2002-07-29  Aldy Hernandez  <aldy@quesejoda.com>\n\n\t* config/rs6000/rs6000.md: Move altivec patterns from here...\n\n\t* config/rs6000/altivec.md: ...to here.\n\nFrom-SVN: r55848", "tree": {"sha": "1b9ee3624d2907f0fd0caac16f7a7d153fe82ebf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1b9ee3624d2907f0fd0caac16f7a7d153fe82ebf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/10ed84dbb196ac215ee927a1e6b48708c19a91f2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/10ed84dbb196ac215ee927a1e6b48708c19a91f2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/10ed84dbb196ac215ee927a1e6b48708c19a91f2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/10ed84dbb196ac215ee927a1e6b48708c19a91f2/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "c3021e5dee18a8553e3751c07196cc9a84c6b048", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c3021e5dee18a8553e3751c07196cc9a84c6b048", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c3021e5dee18a8553e3751c07196cc9a84c6b048"}], "stats": {"total": 3785, "additions": 1905, "deletions": 1880}, "files": [{"sha": "f555329474a1dede7949ed6e67876ed0daac22f5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/10ed84dbb196ac215ee927a1e6b48708c19a91f2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/10ed84dbb196ac215ee927a1e6b48708c19a91f2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=10ed84dbb196ac215ee927a1e6b48708c19a91f2", "patch": "@@ -1,3 +1,9 @@\n+2002-07-29  Aldy Hernandez  <aldy@quesejoda.com>\n+\n+\t* config/rs6000/rs6000.md: Move altivec patterns from here...\n+\n+\t* config/rs6000/altivec.md: ...to here.\n+\n 2002-07-29  Aldy Hernandez  <aldyh@redhat.com>\n \n \t* config/rs6000/spe.md (\"spe_evmra\"): Change to unspec."}, {"sha": "3d20ff48e234b657c3684727d48fe65fb3595a64", "filename": "gcc/config/rs6000/altivec.md", "status": "added", "additions": 1898, "deletions": 0, "changes": 1898, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/10ed84dbb196ac215ee927a1e6b48708c19a91f2/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/10ed84dbb196ac215ee927a1e6b48708c19a91f2/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=10ed84dbb196ac215ee927a1e6b48708c19a91f2", "patch": "@@ -0,0 +1,1898 @@\n+;; AltiVec patterns.\n+;; Copyright (C) 2002 Free Software Foundation, Inc.\n+;; Contributed by Aldy Hernandez (aldy@quesejoda.com)\n+\n+;; This file is part of GNU CC.\n+\n+;; GNU CC is free software; you can redistribute it and/or modify\n+;; it under the terms of the GNU General Public License as published by\n+;; the Free Software Foundation; either version 2, or (at your option)\n+;; any later version.\n+\n+;; GNU CC is distributed in the hope that it will be useful,\n+;; but WITHOUT ANY WARRANTY; without even the implied warranty of\n+;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+;; GNU General Public License for more details.\n+\n+;; You should have received a copy of the GNU General Public License\n+;; along with GNU CC; see the file COPYING.  If not, write to\n+;; the Free Software Foundation, 59 Temple Place - Suite 330,\n+;; Boston, MA 02111-1307, USA.\n+\n+;; Generic LVX load instruction.\n+(define_insn \"altivec_lvx_4si\"\n+  [(set (match_operand:V4SI 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V4SI 1 \"memory_operand\" \"m\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"lvx %0,%y1\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvx_8hi\"\n+  [(set (match_operand:V8HI 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V8HI 1 \"memory_operand\" \"m\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"lvx %0,%y1\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvx_16qi\"\n+  [(set (match_operand:V16QI 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V16QI 1 \"memory_operand\" \"m\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"lvx %0,%y1\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvx_4sf\"\n+  [(set (match_operand:V4SF 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V4SF 1 \"memory_operand\" \"m\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"lvx %0,%y1\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+;; Generic STVX store instruction.\n+(define_insn \"altivec_stvx_4si\"\n+  [(set (match_operand:V4SI 0 \"memory_operand\" \"=m\")\n+\t(match_operand:V4SI 1 \"altivec_register_operand\" \"v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"stvx %1,%y0\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"altivec_stvx_8hi\"\n+  [(set (match_operand:V8HI 0 \"memory_operand\" \"=m\")\n+\t(match_operand:V8HI 1 \"altivec_register_operand\" \"v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"stvx %1,%y0\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"altivec_stvx_16qi\"\n+  [(set (match_operand:V16QI 0 \"memory_operand\" \"=m\")\n+\t(match_operand:V16QI 1 \"altivec_register_operand\" \"v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"stvx %1,%y0\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"altivec_stvx_4sf\"\n+  [(set (match_operand:V4SF 0 \"memory_operand\" \"=m\")\n+\t(match_operand:V4SF 1 \"altivec_register_operand\" \"v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"stvx %1,%y0\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+;; Vector move instructions.\n+(define_expand \"movv4si\"\n+  [(set (match_operand:V4SI 0 \"nonimmediate_operand\" \"\")\n+\t(match_operand:V4SI 1 \"any_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"{ rs6000_emit_move (operands[0], operands[1], V4SImode); DONE; }\")\n+\n+(define_insn \"*movv4si_internal\"\n+  [(set (match_operand:V4SI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n+\t(match_operand:V4SI 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"@\n+   stvx %1,%y0\n+   lvx %0,%y1\n+   vor %0,%1,%1\n+   stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n+   lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n+   mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"*,*,*,16,16,16\")])\n+\n+(define_expand \"movv8hi\"\n+  [(set (match_operand:V8HI 0 \"nonimmediate_operand\" \"\")\n+\t(match_operand:V8HI 1 \"any_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"{ rs6000_emit_move (operands[0], operands[1], V8HImode); DONE; }\")\n+\n+(define_insn \"*movv8hi_internal1\"\n+  [(set (match_operand:V8HI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n+\t(match_operand:V8HI 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"@\n+   stvx %1,%y0\n+   lvx %0,%y1\n+   vor %0,%1,%1\n+   stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n+   lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n+   mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"*,*,*,16,16,16\")])\n+\n+(define_expand \"movv16qi\"\n+  [(set (match_operand:V16QI 0 \"nonimmediate_operand\" \"\")\n+\t(match_operand:V16QI 1 \"any_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"{ rs6000_emit_move (operands[0], operands[1], V16QImode); DONE; }\")\n+\n+(define_insn \"*movv16qi_internal1\"\n+  [(set (match_operand:V16QI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n+\t(match_operand:V16QI 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"@\n+   stvx %1,%y0\n+   lvx %0,%y1\n+   vor %0,%1,%1\n+  stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n+  lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n+  mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"*,*,*,16,16,16\")])\n+\n+(define_expand \"movv4sf\"\n+  [(set (match_operand:V4SF 0 \"nonimmediate_operand\" \"\")\n+\t(match_operand:V4SF 1 \"any_operand\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"{ rs6000_emit_move (operands[0], operands[1], V4SFmode); DONE; }\")\n+\n+(define_insn \"*movv4sf_internal1\"\n+  [(set (match_operand:V4SF 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n+\t(match_operand:V4SF 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"@\n+   stvx %1,%y0\n+   lvx %0,%y1\n+   vor %0,%1,%1\n+   stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n+   lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n+   mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"*,*,*,16,16,16\")])\n+\n+(define_insn \"get_vrsave_internal\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(unspec:SI [(reg:SI 109)] 214))]\n+  \"TARGET_ALTIVEC\"\n+  \"*\n+{\n+  if (TARGET_MACHO)\n+     return \\\"mfspr %0,256\\\";\n+  else\n+     return \\\"mfvrsave %0\\\";\n+}\"\n+  [(set_attr \"type\" \"altivec\")])\n+\n+(define_insn \"*set_vrsave_internal\"\n+  [(match_parallel 0 \"vrsave_operation\"\n+     [(set (reg:SI 109)\n+\t   (unspec_volatile:SI [(match_operand:SI 1 \"register_operand\" \"r\")\n+\t\t\t\t(reg:SI 109)] 30))])]\n+  \"TARGET_ALTIVEC\"\n+  \"*\n+{\n+  if (TARGET_MACHO)\n+    return \\\"mtspr 256,%1\\\";\n+  else\n+    return \\\"mtvrsave %1\\\";\n+}\"\n+  [(set_attr \"type\" \"altivec\")])\n+\n+;; Vector clears\n+(define_insn \"*movv4si_const0\"\n+  [(set (match_operand:V4SI 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V4SI 1 \"zero_constant\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vxor %0,%0,%0\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"*movv4sf_const0\"\n+  [(set (match_operand:V4SF 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V4SF 1 \"zero_constant\" \"\"))]\n+\t\t\t\t\t \n+  \"TARGET_ALTIVEC\"\n+  \"vxor %0,%0,%0\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"*movv8hi_const0\"\n+  [(set (match_operand:V8HI 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V8HI 1 \"zero_constant\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vxor %0,%0,%0\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"*movv16qi_const0\"\n+  [(set (match_operand:V16QI 0 \"altivec_register_operand\" \"=v\")\n+\t(match_operand:V16QI 1 \"zero_constant\" \"\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vxor %0,%0,%0\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+;; Simple binary operations.\n+\n+(define_insn \"addv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (plus:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vaddubm %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"addv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (plus:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vadduhm %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"addv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (plus:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vadduwm %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"addv4sf3\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (plus:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n+\t \t   (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vaddfp %0,%1,%2\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vaddcuw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 35))]\n+  \"TARGET_ALTIVEC\"\n+  \"vaddcuw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vaddubs\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 36))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vaddubs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vaddsbs\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 37))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vaddsbs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vadduhs\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 38))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vadduhs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vaddshs\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 39))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vaddshs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vadduws\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 40))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vadduws %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vaddsws\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 41))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vaddsws %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"andv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (and:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                  (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vand %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vandc\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (and:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                  (not:V4SI (match_operand:V4SI 2 \"register_operand\" \"v\"))))]\n+  \"TARGET_ALTIVEC\"\n+  \"vandc %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vavgub\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 44))]\n+  \"TARGET_ALTIVEC\"\n+  \"vavgub %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vavgsb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 45))]\n+  \"TARGET_ALTIVEC\"\n+  \"vavgsb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vavguh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 46))]\n+  \"TARGET_ALTIVEC\"\n+  \"vavguh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vavgsh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 47))]\n+  \"TARGET_ALTIVEC\"\n+  \"vavgsh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vavguw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 48))]\n+  \"TARGET_ALTIVEC\"\n+  \"vavguw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vavgsw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 49))]\n+  \"TARGET_ALTIVEC\"\n+  \"vavgsw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpbfp\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 50))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpbfp %0,%1,%2\"\n+  [(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_vcmpequb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 51))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpequb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpequh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 52))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpequh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpequw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 53))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpequw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpeqfp\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 54))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpeqfp %0,%1,%2\"\n+  [(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_vcmpgefp\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 55))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgefp %0,%1,%2\"\n+  [(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_vcmpgtub\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 56))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgtub %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpgtsb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 57))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgtsb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpgtuh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 58))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgtuh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpgtsh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 59))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgtsh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpgtuw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 60))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgtuw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpgtsw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 61))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgtsw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vcmpgtfp\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 62))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcmpgtfp %0,%1,%2\"\n+  [(set_attr \"type\" \"veccmp\")])\n+\n+;; Fused multiply add\n+(define_insn \"altivec_vmaddfp\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+\t(plus:V4SF (mult:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n+\t\t\t      (match_operand:V4SF 2 \"register_operand\" \"v\"))\n+\t  \t   (match_operand:V4SF 3 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaddfp %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+;; The unspec here is a vec splat of 0. We do multiply as a fused\n+;; multiply-add with an add of a 0 vector. \n+\n+(define_expand \"mulv4sf3\"\n+  [(set (match_dup 3) (unspec:V4SF [(const_int 0)] 142))\n+   (set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (plus:V4SF (mult:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n+\t                      (match_operand:V4SF 2 \"register_operand\" \"v\"))\n+\t\t   (match_dup 3)))]\n+  \"TARGET_ALTIVEC && TARGET_FUSED_MADD\"\n+  \"\n+{ operands[3] = gen_reg_rtx (V4SFmode); }\")\n+\n+;; Fused multiply subtract \n+(define_insn \"altivec_vnmsubfp\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+\t(minus:V4SF (mult:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n+\t\t\t       (match_operand:V4SF 2 \"register_operand\" \"v\"))\n+\t  \t    (match_operand:V4SF 3 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vnmsubfp %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+\n+(define_insn \"altivec_vmsumubm\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V16QI 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 65))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmsumubm %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmsummbm\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V16QI 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 66))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmsumubm %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmsumuhm\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 67))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmsumuhm %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmsumshm\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 68))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmsumshm %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmsumuhs\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 69))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmsumuhs %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmsumshs\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 70))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmsumshs %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"umaxv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (umax:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaxub %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"smaxv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (smax:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaxsb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"umaxv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (umax:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaxuh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"smaxv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (smax:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaxsh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"umaxv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (umax:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaxuw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"smaxv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (smax:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaxsw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"smaxv4sf3\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (smax:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n+                   (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmaxfp %0,%1,%2\"\n+  [(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_vmhaddshs\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 71))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmhaddshs %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+(define_insn \"altivec_vmhraddshs\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 72))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmhraddshs %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+(define_insn \"altivec_vmladduhm\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 73))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmladduhm %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmrghb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (vec_merge:V16QI (vec_select:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t\t\t\t   (parallel [(const_int 8)\n+\t\t\t\t\t   \t      (const_int 9)\n+\t\t\t\t\t   \t      (const_int 10)\n+\t\t\t\t\t   \t      (const_int 11)\n+\t\t\t\t\t   \t      (const_int 12)\n+\t\t\t\t\t   \t      (const_int 13)\n+\t\t\t\t\t\t      (const_int 14)\n+\t\t\t\t\t\t      (const_int 15)\n+\t\t\t\t\t   \t      (const_int 0)\n+\t\t\t\t\t   \t      (const_int 1)\n+\t\t\t\t\t   \t      (const_int 2)\n+\t\t\t\t\t   \t      (const_int 3)\n+\t\t\t\t\t   \t      (const_int 4)\n+\t\t\t\t\t   \t      (const_int 5)\n+\t\t\t\t\t   \t      (const_int 6)\n+\t\t\t\t\t\t      (const_int 7)]))\n+                      (match_operand:V16QI 2 \"register_operand\" \"v\")\n+\t\t      (const_int 255)))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmrghb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vmrghh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (vec_merge:V8HI (vec_select:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t\t\t\t   (parallel [(const_int 4)\n+\t\t\t\t\t   \t      (const_int 5)\n+\t\t\t\t\t   \t      (const_int 6)\n+\t\t\t\t\t   \t      (const_int 7)\n+\t\t\t\t\t   \t      (const_int 0)\n+\t\t\t\t\t   \t      (const_int 1)\n+\t\t\t\t\t   \t      (const_int 2)\n+\t\t\t\t\t   \t      (const_int 3)]))\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+\t\t      (const_int 15)))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmrghh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vmrghw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (vec_merge:V4SI (vec_select:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t\t\t\t (parallel [(const_int 2)\n+\t\t\t\t\t \t    (const_int 3)\n+\t\t\t\t\t\t    (const_int 0)\n+\t\t\t\t\t\t    (const_int 1)]))\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")\n+\t\t      (const_int 12)))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmrghw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vmrglb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (vec_merge:V16QI (vec_select:V16QI (match_operand:V16QI 2 \"register_operand\" \"v\")\n+\t\t\t\t\t   (parallel [(const_int 0)\n+\t\t\t\t\t   \t      (const_int 1)\n+\t\t\t\t\t   \t      (const_int 2)\n+\t\t\t\t\t   \t      (const_int 3)\n+\t\t\t\t\t   \t      (const_int 4)\n+\t\t\t\t\t   \t      (const_int 5)\n+\t\t\t\t\t\t      (const_int 6)\n+\t\t\t\t\t\t      (const_int 7)\n+\t\t\t\t\t   \t      (const_int 8)\n+\t\t\t\t\t   \t      (const_int 9)\n+\t\t\t\t\t   \t      (const_int 10)\n+\t\t\t\t\t   \t      (const_int 11)\n+\t\t\t\t\t   \t      (const_int 12)\n+\t\t\t\t\t   \t      (const_int 13)\n+\t\t\t\t\t   \t      (const_int 14)\n+\t\t\t\t\t\t      (const_int 15)]))\n+                      (match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t      (const_int 255)))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmrglb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vmrglh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (vec_merge:V8HI (vec_select:V8HI (match_operand:V8HI 2 \"register_operand\" \"v\")\n+\t\t\t\t\t   (parallel [(const_int 0)\n+\t\t\t\t\t   \t      (const_int 1)\n+\t\t\t\t\t   \t      (const_int 2)\n+\t\t\t\t\t   \t      (const_int 3)\n+\t\t\t\t\t   \t      (const_int 4)\n+\t\t\t\t\t   \t      (const_int 5)\n+\t\t\t\t\t   \t      (const_int 6)\n+\t\t\t\t\t   \t      (const_int 7)]))\n+                      (match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (const_int 15)))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmrglh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vmrglw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (vec_merge:V4SI (vec_select:V4SI (match_operand:V4SI 2 \"register_operand\" \"v\")\n+\t\t\t\t\t (parallel [(const_int 0)\n+\t\t\t\t\t \t    (const_int 1)\n+\t\t\t\t\t\t    (const_int 2)\n+\t\t\t\t\t\t    (const_int 3)]))\n+                      (match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t      (const_int 12)))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmrglw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"uminv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (umin:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vminub %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"sminv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (smin:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vminsb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"uminv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (umin:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vminuh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"sminv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (smin:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vminsh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"uminv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (umin:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vminuw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"sminv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (smin:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vminsw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"sminv4sf3\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (smin:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n+                   (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vminfp %0,%1,%2\"\n+  [(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_vmuleub\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 83))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmuleub %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulesb\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 84))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulesb %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmuleuh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 85))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmuleuh %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulesh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 86))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulesh %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmuloub\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 87))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmuloub %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulosb\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 88))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulosb %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulouh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 89))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulouh %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vmulosh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 90))]\n+  \"TARGET_ALTIVEC\"\n+  \"vmulosh %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vnor\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (not:V4SI (ior:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                            (match_operand:V4SI 2 \"register_operand\" \"v\"))))]\n+  \"TARGET_ALTIVEC\"\n+  \"vnor %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"iorv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (ior:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                  (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vor %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vpkuhum\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 93))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkuhum %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkuwum\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 94))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkuwum %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkpx\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 95))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkpx %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkuhss\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 96))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkuhss %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkshss\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 97))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkshss %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkuwss\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 98))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkuwss %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkswss\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 99))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkswss %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkuhus\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 100))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkuhus %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkshus\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 101))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkshus %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkuwus\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 102))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkuwus %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vpkswus\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 103))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vpkswus %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vrlb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 104))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrlb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vrlh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 105))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrlh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vrlw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 106))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrlw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vslb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 107))]\n+  \"TARGET_ALTIVEC\"\n+  \"vslb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vslh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 108))]\n+  \"TARGET_ALTIVEC\"\n+  \"vslh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vslw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 109))]\n+  \"TARGET_ALTIVEC\"\n+  \"vslw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsl\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 110))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsl %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vslo\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 111))]\n+  \"TARGET_ALTIVEC\"\n+  \"vslo %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsrb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 112))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsrb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsrh\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 113))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsrh %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsrw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 114))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsrw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsrab\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 115))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsrab %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsrah\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 116))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsrah %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsraw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 117))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsraw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsr\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 118))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsr %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsro\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 119))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsro %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"subv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (minus:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                     (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsububm %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"subv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (minus:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                    (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubuhm %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"subv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (minus:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                    (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubuwm %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"subv4sf3\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (minus:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n+                    (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubfp %0,%1,%2\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vsubcuw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 124))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubcuw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsububs\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 125))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsububs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsubsbs\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 126))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubsbs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsubuhs\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 127))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubuhs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsubshs\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 128))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubshs %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsubuws\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 129))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubuws %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsubsws\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 130))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsubsws %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vsum4ubs\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 131))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsum4ubs %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vsum4sbs\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 132))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsum4sbs %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vsum4shs\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 133))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsum4shs %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vsum2sws\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 134))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsum2sws %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"altivec_vsumsws\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 135))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsumsws %0,%1,%2\"\n+  [(set_attr \"type\" \"veccomplex\")])\n+\n+(define_insn \"xorv4si3\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (xor:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+                  (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vxor %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vspltb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:QI 2 \"immediate_operand\" \"i\")] 136))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltb %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsplth\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 137))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsplth %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vspltw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 138))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltw %0,%1,%2\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vspltisb\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 139))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisb %0, %1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+\n+(define_insn \"altivec_vspltish\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 140))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltish %0, %1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_vspltisw\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 141))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisw %0, %1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:QI 1 \"immediate_operand\" \"i\")] 142))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisw %0, %1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"ftruncv4sf2\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+  \t(fix:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrfiz %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vperm_4si\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+\t(unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")\n+\t\t      (match_operand:V16QI 3 \"register_operand\" \"v\")] 144))]\n+  \"TARGET_ALTIVEC\"\n+  \"vperm %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vperm_4sf\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+\t(unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SF 2 \"register_operand\" \"v\")\n+\t\t      (match_operand:V16QI 3 \"register_operand\" \"v\")] 145))]\n+  \"TARGET_ALTIVEC\"\n+  \"vperm %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vperm_8hi\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+\t\t      (match_operand:V16QI 3 \"register_operand\" \"v\")] 146))]\n+  \"TARGET_ALTIVEC\"\n+  \"vperm %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vperm_16qi\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+\t(unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t       (match_operand:V16QI 2 \"register_operand\" \"v\")\n+\t\t       (match_operand:V16QI 3 \"register_operand\" \"v\")] 147))]\n+  \"TARGET_ALTIVEC\"\n+  \"vperm %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vrfip\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 148))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrfip %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vrfin\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 149))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrfin %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vrfim\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 150))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrfim %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vcfux\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t              (match_operand:QI 2 \"immediate_operand\" \"i\")] 151))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcfux %0, %1, %2\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vcfsx\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t              (match_operand:QI 2 \"immediate_operand\" \"i\")] 152))]\n+  \"TARGET_ALTIVEC\"\n+  \"vcfsx %0, %1, %2\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vctuxs\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 153))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vctuxs %0, %1, %2\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vctsxs\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 154))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n+  \"TARGET_ALTIVEC\"\n+  \"vctsxs %0, %1, %2\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vlogefp\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 155))]\n+  \"TARGET_ALTIVEC\"\n+  \"vlogefp %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vexptefp\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 156))]\n+  \"TARGET_ALTIVEC\"\n+  \"vexptefp %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vrsqrtefp\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 157))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrsqrtefp %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vrefp\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 158))]\n+  \"TARGET_ALTIVEC\"\n+  \"vrefp %0, %1\"\n+  [(set_attr \"type\" \"vecfloat\")])\n+\n+(define_insn \"altivec_vsel_4si\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 159))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsel %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsel_4sf\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SF 2 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 160))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsel %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsel_8hi\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 161))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsel %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsel_16qi\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 2 \"register_operand\" \"v\")\n+                       (match_operand:V16QI 3 \"register_operand\" \"v\")] 162))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsel %0,%1,%2,%3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsldoi_4si\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")\n+                      (match_operand:QI 3 \"immediate_operand\" \"i\")] 163))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsldoi %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsldoi_4sf\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V4SF 2 \"register_operand\" \"v\")\n+                      (match_operand:QI 3 \"immediate_operand\" \"i\")] 164))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsldoi %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsldoi_8hi\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n+                      (match_operand:QI 3 \"immediate_operand\" \"i\")] 165))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsldoi %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vsldoi_16qi\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t       (match_operand:V16QI 2 \"register_operand\" \"v\")\n+\t\t       (match_operand:QI 3 \"immediate_operand\" \"i\")] 166))]\n+  \"TARGET_ALTIVEC\"\n+  \"vsldoi %0, %1, %2, %3\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vupkhsb\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+  \t(unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 167))]\n+  \"TARGET_ALTIVEC\"\n+  \"vupkhsb %0, %1\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vupkhpx\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 168))]\n+  \"TARGET_ALTIVEC\"\n+  \"vupkhpx %0, %1\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vupkhsh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 169))]\n+  \"TARGET_ALTIVEC\"\n+  \"vupkhsh %0, %1\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vupklsb\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+  \t(unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 170))]\n+  \"TARGET_ALTIVEC\"\n+  \"vupklsb %0, %1\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vupklpx\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 171))]\n+  \"TARGET_ALTIVEC\"\n+  \"vupklpx %0, %1\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+(define_insn \"altivec_vupklsh\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 172))]\n+  \"TARGET_ALTIVEC\"\n+  \"vupklsh %0, %1\"\n+  [(set_attr \"type\" \"vecperm\")])\n+\n+;; AltiVec predicates.\n+\n+(define_expand \"cr6_test_for_zero\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(eq:SI (reg:CC 74)\n+\t       (const_int 0)))]\n+  \"TARGET_ALTIVEC\"\n+  \"\")\t\n+\n+(define_expand \"cr6_test_for_zero_reverse\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(eq:SI (reg:CC 74)\n+\t       (const_int 0)))\n+   (set (match_dup 0) (minus:SI (const_int 1) (match_dup 0)))]\n+  \"TARGET_ALTIVEC\"\n+  \"\")\n+\n+(define_expand \"cr6_test_for_lt\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(lt:SI (reg:CC 74)\n+\t       (const_int 0)))]\n+  \"TARGET_ALTIVEC\"\n+  \"\")\n+\n+(define_expand \"cr6_test_for_lt_reverse\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(lt:SI (reg:CC 74)\n+\t       (const_int 0)))\n+   (set (match_dup 0) (minus:SI (const_int 1) (match_dup 0)))]\n+  \"TARGET_ALTIVEC\"\n+  \"\")\n+\n+;; We can get away with generating the opcode on the fly (%3 below)\n+;; because all the predicates have the same scheduling parameters.\n+\n+(define_insn \"altivec_predicate_v4si\"\n+  [(set (reg:CC 74)\n+\t(unspec:CC [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t    (match_operand:V4SI 2 \"register_operand\" \"v\")\n+\t\t    (match_operand 3 \"any_operand\" \"\")] 173))\n+   (clobber (match_scratch:V4SI 0 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"%3 %0,%1,%2\"\n+[(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_predicate_v4sf\"\n+  [(set (reg:CC 74)\n+\t(unspec:CC [(match_operand:V4SF 1 \"register_operand\" \"v\")\n+\t\t    (match_operand:V4SF 2 \"register_operand\" \"v\")\n+\t\t    (match_operand 3 \"any_operand\" \"\")] 174))\n+   (clobber (match_scratch:V4SF 0 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"%3 %0,%1,%2\"\n+[(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_predicate_v8hi\"\n+  [(set (reg:CC 74)\n+\t(unspec:CC [(match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t    (match_operand:V8HI 2 \"register_operand\" \"v\")\n+\t\t    (match_operand 3 \"any_operand\" \"\")] 175))\n+   (clobber (match_scratch:V8HI 0 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"%3 %0,%1,%2\"\n+[(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_predicate_v16qi\"\n+  [(set (reg:CC 74)\n+\t(unspec:CC [(match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t    (match_operand:V16QI 2 \"register_operand\" \"v\")\n+\t\t    (match_operand 3 \"any_operand\" \"\")] 175))\n+   (clobber (match_scratch:V16QI 0 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"%3 %0,%1,%2\"\n+[(set_attr \"type\" \"veccmp\")])\n+\n+(define_insn \"altivec_mtvscr\"\n+  [(set (reg:SI 110)\n+\t(unspec_volatile:SI\n+\t [(match_operand:V4SI 0 \"register_operand\" \"v\")] 186))]\n+  \"TARGET_ALTIVEC\"\n+  \"mtvscr %0\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_mfvscr\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+\t(unspec_volatile:V8HI [(reg:SI 110)] 187))]\n+  \"TARGET_ALTIVEC\"\n+  \"mfvscr %0\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_dssall\"\n+  [(unspec [(const_int 0)] 188)]\n+  \"TARGET_ALTIVEC\"\n+  \"dssall\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_dss\"\n+  [(unspec [(match_operand:QI 0 \"immediate_operand\" \"i\")] 189)]\n+  \"TARGET_ALTIVEC\"\n+  \"dss %0\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_dst\"\n+  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n+\t    (match_operand:SI 1 \"register_operand\" \"r\")\n+\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 190)]\n+  \"TARGET_ALTIVEC\"\n+  \"dst %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_dstt\"\n+  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n+\t    (match_operand:SI 1 \"register_operand\" \"r\")\n+\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 191)]\n+  \"TARGET_ALTIVEC\"\n+  \"dstt %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_dstst\"\n+  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n+\t    (match_operand:SI 1 \"register_operand\" \"r\")\n+\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 192)]\n+  \"TARGET_ALTIVEC\"\n+  \"dstst %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_dststt\"\n+  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n+\t    (match_operand:SI 1 \"register_operand\" \"r\")\n+\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 193)]\n+  \"TARGET_ALTIVEC\"\n+  \"dststt %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"altivec_lvsl\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"b\")\n+\t\t       (match_operand:SI 2 \"register_operand\" \"r\")] 194))]\n+  \"TARGET_ALTIVEC\"\n+  \"lvsl %0,%1,%2\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvsr\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"b\")\n+\t\t       (match_operand:SI 2 \"register_operand\" \"r\")] 195))]\n+  \"TARGET_ALTIVEC\"\n+  \"lvsr %0,%1,%2\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+;; Parallel some of the LVE* and STV*'s with unspecs because some have\n+;; identical rtl but different instructions-- and gcc gets confused.\n+\n+(define_insn \"altivec_lvebx\"\n+  [(parallel\n+    [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+\t  (mem:V16QI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n+\t\t\t      (match_operand:SI 2 \"register_operand\" \"r\"))))\n+     (unspec [(const_int 0)] 196)])]\n+  \"TARGET_ALTIVEC\"\n+  \"lvebx %0,%1,%2\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvehx\"\n+  [(parallel\n+    [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+\t  (mem:V8HI\n+\t   (and:SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 2 \"register_operand\" \"r\"))\n+\t\t   (const_int -2))))\n+     (unspec [(const_int 0)] 197)])]\n+  \"TARGET_ALTIVEC\"\n+  \"lvehx %0,%1,%2\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvewx\"\n+  [(parallel\n+    [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+\t  (mem:V4SI\n+\t   (and:SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 2 \"register_operand\" \"r\"))\n+\t\t   (const_int -4))))\n+     (unspec [(const_int 0)] 198)])]\n+  \"TARGET_ALTIVEC\"\n+  \"lvewx %0,%1,%2\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvxl\"\n+  [(parallel\n+    [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+\t  (mem:V4SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n+\t\t\t     (match_operand:SI 2 \"register_operand\" \"r\"))))\n+     (unspec [(const_int 0)] 213)])]\n+  \"TARGET_ALTIVEC\"\n+  \"lvxl %0,%1,%2\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_lvx\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+\t(mem:V4SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n+\t\t\t   (match_operand:SI 2 \"register_operand\" \"r\"))))]\n+  \"TARGET_ALTIVEC\"\n+  \"lvx %0,%1,%2\"\n+  [(set_attr \"type\" \"vecload\")])\n+\n+(define_insn \"altivec_stvx\"\n+  [(parallel\n+    [(set (mem:V4SI\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n+\t\t   (const_int -16)))\n+\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 201)])]\n+  \"TARGET_ALTIVEC\"\n+  \"stvx %2,%0,%1\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"altivec_stvxl\"\n+  [(parallel\n+    [(set (mem:V4SI\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n+\t\t   (const_int -16)))\n+\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 202)])]\n+  \"TARGET_ALTIVEC\"\n+  \"stvxl %2,%0,%1\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"altivec_stvebx\"\n+  [(parallel\n+    [(set (mem:V16QI\n+\t   (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t    (match_operand:SI 1 \"register_operand\" \"r\")))\n+\t  (match_operand:V16QI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 203)])]\n+  \"TARGET_ALTIVEC\"\n+  \"stvebx %2,%0,%1\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"altivec_stvehx\"\n+  [(parallel\n+    [(set (mem:V8HI\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n+\t\t   (const_int -2)))\n+\t  (match_operand:V8HI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 204)])]\n+  \"TARGET_ALTIVEC\"\n+  \"stvehx %2,%0,%1\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"altivec_stvewx\"\n+  [(parallel\n+    [(set (mem:V4SI\n+\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n+\t\t   (const_int -4)))\n+\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n+     (unspec [(const_int 0)] 205)])]\n+  \"TARGET_ALTIVEC\"\n+  \"stvewx %2,%0,%1\"\n+  [(set_attr \"type\" \"vecstore\")])\n+\n+(define_insn \"absv16qi2\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+\t(abs:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")))\n+   (clobber (match_scratch:V16QI 2 \"=v\"))\n+   (clobber (match_scratch:V16QI 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisb %2,0\\;vsububm %3,%2,%1\\;vmaxsb %0,%1,%3\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"12\")])\n+\n+(define_insn \"absv8hi2\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (abs:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")))\n+   (clobber (match_scratch:V8HI 2 \"=v\"))\n+   (clobber (match_scratch:V8HI 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisb %2,0\\;vsubuhm %3,%2,%1\\;vmaxsh %0,%1,%3\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"12\")])\n+\n+(define_insn \"absv4si2\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (abs:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")))\n+   (clobber (match_scratch:V4SI 2 \"=v\"))\n+   (clobber (match_scratch:V4SI 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisb %2,0\\;vsubuwm %3,%2,%1\\;vmaxsw %0,%1,%3\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"12\")])\n+\n+(define_insn \"absv4sf2\"\n+  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+        (abs:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")))\n+   (clobber (match_scratch:V4SF 2 \"=v\"))\n+   (clobber (match_scratch:V4SF 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisw %2, -1\\;vslw %3,%2,%2\\;vandc %0,%1,%3\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"12\")])\n+\n+(define_insn \"altivec_abss_v16qi\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 210))\n+   (clobber (match_scratch:V16QI 2 \"=v\"))\n+   (clobber (match_scratch:V16QI 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisb %2,0\\;vsubsbs %3,%2,%1\\;vmaxsb %0,%1,%3\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"12\")])\n+\n+(define_insn \"altivec_abss_v8hi\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 211))\n+   (clobber (match_scratch:V8HI 2 \"=v\"))\n+   (clobber (match_scratch:V8HI 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisb %2,0\\;vsubshs %3,%2,%1\\;vmaxsh %0,%1,%3\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"12\")])\n+\n+(define_insn \"altivec_abss_v4si\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")] 212))\n+   (clobber (match_scratch:V4SI 2 \"=v\"))\n+   (clobber (match_scratch:V4SI 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+  \"vspltisb %2,0\\;vsubsws %3,%2,%1\\;vmaxsw %0,%1,%3\"\n+  [(set_attr \"type\" \"altivec\")\n+   (set_attr \"length\" \"12\")])"}, {"sha": "d076d0bb698ea6b388b479cff4621b2ef743b054", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 1, "deletions": 1880, "changes": 1881, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/10ed84dbb196ac215ee927a1e6b48708c19a91f2/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/10ed84dbb196ac215ee927a1e6b48708c19a91f2/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=10ed84dbb196ac215ee927a1e6b48708c19a91f2", "patch": "@@ -14414,1885 +14414,6 @@\n   return INTVAL (operands[1]) ? \\\"dcbtst %a0\\\" : \\\"dcbt %a0\\\";\n }\"\n   [(set_attr \"type\" \"load\")])\n-\f\n-;; AltiVec patterns\n-\n-;; Generic LVX load instruction.\n-(define_insn \"altivec_lvx_4si\"\n-  [(set (match_operand:V4SI 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V4SI 1 \"memory_operand\" \"m\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"lvx %0,%y1\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvx_8hi\"\n-  [(set (match_operand:V8HI 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V8HI 1 \"memory_operand\" \"m\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"lvx %0,%y1\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvx_16qi\"\n-  [(set (match_operand:V16QI 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V16QI 1 \"memory_operand\" \"m\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"lvx %0,%y1\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvx_4sf\"\n-  [(set (match_operand:V4SF 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V4SF 1 \"memory_operand\" \"m\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"lvx %0,%y1\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-;; Generic STVX store instruction.\n-(define_insn \"altivec_stvx_4si\"\n-  [(set (match_operand:V4SI 0 \"memory_operand\" \"=m\")\n-\t(match_operand:V4SI 1 \"altivec_register_operand\" \"v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"stvx %1,%y0\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"altivec_stvx_8hi\"\n-  [(set (match_operand:V8HI 0 \"memory_operand\" \"=m\")\n-\t(match_operand:V8HI 1 \"altivec_register_operand\" \"v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"stvx %1,%y0\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"altivec_stvx_16qi\"\n-  [(set (match_operand:V16QI 0 \"memory_operand\" \"=m\")\n-\t(match_operand:V16QI 1 \"altivec_register_operand\" \"v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"stvx %1,%y0\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"altivec_stvx_4sf\"\n-  [(set (match_operand:V4SF 0 \"memory_operand\" \"=m\")\n-\t(match_operand:V4SF 1 \"altivec_register_operand\" \"v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"stvx %1,%y0\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-;; Vector move instructions.\n-(define_expand \"movv4si\"\n-  [(set (match_operand:V4SI 0 \"nonimmediate_operand\" \"\")\n-\t(match_operand:V4SI 1 \"any_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"{ rs6000_emit_move (operands[0], operands[1], V4SImode); DONE; }\")\n-\n-(define_insn \"*movv4si_internal\"\n-  [(set (match_operand:V4SI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n-\t(match_operand:V4SI 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"@\n-   stvx %1,%y0\n-   lvx %0,%y1\n-   vor %0,%1,%1\n-   stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n-   lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n-   mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"*,*,*,16,16,16\")])\n-\n-(define_expand \"movv8hi\"\n-  [(set (match_operand:V8HI 0 \"nonimmediate_operand\" \"\")\n-\t(match_operand:V8HI 1 \"any_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"{ rs6000_emit_move (operands[0], operands[1], V8HImode); DONE; }\")\n-\n-(define_insn \"*movv8hi_internal1\"\n-  [(set (match_operand:V8HI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n-\t(match_operand:V8HI 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"@\n-   stvx %1,%y0\n-   lvx %0,%y1\n-   vor %0,%1,%1\n-   stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n-   lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n-   mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"*,*,*,16,16,16\")])\n-\n-(define_expand \"movv16qi\"\n-  [(set (match_operand:V16QI 0 \"nonimmediate_operand\" \"\")\n-\t(match_operand:V16QI 1 \"any_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"{ rs6000_emit_move (operands[0], operands[1], V16QImode); DONE; }\")\n-\n-(define_insn \"*movv16qi_internal1\"\n-  [(set (match_operand:V16QI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n-\t(match_operand:V16QI 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"@\n-   stvx %1,%y0\n-   lvx %0,%y1\n-   vor %0,%1,%1\n-  stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n-  lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n-  mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"*,*,*,16,16,16\")])\n-\n-(define_expand \"movv4sf\"\n-  [(set (match_operand:V4SF 0 \"nonimmediate_operand\" \"\")\n-\t(match_operand:V4SF 1 \"any_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"{ rs6000_emit_move (operands[0], operands[1], V4SFmode); DONE; }\")\n-\n-(define_insn \"*movv4sf_internal1\"\n-  [(set (match_operand:V4SF 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r\")\n-\t(match_operand:V4SF 1 \"input_operand\" \"v,m,v,r,o,r\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"@\n-   stvx %1,%y0\n-   lvx %0,%y1\n-   vor %0,%1,%1\n-   stw%U0 %1,%0\\;stw %L1,%L0\\;stw %Y1,%Y0\\;stw %Z1,%Z0\n-   lwz%U1 %0,%1\\;lwz %L0,%L1\\;lwz %Y0,%Y1\\;lwz %Z0,%Z1\n-   mr %0,%1\\;mr %L0,%L1\\;mr %Y0,%Y1\\;mr %Z0,%Z1\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"*,*,*,16,16,16\")])\n-\n-(define_insn \"get_vrsave_internal\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(unspec:SI [(reg:SI 109)] 214))]\n-  \"TARGET_ALTIVEC\"\n-  \"*\n-{\n-  if (TARGET_MACHO)\n-     return \\\"mfspr %0,256\\\";\n-  else\n-     return \\\"mfvrsave %0\\\";\n-}\"\n-  [(set_attr \"type\" \"altivec\")])\n-\n-(define_insn \"*set_vrsave_internal\"\n-  [(match_parallel 0 \"vrsave_operation\"\n-     [(set (reg:SI 109)\n-\t   (unspec_volatile:SI [(match_operand:SI 1 \"register_operand\" \"r\")\n-\t\t\t\t(reg:SI 109)] 30))])]\n-  \"TARGET_ALTIVEC\"\n-  \"*\n-{\n-  if (TARGET_MACHO)\n-    return \\\"mtspr 256,%1\\\";\n-  else\n-    return \\\"mtvrsave %1\\\";\n-}\"\n-  [(set_attr \"type\" \"altivec\")])\n-\n-;; Vector clears\n-(define_insn \"*movv4si_const0\"\n-  [(set (match_operand:V4SI 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V4SI 1 \"zero_constant\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vxor %0,%0,%0\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"*movv4sf_const0\"\n-  [(set (match_operand:V4SF 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V4SF 1 \"zero_constant\" \"\"))]\n-\t\t\t\t\t \n-  \"TARGET_ALTIVEC\"\n-  \"vxor %0,%0,%0\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"*movv8hi_const0\"\n-  [(set (match_operand:V8HI 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V8HI 1 \"zero_constant\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vxor %0,%0,%0\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"*movv16qi_const0\"\n-  [(set (match_operand:V16QI 0 \"altivec_register_operand\" \"=v\")\n-\t(match_operand:V16QI 1 \"zero_constant\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vxor %0,%0,%0\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-;; Simple binary operations.\n-\n-(define_insn \"addv16qi3\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (plus:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n-                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vaddubm %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"addv8hi3\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (plus:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n-                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vadduhm %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"addv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (plus:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vadduwm %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"addv4sf3\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (plus:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n-\t \t   (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vaddfp %0,%1,%2\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vaddcuw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 35))]\n-  \"TARGET_ALTIVEC\"\n-  \"vaddcuw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vaddubs\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 36))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vaddubs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vaddsbs\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 37))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vaddsbs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vadduhs\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 38))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vadduhs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vaddshs\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 39))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vaddshs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vadduws\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 40))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vadduws %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vaddsws\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 41))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vaddsws %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"andv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (and:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                  (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vand %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vandc\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (and:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                  (not:V4SI (match_operand:V4SI 2 \"register_operand\" \"v\"))))]\n-  \"TARGET_ALTIVEC\"\n-  \"vandc %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vavgub\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 44))]\n-  \"TARGET_ALTIVEC\"\n-  \"vavgub %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vavgsb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 45))]\n-  \"TARGET_ALTIVEC\"\n-  \"vavgsb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vavguh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 46))]\n-  \"TARGET_ALTIVEC\"\n-  \"vavguh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vavgsh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 47))]\n-  \"TARGET_ALTIVEC\"\n-  \"vavgsh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vavguw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 48))]\n-  \"TARGET_ALTIVEC\"\n-  \"vavguw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vavgsw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 49))]\n-  \"TARGET_ALTIVEC\"\n-  \"vavgsw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpbfp\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 50))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpbfp %0,%1,%2\"\n-  [(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_vcmpequb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 51))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpequb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpequh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 52))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpequh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpequw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 53))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpequw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpeqfp\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 54))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpeqfp %0,%1,%2\"\n-  [(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_vcmpgefp\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 55))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgefp %0,%1,%2\"\n-  [(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_vcmpgtub\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 56))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgtub %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpgtsb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 57))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgtsb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpgtuh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 58))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgtuh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpgtsh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 59))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgtsh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpgtuw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 60))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgtuw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpgtsw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 61))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgtsw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vcmpgtfp\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SF 2 \"register_operand\" \"v\")] 62))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcmpgtfp %0,%1,%2\"\n-  [(set_attr \"type\" \"veccmp\")])\n-\n-;; Fused multiply add\n-(define_insn \"altivec_vmaddfp\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t(plus:V4SF (mult:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n-\t\t\t      (match_operand:V4SF 2 \"register_operand\" \"v\"))\n-\t  \t   (match_operand:V4SF 3 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaddfp %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-;; The unspec here is a vec splat of 0. We do multiply as a fused\n-;; multiply-add with an add of a 0 vector. \n-\n-(define_expand \"mulv4sf3\"\n-  [(set (match_dup 3) (unspec:V4SF [(const_int 0)] 142))\n-   (set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (plus:V4SF (mult:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n-\t                      (match_operand:V4SF 2 \"register_operand\" \"v\"))\n-\t\t   (match_dup 3)))]\n-  \"TARGET_ALTIVEC && TARGET_FUSED_MADD\"\n-  \"\n-{ operands[3] = gen_reg_rtx (V4SFmode); }\")\n-\n-;; Fused multiply subtract \n-(define_insn \"altivec_vnmsubfp\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t(minus:V4SF (mult:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n-\t\t\t       (match_operand:V4SF 2 \"register_operand\" \"v\"))\n-\t  \t    (match_operand:V4SF 3 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vnmsubfp %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-\n-(define_insn \"altivec_vmsumubm\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V16QI 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 65))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmsumubm %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmsummbm\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V16QI 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 66))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmsumubm %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmsumuhm\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 67))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmsumuhm %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmsumshm\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 68))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmsumshm %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmsumuhs\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 69))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmsumuhs %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmsumshs\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 70))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmsumshs %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"umaxv16qi3\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (umax:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n-                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaxub %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"smaxv16qi3\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (smax:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n-                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaxsb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"umaxv8hi3\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (umax:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n-                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaxuh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"smaxv8hi3\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (smax:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n-                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaxsh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"umaxv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (umax:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaxuw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"smaxv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (smax:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaxsw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"smaxv4sf3\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (smax:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n-                   (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmaxfp %0,%1,%2\"\n-  [(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_vmhaddshs\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 71))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmhaddshs %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-(define_insn \"altivec_vmhraddshs\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 72))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmhraddshs %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-(define_insn \"altivec_vmladduhm\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 73))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmladduhm %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmrghb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (vec_merge:V16QI (vec_select:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n-\t\t\t\t\t   (parallel [(const_int 8)\n-\t\t\t\t\t   \t      (const_int 9)\n-\t\t\t\t\t   \t      (const_int 10)\n-\t\t\t\t\t   \t      (const_int 11)\n-\t\t\t\t\t   \t      (const_int 12)\n-\t\t\t\t\t   \t      (const_int 13)\n-\t\t\t\t\t\t      (const_int 14)\n-\t\t\t\t\t\t      (const_int 15)\n-\t\t\t\t\t   \t      (const_int 0)\n-\t\t\t\t\t   \t      (const_int 1)\n-\t\t\t\t\t   \t      (const_int 2)\n-\t\t\t\t\t   \t      (const_int 3)\n-\t\t\t\t\t   \t      (const_int 4)\n-\t\t\t\t\t   \t      (const_int 5)\n-\t\t\t\t\t   \t      (const_int 6)\n-\t\t\t\t\t\t      (const_int 7)]))\n-                      (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t\t      (const_int 255)))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmrghb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vmrghh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (vec_merge:V8HI (vec_select:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t\t\t\t   (parallel [(const_int 4)\n-\t\t\t\t\t   \t      (const_int 5)\n-\t\t\t\t\t   \t      (const_int 6)\n-\t\t\t\t\t   \t      (const_int 7)\n-\t\t\t\t\t   \t      (const_int 0)\n-\t\t\t\t\t   \t      (const_int 1)\n-\t\t\t\t\t   \t      (const_int 2)\n-\t\t\t\t\t   \t      (const_int 3)]))\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-\t\t      (const_int 15)))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmrghh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vmrghw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (vec_merge:V4SI (vec_select:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t\t\t\t (parallel [(const_int 2)\n-\t\t\t\t\t \t    (const_int 3)\n-\t\t\t\t\t\t    (const_int 0)\n-\t\t\t\t\t\t    (const_int 1)]))\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")\n-\t\t      (const_int 12)))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmrghw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vmrglb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (vec_merge:V16QI (vec_select:V16QI (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t\t\t\t\t   (parallel [(const_int 0)\n-\t\t\t\t\t   \t      (const_int 1)\n-\t\t\t\t\t   \t      (const_int 2)\n-\t\t\t\t\t   \t      (const_int 3)\n-\t\t\t\t\t   \t      (const_int 4)\n-\t\t\t\t\t   \t      (const_int 5)\n-\t\t\t\t\t\t      (const_int 6)\n-\t\t\t\t\t\t      (const_int 7)\n-\t\t\t\t\t   \t      (const_int 8)\n-\t\t\t\t\t   \t      (const_int 9)\n-\t\t\t\t\t   \t      (const_int 10)\n-\t\t\t\t\t   \t      (const_int 11)\n-\t\t\t\t\t   \t      (const_int 12)\n-\t\t\t\t\t   \t      (const_int 13)\n-\t\t\t\t\t   \t      (const_int 14)\n-\t\t\t\t\t\t      (const_int 15)]))\n-                      (match_operand:V16QI 1 \"register_operand\" \"v\")\n-\t\t      (const_int 255)))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmrglb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vmrglh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (vec_merge:V8HI (vec_select:V8HI (match_operand:V8HI 2 \"register_operand\" \"v\")\n-\t\t\t\t\t   (parallel [(const_int 0)\n-\t\t\t\t\t   \t      (const_int 1)\n-\t\t\t\t\t   \t      (const_int 2)\n-\t\t\t\t\t   \t      (const_int 3)\n-\t\t\t\t\t   \t      (const_int 4)\n-\t\t\t\t\t   \t      (const_int 5)\n-\t\t\t\t\t   \t      (const_int 6)\n-\t\t\t\t\t   \t      (const_int 7)]))\n-                      (match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (const_int 15)))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmrglh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vmrglw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (vec_merge:V4SI (vec_select:V4SI (match_operand:V4SI 2 \"register_operand\" \"v\")\n-\t\t\t\t\t (parallel [(const_int 0)\n-\t\t\t\t\t \t    (const_int 1)\n-\t\t\t\t\t\t    (const_int 2)\n-\t\t\t\t\t\t    (const_int 3)]))\n-                      (match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t      (const_int 12)))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmrglw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"uminv16qi3\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (umin:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n-                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vminub %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"sminv16qi3\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (smin:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n-                    (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vminsb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"uminv8hi3\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (umin:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n-                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vminuh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"sminv8hi3\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (smin:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n-                   (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vminsh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"uminv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (umin:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vminuw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"sminv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (smin:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                   (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vminsw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"sminv4sf3\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (smin:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n-                   (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vminfp %0,%1,%2\"\n-  [(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_vmuleub\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 83))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmuleub %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulesb\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 84))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulesb %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmuleuh\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 85))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmuleuh %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulesh\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 86))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulesh %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmuloub\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 87))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmuloub %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulosb\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                      (match_operand:V16QI 2 \"register_operand\" \"v\")] 88))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulosb %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulouh\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 89))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulouh %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulosh\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 90))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulosh %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vnor\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (not:V4SI (ior:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                            (match_operand:V4SI 2 \"register_operand\" \"v\"))))]\n-  \"TARGET_ALTIVEC\"\n-  \"vnor %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"iorv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (ior:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                  (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vor %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vpkuhum\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 93))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkuhum %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkuwum\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 94))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkuwum %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkpx\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 95))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkpx %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkuhss\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 96))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkuhss %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkshss\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 97))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkshss %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkuwss\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 98))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkuwss %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkswss\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 99))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkswss %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkuhus\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 100))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkuhus %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkshus\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 101))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkshus %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkuwus\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 102))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkuwus %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vpkswus\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 103))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vpkswus %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vrlb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 104))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrlb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vrlh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 105))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrlh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vrlw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 106))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrlw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vslb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 107))]\n-  \"TARGET_ALTIVEC\"\n-  \"vslb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vslh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 108))]\n-  \"TARGET_ALTIVEC\"\n-  \"vslh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vslw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 109))]\n-  \"TARGET_ALTIVEC\"\n-  \"vslw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsl\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 110))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsl %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vslo\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 111))]\n-  \"TARGET_ALTIVEC\"\n-  \"vslo %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsrb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 112))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsrb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsrh\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 113))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsrh %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsrw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 114))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsrw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsrab\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 115))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsrab %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsrah\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 116))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsrah %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsraw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 117))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsraw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsr\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 118))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsr %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsro\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 119))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsro %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"subv16qi3\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (minus:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n-                     (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsububm %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"subv8hi3\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (minus:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n-                    (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubuhm %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"subv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (minus:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                    (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubuwm %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"subv4sf3\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (minus:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")\n-                    (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubfp %0,%1,%2\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vsubcuw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 124))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubcuw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsububs\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 125))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsububs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsubsbs\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 126))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubsbs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsubuhs\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 127))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubuhs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsubshs\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")] 128))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubshs %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsubuws\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 129))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubuws %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsubsws\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 130))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsubsws %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vsum4ubs\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 131))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsum4ubs %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vsum4sbs\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 132))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsum4sbs %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vsum4shs\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 133))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsum4shs %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vsum2sws\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 134))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsum2sws %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vsumsws\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")] 135))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsumsws %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"xorv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (xor:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n-                  (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vxor %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vspltb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:QI 2 \"immediate_operand\" \"i\")] 136))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltb %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsplth\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 137))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsplth %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vspltw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 138))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltw %0,%1,%2\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vspltisb\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 139))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisb %0, %1\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-\n-(define_insn \"altivec_vspltish\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 140))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltish %0, %1\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_vspltisw\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 141))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisw %0, %1\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:QI 1 \"immediate_operand\" \"i\")] 142))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisw %0, %1\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"ftruncv4sf2\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-  \t(fix:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrfiz %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vperm_4si\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t(unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")\n-\t\t      (match_operand:V16QI 3 \"register_operand\" \"v\")] 144))]\n-  \"TARGET_ALTIVEC\"\n-  \"vperm %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vperm_4sf\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t(unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SF 2 \"register_operand\" \"v\")\n-\t\t      (match_operand:V16QI 3 \"register_operand\" \"v\")] 145))]\n-  \"TARGET_ALTIVEC\"\n-  \"vperm %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vperm_8hi\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-\t\t      (match_operand:V16QI 3 \"register_operand\" \"v\")] 146))]\n-  \"TARGET_ALTIVEC\"\n-  \"vperm %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vperm_16qi\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t(unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-\t\t       (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t\t       (match_operand:V16QI 3 \"register_operand\" \"v\")] 147))]\n-  \"TARGET_ALTIVEC\"\n-  \"vperm %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vrfip\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 148))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrfip %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vrfin\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 149))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrfin %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vrfim\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 150))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrfim %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vcfux\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t              (match_operand:QI 2 \"immediate_operand\" \"i\")] 151))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcfux %0, %1, %2\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vcfsx\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t              (match_operand:QI 2 \"immediate_operand\" \"i\")] 152))]\n-  \"TARGET_ALTIVEC\"\n-  \"vcfsx %0, %1, %2\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vctuxs\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 153))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vctuxs %0, %1, %2\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vctsxs\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 154))\n-   (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n-  \"TARGET_ALTIVEC\"\n-  \"vctsxs %0, %1, %2\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vlogefp\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 155))]\n-  \"TARGET_ALTIVEC\"\n-  \"vlogefp %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vexptefp\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 156))]\n-  \"TARGET_ALTIVEC\"\n-  \"vexptefp %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vrsqrtefp\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 157))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrsqrtefp %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vrefp\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 158))]\n-  \"TARGET_ALTIVEC\"\n-  \"vrefp %0, %1\"\n-  [(set_attr \"type\" \"vecfloat\")])\n-\n-(define_insn \"altivec_vsel_4si\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 159))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsel %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsel_4sf\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-                      (match_operand:V4SF 2 \"register_operand\" \"v\")\n-                      (match_operand:V4SI 3 \"register_operand\" \"v\")] 160))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsel %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsel_8hi\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:V8HI 3 \"register_operand\" \"v\")] 161))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsel %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsel_16qi\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 2 \"register_operand\" \"v\")\n-                       (match_operand:V16QI 3 \"register_operand\" \"v\")] 162))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsel %0,%1,%2,%3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsldoi_4si\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")\n-                      (match_operand:QI 3 \"immediate_operand\" \"i\")] 163))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsldoi_4sf\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SF 2 \"register_operand\" \"v\")\n-                      (match_operand:QI 3 \"immediate_operand\" \"i\")] 164))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsldoi_8hi\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n-                      (match_operand:QI 3 \"immediate_operand\" \"i\")] 165))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vsldoi_16qi\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-\t\t       (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t\t       (match_operand:QI 3 \"immediate_operand\" \"i\")] 166))]\n-  \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vupkhsb\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-  \t(unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 167))]\n-  \"TARGET_ALTIVEC\"\n-  \"vupkhsb %0, %1\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vupkhpx\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 168))]\n-  \"TARGET_ALTIVEC\"\n-  \"vupkhpx %0, %1\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vupkhsh\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 169))]\n-  \"TARGET_ALTIVEC\"\n-  \"vupkhsh %0, %1\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vupklsb\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-  \t(unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 170))]\n-  \"TARGET_ALTIVEC\"\n-  \"vupklsb %0, %1\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vupklpx\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 171))]\n-  \"TARGET_ALTIVEC\"\n-  \"vupklpx %0, %1\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-(define_insn \"altivec_vupklsh\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-  \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 172))]\n-  \"TARGET_ALTIVEC\"\n-  \"vupklsh %0, %1\"\n-  [(set_attr \"type\" \"vecperm\")])\n-\n-;; AltiVec predicates.\n-\n-(define_expand \"cr6_test_for_zero\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(eq:SI (reg:CC 74)\n-\t       (const_int 0)))]\n-  \"TARGET_ALTIVEC\"\n-  \"\")\t\n-\n-(define_expand \"cr6_test_for_zero_reverse\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(eq:SI (reg:CC 74)\n-\t       (const_int 0)))\n-   (set (match_dup 0) (minus:SI (const_int 1) (match_dup 0)))]\n-  \"TARGET_ALTIVEC\"\n-  \"\")\n-\n-(define_expand \"cr6_test_for_lt\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(lt:SI (reg:CC 74)\n-\t       (const_int 0)))]\n-  \"TARGET_ALTIVEC\"\n-  \"\")\n-\n-(define_expand \"cr6_test_for_lt_reverse\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(lt:SI (reg:CC 74)\n-\t       (const_int 0)))\n-   (set (match_dup 0) (minus:SI (const_int 1) (match_dup 0)))]\n-  \"TARGET_ALTIVEC\"\n-  \"\")\n-\n-;; We can get away with generating the opcode on the fly (%3 below)\n-;; because all the predicates have the same scheduling parameters.\n-\n-(define_insn \"altivec_predicate_v4si\"\n-  [(set (reg:CC 74)\n-\t(unspec:CC [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t    (match_operand:V4SI 2 \"register_operand\" \"v\")\n-\t\t    (match_operand 3 \"any_operand\" \"\")] 173))\n-   (clobber (match_scratch:V4SI 0 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"%3 %0,%1,%2\"\n-[(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_predicate_v4sf\"\n-  [(set (reg:CC 74)\n-\t(unspec:CC [(match_operand:V4SF 1 \"register_operand\" \"v\")\n-\t\t    (match_operand:V4SF 2 \"register_operand\" \"v\")\n-\t\t    (match_operand 3 \"any_operand\" \"\")] 174))\n-   (clobber (match_scratch:V4SF 0 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"%3 %0,%1,%2\"\n-[(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_predicate_v8hi\"\n-  [(set (reg:CC 74)\n-\t(unspec:CC [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-\t\t    (match_operand:V8HI 2 \"register_operand\" \"v\")\n-\t\t    (match_operand 3 \"any_operand\" \"\")] 175))\n-   (clobber (match_scratch:V8HI 0 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"%3 %0,%1,%2\"\n-[(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_predicate_v16qi\"\n-  [(set (reg:CC 74)\n-\t(unspec:CC [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-\t\t    (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t\t    (match_operand 3 \"any_operand\" \"\")] 175))\n-   (clobber (match_scratch:V16QI 0 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"%3 %0,%1,%2\"\n-[(set_attr \"type\" \"veccmp\")])\n-\n-(define_insn \"altivec_mtvscr\"\n-  [(set (reg:SI 110)\n-\t(unspec_volatile:SI\n-\t [(match_operand:V4SI 0 \"register_operand\" \"v\")] 186))]\n-  \"TARGET_ALTIVEC\"\n-  \"mtvscr %0\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_mfvscr\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-\t(unspec_volatile:V8HI [(reg:SI 110)] 187))]\n-  \"TARGET_ALTIVEC\"\n-  \"mfvscr %0\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_dssall\"\n-  [(unspec [(const_int 0)] 188)]\n-  \"TARGET_ALTIVEC\"\n-  \"dssall\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_dss\"\n-  [(unspec [(match_operand:QI 0 \"immediate_operand\" \"i\")] 189)]\n-  \"TARGET_ALTIVEC\"\n-  \"dss %0\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_dst\"\n-  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n-\t    (match_operand:SI 1 \"register_operand\" \"r\")\n-\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 190)]\n-  \"TARGET_ALTIVEC\"\n-  \"dst %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_dstt\"\n-  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n-\t    (match_operand:SI 1 \"register_operand\" \"r\")\n-\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 191)]\n-  \"TARGET_ALTIVEC\"\n-  \"dstt %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_dstst\"\n-  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n-\t    (match_operand:SI 1 \"register_operand\" \"r\")\n-\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 192)]\n-  \"TARGET_ALTIVEC\"\n-  \"dstst %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_dststt\"\n-  [(unspec [(match_operand:SI 0 \"register_operand\" \"b\")\n-\t    (match_operand:SI 1 \"register_operand\" \"r\")\n-\t    (match_operand:QI 2 \"immediate_operand\" \"i\")] 193)]\n-  \"TARGET_ALTIVEC\"\n-  \"dststt %0,%1,%2\"\n-  [(set_attr \"type\" \"vecsimple\")])\n-\n-(define_insn \"altivec_lvsl\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"b\")\n-\t\t       (match_operand:SI 2 \"register_operand\" \"r\")] 194))]\n-  \"TARGET_ALTIVEC\"\n-  \"lvsl %0,%1,%2\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvsr\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t(unspec:V16QI [(match_operand:SI 1 \"register_operand\" \"b\")\n-\t\t       (match_operand:SI 2 \"register_operand\" \"r\")] 195))]\n-  \"TARGET_ALTIVEC\"\n-  \"lvsr %0,%1,%2\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-;; Parallel some of the LVE* and STV*'s with unspecs because some have\n-;; identical rtl but different instructions-- and gcc gets confused.\n-\n-(define_insn \"altivec_lvebx\"\n-  [(parallel\n-    [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t  (mem:V16QI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n-\t\t\t      (match_operand:SI 2 \"register_operand\" \"r\"))))\n-     (unspec [(const_int 0)] 196)])]\n-  \"TARGET_ALTIVEC\"\n-  \"lvebx %0,%1,%2\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvehx\"\n-  [(parallel\n-    [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-\t  (mem:V8HI\n-\t   (and:SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n-\t\t\t    (match_operand:SI 2 \"register_operand\" \"r\"))\n-\t\t   (const_int -2))))\n-     (unspec [(const_int 0)] 197)])]\n-  \"TARGET_ALTIVEC\"\n-  \"lvehx %0,%1,%2\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvewx\"\n-  [(parallel\n-    [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t  (mem:V4SI\n-\t   (and:SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n-\t\t\t    (match_operand:SI 2 \"register_operand\" \"r\"))\n-\t\t   (const_int -4))))\n-     (unspec [(const_int 0)] 198)])]\n-  \"TARGET_ALTIVEC\"\n-  \"lvewx %0,%1,%2\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvxl\"\n-  [(parallel\n-    [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t  (mem:V4SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n-\t\t\t     (match_operand:SI 2 \"register_operand\" \"r\"))))\n-     (unspec [(const_int 0)] 213)])]\n-  \"TARGET_ALTIVEC\"\n-  \"lvxl %0,%1,%2\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_lvx\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t(mem:V4SI (plus:SI (match_operand:SI 1 \"register_operand\" \"b\")\n-\t\t\t   (match_operand:SI 2 \"register_operand\" \"r\"))))]\n-  \"TARGET_ALTIVEC\"\n-  \"lvx %0,%1,%2\"\n-  [(set_attr \"type\" \"vecload\")])\n-\n-(define_insn \"altivec_stvx\"\n-  [(parallel\n-    [(set (mem:V4SI\n-\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n-\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n-\t\t   (const_int -16)))\n-\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n-     (unspec [(const_int 0)] 201)])]\n-  \"TARGET_ALTIVEC\"\n-  \"stvx %2,%0,%1\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"altivec_stvxl\"\n-  [(parallel\n-    [(set (mem:V4SI\n-\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n-\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n-\t\t   (const_int -16)))\n-\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n-     (unspec [(const_int 0)] 202)])]\n-  \"TARGET_ALTIVEC\"\n-  \"stvxl %2,%0,%1\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"altivec_stvebx\"\n-  [(parallel\n-    [(set (mem:V16QI\n-\t   (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n-\t\t    (match_operand:SI 1 \"register_operand\" \"r\")))\n-\t  (match_operand:V16QI 2 \"register_operand\" \"v\"))\n-     (unspec [(const_int 0)] 203)])]\n-  \"TARGET_ALTIVEC\"\n-  \"stvebx %2,%0,%1\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"altivec_stvehx\"\n-  [(parallel\n-    [(set (mem:V8HI\n-\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n-\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n-\t\t   (const_int -2)))\n-\t  (match_operand:V8HI 2 \"register_operand\" \"v\"))\n-     (unspec [(const_int 0)] 204)])]\n-  \"TARGET_ALTIVEC\"\n-  \"stvehx %2,%0,%1\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"altivec_stvewx\"\n-  [(parallel\n-    [(set (mem:V4SI\n-\t   (and:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"b\")\n-\t\t\t    (match_operand:SI 1 \"register_operand\" \"r\"))\n-\t\t   (const_int -4)))\n-\t  (match_operand:V4SI 2 \"register_operand\" \"v\"))\n-     (unspec [(const_int 0)] 205)])]\n-  \"TARGET_ALTIVEC\"\n-  \"stvewx %2,%0,%1\"\n-  [(set_attr \"type\" \"vecstore\")])\n-\n-(define_insn \"absv16qi2\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-\t(abs:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V16QI 2 \"=v\"))\n-   (clobber (match_scratch:V16QI 3 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisb %2,0\\;vsububm %3,%2,%1\\;vmaxsb %0,%1,%3\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"12\")])\n-\n-(define_insn \"absv8hi2\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (abs:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V8HI 2 \"=v\"))\n-   (clobber (match_scratch:V8HI 3 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisb %2,0\\;vsubuhm %3,%2,%1\\;vmaxsh %0,%1,%3\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"12\")])\n-\n-(define_insn \"absv4si2\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (abs:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V4SI 2 \"=v\"))\n-   (clobber (match_scratch:V4SI 3 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisb %2,0\\;vsubuwm %3,%2,%1\\;vmaxsw %0,%1,%3\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"12\")])\n-\n-(define_insn \"absv4sf2\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (abs:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V4SF 2 \"=v\"))\n-   (clobber (match_scratch:V4SF 3 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisw %2, -1\\;vslw %3,%2,%2\\;vandc %0,%1,%3\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"12\")])\n-\n-(define_insn \"altivec_abss_v16qi\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 210))\n-   (clobber (match_scratch:V16QI 2 \"=v\"))\n-   (clobber (match_scratch:V16QI 3 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisb %2,0\\;vsubsbs %3,%2,%1\\;vmaxsb %0,%1,%3\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"12\")])\n-\n-(define_insn \"altivec_abss_v8hi\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 211))\n-   (clobber (match_scratch:V8HI 2 \"=v\"))\n-   (clobber (match_scratch:V8HI 3 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisb %2,0\\;vsubshs %3,%2,%1\\;vmaxsh %0,%1,%3\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"12\")])\n-\n-(define_insn \"altivec_abss_v4si\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")] 212))\n-   (clobber (match_scratch:V4SI 2 \"=v\"))\n-   (clobber (match_scratch:V4SI 3 \"=v\"))]\n-  \"TARGET_ALTIVEC\"\n-  \"vspltisb %2,0\\;vsubsws %3,%2,%1\\;vmaxsw %0,%1,%3\"\n-  [(set_attr \"type\" \"altivec\")\n-   (set_attr \"length\" \"12\")])\n \n+(include \"altivec.md\")\n (include \"spe.md\")"}]}