===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.8536 seconds

  ----Wall Time----  ----Name----
    3.5271 ( 16.9%)  FIR Parser
    8.2971 ( 39.8%)  'firrtl.circuit' Pipeline
    1.1766 (  5.6%)    'firrtl.module' Pipeline
    1.1766 (  5.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0907 (  0.4%)    InferWidths
    0.6201 (  3.0%)    LowerFIRRTLTypes
    5.3524 ( 25.7%)    'firrtl.module' Pipeline
    0.7990 (  3.8%)      ExpandWhens
    4.5534 ( 21.8%)      SimpleCanonicalizer
    1.0114 (  4.8%)    IMConstProp
    0.0346 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0458 (  0.2%)    'firrtl.module' Pipeline
    0.0458 (  0.2%)      CheckWidths
    2.3266 ( 11.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.9366 ( 18.9%)  'hw.module' Pipeline
    0.0957 (  0.5%)    HWCleanup
    1.0671 (  5.1%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7738 ( 13.3%)    SimpleCanonicalizer
    0.3147 (  1.5%)  HWLegalizeNames
    0.8103 (  3.9%)  'hw.module' Pipeline
    0.8103 (  3.9%)    PrettifyVerilog
    1.6396 (  7.9%)  Output
    0.0016 (  0.0%)  Rest
   20.8536 (100.0%)  Total

{
  totalTime: 20.88,
  maxMemory: 594857984
}
