---
schema-version: v1.2.9
id: IEC60821-1991
title:
- content: VMEbus - Microprocessor system bus for 1 byte to 4 byte data
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: VMEbus - Bus système à microprocesseurs pour données de 1 octet à 4 octets
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://webstore.iec.ch/publication/3584
  type: src
- content: https://webstore.iec.ch/preview/info_iec60821{ed2.0}b.img.pdf
  type: obp
type: standard
docid:
- id: IEC 60821:1991
  type: IEC
  primary: true
- id: 'urn:iec:std:iec:60821:1991-12:::'
  type: URN
date:
- type: published
  value: '1991-12-17'
- type: stable-until
  value: '2026-12-31'
contributor:
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '2'
revdate: '1991-12-17'
language:
- en
- fr
script:
- Latn
abstract:
- content: 'Describes a high-performance backplane bus for use in microprocessor bases
    systems. This parallel bus supports single- and block-transfer cycles on a 32-bit
    non-multiplexed address and data highway. Transmission is governed by an asynchronous
    handshaken protocol. The bus allocation provides for multiprocessor architectures.
    This bus also supports inter-module interrupts for facilitating quick response
    to internal and external events. The mechanics of the boards and chassis are based
    on IEC 60297. Note: -1.This bus is similar to the VME bus. 2.For the price of
    this publication, please consult the ISO&#x2F;IEC price-code list.'
  language:
  - en
  script:
  - Latn
  format: text/html
- content: 'Décrit un bus de fond de panier à haute performance utilisable dans les
    systèmes à microprocesseurs. Ce bus parallèle permet des cycles de transfert,
    soit uniques, soit par blocs, sur une voie d&#x27;adresses et de données de 32
    bits non multiplexées. La transmission est gérée par un protocole de dialogue
    asynchrone. L&#x27;allocation du bus permet une architecture multiprocesseur.
    Ce bus permet également l&#x27;utilisation d&#x27;interruptions entre modules,
    facilitant une réponse rapide à des événements internes ou externes. La mécanique
    des cartes et des châssis est conçue à partir de la CEI 60297. Notes: 1. Ce bus
    est similaire au bus VME. 2. Pour le prix de cette publication, veuillez consulter
    la liste du code-prix ISO&#x2F;CEI.'
  language:
  - fr
  script:
  - Latn
  format: text/html
docstatus:
  stage:
    value: PUBLISHED
copyright:
- owner:
  - name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  from: '1991'
relation:
- type: updates
  bibitem:
    id: IEC60821-1987/COR1-1987
    type: standard
    docid:
    - id: IEC 60821:1987/COR1:1987
      type: IEC
      primary: true
    formattedref:
      content: IEC 60821:1987/COR1:1987
      format: text/plain
- type: updates
  bibitem:
    id: IEC60821-1987
    type: standard
    docid:
    - id: IEC 60821:1987
      type: IEC
      primary: true
    formattedref:
      content: IEC 60821:1987
      format: text/plain
place:
- Geneva
doctype:
  type: international-standard
editorialgroup:
  technical_committee:
  - name: ISO/IEC JTC 1/SC 25
    number: 1
    type: technicalCommittee
ics:
- code: 31.080.01
  text: Semiconductor devices in general
- code: '35.200'
  text: Interface and interconnection equipment
- code: '35.160'
  text: Microprocessor systems
structuredidentifier:
  project_number: '60821'
  type: IEC
ext:
  schema-version: v1.0.0
price_code: iec:P
