
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2024 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxidma.h"

/*
* The configuration table for devices
*/

XAxiDma_Config XAxiDma_ConfigTable[XPAR_XAXIDMA_NUM_INSTANCES] =
{
	{
		XPAR_AXI_DMA_CH1_DEVICE_ID,
		XPAR_AXI_DMA_CH1_BASEADDR,
		XPAR_AXI_DMA_CH1_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_CH1_INCLUDE_MM2S,
		XPAR_AXI_DMA_CH1_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_CH1_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_CH1_INCLUDE_S2MM,
		XPAR_AXI_DMA_CH1_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_CH1_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_CH1_INCLUDE_SG,
		XPAR_AXI_DMA_CH1_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_CH1_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_CH1_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_CH1_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_CH1_MICRO_DMA,
		XPAR_AXI_DMA_CH1_ADDR_WIDTH,
		XPAR_AXI_DMA_CH1_SG_LENGTH_WIDTH
	},
	{
		XPAR_AXI_DMA_CH2_DEVICE_ID,
		XPAR_AXI_DMA_CH2_BASEADDR,
		XPAR_AXI_DMA_CH2_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_CH2_INCLUDE_MM2S,
		XPAR_AXI_DMA_CH2_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_CH2_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_CH2_INCLUDE_S2MM,
		XPAR_AXI_DMA_CH2_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_CH2_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_CH2_INCLUDE_SG,
		XPAR_AXI_DMA_CH2_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_CH2_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_CH2_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_CH2_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_CH2_MICRO_DMA,
		XPAR_AXI_DMA_CH2_ADDR_WIDTH,
		XPAR_AXI_DMA_CH2_SG_LENGTH_WIDTH
	},
	{
		XPAR_AXI_DMA_CH3_DEVICE_ID,
		XPAR_AXI_DMA_CH3_BASEADDR,
		XPAR_AXI_DMA_CH3_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_CH3_INCLUDE_MM2S,
		XPAR_AXI_DMA_CH3_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_CH3_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_CH3_INCLUDE_S2MM,
		XPAR_AXI_DMA_CH3_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_CH3_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_CH3_INCLUDE_SG,
		XPAR_AXI_DMA_CH3_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_CH3_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_CH3_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_CH3_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_CH3_MICRO_DMA,
		XPAR_AXI_DMA_CH3_ADDR_WIDTH,
		XPAR_AXI_DMA_CH3_SG_LENGTH_WIDTH
	},
	{
		XPAR_AXI_DMA_CH4_DEVICE_ID,
		XPAR_AXI_DMA_CH4_BASEADDR,
		XPAR_AXI_DMA_CH4_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_CH4_INCLUDE_MM2S,
		XPAR_AXI_DMA_CH4_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_CH4_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_CH4_INCLUDE_S2MM,
		XPAR_AXI_DMA_CH4_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_CH4_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_CH4_INCLUDE_SG,
		XPAR_AXI_DMA_CH4_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_CH4_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_CH4_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_CH4_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_CH4_MICRO_DMA,
		XPAR_AXI_DMA_CH4_ADDR_WIDTH,
		XPAR_AXI_DMA_CH4_SG_LENGTH_WIDTH
	}
};


