-- generated by newgenasym Tue Apr 17 10:36:19 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dac3484izay is
    port (    
	ALARM:     INOUT  STD_LOGIC;    
	AVDD:      INOUT  STD_LOGIC_VECTOR (8 DOWNTO 1);    
	BIASJ:     INOUT  STD_LOGIC;    
	CLKVDD:    INOUT  STD_LOGIC;    
	D0N:       INOUT  STD_LOGIC;    
	D0P:       INOUT  STD_LOGIC;    
	D10N:      INOUT  STD_LOGIC;    
	D10P:      INOUT  STD_LOGIC;    
	D11N:      INOUT  STD_LOGIC;    
	D11P:      INOUT  STD_LOGIC;    
	D12N:      INOUT  STD_LOGIC;    
	D12P:      INOUT  STD_LOGIC;    
	D13N:      INOUT  STD_LOGIC;    
	D13P:      INOUT  STD_LOGIC;    
	D14N:      INOUT  STD_LOGIC;    
	D14P:      INOUT  STD_LOGIC;    
	D15N:      INOUT  STD_LOGIC;    
	D15P:      INOUT  STD_LOGIC;    
	D1N:       INOUT  STD_LOGIC;    
	D1P:       INOUT  STD_LOGIC;    
	D2N:       INOUT  STD_LOGIC;    
	D2P:       INOUT  STD_LOGIC;    
	D3N:       INOUT  STD_LOGIC;    
	D3P:       INOUT  STD_LOGIC;    
	D4N:       INOUT  STD_LOGIC;    
	D4P:       INOUT  STD_LOGIC;    
	D5N:       INOUT  STD_LOGIC;    
	D5P:       INOUT  STD_LOGIC;    
	D6N:       INOUT  STD_LOGIC;    
	D6P:       INOUT  STD_LOGIC;    
	D7N:       INOUT  STD_LOGIC;    
	D7P:       INOUT  STD_LOGIC;    
	D8N:       INOUT  STD_LOGIC;    
	D8P:       INOUT  STD_LOGIC;    
	D9N:       INOUT  STD_LOGIC;    
	D9P:       INOUT  STD_LOGIC;    
	DACCLKN:   INOUT  STD_LOGIC;    
	DACCLKP:   INOUT  STD_LOGIC;    
	DACVDD:    INOUT  STD_LOGIC_VECTOR (10 DOWNTO 1);    
	DATACLKN:  INOUT  STD_LOGIC;    
	DATACLKP:  INOUT  STD_LOGIC;    
	DIGVDD:    INOUT  STD_LOGIC_VECTOR (8 DOWNTO 1);    
	EXTIO:     INOUT  STD_LOGIC;    
	FRAMEN:    INOUT  STD_LOGIC;    
	FRAMEP:    INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (61 DOWNTO 1);    
	IOUTAN:    INOUT  STD_LOGIC;    
	IOUTAP:    INOUT  STD_LOGIC;    
	IOUTBN:    INOUT  STD_LOGIC;    
	IOUTBP:    INOUT  STD_LOGIC;    
	IOUTCN:    INOUT  STD_LOGIC;    
	IOUTCP:    INOUT  STD_LOGIC;    
	IOUTDN:    INOUT  STD_LOGIC;    
	IOUTDP:    INOUT  STD_LOGIC;    
	IOVDD:     INOUT  STD_LOGIC_VECTOR (6 DOWNTO 1);    
	LPF:       INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC_VECTOR (35 DOWNTO 1);    
	OSTRN:     INOUT  STD_LOGIC;    
	OSTRP:     INOUT  STD_LOGIC;    
	PARITYN:   INOUT  STD_LOGIC;    
	PARITYP:   INOUT  STD_LOGIC;    
	PLLAVDD:   INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	RESETB:    INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	SDENB:     INOUT  STD_LOGIC;    
	SDIO:      INOUT  STD_LOGIC;    
	SDO:       INOUT  STD_LOGIC;    
	SLEEP:     INOUT  STD_LOGIC;    
	SYNCN:     INOUT  STD_LOGIC;    
	SYNCP:     INOUT  STD_LOGIC;    
	TESTMODE:  INOUT  STD_LOGIC;    
	TXENABLE:  INOUT  STD_LOGIC;    
	VFUSE:     INOUT  STD_LOGIC);
end dac3484izay;
