
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000034                       # Number of seconds simulated
sim_ticks                                    34437000                       # Number of ticks simulated
final_tick                                   34437000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  21925                       # Simulator instruction rate (inst/s)
host_op_rate                                    40728                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40233022                       # Simulator tick rate (ticks/s)
host_mem_usage                                 789792                       # Number of bytes of host memory used
host_seconds                                     0.86                       # Real time elapsed on the host
sim_insts                                       18765                       # Number of instructions simulated
sim_ops                                         34860                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           14976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              39424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 616                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          709934083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          434881087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1144815170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     709934083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        709934083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         709934083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         434881087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1144815170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         616                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  39424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   39424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      34336500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.705426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.047802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.821822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     29.46%     29.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     34.88%     64.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      7.75%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      6.20%     78.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.88%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.10%     85.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      6.98%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.55%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          129                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9386750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                20936750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15238.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33988.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1144.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1144.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      55741.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1385160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2745690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                56640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        10995870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1595520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               19816095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            575.421996                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             27515750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        35500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      4155000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       5085500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     24121000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   303600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3013080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              4972680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                98880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        10457790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          131040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               22028250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            639.658802                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             23222750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       133000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       340750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       9977000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     22946250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    7853                       # Number of BP lookups
system.cpu.branchPred.condPredicted              7853                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               845                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6490                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     885                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                127                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2426                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4064                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          564                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                    6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        34437000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            68875                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              21902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          35077                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        7853                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3311                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         19608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1776                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           886                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                      5147                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   374                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              43341                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.511410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.934745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    33162     76.51%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      499      1.15%     77.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      563      1.30%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      621      1.43%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      374      0.86%     81.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      545      1.26%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      845      1.95%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1129      2.60%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     5603     12.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                43341                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.114018                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.509285                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    20332                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 13073                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      8140                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   908                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    888                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  61822                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    888                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    20910                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3738                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1137                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      8416                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8252                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  59072                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     92                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7978                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               65440                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                140227                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            81657                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                12                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 38448                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    26967                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3510                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 6692                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4669                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               198                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              110                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      53293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 178                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     47377                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               148                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           18598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        26182                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            171                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         43341                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.093122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.025177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               30592     70.58%     70.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2700      6.23%     76.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1867      4.31%     81.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1252      2.89%     84.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1869      4.31%     88.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1977      4.56%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2045      4.72%     97.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 756      1.74%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 283      0.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           43341                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     387     55.44%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    185     26.50%     81.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   126     18.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               428      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 36684     77.43%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   34      0.07%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.03%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.01%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6035     12.74%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4176      8.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  47377                       # Type of FU issued
system.cpu.iq.rate                           0.687869                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         698                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014733                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             138924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             72061                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        44692                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  12                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 10                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  47641                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       6                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1698                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2205                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1234                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    888                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2738                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   307                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               53471                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                38                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  6692                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4669                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   292                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            187                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          886                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1073                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 45526                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  5740                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1846                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         9707                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4981                       # Number of branches executed
system.cpu.iew.exec_stores                       3967                       # Number of stores executed
system.cpu.iew.exec_rate                     0.660995                       # Inst execution rate
system.cpu.iew.wb_sent                          45002                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         44696                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     29531                       # num instructions producing a value
system.cpu.iew.wb_consumers                     43368                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.648944                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.680940                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           18606                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               7                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               886                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        40303                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.864948                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.951333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        30709     76.20%     76.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2087      5.18%     81.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2120      5.26%     86.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1551      3.85%     90.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          886      2.20%     92.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          731      1.81%     94.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          341      0.85%     95.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          389      0.97%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1489      3.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40303                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                18765                       # Number of instructions committed
system.cpu.commit.committedOps                  34860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           7919                       # Number of memory references committed
system.cpu.commit.loads                          4484                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       4402                       # Number of branches committed
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     34725                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  498                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          118      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            26794     76.86%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.04%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.04%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.01%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4484     12.86%     90.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3435      9.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             34860                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1489                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        92280                       # The number of ROB reads
system.cpu.rob.rob_writes                      110030                       # The number of ROB writes
system.cpu.timesIdled                             199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           25534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       18765                       # Number of Instructions Simulated
system.cpu.committedOps                         34860                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.670397                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.670397                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.272450                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.272450                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    59365                       # number of integer regfile reads
system.cpu.int_regfile_writes                   35423                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         8                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        4                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     20904                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    13492                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   21326                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           136.111133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.353191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   136.111133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.132921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.132921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.229492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             14711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            14711                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         3615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3615                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3283                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          6898                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6898                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         6898                       # number of overall hits
system.cpu.dcache.overall_hits::total            6898                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          128                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          340                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            340                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          340                       # number of overall misses
system.cpu.dcache.overall_misses::total           340                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     15953500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15953500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     11206498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11206498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     27159998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27159998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     27159998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27159998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         3827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         3411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         7238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         7238                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7238                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.055396                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055396                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.037526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037526                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.046974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046974                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.046974                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046974                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75252.358491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75252.358491                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87550.765625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87550.765625                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79882.347059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79882.347059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79882.347059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79882.347059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.733333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          105                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10991499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10991499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21040499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21040499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21040499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21040499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.028482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.036939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032468                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92192.660550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92192.660550                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87234.119048                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87234.119048                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89534.038298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89534.038298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89534.038298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89534.038298                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                65                       # number of replacements
system.cpu.icache.tags.tagsinuse           187.259884                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4644                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.938303                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   187.259884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.365742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.365742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10683                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10683                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         4644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4644                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4644                       # number of overall hits
system.cpu.icache.overall_hits::total            4644                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           503                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          503                       # number of overall misses
system.cpu.icache.overall_misses::total           503                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     39779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39779000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     39779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39779000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     39779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39779000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5147                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.097727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.097727                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.097727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.097727                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.097727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.097727                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79083.499006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79083.499006                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79083.499006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79083.499006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79083.499006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79083.499006                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           65                       # number of writebacks
system.cpu.icache.writebacks::total                65                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32464000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32464000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.075578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.075578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.075578                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.075578                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.075578                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.075578                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83455.012853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83455.012853                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83455.012853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83455.012853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83455.012853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83455.012853                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   340.974919                       # Cycle average of tags in use
system.l2.tags.total_refs                          69                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       616                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.112013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        205.346028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        135.628890                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.006267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010406                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.018799                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6104                       # Number of tag accesses
system.l2.tags.data_accesses                     6104                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           64                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               64                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        5                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                       5                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 126                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             108                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 383                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 234                       # number of demand (read+write) misses
system.l2.demand_misses::total                    617                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                383                       # number of overall misses
system.l2.overall_misses::cpu.data                234                       # number of overall misses
system.l2.overall_misses::total                   617                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     10802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10802000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     31832000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31832000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9870500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9870500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      31832000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         52504500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     31832000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20672500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        52504500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           64                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           64                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               387                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  622                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              387                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 622                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.989664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989664                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.990826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990826                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.989664                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.995745                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991961                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.989664                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.995745                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991961                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85730.158730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85730.158730                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83112.271540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83112.271540                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91393.518519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91393.518519                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83112.271540                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88344.017094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85096.434360                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83112.271540                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88344.017094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85096.434360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            126                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          108                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               616                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              616                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      9542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     27933500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27933500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8790500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8790500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     27933500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     18332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     46266000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     27933500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     18332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     46266000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.987080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.990826                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990826                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.987080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.995745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.987080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.995745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990354                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75730.158730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75730.158730                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73124.345550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73124.345550                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81393.518519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81393.518519                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73124.345550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78344.017094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75107.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73124.345550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78344.017094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75107.142857                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                490                       # Transaction distribution
system.membus.trans_dist::ReadExReq               126                       # Transaction distribution
system.membus.trans_dist::ReadExResp              126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           490                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        39424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        39424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   39424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 616                       # Request fanout histogram
system.membus.reqLayer2.occupancy              740500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3266500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     34437000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             126                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           389                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        15040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  43968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              624                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089227                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    619     99.20%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                624                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             409500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            583999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            352500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
