[["A Digital Signal Processor for Real Time Generation of Speech Waveforms.", ["Glen S. Miranker"], "https://doi.org/10.1145/800094.803020", 7], ["Hardware Alorithms for Nonnumeric Computation.", ["Amar Mukhopadhyay"], "https://doi.org/10.1145/800094.803021", 9], ["An Optical Residue Arithmetic Unit.", ["Alan Huang"], "https://doi.org/10.1145/800094.803022", 7], ["A Pipelined Processing Unit for On-Line Division.", ["Mary Jane Irwin"], "https://doi.org/10.1145/800094.803023", 7], ["Architectural Features of CASSM: A Context Addressed Segment Sequential Memory.", ["G. Jack Lipovski"], "https://doi.org/10.1145/800094.803024", 8], ["Rotating Memory Processors for the Matching of Complex Textual Patterns.", ["Lee A. Hollaar"], "https://doi.org/10.1145/800094.803025", 5], ["The Design of a Mass Memory for a Database Computer.", ["Krishnamurthi Kannan"], "https://doi.org/10.1145/800094.803026", 8], ["RAP.2 - An Associative Processor for Data Bases.", ["Stewart A. Schuster", "H. B. Nguyen", "Esen A. Ozkarahan", "Kenneth C. Smith"], "https://doi.org/10.1145/800094.803027", 8], ["High Level Language Oriented Hardware and the Post-Von Neumann Era.", ["Hans-Jurgen Burkle", "A. Frick", "Christoph Schlier"], "https://doi.org/10.1145/800094.803028", 6], ["A Language Implementation Design for a Multiprocessor Computer System.", ["Peter G. Hibbard", "Andy Hisgen", "Thomas L. Rodeheffer"], "https://doi.org/10.1145/800094.803029", 7], ["A Hardware Architecture for Controlling Information Flow.", ["Harry J. Saal"], "https://doi.org/10.1145/800094.803030", 5], ["Computer Architecture for Correct Programming.", ["Klaus J. Berkling"], "https://doi.org/10.1145/800094.803031", 7], ["Selection of Microprocessor Equipment.", ["Edgar Maymon", "Daniel Tabak"], "https://doi.org/10.1145/800094.803032", 4], ["Analysis of a Multiprocessor System with a Shared Bus.", ["Larry L. Kinney", "R. G. Arnold"], "https://doi.org/10.1145/800094.803033", 7], ["Decentralized Parallel Algorithms for Matrix Computation.", ["Rajani M. Kant", "Takayuki Kimura"], "https://doi.org/10.1145/800094.803034", 5], ["An Analysis of the Cray-1 Computer.", ["Richard L. Sites"], "https://doi.org/10.1145/800094.803035", 6], ["Storage Concepts in a Software-Reliabiltiy.", ["Glenford J. Myers"], "https://doi.org/10.1145/800094.803036", 7], ["Self-Checking Alternating Logic: Sequential Circuit Design.", ["Scott E. Woodard", "Gernot Metze"], "https://doi.org/10.1145/800094.803037", 9], ["An Approach to a Fault-Tolerant System Architecture.", ["L. Boi", "P. Michel"], "https://doi.org/10.1145/800094.803038", 8], ["Structure of an Efficient Duplex Memory for Processing Fault-Tolerant Programs.", ["K. H. Kim", "C. V. Ramamoorthy"], "https://doi.org/10.1145/800094.803039", 8], ["An Approach to Using VLSI in Digital Systems.", ["Suhas S. Patil", "Terry A. Welch"], "https://doi.org/10.1145/800094.803040", 5], ["X-Tree: A Tree Structured Multi-Processor Computer Architecture.", ["Alvin M. Despain", "David A. Patterson"], "https://doi.org/10.1145/800094.803041", 8], ["Address Size Independence in a 16-Bit Minicomputer.", ["Philip E. Stanley"], "https://doi.org/10.1145/800094.803042", 7], ["Description and Simulation of Microcode Execution.", ["Alice C. Parker", "Andrew W. Nagle"], "https://doi.org/10.1145/800094.803043", 7], ["Intelligent Magnetic Bubble Memories.", ["Mario Jino", "Jane W.-S. Liu"], "https://doi.org/10.1145/800094.803044", 9], ["Data Structure Architectures - A Major Operational Principle.", ["Wolfgang K. Giloi", "Helmut K. Berg"], "https://doi.org/10.1145/800094.803045", 7], ["DIRECT - A Multiprocessor Organization for Supporting Relational Data Base Management Systems.", ["David J. DeWitt"], "https://doi.org/10.1145/800094.803046", 8], ["The PDP-11: A Case Study of How Not to Design Condition Codes.", ["Robert D. Russell"], "https://doi.org/10.1145/800094.803047", 5], ["Hardware Support for the Concurrent Programming in Loosely Coupled Multiprocessors.", ["Hassan K. Reghbati", "V. Carl Hamacher"], "https://doi.org/10.1145/800094.803048", 7], ["Performance of Memory Configurations for Parallel-Pipelined Computers.", ["Faye A. Briggs"], "https://doi.org/10.1145/800094.803049", 8], ["The Architecure and System Method of DDM1: A Recursively Structured Data Driven Machine.", ["A. L. Davis"], "https://doi.org/10.1145/800094.803050", 6], ["Interconnection Unit for Poly-Processor System: An Analysis and Design.", ["S. Nishikawa", "M. Sato", "Ken Murakami"], "https://doi.org/10.1145/800094.803051", 7], ["Study of Multistage SIMD Interconnection Networks.", ["Howard Jay Siegel", "S. Diane Smith"], "https://doi.org/10.1145/800094.803052", 7], ["The Serial Microprocessor Array (SMA): Microprogramming and Application Examples.", ["Paolo Corsini", "Graziano Frosini", "Fabrizio Grandoni", "G. Galati", "M. La Manna"], "https://doi.org/10.1145/800094.803053", 6], ["Reliable Synchronization of Redundant Systems.", ["Daniel Davies"], "https://doi.org/10.1145/800094.803054", 2], ["The Effects of CPU: I/O Overlap on Computer System Configurations.", ["Donald F. Towsley"], "https://doi.org/10.1145/800094.803055", 4], ["On the Effectiveness of Buffered and Multiple Arm Disks.", ["Alan Jay Smith"], "https://doi.org/10.1145/800094.803056", 7], ["Pipelines wth Internal Buffers.", ["Janak H. Patel"], "https://doi.org/10.1145/800094.803057", 7]]