#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b8eeae6840 .scope module, "avg_pow" "avg_pow" 2 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 19 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eead5380 .param/str "APROX" 0 2 15, "nearest";
P_0x55b8eead53c0 .param/l "DELAY_LINE" 0 2 14, +C4<00000000000000000000000000010000>;
P_0x55b8eead5400 .param/l "DIN_WIDTH" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x55b8eead5440 .param/l "PARALLEL" 0 2 13, +C4<00000000000000000000000000001000>;
L_0x55b8eeb4e950 .functor BUFZ 1, v0x55b8eeb38d00_0, C4<0>, C4<0>, C4<0>;
v0x55b8eeb394a0_0 .net "avg_din_pow", 18 0, L_0x55b8eeb4e7e0;  1 drivers
v0x55b8eeb395b0_0 .net "avg_din_pow_valid", 0 0, v0x55b8eeb38d00_0;  1 drivers
o0x7f1e20959018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b8eeb39680_0 .net "clk", 0 0, o0x7f1e20959018;  0 drivers
o0x7f1e2095c498 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b8eeb39750_0 .net "din", 63 0, o0x7f1e2095c498;  0 drivers
v0x55b8eeb397f0_0 .var "din1", 63 0;
v0x55b8eeb39890_0 .var "din2", 63 0;
v0x55b8eeb39960_0 .net "din_pow", 127 0, L_0x55b8eeb4cb40;  1 drivers
v0x55b8eeb39a00_0 .net "din_pow_valid", 7 0, L_0x55b8eeb4cd70;  1 drivers
o0x7f1e2095c4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b8eeb39af0_0 .net "din_valid", 0 0, o0x7f1e2095c4c8;  0 drivers
v0x55b8eeb39b90_0 .var "din_valid_dly", 0 0;
v0x55b8eeb39c30_0 .net "dout", 18 0, L_0x55b8eeb4aae0;  1 drivers
v0x55b8eeb39d10_0 .net "dout_valid", 0 0, L_0x55b8eeb4e950;  1 drivers
v0x55b8eeb39dd0_0 .net "pow_add", 18 0, L_0x55b8eeb4e260;  1 drivers
v0x55b8eeb39e90_0 .net "pow_add_valid", 0 0, L_0x55b8eeb4e610;  1 drivers
o0x7f1e2095c2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b8eeb39f30_0 .net "rst", 0 0, o0x7f1e2095c2e8;  0 drivers
L_0x55b8eeb3a0a0 .part L_0x55b8eeb4e7e0, 0, 3;
L_0x55b8eeb3a440 .part L_0x55b8eeb4e7e0, 3, 16;
L_0x55b8eeb4a870 .part L_0x55b8eeb4e7e0, 3, 16;
L_0x55b8eeb4e6e0 .part L_0x55b8eeb4cd70, 0, 1;
S_0x55b8eeae2390 .scope module, "adder_tree_inst" "adder_tree" 2 60, 3 9 0, S_0x55b8eeae6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x55b8eeb08f80 .param/l "DATA_WIDTH" 0 3 10, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55b8eeb08fc0 .param/l "PARALLEL" 0 3 11, +C4<00000000000000000000000000001000>;
v0x55b8eeb2b8f0_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb2b9b0_0 .var "delay_valid", 2 0;
v0x55b8eeb2ba90_0 .net "din", 127 0, L_0x55b8eeb4cb40;  alias, 1 drivers
v0x55b8eeb2bb30_0 .net "dout", 18 0, L_0x55b8eeb4e260;  alias, 1 drivers
v0x55b8eeb2bbd0_0 .net "in_valid", 0 0, L_0x55b8eeb4e6e0;  1 drivers
v0x55b8eeb2bce0_0 .net "out_valid", 0 0, L_0x55b8eeb4e610;  alias, 1 drivers
L_0x55b8eeb4e610 .part v0x55b8eeb2b9b0_0, 2, 1;
S_0x55b8eeade580 .scope generate, "genblk2" "genblk2" 3 20, 3 20 0, S_0x55b8eeae2390;
 .timescale 0 0;
P_0x55b8eeafb380 .param/l "NEXT_ITER" 1 3 29, +C4<000000000000000000000000000000100>;
v0x55b8eeb2b810_0 .net "result", 67 0, L_0x55b8eeb4da30;  1 drivers
S_0x55b8eeafee10 .scope module, "add_pairs_inst" "add_pairs" 3 34, 3 76 0, S_0x55b8eeade580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /OUTPUT 68 "dout"
P_0x55b8eeb0cc10 .param/l "DATA_WIDTH" 0 3 77, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55b8eeb0cc50 .param/l "OUT_WIDTH" 1 3 84, +C4<000000000000000000000000000000100>;
P_0x55b8eeb0cc90 .param/l "STAGE_N" 0 3 78, +C4<00000000000000000000000000001000>;
v0x55b8eeb27950_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb27a10_0 .net "din", 127 0, L_0x55b8eeb4cb40;  alias, 1 drivers
v0x55b8eeb27af0_0 .net "dout", 67 0, L_0x55b8eeb4da30;  alias, 1 drivers
L_0x55b8eeb4d240 .part L_0x55b8eeb4cb40, 0, 16;
L_0x55b8eeb4d2e0 .part L_0x55b8eeb4cb40, 16, 16;
L_0x55b8eeb4d3f0 .part L_0x55b8eeb4cb40, 32, 16;
L_0x55b8eeb4d490 .part L_0x55b8eeb4cb40, 48, 16;
L_0x55b8eeb4d6b0 .part L_0x55b8eeb4cb40, 64, 16;
L_0x55b8eeb4d750 .part L_0x55b8eeb4cb40, 80, 16;
L_0x55b8eeb4d8a0 .part L_0x55b8eeb4cb40, 96, 16;
L_0x55b8eeb4d940 .part L_0x55b8eeb4cb40, 112, 16;
L_0x55b8eeb4da30 .concat8 [ 17 17 17 17], v0x55b8eeb01a40_0, v0x55b8eeb26240_0, v0x55b8eeb26cf0_0, v0x55b8eeb277a0_0;
S_0x55b8eeaddfc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 87, 3 87 0, S_0x55b8eeafee10;
 .timescale 0 0;
P_0x55b8eeb0af00 .param/l "i" 0 3 87, +C4<00>;
S_0x55b8eeae6620 .scope module, "add_inst" "signed_adder" 3 88, 3 60 0, S_0x55b8eeaddfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x55b8eeafd7a0 .param/l "DATA_WIDTH" 0 3 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x55b8eeb06170_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb05d30_0 .net/s "din1", 15 0, L_0x55b8eeb4d240;  1 drivers
v0x55b8eeb03a10_0 .net/s "din2", 15 0, L_0x55b8eeb4d2e0;  1 drivers
v0x55b8eeb035b0_0 .net/s "dout", 16 0, v0x55b8eeb01a40_0;  1 drivers
v0x55b8eeb01a40_0 .var "dout_r", 16 0;
E_0x55b8eea80990 .event posedge, v0x55b8eeb06170_0;
S_0x55b8eeb25a30 .scope generate, "genblk1[1]" "genblk1[1]" 3 87, 3 87 0, S_0x55b8eeafee10;
 .timescale 0 0;
P_0x55b8eeb25c40 .param/l "i" 0 3 87, +C4<01>;
S_0x55b8eeb25d00 .scope module, "add_inst" "signed_adder" 3 88, 3 60 0, S_0x55b8eeb25a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x55b8eeb25ed0 .param/l "DATA_WIDTH" 0 3 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x55b8eeafe550_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb25fe0_0 .net/s "din1", 15 0, L_0x55b8eeb4d3f0;  1 drivers
v0x55b8eeb260a0_0 .net/s "din2", 15 0, L_0x55b8eeb4d490;  1 drivers
v0x55b8eeb26160_0 .net/s "dout", 16 0, v0x55b8eeb26240_0;  1 drivers
v0x55b8eeb26240_0 .var "dout_r", 16 0;
S_0x55b8eeb263f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 87, 3 87 0, S_0x55b8eeafee10;
 .timescale 0 0;
P_0x55b8eeb265e0 .param/l "i" 0 3 87, +C4<010>;
S_0x55b8eeb266a0 .scope module, "add_inst" "signed_adder" 3 88, 3 60 0, S_0x55b8eeb263f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x55b8eeb26870 .param/l "DATA_WIDTH" 0 3 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x55b8eeb26960_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb26a70_0 .net/s "din1", 15 0, L_0x55b8eeb4d6b0;  1 drivers
v0x55b8eeb26b50_0 .net/s "din2", 15 0, L_0x55b8eeb4d750;  1 drivers
v0x55b8eeb26c10_0 .net/s "dout", 16 0, v0x55b8eeb26cf0_0;  1 drivers
v0x55b8eeb26cf0_0 .var "dout_r", 16 0;
S_0x55b8eeb26ea0 .scope generate, "genblk1[3]" "genblk1[3]" 3 87, 3 87 0, S_0x55b8eeafee10;
 .timescale 0 0;
P_0x55b8eeb27090 .param/l "i" 0 3 87, +C4<011>;
S_0x55b8eeb27170 .scope module, "add_inst" "signed_adder" 3 88, 3 60 0, S_0x55b8eeb26ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x55b8eeb27340 .param/l "DATA_WIDTH" 0 3 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x55b8eeb27430_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb274f0_0 .net/s "din1", 15 0, L_0x55b8eeb4d8a0;  1 drivers
v0x55b8eeb275d0_0 .net/s "din2", 15 0, L_0x55b8eeb4d940;  1 drivers
v0x55b8eeb276c0_0 .net/s "dout", 16 0, v0x55b8eeb277a0_0;  1 drivers
v0x55b8eeb277a0_0 .var "dout_r", 16 0;
S_0x55b8eeb27c30 .scope module, "adder_tree_inst" "adder_tree" 3 40, 3 9 0, S_0x55b8eeade580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x55b8eea95020 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
P_0x55b8eea95060 .param/l "PARALLEL" 0 3 11, +C4<000000000000000000000000000000100>;
v0x55b8eeb2b200_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb2b2c0_0 .var "delay_valid", 1 0;
v0x55b8eeb2b3a0_0 .net "din", 67 0, L_0x55b8eeb4da30;  alias, 1 drivers
v0x55b8eeb2b490_0 .net "dout", 18 0, L_0x55b8eeb4e260;  alias, 1 drivers
o0x7f1e20959e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b8eeb2b5a0_0 .net "in_valid", 0 0, o0x7f1e20959e28;  0 drivers
v0x55b8eeb2b6b0_0 .net "out_valid", 0 0, L_0x55b8eeb4e510;  1 drivers
L_0x55b8eeb4e510 .part v0x55b8eeb2b2c0_0, 1, 1;
S_0x55b8eeb27f00 .scope generate, "genblk2" "genblk2" 3 20, 3 20 0, S_0x55b8eeb27c30;
 .timescale 0 0;
P_0x55b8eeb280d0 .param/l "NEXT_ITER" 1 3 29, +C4<0000000000000000000000000000000010>;
v0x55b8eeb2b0d0_0 .net "result", 35 0, L_0x55b8eeb4e120;  1 drivers
S_0x55b8eeb281a0 .scope module, "add_pairs_inst" "add_pairs" 3 34, 3 76 0, S_0x55b8eeb27f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /OUTPUT 36 "dout"
P_0x55b8eeae15f0 .param/l "DATA_WIDTH" 0 3 77, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
P_0x55b8eeae1630 .param/l "OUT_WIDTH" 1 3 84, +C4<0000000000000000000000000000000010>;
P_0x55b8eeae1670 .param/l "STAGE_N" 0 3 78, +C4<000000000000000000000000000000100>;
v0x55b8eeb29b50_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb29c10_0 .net "din", 67 0, L_0x55b8eeb4da30;  alias, 1 drivers
v0x55b8eeb29cd0_0 .net "dout", 35 0, L_0x55b8eeb4e120;  alias, 1 drivers
L_0x55b8eeb4dc30 .part L_0x55b8eeb4da30, 0, 17;
L_0x55b8eeb4dcd0 .part L_0x55b8eeb4da30, 17, 17;
L_0x55b8eeb4de40 .part L_0x55b8eeb4da30, 34, 17;
L_0x55b8eeb4df10 .part L_0x55b8eeb4da30, 51, 17;
L_0x55b8eeb4e120 .concat8 [ 18 18 0 0], v0x55b8eeb28ef0_0, v0x55b8eeb299a0_0;
S_0x55b8eeb285a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 87, 3 87 0, S_0x55b8eeb281a0;
 .timescale 0 0;
P_0x55b8eeb287b0 .param/l "i" 0 3 87, +C4<00>;
S_0x55b8eeb28890 .scope module, "add_inst" "signed_adder" 3 88, 3 60 0, S_0x55b8eeb285a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x55b8eeb28a60 .param/l "DATA_WIDTH" 0 3 61, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
v0x55b8eeb28b80_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb28c40_0 .net/s "din1", 16 0, L_0x55b8eeb4dc30;  1 drivers
v0x55b8eeb28d20_0 .net/s "din2", 16 0, L_0x55b8eeb4dcd0;  1 drivers
v0x55b8eeb28e10_0 .net/s "dout", 17 0, v0x55b8eeb28ef0_0;  1 drivers
v0x55b8eeb28ef0_0 .var "dout_r", 17 0;
S_0x55b8eeb290a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 87, 3 87 0, S_0x55b8eeb281a0;
 .timescale 0 0;
P_0x55b8eeb292b0 .param/l "i" 0 3 87, +C4<01>;
S_0x55b8eeb29370 .scope module, "add_inst" "signed_adder" 3 88, 3 60 0, S_0x55b8eeb290a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x55b8eeb29540 .param/l "DATA_WIDTH" 0 3 61, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
v0x55b8eeb29630_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb296f0_0 .net/s "din1", 16 0, L_0x55b8eeb4de40;  1 drivers
v0x55b8eeb297d0_0 .net/s "din2", 16 0, L_0x55b8eeb4df10;  1 drivers
v0x55b8eeb298c0_0 .net/s "dout", 17 0, v0x55b8eeb299a0_0;  1 drivers
v0x55b8eeb299a0_0 .var "dout_r", 17 0;
S_0x55b8eeb29e20 .scope module, "adder_tree_inst" "adder_tree" 3 40, 3 9 0, S_0x55b8eeb27f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x55b8eea94ce0 .param/l "DATA_WIDTH" 0 3 10, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
P_0x55b8eea94d20 .param/l "PARALLEL" 0 3 11, +C4<0000000000000000000000000000000010>;
L_0x55b8eeb4e440 .functor BUFZ 1, v0x55b8eeb2ac00_0, C4<0>, C4<0>, C4<0>;
v0x55b8eeb2ab40_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb2ac00_0 .var "delay_valid", 0 0;
v0x55b8eeb2ace0_0 .net "din", 35 0, L_0x55b8eeb4e120;  alias, 1 drivers
v0x55b8eeb2adb0_0 .net "dout", 18 0, L_0x55b8eeb4e260;  alias, 1 drivers
o0x7f1e20959ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b8eeb2ae80_0 .net "in_valid", 0 0, o0x7f1e20959ca8;  0 drivers
v0x55b8eeb2af70_0 .net "out_valid", 0 0, L_0x55b8eeb4e440;  1 drivers
L_0x55b8eeb4e2d0 .part L_0x55b8eeb4e120, 0, 18;
L_0x55b8eeb4e370 .part L_0x55b8eeb4e120, 18, 18;
S_0x55b8eeb2a140 .scope generate, "genblk1" "genblk1" 3 20, 3 20 0, S_0x55b8eeb29e20;
 .timescale 0 0;
S_0x55b8eeb2a310 .scope module, "sign_adder_inst" "signed_adder" 3 21, 3 60 0, S_0x55b8eeb2a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 18 "din1"
    .port_info 2 /INPUT 18 "din2"
    .port_info 3 /OUTPUT 19 "dout"
P_0x55b8eeb2a500 .param/l "DATA_WIDTH" 0 3 61, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
L_0x55b8eeb4e260 .functor BUFZ 19, v0x55b8eeb2a990_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x55b8eeb2a620_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb2a6e0_0 .net/s "din1", 17 0, L_0x55b8eeb4e2d0;  1 drivers
v0x55b8eeb2a7c0_0 .net/s "din2", 17 0, L_0x55b8eeb4e370;  1 drivers
v0x55b8eeb2a8b0_0 .net/s "dout", 18 0, L_0x55b8eeb4e260;  alias, 1 drivers
v0x55b8eeb2a990_0 .var "dout_r", 18 0;
S_0x55b8eeb2be40 .scope module, "din_pow_inst" "parallel_mult" 2 44, 4 5 0, S_0x55b8eeae6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din1"
    .port_info 2 /INPUT 64 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 128 "dout"
    .port_info 5 /OUTPUT 8 "dout_valid"
P_0x55b8eeb0a2c0 .param/l "DIN1_WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x55b8eeb0a300 .param/l "DIN2_WIDTH" 0 4 8, +C4<00000000000000000000000000001000>;
P_0x55b8eeb0a340 .param/l "DOUT_WIDTH" 0 4 9, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55b8eeb0a380 .param/l "PARALLEL" 0 4 6, +C4<00000000000000000000000000001000>;
v0x55b8eeb35c10_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb35cd0_0 .net "din1", 63 0, v0x55b8eeb397f0_0;  1 drivers
v0x55b8eeb35db0_0 .net "din2", 63 0, v0x55b8eeb39890_0;  1 drivers
v0x55b8eeb35e70_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  1 drivers
v0x55b8eeb35f10_0 .net "dout", 127 0, L_0x55b8eeb4cb40;  alias, 1 drivers
v0x55b8eeb36020_0 .net "dout_valid", 7 0, L_0x55b8eeb4cd70;  alias, 1 drivers
L_0x55b8eeb4ad50 .part v0x55b8eeb397f0_0, 0, 8;
L_0x55b8eeb4ae40 .part v0x55b8eeb39890_0, 0, 8;
L_0x55b8eeb4b0d0 .part v0x55b8eeb397f0_0, 8, 8;
L_0x55b8eeb4b1a0 .part v0x55b8eeb39890_0, 8, 8;
L_0x55b8eeb4b470 .part v0x55b8eeb397f0_0, 16, 8;
L_0x55b8eeb4b5d0 .part v0x55b8eeb39890_0, 16, 8;
L_0x55b8eeb4b910 .part v0x55b8eeb397f0_0, 24, 8;
L_0x55b8eeb4b9e0 .part v0x55b8eeb39890_0, 24, 8;
L_0x55b8eeb4bcd0 .part v0x55b8eeb397f0_0, 32, 8;
L_0x55b8eeb4bda0 .part v0x55b8eeb39890_0, 32, 8;
L_0x55b8eeb4c0a0 .part v0x55b8eeb397f0_0, 40, 8;
L_0x55b8eeb4c170 .part v0x55b8eeb39890_0, 40, 8;
L_0x55b8eeb4c480 .part v0x55b8eeb397f0_0, 48, 8;
L_0x55b8eeb4c550 .part v0x55b8eeb39890_0, 48, 8;
L_0x55b8eeb4c910 .part v0x55b8eeb397f0_0, 56, 8;
L_0x55b8eeb4c9e0 .part v0x55b8eeb39890_0, 56, 8;
LS_0x55b8eeb4cb40_0_0 .concat8 [ 16 16 16 16], v0x55b8eeb2d200_0, v0x55b8eeb2e420_0, v0x55b8eeb2f6f0_0, v0x55b8eeb30940_0;
LS_0x55b8eeb4cb40_0_4 .concat8 [ 16 16 16 16], v0x55b8eeb31d40_0, v0x55b8eeb330d0_0, v0x55b8eeb344b0_0, v0x55b8eeb35890_0;
L_0x55b8eeb4cb40 .concat8 [ 64 64 0 0], LS_0x55b8eeb4cb40_0_0, LS_0x55b8eeb4cb40_0_4;
LS_0x55b8eeb4cd70_0_0 .concat8 [ 1 1 1 1], L_0x55b8eeb4acb0, L_0x55b8eeb4afd0, L_0x55b8eeb4b370, L_0x55b8eeb4b810;
LS_0x55b8eeb4cd70_0_4 .concat8 [ 1 1 1 1], L_0x55b8eeb4bbd0, L_0x55b8eeb4bfa0, L_0x55b8eeb4c380, L_0x55b8eeb4c810;
L_0x55b8eeb4cd70 .concat8 [ 4 4 0 0], LS_0x55b8eeb4cd70_0_0, LS_0x55b8eeb4cd70_0_4;
S_0x55b8eeb2c260 .scope generate, "genblk1[0]" "genblk1[0]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb2c450 .param/l "i" 0 4 20, +C4<00>;
S_0x55b8eeb2c530 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb2c260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeae5b60 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeae5ba0 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeae5be0 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb2c920_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb2c9e0_0 .net "din1", 7 0, L_0x55b8eeb4ad50;  1 drivers
v0x55b8eeb2cac0_0 .var "din1_reg_0", 7 0;
v0x55b8eeb2cbb0_0 .var "din1_reg_1", 7 0;
v0x55b8eeb2cc90_0 .net "din2", 7 0, L_0x55b8eeb4ae40;  1 drivers
v0x55b8eeb2cdc0_0 .var "din2_reg_0", 7 0;
v0x55b8eeb2cea0_0 .var "din2_reg_1", 7 0;
v0x55b8eeb2cf80_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb2d040_0 .net "dout", 15 0, v0x55b8eeb2d200_0;  1 drivers
v0x55b8eeb2d120_0 .var "dout_reg_0", 15 0;
v0x55b8eeb2d200_0 .var "dout_reg_1", 15 0;
v0x55b8eeb2d2e0_0 .net "dout_valid", 0 0, L_0x55b8eeb4acb0;  1 drivers
v0x55b8eeb2d3a0_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4acb0 .part v0x55b8eeb2d3a0_0, 3, 1;
S_0x55b8eeb2d540 .scope generate, "genblk1[1]" "genblk1[1]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb2d700 .param/l "i" 0 4 20, +C4<01>;
S_0x55b8eeb2d7c0 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb2d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeae9ba0 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeae9be0 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeae9c20 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb2db80_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb2dc40_0 .net "din1", 7 0, L_0x55b8eeb4b0d0;  1 drivers
v0x55b8eeb2dd20_0 .var "din1_reg_0", 7 0;
v0x55b8eeb2de10_0 .var "din1_reg_1", 7 0;
v0x55b8eeb2def0_0 .net "din2", 7 0, L_0x55b8eeb4b1a0;  1 drivers
v0x55b8eeb2e020_0 .var "din2_reg_0", 7 0;
v0x55b8eeb2e100_0 .var "din2_reg_1", 7 0;
v0x55b8eeb2e1e0_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb2e280_0 .net "dout", 15 0, v0x55b8eeb2e420_0;  1 drivers
v0x55b8eeb2e340_0 .var "dout_reg_0", 15 0;
v0x55b8eeb2e420_0 .var "dout_reg_1", 15 0;
v0x55b8eeb2e500_0 .net "dout_valid", 0 0, L_0x55b8eeb4afd0;  1 drivers
v0x55b8eeb2e5c0_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4afd0 .part v0x55b8eeb2e5c0_0, 3, 1;
S_0x55b8eeb2e760 .scope generate, "genblk1[2]" "genblk1[2]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb2e930 .param/l "i" 0 4 20, +C4<010>;
S_0x55b8eeb2e9f0 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb2e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeb0f350 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeb0f390 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeb0f3d0 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb2ede0_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb2eea0_0 .net "din1", 7 0, L_0x55b8eeb4b470;  1 drivers
v0x55b8eeb2ef80_0 .var "din1_reg_0", 7 0;
v0x55b8eeb2f070_0 .var "din1_reg_1", 7 0;
v0x55b8eeb2f150_0 .net "din2", 7 0, L_0x55b8eeb4b5d0;  1 drivers
v0x55b8eeb2f280_0 .var "din2_reg_0", 7 0;
v0x55b8eeb2f360_0 .var "din2_reg_1", 7 0;
v0x55b8eeb2f440_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb2f530_0 .net "dout", 15 0, v0x55b8eeb2f6f0_0;  1 drivers
v0x55b8eeb2f610_0 .var "dout_reg_0", 15 0;
v0x55b8eeb2f6f0_0 .var "dout_reg_1", 15 0;
v0x55b8eeb2f7d0_0 .net "dout_valid", 0 0, L_0x55b8eeb4b370;  1 drivers
v0x55b8eeb2f890_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4b370 .part v0x55b8eeb2f890_0, 3, 1;
S_0x55b8eeb2fa70 .scope generate, "genblk1[3]" "genblk1[3]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb2fc10 .param/l "i" 0 4 20, +C4<011>;
S_0x55b8eeb2fcf0 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeb0e2c0 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeb0e300 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeb0e340 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb30080_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb30140_0 .net "din1", 7 0, L_0x55b8eeb4b910;  1 drivers
v0x55b8eeb30220_0 .var "din1_reg_0", 7 0;
v0x55b8eeb30310_0 .var "din1_reg_1", 7 0;
v0x55b8eeb303f0_0 .net "din2", 7 0, L_0x55b8eeb4b9e0;  1 drivers
v0x55b8eeb30520_0 .var "din2_reg_0", 7 0;
v0x55b8eeb30600_0 .var "din2_reg_1", 7 0;
v0x55b8eeb306e0_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb30780_0 .net "dout", 15 0, v0x55b8eeb30940_0;  1 drivers
v0x55b8eeb30860_0 .var "dout_reg_0", 15 0;
v0x55b8eeb30940_0 .var "dout_reg_1", 15 0;
v0x55b8eeb30a20_0 .net "dout_valid", 0 0, L_0x55b8eeb4b810;  1 drivers
v0x55b8eeb30ae0_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4b810 .part v0x55b8eeb30ae0_0, 3, 1;
S_0x55b8eeb30cc0 .scope generate, "genblk1[4]" "genblk1[4]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb30eb0 .param/l "i" 0 4 20, +C4<0100>;
S_0x55b8eeb30f90 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb30cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeb31160 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeb311a0 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeb311e0 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb313f0_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb314b0_0 .net "din1", 7 0, L_0x55b8eeb4bcd0;  1 drivers
v0x55b8eeb31590_0 .var "din1_reg_0", 7 0;
v0x55b8eeb31680_0 .var "din1_reg_1", 7 0;
v0x55b8eeb31760_0 .net "din2", 7 0, L_0x55b8eeb4bda0;  1 drivers
v0x55b8eeb31890_0 .var "din2_reg_0", 7 0;
v0x55b8eeb31970_0 .var "din2_reg_1", 7 0;
v0x55b8eeb31a50_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb31af0_0 .net "dout", 15 0, v0x55b8eeb31d40_0;  1 drivers
v0x55b8eeb31c60_0 .var "dout_reg_0", 15 0;
v0x55b8eeb31d40_0 .var "dout_reg_1", 15 0;
v0x55b8eeb31e20_0 .net "dout_valid", 0 0, L_0x55b8eeb4bbd0;  1 drivers
v0x55b8eeb31ee0_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4bbd0 .part v0x55b8eeb31ee0_0, 3, 1;
S_0x55b8eeb320c0 .scope generate, "genblk1[5]" "genblk1[5]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb2f4e0 .param/l "i" 0 4 20, +C4<0101>;
S_0x55b8eeb322f0 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb320c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeb324c0 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeb32500 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeb32540 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb32810_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb328d0_0 .net "din1", 7 0, L_0x55b8eeb4c0a0;  1 drivers
v0x55b8eeb329b0_0 .var "din1_reg_0", 7 0;
v0x55b8eeb32aa0_0 .var "din1_reg_1", 7 0;
v0x55b8eeb32b80_0 .net "din2", 7 0, L_0x55b8eeb4c170;  1 drivers
v0x55b8eeb32cb0_0 .var "din2_reg_0", 7 0;
v0x55b8eeb32d90_0 .var "din2_reg_1", 7 0;
v0x55b8eeb32e70_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb32f10_0 .net "dout", 15 0, v0x55b8eeb330d0_0;  1 drivers
v0x55b8eeb32ff0_0 .var "dout_reg_0", 15 0;
v0x55b8eeb330d0_0 .var "dout_reg_1", 15 0;
v0x55b8eeb331b0_0 .net "dout_valid", 0 0, L_0x55b8eeb4bfa0;  1 drivers
v0x55b8eeb33270_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4bfa0 .part v0x55b8eeb33270_0, 3, 1;
S_0x55b8eeb33450 .scope generate, "genblk1[6]" "genblk1[6]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb335f0 .param/l "i" 0 4 20, +C4<0110>;
S_0x55b8eeb336d0 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb33450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeb338a0 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeb338e0 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeb33920 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb33bf0_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb33cb0_0 .net "din1", 7 0, L_0x55b8eeb4c480;  1 drivers
v0x55b8eeb33d90_0 .var "din1_reg_0", 7 0;
v0x55b8eeb33e80_0 .var "din1_reg_1", 7 0;
v0x55b8eeb33f60_0 .net "din2", 7 0, L_0x55b8eeb4c550;  1 drivers
v0x55b8eeb34090_0 .var "din2_reg_0", 7 0;
v0x55b8eeb34170_0 .var "din2_reg_1", 7 0;
v0x55b8eeb34250_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb342f0_0 .net "dout", 15 0, v0x55b8eeb344b0_0;  1 drivers
v0x55b8eeb343d0_0 .var "dout_reg_0", 15 0;
v0x55b8eeb344b0_0 .var "dout_reg_1", 15 0;
v0x55b8eeb34590_0 .net "dout_valid", 0 0, L_0x55b8eeb4c380;  1 drivers
v0x55b8eeb34650_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4c380 .part v0x55b8eeb34650_0, 3, 1;
S_0x55b8eeb34830 .scope generate, "genblk1[7]" "genblk1[7]" 4 20, 4 20 0, S_0x55b8eeb2be40;
 .timescale 0 0;
P_0x55b8eeb349d0 .param/l "i" 0 4 20, +C4<0111>;
S_0x55b8eeb34ab0 .scope module, "dsp48_mult_inst" "dsp48_mult" 4 25, 4 40 0, S_0x55b8eeb34830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeb34c80 .param/l "DIN1_WIDTH" 0 4 41, +C4<00000000000000000000000000001000>;
P_0x55b8eeb34cc0 .param/l "DIN2_WIDTH" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x55b8eeb34d00 .param/l "DOUT_WIDTH" 0 4 43, +C4<00000000000000000000000000010000>;
v0x55b8eeb34fd0_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb35090_0 .net "din1", 7 0, L_0x55b8eeb4c910;  1 drivers
v0x55b8eeb35170_0 .var "din1_reg_0", 7 0;
v0x55b8eeb35260_0 .var "din1_reg_1", 7 0;
v0x55b8eeb35340_0 .net "din2", 7 0, L_0x55b8eeb4c9e0;  1 drivers
v0x55b8eeb35470_0 .var "din2_reg_0", 7 0;
v0x55b8eeb35550_0 .var "din2_reg_1", 7 0;
v0x55b8eeb35630_0 .net "din_valid", 0 0, v0x55b8eeb39b90_0;  alias, 1 drivers
v0x55b8eeb356d0_0 .net "dout", 15 0, v0x55b8eeb35890_0;  1 drivers
v0x55b8eeb357b0_0 .var "dout_reg_0", 15 0;
v0x55b8eeb35890_0 .var "dout_reg_1", 15 0;
v0x55b8eeb35970_0 .net "dout_valid", 0 0, L_0x55b8eeb4c810;  1 drivers
v0x55b8eeb35a30_0 .var "dout_valid_r", 3 0;
L_0x55b8eeb4c810 .part v0x55b8eeb35a30_0, 3, 1;
S_0x55b8eeb361c0 .scope generate, "genblk3" "genblk3" 2 94, 2 94 0, S_0x55b8eeae6840;
 .timescale -9 -12;
v0x55b8eeb36390_0 .net *"_s0", 2 0, L_0x55b8eeb3a0a0;  1 drivers
v0x55b8eeb36470_0 .net *"_s1", 7 0, L_0x55b8eeb3a170;  1 drivers
v0x55b8eeb36550_0 .net *"_s10", 18 0, L_0x55b8eeb3a4e0;  1 drivers
L_0x7f1e209100a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55b8eeb36610_0 .net *"_s13", 2 0, L_0x7f1e209100a8;  1 drivers
L_0x7f1e209100f0 .functor BUFT 1, C4<0000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b8eeb366f0_0 .net/2u *"_s14", 18 0, L_0x7f1e209100f0;  1 drivers
v0x55b8eeb36820_0 .net *"_s16", 18 0, L_0x55b8eeb4a660;  1 drivers
v0x55b8eeb36900_0 .net *"_s18", 15 0, L_0x55b8eeb4a870;  1 drivers
v0x55b8eeb369e0_0 .net *"_s19", 18 0, L_0x55b8eeb4a9a0;  1 drivers
L_0x7f1e20910138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55b8eeb36ac0_0 .net *"_s22", 2 0, L_0x7f1e20910138;  1 drivers
L_0x7f1e20910018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55b8eeb36ba0_0 .net *"_s4", 4 0, L_0x7f1e20910018;  1 drivers
L_0x7f1e20910060 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x55b8eeb36c80_0 .net/2u *"_s5", 7 0, L_0x7f1e20910060;  1 drivers
v0x55b8eeb36d60_0 .net *"_s7", 0 0, L_0x55b8eeb3a2d0;  1 drivers
v0x55b8eeb36e20_0 .net *"_s9", 15 0, L_0x55b8eeb3a440;  1 drivers
L_0x55b8eeb3a170 .concat [ 3 5 0 0], L_0x55b8eeb3a0a0, L_0x7f1e20910018;
L_0x55b8eeb3a2d0 .cmp/gt 8, L_0x55b8eeb3a170, L_0x7f1e20910060;
L_0x55b8eeb3a4e0 .concat [ 16 3 0 0], L_0x55b8eeb3a440, L_0x7f1e209100a8;
L_0x55b8eeb4a660 .arith/sum 19, L_0x55b8eeb3a4e0, L_0x7f1e209100f0;
L_0x55b8eeb4a9a0 .concat [ 16 3 0 0], L_0x55b8eeb4a870, L_0x7f1e20910138;
L_0x55b8eeb4aae0 .functor MUXZ 19, L_0x55b8eeb4a9a0, L_0x55b8eeb4a660, L_0x55b8eeb3a2d0, C4<>;
S_0x55b8eeb36f00 .scope module, "mov_avg_inst" "moving_average_unsign" 2 78, 5 5 0, S_0x55b8eeae6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 19 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 19 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55b8eeaaf720 .param/str "APPROX" 0 5 10, "truncate";
P_0x55b8eeaaf760 .param/l "DIN_POINT" 0 5 7, +C4<00000000000000000000000000000000000000000000000000000000000001111>;
P_0x55b8eeaaf7a0 .param/l "DIN_WIDTH" 0 5 6, +C4<00000000000000000000000000000000000000000000000000000000000010011>;
P_0x55b8eeaaf7e0 .param/l "DOUT_WIDTH" 0 5 9, +C4<00000000000000000000000000000000000000000000000000000000000010011>;
P_0x55b8eeaaf820 .param/l "WINDOW_LEN" 0 5 8, +C4<00000000000000000000000000010000>;
v0x55b8eeb38440_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb384e0_0 .var/s "comb_reg", 18 0;
v0x55b8eeb385c0_0 .net/s "diff_dly_out", 18 0, v0x55b8eeb38010_0;  1 drivers
v0x55b8eeb386c0_0 .net "din", 18 0, L_0x55b8eeb4e260;  alias, 1 drivers
v0x55b8eeb38760_0 .var "din_dly", 18 0;
v0x55b8eeb38840_0 .var "din_dly2", 18 0;
v0x55b8eeb38920_0 .net "din_valid", 0 0, L_0x55b8eeb4e610;  alias, 1 drivers
v0x55b8eeb38a10_0 .var "din_valid_dly", 0 0;
v0x55b8eeb38ad0_0 .net "dout", 18 0, L_0x55b8eeb4e7e0;  alias, 1 drivers
v0x55b8eeb38c40_0 .net "dout_valid", 0 0, v0x55b8eeb38d00_0;  alias, 1 drivers
v0x55b8eeb38d00_0 .var "dout_valid_r", 0 0;
v0x55b8eeb38dc0_0 .var/s "integ", 22 0;
v0x55b8eeb38ea0_0 .var "prev_val", 18 0;
v0x55b8eeb38f80_0 .var "prev_val2", 18 0;
v0x55b8eeb39060_0 .var "r_addr", 3 0;
v0x55b8eeb39120_0 .net "rst", 0 0, o0x7f1e2095c2e8;  alias, 0 drivers
v0x55b8eeb391c0_0 .var "valid_dly", 0 0;
v0x55b8eeb39280_0 .var "valid_dly2", 0 0;
v0x55b8eeb39340_0 .var "w_addr", 3 0;
L_0x55b8eeb4e7e0 .part v0x55b8eeb38dc0_0, 4, 19;
S_0x55b8eeb37450 .scope module, "diff_dly" "bram_infer" 5 43, 6 6 0, S_0x55b8eeb36f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 4 "wadd"
    .port_info 4 /INPUT 4 "radd"
    .port_info 5 /INPUT 19 "win"
    .port_info 6 /OUTPUT 19 "wout"
P_0x55b8eeb37640 .param/l "DATA_WIDTH" 0 6 8, +C4<00000000000000000000000000000000000000000000000000000000000010011>;
P_0x55b8eeb37680 .param/str "INIT_VALS" 0 6 9, "w_1_15.mif";
P_0x55b8eeb376c0 .param/l "N_ADDR" 0 6 7, +C4<00000000000000000000000000010000>;
v0x55b8eeb37990_0 .net "clk", 0 0, o0x7f1e20959018;  alias, 0 drivers
v0x55b8eeb37a50_0 .var/i "i", 31 0;
v0x55b8eeb37b30 .array "mem", 0 15, 18 0;
v0x55b8eeb37c00_0 .net "radd", 3 0, v0x55b8eeb39060_0;  1 drivers
L_0x7f1e20910180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b8eeb37ce0_0 .net "ren", 0 0, L_0x7f1e20910180;  1 drivers
v0x55b8eeb37df0_0 .net "wadd", 3 0, v0x55b8eeb39340_0;  1 drivers
v0x55b8eeb37ed0_0 .net "wen", 0 0, L_0x55b8eeb4e610;  alias, 1 drivers
v0x55b8eeb37f70_0 .net "win", 18 0, L_0x55b8eeb4e260;  alias, 1 drivers
v0x55b8eeb38010_0 .var "wout", 18 0;
S_0x55b8eeb382a0 .scope generate, "genblk1" "genblk1" 5 105, 5 105 0, S_0x55b8eeb36f00;
 .timescale -9 -12;
    .scope S_0x55b8eeb2c530;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2cac0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x55b8eeb2c530;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2cbb0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x55b8eeb2c530;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2cdc0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55b8eeb2c530;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2cea0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55b8eeb2c530;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb2d120_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x55b8eeb2c530;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb2d200_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x55b8eeb2c530;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb2d3a0_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x55b8eeb2c530;
T_7 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2d3a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2d3a0_0, 4, 5;
    %load/vec4 v0x55b8eeb2d3a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2d3a0_0, 4, 5;
    %load/vec4 v0x55b8eeb2d3a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2d3a0_0, 4, 5;
    %load/vec4 v0x55b8eeb2cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b8eeb2c9e0_0;
    %assign/vec4 v0x55b8eeb2cac0_0, 0;
    %load/vec4 v0x55b8eeb2cc90_0;
    %assign/vec4 v0x55b8eeb2cdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2d3a0_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2d3a0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb2cac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb2cdc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b8eeb2c530;
T_8 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2cac0_0;
    %assign/vec4 v0x55b8eeb2cbb0_0, 0;
    %load/vec4 v0x55b8eeb2cdc0_0;
    %assign/vec4 v0x55b8eeb2cea0_0, 0;
    %load/vec4 v0x55b8eeb2cbb0_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb2cea0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb2d120_0, 0;
    %load/vec4 v0x55b8eeb2d120_0;
    %assign/vec4 v0x55b8eeb2d200_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b8eeb2d7c0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2dd20_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x55b8eeb2d7c0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2de10_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55b8eeb2d7c0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2e020_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x55b8eeb2d7c0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2e100_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x55b8eeb2d7c0;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb2e340_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x55b8eeb2d7c0;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb2e420_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x55b8eeb2d7c0;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb2e5c0_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x55b8eeb2d7c0;
T_16 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2e5c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2e5c0_0, 4, 5;
    %load/vec4 v0x55b8eeb2e5c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2e5c0_0, 4, 5;
    %load/vec4 v0x55b8eeb2e5c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2e5c0_0, 4, 5;
    %load/vec4 v0x55b8eeb2e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55b8eeb2dc40_0;
    %assign/vec4 v0x55b8eeb2dd20_0, 0;
    %load/vec4 v0x55b8eeb2def0_0;
    %assign/vec4 v0x55b8eeb2e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2e5c0_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2e5c0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb2dd20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb2e020_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b8eeb2d7c0;
T_17 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2dd20_0;
    %assign/vec4 v0x55b8eeb2de10_0, 0;
    %load/vec4 v0x55b8eeb2e020_0;
    %assign/vec4 v0x55b8eeb2e100_0, 0;
    %load/vec4 v0x55b8eeb2de10_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb2e100_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb2e340_0, 0;
    %load/vec4 v0x55b8eeb2e340_0;
    %assign/vec4 v0x55b8eeb2e420_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55b8eeb2e9f0;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2ef80_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x55b8eeb2e9f0;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2f070_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x55b8eeb2e9f0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2f280_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0x55b8eeb2e9f0;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb2f360_0, 0, 8;
    %end;
    .thread T_21;
    .scope S_0x55b8eeb2e9f0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb2f610_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x55b8eeb2e9f0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb2f6f0_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x55b8eeb2e9f0;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb2f890_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x55b8eeb2e9f0;
T_25 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2f890_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2f890_0, 4, 5;
    %load/vec4 v0x55b8eeb2f890_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2f890_0, 4, 5;
    %load/vec4 v0x55b8eeb2f890_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2f890_0, 4, 5;
    %load/vec4 v0x55b8eeb2f440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55b8eeb2eea0_0;
    %assign/vec4 v0x55b8eeb2ef80_0, 0;
    %load/vec4 v0x55b8eeb2f150_0;
    %assign/vec4 v0x55b8eeb2f280_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2f890_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb2f890_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb2ef80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb2f280_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55b8eeb2e9f0;
T_26 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2ef80_0;
    %assign/vec4 v0x55b8eeb2f070_0, 0;
    %load/vec4 v0x55b8eeb2f280_0;
    %assign/vec4 v0x55b8eeb2f360_0, 0;
    %load/vec4 v0x55b8eeb2f070_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb2f360_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb2f610_0, 0;
    %load/vec4 v0x55b8eeb2f610_0;
    %assign/vec4 v0x55b8eeb2f6f0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55b8eeb2fcf0;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb30220_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x55b8eeb2fcf0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb30310_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0x55b8eeb2fcf0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb30520_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_0x55b8eeb2fcf0;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb30600_0, 0, 8;
    %end;
    .thread T_30;
    .scope S_0x55b8eeb2fcf0;
T_31 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb30860_0, 0, 16;
    %end;
    .thread T_31;
    .scope S_0x55b8eeb2fcf0;
T_32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb30940_0, 0, 16;
    %end;
    .thread T_32;
    .scope S_0x55b8eeb2fcf0;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb30ae0_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x55b8eeb2fcf0;
T_34 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb30ae0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb30ae0_0, 4, 5;
    %load/vec4 v0x55b8eeb30ae0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb30ae0_0, 4, 5;
    %load/vec4 v0x55b8eeb30ae0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb30ae0_0, 4, 5;
    %load/vec4 v0x55b8eeb306e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x55b8eeb30140_0;
    %assign/vec4 v0x55b8eeb30220_0, 0;
    %load/vec4 v0x55b8eeb303f0_0;
    %assign/vec4 v0x55b8eeb30520_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb30ae0_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb30ae0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb30220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb30520_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55b8eeb2fcf0;
T_35 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb30220_0;
    %assign/vec4 v0x55b8eeb30310_0, 0;
    %load/vec4 v0x55b8eeb30520_0;
    %assign/vec4 v0x55b8eeb30600_0, 0;
    %load/vec4 v0x55b8eeb30310_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb30600_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb30860_0, 0;
    %load/vec4 v0x55b8eeb30860_0;
    %assign/vec4 v0x55b8eeb30940_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55b8eeb30f90;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb31590_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_0x55b8eeb30f90;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb31680_0, 0, 8;
    %end;
    .thread T_37;
    .scope S_0x55b8eeb30f90;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb31890_0, 0, 8;
    %end;
    .thread T_38;
    .scope S_0x55b8eeb30f90;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb31970_0, 0, 8;
    %end;
    .thread T_39;
    .scope S_0x55b8eeb30f90;
T_40 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb31c60_0, 0, 16;
    %end;
    .thread T_40;
    .scope S_0x55b8eeb30f90;
T_41 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb31d40_0, 0, 16;
    %end;
    .thread T_41;
    .scope S_0x55b8eeb30f90;
T_42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb31ee0_0, 0, 4;
    %end;
    .thread T_42;
    .scope S_0x55b8eeb30f90;
T_43 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb31ee0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb31ee0_0, 4, 5;
    %load/vec4 v0x55b8eeb31ee0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb31ee0_0, 4, 5;
    %load/vec4 v0x55b8eeb31ee0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb31ee0_0, 4, 5;
    %load/vec4 v0x55b8eeb31a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x55b8eeb314b0_0;
    %assign/vec4 v0x55b8eeb31590_0, 0;
    %load/vec4 v0x55b8eeb31760_0;
    %assign/vec4 v0x55b8eeb31890_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb31ee0_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb31ee0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb31590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb31890_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55b8eeb30f90;
T_44 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb31590_0;
    %assign/vec4 v0x55b8eeb31680_0, 0;
    %load/vec4 v0x55b8eeb31890_0;
    %assign/vec4 v0x55b8eeb31970_0, 0;
    %load/vec4 v0x55b8eeb31680_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb31970_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb31c60_0, 0;
    %load/vec4 v0x55b8eeb31c60_0;
    %assign/vec4 v0x55b8eeb31d40_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55b8eeb322f0;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb329b0_0, 0, 8;
    %end;
    .thread T_45;
    .scope S_0x55b8eeb322f0;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb32aa0_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_0x55b8eeb322f0;
T_47 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb32cb0_0, 0, 8;
    %end;
    .thread T_47;
    .scope S_0x55b8eeb322f0;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb32d90_0, 0, 8;
    %end;
    .thread T_48;
    .scope S_0x55b8eeb322f0;
T_49 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb32ff0_0, 0, 16;
    %end;
    .thread T_49;
    .scope S_0x55b8eeb322f0;
T_50 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb330d0_0, 0, 16;
    %end;
    .thread T_50;
    .scope S_0x55b8eeb322f0;
T_51 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb33270_0, 0, 4;
    %end;
    .thread T_51;
    .scope S_0x55b8eeb322f0;
T_52 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb33270_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb33270_0, 4, 5;
    %load/vec4 v0x55b8eeb33270_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb33270_0, 4, 5;
    %load/vec4 v0x55b8eeb33270_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb33270_0, 4, 5;
    %load/vec4 v0x55b8eeb32e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x55b8eeb328d0_0;
    %assign/vec4 v0x55b8eeb329b0_0, 0;
    %load/vec4 v0x55b8eeb32b80_0;
    %assign/vec4 v0x55b8eeb32cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb33270_0, 4, 5;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb33270_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb329b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb32cb0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55b8eeb322f0;
T_53 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb329b0_0;
    %assign/vec4 v0x55b8eeb32aa0_0, 0;
    %load/vec4 v0x55b8eeb32cb0_0;
    %assign/vec4 v0x55b8eeb32d90_0, 0;
    %load/vec4 v0x55b8eeb32aa0_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb32d90_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb32ff0_0, 0;
    %load/vec4 v0x55b8eeb32ff0_0;
    %assign/vec4 v0x55b8eeb330d0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55b8eeb336d0;
T_54 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb33d90_0, 0, 8;
    %end;
    .thread T_54;
    .scope S_0x55b8eeb336d0;
T_55 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb33e80_0, 0, 8;
    %end;
    .thread T_55;
    .scope S_0x55b8eeb336d0;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb34090_0, 0, 8;
    %end;
    .thread T_56;
    .scope S_0x55b8eeb336d0;
T_57 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb34170_0, 0, 8;
    %end;
    .thread T_57;
    .scope S_0x55b8eeb336d0;
T_58 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb343d0_0, 0, 16;
    %end;
    .thread T_58;
    .scope S_0x55b8eeb336d0;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb344b0_0, 0, 16;
    %end;
    .thread T_59;
    .scope S_0x55b8eeb336d0;
T_60 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb34650_0, 0, 4;
    %end;
    .thread T_60;
    .scope S_0x55b8eeb336d0;
T_61 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb34650_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb34650_0, 4, 5;
    %load/vec4 v0x55b8eeb34650_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb34650_0, 4, 5;
    %load/vec4 v0x55b8eeb34650_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb34650_0, 4, 5;
    %load/vec4 v0x55b8eeb34250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x55b8eeb33cb0_0;
    %assign/vec4 v0x55b8eeb33d90_0, 0;
    %load/vec4 v0x55b8eeb33f60_0;
    %assign/vec4 v0x55b8eeb34090_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb34650_0, 4, 5;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb34650_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb33d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb34090_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55b8eeb336d0;
T_62 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb33d90_0;
    %assign/vec4 v0x55b8eeb33e80_0, 0;
    %load/vec4 v0x55b8eeb34090_0;
    %assign/vec4 v0x55b8eeb34170_0, 0;
    %load/vec4 v0x55b8eeb33e80_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb34170_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb343d0_0, 0;
    %load/vec4 v0x55b8eeb343d0_0;
    %assign/vec4 v0x55b8eeb344b0_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55b8eeb34ab0;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb35170_0, 0, 8;
    %end;
    .thread T_63;
    .scope S_0x55b8eeb34ab0;
T_64 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb35260_0, 0, 8;
    %end;
    .thread T_64;
    .scope S_0x55b8eeb34ab0;
T_65 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb35470_0, 0, 8;
    %end;
    .thread T_65;
    .scope S_0x55b8eeb34ab0;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8eeb35550_0, 0, 8;
    %end;
    .thread T_66;
    .scope S_0x55b8eeb34ab0;
T_67 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb357b0_0, 0, 16;
    %end;
    .thread T_67;
    .scope S_0x55b8eeb34ab0;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b8eeb35890_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_0x55b8eeb34ab0;
T_69 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb35a30_0, 0, 4;
    %end;
    .thread T_69;
    .scope S_0x55b8eeb34ab0;
T_70 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb35a30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb35a30_0, 4, 5;
    %load/vec4 v0x55b8eeb35a30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb35a30_0, 4, 5;
    %load/vec4 v0x55b8eeb35a30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb35a30_0, 4, 5;
    %load/vec4 v0x55b8eeb35630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x55b8eeb35090_0;
    %assign/vec4 v0x55b8eeb35170_0, 0;
    %load/vec4 v0x55b8eeb35340_0;
    %assign/vec4 v0x55b8eeb35470_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb35a30_0, 4, 5;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b8eeb35a30_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb35170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8eeb35470_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55b8eeb34ab0;
T_71 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb35170_0;
    %assign/vec4 v0x55b8eeb35260_0, 0;
    %load/vec4 v0x55b8eeb35470_0;
    %assign/vec4 v0x55b8eeb35550_0, 0;
    %load/vec4 v0x55b8eeb35260_0;
    %pad/s 16;
    %load/vec4 v0x55b8eeb35550_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55b8eeb357b0_0, 0;
    %load/vec4 v0x55b8eeb357b0_0;
    %assign/vec4 v0x55b8eeb35890_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55b8eeae6620;
T_72 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55b8eeb01a40_0, 0, 17;
    %end;
    .thread T_72;
    .scope S_0x55b8eeae6620;
T_73 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb05d30_0;
    %pad/s 17;
    %load/vec4 v0x55b8eeb03a10_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x55b8eeb01a40_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55b8eeb25d00;
T_74 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55b8eeb26240_0, 0, 17;
    %end;
    .thread T_74;
    .scope S_0x55b8eeb25d00;
T_75 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb25fe0_0;
    %pad/s 17;
    %load/vec4 v0x55b8eeb260a0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x55b8eeb26240_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55b8eeb266a0;
T_76 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55b8eeb26cf0_0, 0, 17;
    %end;
    .thread T_76;
    .scope S_0x55b8eeb266a0;
T_77 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb26a70_0;
    %pad/s 17;
    %load/vec4 v0x55b8eeb26b50_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x55b8eeb26cf0_0, 0;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55b8eeb27170;
T_78 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55b8eeb277a0_0, 0, 17;
    %end;
    .thread T_78;
    .scope S_0x55b8eeb27170;
T_79 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb274f0_0;
    %pad/s 17;
    %load/vec4 v0x55b8eeb275d0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x55b8eeb277a0_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55b8eeb28890;
T_80 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b8eeb28ef0_0, 0, 18;
    %end;
    .thread T_80;
    .scope S_0x55b8eeb28890;
T_81 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb28c40_0;
    %pad/s 18;
    %load/vec4 v0x55b8eeb28d20_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x55b8eeb28ef0_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55b8eeb29370;
T_82 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b8eeb299a0_0, 0, 18;
    %end;
    .thread T_82;
    .scope S_0x55b8eeb29370;
T_83 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb296f0_0;
    %pad/s 18;
    %load/vec4 v0x55b8eeb297d0_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x55b8eeb299a0_0, 0;
    %jmp T_83;
    .thread T_83;
    .scope S_0x55b8eeb2a310;
T_84 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b8eeb2a990_0, 0, 19;
    %end;
    .thread T_84;
    .scope S_0x55b8eeb2a310;
T_85 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2a6e0_0;
    %pad/s 19;
    %load/vec4 v0x55b8eeb2a7c0_0;
    %pad/s 19;
    %add;
    %assign/vec4 v0x55b8eeb2a990_0, 0;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55b8eeb29e20;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8eeb2ac00_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x55b8eeb29e20;
T_87 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2ac00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55b8eeb2ae80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55b8eeb2ac00_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55b8eeb27c30;
T_88 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b8eeb2b2c0_0, 0, 2;
    %end;
    .thread T_88;
    .scope S_0x55b8eeb27c30;
T_89 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2b2c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x55b8eeb2b5a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x55b8eeb2b2c0_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x55b8eeae2390;
T_90 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b8eeb2b9b0_0, 0, 3;
    %end;
    .thread T_90;
    .scope S_0x55b8eeae2390;
T_91 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb2b9b0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55b8eeb2bbd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %assign/vec4 v0x55b8eeb2b9b0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55b8eeb37450;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b8eeb37a50_0, 0, 32;
T_92.0 ;
    %load/vec4 v0x55b8eeb37a50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_92.1, 5;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 4, v0x55b8eeb37a50_0;
    %store/vec4a v0x55b8eeb37b30, 4, 0;
    %load/vec4 v0x55b8eeb37a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b8eeb37a50_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .thread T_92;
    .scope S_0x55b8eeb37450;
T_93 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb37ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %load/vec4 v0x55b8eeb37f70_0;
    %load/vec4 v0x55b8eeb37df0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b8eeb37b30, 0, 4;
T_93.0 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x55b8eeb37450;
T_94 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb37ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x55b8eeb37c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55b8eeb37b30, 4;
    %assign/vec4 v0x55b8eeb38010_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x55b8eeb36f00;
T_95 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8eeb39340_0, 0, 4;
    %end;
    .thread T_95;
    .scope S_0x55b8eeb36f00;
T_96 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b8eeb39060_0, 0, 4;
    %end;
    .thread T_96;
    .scope S_0x55b8eeb36f00;
T_97 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb39120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b8eeb39340_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b8eeb39060_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x55b8eeb38920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x55b8eeb39340_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55b8eeb39340_0, 0;
    %load/vec4 v0x55b8eeb39060_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55b8eeb39060_0, 0;
    %jmp T_97.3;
T_97.2 ;
    %load/vec4 v0x55b8eeb39340_0;
    %assign/vec4 v0x55b8eeb39340_0, 0;
    %load/vec4 v0x55b8eeb39060_0;
    %assign/vec4 v0x55b8eeb39060_0, 0;
T_97.3 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x55b8eeb36f00;
T_98 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b8eeb384e0_0, 0, 19;
    %end;
    .thread T_98;
    .scope S_0x55b8eeb36f00;
T_99 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8eeb391c0_0, 0, 1;
    %end;
    .thread T_99;
    .scope S_0x55b8eeb36f00;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8eeb39280_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x55b8eeb36f00;
T_101 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b8eeb38760_0, 0, 19;
    %end;
    .thread T_101;
    .scope S_0x55b8eeb36f00;
T_102 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b8eeb38840_0, 0, 19;
    %end;
    .thread T_102;
    .scope S_0x55b8eeb36f00;
T_103 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b8eeb38ea0_0, 0, 19;
    %end;
    .thread T_103;
    .scope S_0x55b8eeb36f00;
T_104 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b8eeb38f80_0, 0, 19;
    %end;
    .thread T_104;
    .scope S_0x55b8eeb36f00;
T_105 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb38920_0;
    %assign/vec4 v0x55b8eeb391c0_0, 0;
    %load/vec4 v0x55b8eeb391c0_0;
    %assign/vec4 v0x55b8eeb39280_0, 0;
    %load/vec4 v0x55b8eeb386c0_0;
    %assign/vec4 v0x55b8eeb38760_0, 0;
    %load/vec4 v0x55b8eeb38760_0;
    %assign/vec4 v0x55b8eeb38840_0, 0;
    %load/vec4 v0x55b8eeb39280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0x55b8eeb385c0_0;
    %assign/vec4 v0x55b8eeb38ea0_0, 0;
    %load/vec4 v0x55b8eeb38ea0_0;
    %assign/vec4 v0x55b8eeb38f80_0, 0;
    %load/vec4 v0x55b8eeb38840_0;
    %load/vec4 v0x55b8eeb38f80_0;
    %sub;
    %assign/vec4 v0x55b8eeb384e0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x55b8eeb384e0_0;
    %assign/vec4 v0x55b8eeb384e0_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x55b8eeb36f00;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8eeb38a10_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x55b8eeb36f00;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8eeb38d00_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x55b8eeb36f00;
T_108 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55b8eeb38dc0_0, 0, 23;
    %end;
    .thread T_108;
    .scope S_0x55b8eeb36f00;
T_109 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb39280_0;
    %assign/vec4 v0x55b8eeb38a10_0, 0;
    %load/vec4 v0x55b8eeb39120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x55b8eeb38dc0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x55b8eeb38a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b8eeb38d00_0, 0;
    %load/vec4 v0x55b8eeb384e0_0;
    %pad/s 23;
    %load/vec4 v0x55b8eeb38dc0_0;
    %add;
    %assign/vec4 v0x55b8eeb38dc0_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b8eeb38d00_0, 0;
    %load/vec4 v0x55b8eeb38dc0_0;
    %assign/vec4 v0x55b8eeb38dc0_0, 0;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x55b8eeae6840;
T_110 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b8eeb397f0_0, 0, 64;
    %end;
    .thread T_110;
    .scope S_0x55b8eeae6840;
T_111 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b8eeb39890_0, 0, 64;
    %end;
    .thread T_111;
    .scope S_0x55b8eeae6840;
T_112 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8eeb39b90_0, 0, 1;
    %end;
    .thread T_112;
    .scope S_0x55b8eeae6840;
T_113 ;
    %wait E_0x55b8eea80990;
    %load/vec4 v0x55b8eeb39750_0;
    %assign/vec4 v0x55b8eeb397f0_0, 0;
    %load/vec4 v0x55b8eeb39750_0;
    %assign/vec4 v0x55b8eeb39890_0, 0;
    %load/vec4 v0x55b8eeb39af0_0;
    %assign/vec4 v0x55b8eeb39b90_0, 0;
    %jmp T_113;
    .thread T_113;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "avg_pow.v";
    "./adder_tree.v";
    "./parallel_mult.v";
    "./moving_average_unsign.v";
    "./bram_infer.v";
