# Five-stage-Pipeline-MIPS-CPU
 Final project for Computer Architecture. (54-instructions, static and dynamic pipeline cpu)
